[12/29 22:31:56      0s] 
[12/29 22:31:56      0s] Cadence Innovus(TM) Implementation System.
[12/29 22:31:56      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/29 22:31:56      0s] 
[12/29 22:31:56      0s] Version:	v23.31-s109_1, built Mon Apr 22 16:02:43 PDT 2024
[12/29 22:31:56      0s] Options:	
[12/29 22:31:56      0s] Date:		Sun Dec 29 22:31:56 2024
[12/29 22:31:56      0s] Host:		ei-vm-011 (x86_64 w/Linux 4.18.0-553.30.1.el8_10.x86_64) (24cores*24cpus*AMD Ryzen Threadripper PRO 5965WX 24-Cores 512KB)
[12/29 22:31:56      0s] OS:		Red Hat Enterprise Linux 8.10 (Green Obsidian)
[12/29 22:31:56      0s] 
[12/29 22:31:56      0s] License:
[12/29 22:31:56      0s] 		[22:31:56.483228] Configured Lic search path (23.02-s005): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[12/29 22:31:56      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[12/29 22:31:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/29 22:31:57      1s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[12/29 22:32:12     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.31-s109_1 (64bit) 04/22/2024 16:02 (Linux 3.10.0-693.el7.x86_64)
[12/29 22:32:14     17s] @(#)CDS: NanoRoute 23.31-s109_1 NR240401-0735/23_11-UB (database version 18.20.622_1) {superthreading v2.20}
[12/29 22:32:14     17s] @(#)CDS: AAE 23.11-s030 (64bit) 04/22/2024 (Linux 3.10.0-693.el7.x86_64)
[12/29 22:32:14     17s] @(#)CDS: CTE 23.11-s024_1 () Apr 22 2024 08:03:17 ( )
[12/29 22:32:14     17s] @(#)CDS: SYNTECH 23.11-s010_1 () Apr  5 2024 04:21:08 ( )
[12/29 22:32:14     17s] @(#)CDS: CPE v23.11-s057
[12/29 22:32:14     17s] @(#)CDS: IQuantus/TQuantus 22.1.1-s233 (64bit) Mon Dec 11 23:11:23 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[12/29 22:32:14     17s] @(#)CDS: OA 22.61-p011 Thu Nov 30 12:26:13 2023
[12/29 22:32:14     17s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[12/29 22:32:14     17s] @(#)CDS: RCDB 11.15.0
[12/29 22:32:14     17s] @(#)CDS: STYLUS 23.10-a010_1 (02/06/2024 03:59 PST)
[12/29 22:32:14     17s] @(#)CDS: IntegrityPlanner-23.11-14100 (23.11) (2024-02-05 09:01:07+0800)
[12/29 22:32:14     17s] @(#)CDS: SYNTHESIS_ENGINE 23.11-s099
[12/29 22:32:14     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd.

[12/29 22:32:14     17s] Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.
[12/29 22:32:16     18s] 
[12/29 22:32:16     18s] **INFO:  MMMC transition support version v31-84 
[12/29 22:32:16     18s] 
[12/29 22:32:16     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/29 22:32:16     18s] <CMD> suppressMessage ENCEXT-2799
[12/29 22:32:16     18s] <CMD> getVersion
[12/29 22:32:16     18s] <CMD> getVersion
[12/29 22:32:16     19s] <CMD> getVersion
[12/29 22:32:16     19s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[12/29 22:32:17     19s] [INFO] Loading Pegasus 24.10 fill procedures
[12/29 22:32:17     19s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/29 22:32:17     19s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/29 22:32:17     19s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/29 22:32:17     19s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/29 22:32:17     19s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[12/29 22:32:17     19s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[12/29 22:32:17     19s] <CMD> win
[12/29 22:35:39     29s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/29 22:35:39     29s] <CMD> set conf_qxconf_file NULL
[12/29 22:35:39     29s] <CMD> set conf_qxlib_file NULL
[12/29 22:35:39     29s] <CMD> set dbgDualViewAwareXTree 1
[12/29 22:35:39     29s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[12/29 22:35:39     29s] <CMD> set defHierChar /
[12/29 22:35:39     29s] <CMD> set distributed_client_message_echo 1
[12/29 22:35:39     29s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/29 22:35:39     29s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[12/29 22:35:39     29s] <CMD> set enc_check_rename_command_name 1
[12/29 22:35:39     29s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/29 22:35:39     29s] <CMD> set init_design_uniquify 1
[12/29 22:35:39     29s] <CMD> set init_gnd_net {VSS VSSA VSSD VSSIO_Q VSSIO G_CORE}
[12/29 22:35:39     29s] <CMD> set init_lef_file {lef/sky130_scl_9T.tlef lef/sky130_scl_9T.lef lef/IO/sky130_fd_io__corner_bus_overlay.lef lef/IO/sky130_fd_io__top_gpio_ovtv2.lef lef/IO/sky130_fd_io__top_ground_hvc_wpad.lef lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef}
[12/29 22:35:39     29s] <CMD> set init_mmmc_file Fabric.view
[12/29 22:35:39     29s] <CMD> set init_original_verilog_files SRC/comb_fabric.v
[12/29 22:35:39     29s] <CMD> set init_pwr_net {VDD VDDIO VDDIO_Q VDDA VCCD VSWITCH VCCHIB P_CORE AMUXBUS_A AMUXBUS_B}
[12/29 22:35:39     29s] <CMD> set init_verilog SRC/post_synth_fabric_netlist.v
[12/29 22:35:39     29s] <CMD> get_message -id GLOBAL-100 -suppress
[12/29 22:35:39     29s] <CMD> get_message -id GLOBAL-100 -suppress
[12/29 22:35:39     29s] <CMD> set latch_time_borrow_mode max_borrow
[12/29 22:35:39     29s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[12/29 22:35:39     29s] <CMD> set pegDefaultResScaleFactor 1
[12/29 22:35:39     29s] <CMD> set pegDetailResScaleFactor 1
[12/29 22:35:39     29s] <CMD> set pegEnableDualViewForTQuantus 1
[12/29 22:35:39     29s] <CMD> get_message -id GLOBAL-100 -suppress
[12/29 22:35:39     29s] <CMD> get_message -id GLOBAL-100 -suppress
[12/29 22:35:39     29s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/29 22:35:39     29s] <CMD> set spgUnflattenIlmInCheckPlace 2
[12/29 22:35:39     29s] <CMD> set timing_library_ca_derate_data_consistency 0
[12/29 22:35:39     29s] <CMD> get_message -id GLOBAL-100 -suppress
[12/29 22:35:39     29s] <CMD> get_message -id GLOBAL-100 -suppress
[12/29 22:35:39     29s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[12/29 22:35:39     29s] <CMD> set defStreamOutCheckUncolored false
[12/29 22:35:39     29s] <CMD> set init_lef_check_antenna 1
[12/29 22:35:39     29s] <CMD> set init_verilog_tolerate_port_mismatch 0
[12/29 22:35:39     29s] <CMD> set lefdefInputCheckColoredShape 0
[12/29 22:35:39     29s] <CMD> set load_netlist_ignore_undefined_cell 1
[12/29 22:35:39     29s] <CMD> init_design
[12/29 22:35:39     29s] #% Begin Load MMMC data ... (date=12/29 22:35:39, mem=1885.4M)
[12/29 22:35:39     29s] #% End Load MMMC data ... (date=12/29 22:35:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1886.4M, current mem=1886.4M)
[12/29 22:35:39     29s] 
[12/29 22:35:39     29s] Loading LEF file lef/sky130_scl_9T.tlef ...
[12/29 22:35:39     29s] 
[12/29 22:35:39     29s] Loading LEF file lef/sky130_scl_9T.lef ...
[12/29 22:35:39     29s] Set DBUPerIGU to M2 pitch 460.
[12/29 22:35:39     29s] 
[12/29 22:35:39     29s] Loading LEF file lef/IO/sky130_fd_io__corner_bus_overlay.lef ...
[12/29 22:35:39     29s] 
[12/29 22:35:39     29s] Loading LEF file lef/IO/sky130_fd_io__top_gpio_ovtv2.lef ...
[12/29 22:35:39     29s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_gpio_ovtv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/29 22:35:39     29s] Type 'man IMPLF-63' for more detail.
[12/29 22:35:39     29s] 
[12/29 22:35:39     29s] Loading LEF file lef/IO/sky130_fd_io__top_ground_hvc_wpad.lef ...
[12/29 22:35:39     29s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_ground_hvc_wpad' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/29 22:35:39     29s] Type 'man IMPLF-63' for more detail.
[12/29 22:35:39     29s] 
[12/29 22:35:39     29s] Loading LEF file lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef ...
[12/29 22:35:39     29s] **WARN: (IMPLF-63):	The layer 'li1' referenced in OBS in macro 'sky130_fd_io__top_power_hvc_wpadv2' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
[12/29 22:35:39     29s] Type 'man IMPLF-63' for more detail.
[12/29 22:35:39     29s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/IO/sky130_fd_io__top_power_hvc_wpadv2.lef at line 1013.
[12/29 22:35:39     29s] **WARN: (IMPLF-201):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-201' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'P_PAD' in macro 'sky130_fd_io__top_power_hvc_wpadv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-201):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-201' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'G_PAD' in macro 'sky130_fd_io__top_ground_hvc_wpad' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'ANALOG_EN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'ANALOG_POL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'ANALOG_SEL' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'HLD_OVR' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'HYS_TRIM' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-201):	Pin 'IN' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-201' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'INP_DIS' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-201):	Pin 'IN_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-201' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'OE_N' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-201' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-201' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_0_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-201):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-201' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'PAD_A_ESD_1_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-201):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-201' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'PAD_A_NOESD_H' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-201):	Pin 'TIE_HI_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-201' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-201):	Pin 'TIE_LO_ESD' in macro 'sky130_fd_io__top_gpio_ovtv2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-201' for more detail.
[12/29 22:35:39     29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/29 22:35:39     29s] Type 'man IMPLF-200' for more detail.
[12/29 22:35:39     29s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/29 22:35:39     29s] Loading view definition file from Fabric.view
[12/29 22:35:39     29s] Reading MAX_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ss_1.62_125_nldm.lib' ...
[12/29 22:35:39     29s] Read 109 cells in library 'sky130_ss_1.62_125' 
[12/29 22:35:39     29s] Reading MIN_LIB timing library '/home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lib/sky130_ff_1.98_0_nldm.lib' ...
[12/29 22:35:39     29s] Read 109 cells in library 'sky130_ff_1.98_0' 
[12/29 22:35:39     29s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1968.2M, current mem=1904.2M)
[12/29 22:35:39     29s] *** End library_loading (cpu=0.01min, real=0.00min, mem=42.0M, fe_cpu=0.50min, fe_real=3.72min, fe_mem=1803.3M) ***
[12/29 22:35:39     29s] #% Begin Load netlist data ... (date=12/29 22:35:39, mem=1904.2M)
[12/29 22:35:39     29s] *** Begin netlist parsing (mem=1803.3M) ***
[12/29 22:35:39     29s] Created 109 new cells from 2 timing libraries.
[12/29 22:35:39     29s] Reading netlist ...
[12/29 22:35:39     29s] Backslashed names will retain backslash and a trailing blank character.
[12/29 22:35:39     29s] Reading verilog netlist 'SRC/post_synth_fabric_netlist.v'
[12/29 22:35:39     29s] 
[12/29 22:35:39     29s] *** Memory Usage v#2 (Current mem = 1812.320M, initial mem = 835.574M) ***
[12/29 22:35:39     29s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1812.3M) ***
[12/29 22:35:39     29s] #% End Load netlist data ... (date=12/29 22:35:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1923.8M, current mem=1923.8M)
[12/29 22:35:39     29s] Top level cell is fpga_top.
[12/29 22:35:40     29s] Hooked 218 DB cells to tlib cells.
[12/29 22:35:40     30s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1931.0M, current mem=1931.0M)
[12/29 22:35:40     30s] Starting recursive module instantiation check.
[12/29 22:35:40     30s] No recursion found.
[12/29 22:35:40     30s] Building hierarchical netlist for Cell fpga_top ...
[12/29 22:35:40     30s] ***** UseNewTieNetMode *****.
[12/29 22:35:40     30s] *** Netlist is unique.
[12/29 22:35:40     30s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[12/29 22:35:40     30s] ** info: there are 954 modules.
[12/29 22:35:40     30s] ** info: there are 8329 stdCell insts.
[12/29 22:35:40     30s] ** info: there are 8329 stdCell insts with at least one signal pin.
[12/29 22:35:40     30s] ** info: there are 39 Pad insts.
[12/29 22:35:40     30s] 
[12/29 22:35:40     30s] *** Memory Usage v#2 (Current mem = 1872.734M, initial mem = 835.574M) ***
[12/29 22:35:40     30s] Initializing I/O assignment ...
[12/29 22:35:40     30s] Adjusting Core to Left to: 0.1000. Core to Bottom to: 0.1000.
[12/29 22:35:40     30s] Start create_tracks
[12/29 22:35:40     30s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/29 22:35:40     30s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/29 22:35:40     30s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/29 22:35:40     30s] Extraction setup Started for TopCell fpga_top 
[12/29 22:35:40     30s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/29 22:35:40     30s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[12/29 22:35:40     30s] eee: __QRC_SADV_USE_LE__ is set 0
[12/29 22:35:40     30s] Generating auto layer map file.
[12/29 22:35:40     30s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[12/29 22:35:40     30s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[12/29 22:35:40     30s] eee:       33	    mcon	        6	       mcon	Via            
[12/29 22:35:40     30s] eee:        1	    met1	        7	     metal1	Metal          
[12/29 22:35:40     30s] eee:       34	     via	        8	       via1	Via            
[12/29 22:35:40     30s] eee:        2	    met2	        9	     metal2	Metal          
[12/29 22:35:40     30s] eee:       35	    via2	       10	       via2	Via            
[12/29 22:35:40     30s] eee:        3	    met3	       11	     metal3	Metal          
[12/29 22:35:40     30s] eee:       36	    via3	       12	       via3	Via            
[12/29 22:35:40     30s] eee:        4	    met4	       13	     metal4	Metal          
[12/29 22:35:40     30s] eee:       37	    via4	       14	       via4	Via            
[12/29 22:35:40     30s] eee:        5	    met5	       15	     metal5	Metal          
[12/29 22:35:40     30s] eee: TechFile: lef/qrcTechFile_RCgen
[12/29 22:35:40     30s] eee: HoWee  : 0 0 0 0 0 
[12/29 22:35:40     30s] eee: Erosn  : 0 0 0 0 0 
[12/29 22:35:40     30s] eee: nrColor: 0 0 0 0 0 
[12/29 22:35:40     30s] eee: Save / Restore of RC patterns enabled 
[12/29 22:35:40     30s] eee: Pattern meta data file doesn't exist
[12/29 22:35:40     30s] eee: Pattern data restore failed for 1 tech files
[12/29 22:35:40     30s] eee: Pattern extraction started for 1 tech files
[12/29 22:35:40     30s] Importing multi-corner technology file(s) for preRoute extraction...
[12/29 22:35:40     30s] lef/qrcTechFile_RCgen
[12/29 22:35:40     30s] Generating auto layer map file.
[12/29 22:35:40     30s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[12/29 22:35:40     30s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[12/29 22:35:40     30s] eee:       33	    mcon	        6	       mcon	Via            
[12/29 22:35:40     30s] eee:        1	    met1	        7	     metal1	Metal          
[12/29 22:35:40     30s] eee:       34	     via	        8	       via1	Via            
[12/29 22:35:40     30s] eee:        2	    met2	        9	     metal2	Metal          
[12/29 22:35:40     30s] eee:       35	    via2	       10	       via2	Via            
[12/29 22:35:40     30s] eee:        3	    met3	       11	     metal3	Metal          
[12/29 22:35:40     30s] eee:       36	    via3	       12	       via3	Via            
[12/29 22:35:40     30s] eee:        4	    met4	       13	     metal4	Metal          
[12/29 22:35:40     30s] eee:       37	    via4	       14	       via4	Via            
[12/29 22:35:40     30s] eee:        5	    met5	       15	     metal5	Metal          
[12/29 22:35:41     31s] eee: Pattern extraction completed
[12/29 22:35:41     31s] Completed (cpu: 0:00:00.6 real: 0:00:01.0)
[12/29 22:35:41     31s] Set Shrink Factor to 1.00000
[12/29 22:35:41     31s] Summary of Active RC-Corners : 
[12/29 22:35:41     31s]  
[12/29 22:35:41     31s]  Analysis View: VIEW_SETUP
[12/29 22:35:41     31s]     RC-Corner Name        : RC_CORNER
[12/29 22:35:41     31s]     RC-Corner Index       : 0
[12/29 22:35:41     31s]     RC-Corner Temperature : 25 Celsius
[12/29 22:35:41     31s]     RC-Corner Cap Table   : ''
[12/29 22:35:41     31s]     RC-Corner PreRoute Res Factor         : 1
[12/29 22:35:41     31s]     RC-Corner PreRoute Cap Factor         : 1
[12/29 22:35:41     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/29 22:35:41     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/29 22:35:41     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/29 22:35:41     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/29 22:35:41     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/29 22:35:41     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/29 22:35:41     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/29 22:35:41     31s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/29 22:35:41     31s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[12/29 22:35:41     31s]  
[12/29 22:35:41     31s]  Analysis View: VIEW_HOLD
[12/29 22:35:41     31s]     RC-Corner Name        : RC_CORNER
[12/29 22:35:41     31s]     RC-Corner Index       : 0
[12/29 22:35:41     31s]     RC-Corner Temperature : 25 Celsius
[12/29 22:35:41     31s]     RC-Corner Cap Table   : ''
[12/29 22:35:41     31s]     RC-Corner PreRoute Res Factor         : 1
[12/29 22:35:41     31s]     RC-Corner PreRoute Cap Factor         : 1
[12/29 22:35:41     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/29 22:35:41     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/29 22:35:41     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/29 22:35:41     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/29 22:35:41     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/29 22:35:41     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/29 22:35:41     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/29 22:35:41     31s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/29 22:35:41     31s]     RC-Corner Technology file: 'lef/qrcTechFile_RCgen'
[12/29 22:35:41     31s] eee: RC Grid memory allocated = 120960 (42 X 48 X 5 X 12b)
[12/29 22:35:41     31s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:35:41     31s] eee: pegSigSF=1.070000
[12/29 22:35:41     31s] Initializing multi-corner resistance tables ...
[12/29 22:35:41     31s] eee: Grid unit RC data computation started
[12/29 22:35:41     31s] eee: Grid unit RC data computation completed
[12/29 22:35:41     31s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/29 22:35:41     31s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/29 22:35:41     31s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/29 22:35:41     31s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/29 22:35:41     31s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/29 22:35:41     31s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:35:41     31s] eee: LAM-FP: thresh=1 ; dimX=3608.695652 ; dimY=4217.391304 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:35:41     31s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:35:41     31s] eee: NetCapCache creation started. (Current Mem: 2110.508M) 
[12/29 22:35:41     31s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2110.508M) 
[12/29 22:35:41     31s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1660.000000, 1940.000000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (41 X 47)
[12/29 22:35:41     31s] eee: Metal Layers Info:
[12/29 22:35:41     31s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:35:41     31s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:35:41     31s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:35:41     31s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:35:41     31s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:35:41     31s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:35:41     31s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:35:41     31s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:35:41     31s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:35:41     31s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:35:41     31s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[12/29 22:35:41     31s] *Info: initialize multi-corner CTS.
[12/29 22:35:41     31s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2237.8M, current mem=2008.8M)
[12/29 22:35:42     31s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[12/29 22:35:42     31s] Current (total cpu=0:00:31.6, real=0:03:46, peak res=2372.3M, current mem=2340.4M)
[12/29 22:35:42     31s] INFO (CTE): Constraints read successfully.
[12/29 22:35:42     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2342.8M, current mem=2342.8M)
[12/29 22:35:42     31s] Current (total cpu=0:00:31.7, real=0:03:46, peak res=2372.3M, current mem=2342.8M)
[12/29 22:35:42     31s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[12/29 22:35:42     31s] Current (total cpu=0:00:31.7, real=0:03:46, peak res=2372.3M, current mem=2342.8M)
[12/29 22:35:42     31s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 10).
[12/29 22:35:42     31s] 
[12/29 22:35:42     31s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
[12/29 22:35:42     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2380.3M, current mem=2380.3M)
[12/29 22:35:42     31s] Current (total cpu=0:00:31.8, real=0:03:46, peak res=2380.3M, current mem=2380.3M)
[12/29 22:35:42     31s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[12/29 22:35:42     31s] Current (total cpu=0:00:31.8, real=0:03:46, peak res=2380.3M, current mem=2380.3M)
[12/29 22:35:42     31s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 10).
[12/29 22:35:42     31s] 
[12/29 22:35:42     31s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
[12/29 22:35:42     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2380.4M, current mem=2380.4M)
[12/29 22:35:42     31s] Current (total cpu=0:00:31.9, real=0:03:46, peak res=2380.4M, current mem=2380.4M)
[12/29 22:35:42     31s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[12/29 22:35:42     31s] Current (total cpu=0:00:31.9, real=0:03:46, peak res=2380.4M, current mem=2380.4M)
[12/29 22:35:42     31s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 10).
[12/29 22:35:42     31s] 
[12/29 22:35:42     31s] INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
[12/29 22:35:42     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2380.8M, current mem=2380.8M)
[12/29 22:35:42     32s] Current (total cpu=0:00:32.0, real=0:03:46, peak res=2380.8M, current mem=2380.8M)
[12/29 22:35:42     32s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[12/29 22:35:42     32s] Current (total cpu=0:00:32.0, real=0:03:46, peak res=2380.8M, current mem=2380.8M)
[12/29 22:35:42     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 10).
[12/29 22:35:42     32s] 
[12/29 22:35:42     32s] INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
[12/29 22:35:42     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2381.3M, current mem=2381.3M)
[12/29 22:35:42     32s] Current (total cpu=0:00:32.1, real=0:03:46, peak res=2381.3M, current mem=2381.3M)
[12/29 22:35:42     32s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[12/29 22:35:42     32s] Current (total cpu=0:00:32.2, real=0:03:46, peak res=2381.3M, current mem=2381.3M)
[12/29 22:35:42     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 10).
[12/29 22:35:42     32s] 
[12/29 22:35:43     32s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
[12/29 22:35:43     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.5, real=0:00:01.0, peak res=2382.1M, current mem=2382.1M)
[12/29 22:35:43     32s] Current (total cpu=0:00:32.7, real=0:03:47, peak res=2382.1M, current mem=2382.1M)
[12/29 22:35:43     32s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
[12/29 22:35:43     32s] Current (total cpu=0:00:32.8, real=0:03:47, peak res=2382.1M, current mem=2382.1M)
[12/29 22:35:43     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 10).
[12/29 22:35:43     32s] 
[12/29 22:35:43     32s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
[12/29 22:35:43     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2382.4M, current mem=2382.4M)
[12/29 22:35:43     32s] Current (total cpu=0:00:32.8, real=0:03:47, peak res=2382.4M, current mem=2382.4M)
[12/29 22:35:43     32s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
[12/29 22:35:43     32s] Current (total cpu=0:00:32.9, real=0:03:47, peak res=2382.4M, current mem=2382.4M)
[12/29 22:35:43     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 10).
[12/29 22:35:43     32s] 
[12/29 22:35:43     32s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
[12/29 22:35:43     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2382.8M, current mem=2382.8M)
[12/29 22:35:43     32s] Current (total cpu=0:00:32.9, real=0:03:47, peak res=2382.8M, current mem=2382.8M)
[12/29 22:35:43     32s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
[12/29 22:35:43     32s] Current (total cpu=0:00:33.0, real=0:03:47, peak res=2382.8M, current mem=2382.8M)
[12/29 22:35:43     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 10).
[12/29 22:35:43     32s] 
[12/29 22:35:43     32s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
[12/29 22:35:43     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2383.2M, current mem=2383.1M)
[12/29 22:35:43     33s] Current (total cpu=0:00:33.0, real=0:03:47, peak res=2383.2M, current mem=2383.1M)
[12/29 22:35:43     33s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
[12/29 22:35:43     33s] Current (total cpu=0:00:33.1, real=0:03:47, peak res=2383.2M, current mem=2383.1M)
[12/29 22:35:43     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 10).
[12/29 22:35:43     33s] 
[12/29 22:35:43     33s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
[12/29 22:35:43     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2383.5M, current mem=2383.5M)
[12/29 22:35:43     33s] Current (total cpu=0:00:33.1, real=0:03:47, peak res=2383.5M, current mem=2383.5M)
[12/29 22:35:43     33s] Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
[12/29 22:35:43     33s] Current (total cpu=0:00:33.2, real=0:03:47, peak res=2383.5M, current mem=2383.5M)
[12/29 22:35:43     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 10).
[12/29 22:35:43     33s] 
[12/29 22:35:43     33s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
[12/29 22:35:43     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2383.9M, current mem=2383.9M)
[12/29 22:35:43     33s] Current (total cpu=0:00:33.2, real=0:03:47, peak res=2383.9M, current mem=2383.9M)
[12/29 22:35:43     33s] Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
[12/29 22:35:43     33s] Current (total cpu=0:00:33.3, real=0:03:47, peak res=2383.9M, current mem=2383.9M)
[12/29 22:35:43     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 10).
[12/29 22:35:43     33s] 
[12/29 22:35:43     33s] INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
[12/29 22:35:43     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2384.3M, current mem=2384.2M)
[12/29 22:35:44     33s] Current (total cpu=0:00:33.3, real=0:03:48, peak res=2384.3M, current mem=2384.2M)
[12/29 22:35:44     33s] Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
[12/29 22:35:44     33s] Current (total cpu=0:00:33.4, real=0:03:48, peak res=2384.3M, current mem=2384.3M)
[12/29 22:35:44     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 10).
[12/29 22:35:44     33s] 
[12/29 22:35:44     33s] INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
[12/29 22:35:44     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2384.7M, current mem=2384.7M)
[12/29 22:35:44     33s] Current (total cpu=0:00:33.4, real=0:03:48, peak res=2384.7M, current mem=2384.7M)
[12/29 22:35:44     33s] Reading timing constraints file 'SDC/sb_1__0_.sdc' ...
[12/29 22:35:44     33s] Current (total cpu=0:00:33.5, real=0:03:48, peak res=2384.7M, current mem=2384.7M)
[12/29 22:35:44     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 10).
[12/29 22:35:44     33s] 
[12/29 22:35:44     33s] INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
[12/29 22:35:44     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2385.0M, current mem=2385.0M)
[12/29 22:35:44     33s] Current (total cpu=0:00:33.5, real=0:03:48, peak res=2385.0M, current mem=2385.0M)
[12/29 22:35:44     33s] Reading timing constraints file 'SDC/sb_1__1_.sdc' ...
[12/29 22:35:44     33s] Current (total cpu=0:00:33.6, real=0:03:48, peak res=2385.0M, current mem=2385.0M)
[12/29 22:35:44     33s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 10).
[12/29 22:35:44     33s] 
[12/29 22:35:44     33s] INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
[12/29 22:35:44     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2385.6M, current mem=2385.6M)
[12/29 22:35:44     33s] Current (total cpu=0:00:33.7, real=0:03:48, peak res=2385.6M, current mem=2385.6M)
[12/29 22:35:44     33s] Reading timing constraints file 'SDC/disable_configurable_memory_outputs.sdc' ...
[12/29 22:35:44     33s] Current (total cpu=0:00:33.7, real=0:03:48, peak res=2385.6M, current mem=2385.6M)
[12/29 22:35:44     33s] INFO (CTE): Constraints read successfully.
[12/29 22:35:44     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2386.8M, current mem=2386.8M)
[12/29 22:35:44     33s] Current (total cpu=0:00:33.8, real=0:03:48, peak res=2386.8M, current mem=2386.8M)
[12/29 22:35:44     33s] Reading timing constraints file 'SDC/disable_configure_ports.sdc' ...
[12/29 22:35:44     33s] Current (total cpu=0:00:33.8, real=0:03:48, peak res=2386.8M, current mem=2386.8M)
[12/29 22:35:44     33s] INFO (CTE): Constraints read successfully.
[12/29 22:35:44     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2389.3M, current mem=2389.3M)
[12/29 22:35:44     33s] Current (total cpu=0:00:33.9, real=0:03:48, peak res=2389.3M, current mem=2389.3M)
[12/29 22:35:44     33s] Reading timing constraints file 'SDC/disable_routing_multiplexer_outputs.sdc' ...
[12/29 22:35:44     33s] Current (total cpu=0:00:34.0, real=0:03:48, peak res=2389.3M, current mem=2389.3M)
[12/29 22:35:44     33s] INFO (CTE): Constraints read successfully.
[12/29 22:35:44     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2389.7M, current mem=2389.7M)
[12/29 22:35:44     34s] Current (total cpu=0:00:34.1, real=0:03:48, peak res=2389.7M, current mem=2389.7M)
[12/29 22:35:44     34s] Reading timing constraints file 'SDC/disable_sb_outputs.sdc' ...
[12/29 22:35:44     34s] Current (total cpu=0:00:34.1, real=0:03:48, peak res=2389.7M, current mem=2389.7M)
[12/29 22:35:44     34s] INFO (CTE): Constraints read successfully.
[12/29 22:35:44     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2390.1M, current mem=2390.1M)
[12/29 22:35:44     34s] Current (total cpu=0:00:34.2, real=0:03:48, peak res=2390.1M, current mem=2390.1M)
[12/29 22:35:44     34s] Reading timing constraints file 'SDC/genus.dont_touch.sdc' ...
[12/29 22:35:44     34s] Current (total cpu=0:00:34.2, real=0:03:48, peak res=2390.1M, current mem=2390.1M)
[12/29 22:35:44     34s] INFO (CTE): Constraints read successfully.
[12/29 22:35:44     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2390.5M, current mem=2390.5M)
[12/29 22:35:44     34s] Current (total cpu=0:00:34.3, real=0:03:48, peak res=2390.5M, current mem=2390.5M)
[12/29 22:35:44     34s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 22:35:44     34s] 
[12/29 22:35:44     34s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/29 22:35:44     34s] Summary for sequential cells identification: 
[12/29 22:35:44     34s]   Identified SBFF number: 16
[12/29 22:35:44     34s]   Identified MBFF number: 0
[12/29 22:35:44     34s]   Identified SB Latch number: 2
[12/29 22:35:44     34s]   Identified MB Latch number: 0
[12/29 22:35:44     34s]   Not identified SBFF number: 0
[12/29 22:35:44     34s]   Not identified MBFF number: 0
[12/29 22:35:44     34s]   Not identified SB Latch number: 0
[12/29 22:35:44     34s]   Not identified MB Latch number: 0
[12/29 22:35:44     34s]   Number of sequential cells which are not FFs: 1
[12/29 22:35:44     34s] Total number of combinational cells: 87
[12/29 22:35:44     34s] Total number of sequential cells: 19
[12/29 22:35:44     34s] Total number of tristate cells: 3
[12/29 22:35:44     34s] Total number of level shifter cells: 0
[12/29 22:35:44     34s] Total number of power gating cells: 0
[12/29 22:35:44     34s] Total number of isolation cells: 0
[12/29 22:35:44     34s] Total number of power switch cells: 0
[12/29 22:35:44     34s] Total number of pulse generator cells: 0
[12/29 22:35:44     34s] Total number of always on buffers: 0
[12/29 22:35:44     34s] Total number of retention cells: 0
[12/29 22:35:44     34s] Total number of physical cells: 0
[12/29 22:35:44     34s] List of usable buffers: BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8
[12/29 22:35:44     34s] Total number of usable buffers: 7
[12/29 22:35:44     34s] List of unusable buffers:
[12/29 22:35:44     34s] Total number of unusable buffers: 0
[12/29 22:35:44     34s] List of usable inverters: CLKINVX1 INVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX16 INVX2 INVX4 INVX8
[12/29 22:35:44     34s] Total number of usable inverters: 9
[12/29 22:35:44     34s] List of unusable inverters:
[12/29 22:35:44     34s] Total number of unusable inverters: 0
[12/29 22:35:44     34s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[12/29 22:35:44     34s] Total number of identified usable delay cells: 4
[12/29 22:35:44     34s] List of identified unusable delay cells:
[12/29 22:35:44     34s] Total number of identified unusable delay cells: 0
[12/29 22:35:44     34s] 
[12/29 22:35:44     34s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/29 22:35:44     34s] 
[12/29 22:35:44     34s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:35:44     34s] 
[12/29 22:35:44     34s] TimeStamp Deleting Cell Server End ...
[12/29 22:35:45     34s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2401.5M, current mem=2393.2M)
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 22:35:45     34s] Summary for sequential cells identification: 
[12/29 22:35:45     34s]   Identified SBFF number: 16
[12/29 22:35:45     34s]   Identified MBFF number: 0
[12/29 22:35:45     34s]   Identified SB Latch number: 2
[12/29 22:35:45     34s]   Identified MB Latch number: 0
[12/29 22:35:45     34s]   Not identified SBFF number: 0
[12/29 22:35:45     34s]   Not identified MBFF number: 0
[12/29 22:35:45     34s]   Not identified SB Latch number: 0
[12/29 22:35:45     34s]   Not identified MB Latch number: 0
[12/29 22:35:45     34s]   Number of sequential cells which are not FFs: 1
[12/29 22:35:45     34s]  Visiting view : VIEW_SETUP
[12/29 22:35:45     34s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 22:35:45     34s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 22:35:45     34s]  Visiting view : VIEW_HOLD
[12/29 22:35:45     34s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 22:35:45     34s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 22:35:45     34s] TLC MultiMap info (StdDelay):
[12/29 22:35:45     34s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 22:35:45     34s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 22:35:45     34s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 22:35:45     34s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 22:35:45     34s]  Setting StdDelay to: 58.5ps
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] TimeStamp Deleting Cell Server End ...
[12/29 22:35:45     34s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_fd_io__top_gpio_ovtv2; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/29 22:35:45     34s] Type 'man IMPSYC-2' for more detail.
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] *** Summary of all messages that are not suppressed in this session:
[12/29 22:35:45     34s] Severity  ID               Count  Summary                                  
[12/29 22:35:45     34s] WARNING   IMPLF-63             3  The layer '%s' referenced %s is not foun...
[12/29 22:35:45     34s] WARNING   IMPLF-200           14  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/29 22:35:45     34s] WARNING   IMPLF-201           10  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/29 22:35:45     34s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/29 22:35:45     34s] WARNING   TCLCMD-1461         14  Skipped unsupported command: %s          
[12/29 22:35:45     34s] *** Message Summary: 42 warning(s), 0 error(s)
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[12/29 22:35:45     34s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[12/29 22:35:45     34s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/29 22:35:45     34s] Type 'man IMPFP-4008' for more detail.
[12/29 22:35:45     34s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[12/29 22:35:45     34s] Type 'man IMPFP-4008' for more detail.
[12/29 22:35:45     34s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (1660.0000000000 , 1940.0000000000)} to {(-240.1200000000 , -240.1200000000) (1900.1200000000 , 2180.1200000000)}.
[12/29 22:35:45     34s] Start create_tracks
[12/29 22:35:45     34s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/29 22:35:45     34s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/29 22:35:45     34s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/29 22:35:45     34s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1584.24 1596.2 440.12 440.12 1144.12 1156.08 479.32 479.32 1104.92 1116.42
[12/29 22:35:45     34s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(440.1200000000 , 440.1200000000) (1144.1200000000 , 1156.0800000000)} to {(440.2200000000 , 440.2200000000) (1144.0200000000 , 1155.9800000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[12/29 22:35:45     34s] Start create_tracks
[12/29 22:35:45     34s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[12/29 22:35:45     34s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[12/29 22:35:45     34s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[12/29 22:35:45     34s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/29 22:35:45     34s] <CMD> checkDesign -floorplan
[12/29 22:35:45     34s] Creating directory checkDesign.
[12/29 22:35:45     34s] Checking routing tracks.....
[12/29 22:35:45     34s] Checking other grids.....
[12/29 22:35:45     34s] Checking FINFET Grid is on Manufacture Grid.....

[12/29 22:35:45     34s] Checking core/die box is on Grid.....

[12/29 22:35:45     34s] Checking snap rule ......

[12/29 22:35:45     34s] Checking Row is on grid......

[12/29 22:35:45     34s] Checking AreaIO row.....
[12/29 22:35:45     34s] Checking routing blockage.....
[12/29 22:35:45     34s] Checking components.....
[12/29 22:35:45     34s] Checking constraints (guide/region/fence).....
[12/29 22:35:45     34s] Checking groups.....
[12/29 22:35:45     34s] Checking Ptn Core Box.....
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] Checking Preroutes.....
[12/29 22:35:45     34s] No. of regular pre-routes not on tracks : 0 
[12/29 22:35:45     34s]  Design check done.
[12/29 22:35:45     34s] Report saved in file checkDesign/fpga_top.main.htm.ascii
[12/29 22:35:45     34s] *** Message Summary: 0 warning(s), 0 error(s)
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] <CMD> setDesignMode -process 130
[12/29 22:35:45     34s] ##  Process: 130           (User Set)               
[12/29 22:35:45     34s] ##     Node: (not set)                           
[12/29 22:35:45     34s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/29 22:35:45     34s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[12/29 22:35:45     34s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/29 22:35:45     34s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/29 22:35:45     34s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/29 22:35:45     34s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/29 22:35:45     34s] 8329 new pwr-pin connections were made to global net 'VDD'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/29 22:35:45     34s] 8329 new gnd-pin connections were made to global net 'VSS'.
[12/29 22:35:45     34s] <CMD> globalNetConnect P_CORE -type pgpin -pin VDD -override -verbose -netlistOverride
[12/29 22:35:45     34s] 8329 new pwr-pin connections were made to global net 'P_CORE'.
[12/29 22:35:45     34s] <CMD> globalNetConnect G_CORE -type pgpin -pin VSS -override -verbose -netlistOverride
[12/29 22:35:45     34s] 8329 new gnd-pin connections were made to global net 'G_CORE'.
[12/29 22:35:45     34s] <CMD> globalNetConnect AMUXBUS_A -type pgpin -pin AMUXBUS_A -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new pwr-pin connections were made to global net 'AMUXBUS_A'.
[12/29 22:35:45     34s] <CMD> globalNetConnect AMUXBUS_B -type pgpin -pin AMUXBUS_B -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new pwr-pin connections were made to global net 'AMUXBUS_B'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VSSA -type pgpin -pin VSSA -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new gnd-pin connections were made to global net 'VSSA'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VDDA -type pgpin -pin VDDA -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new pwr-pin connections were made to global net 'VDDA'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VSWITCH -type pgpin -pin VSWITCH -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new pwr-pin connections were made to global net 'VSWITCH'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VDDIO_Q -type pgpin -pin VDDIO_Q -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new pwr-pin connections were made to global net 'VDDIO_Q'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VCCHIB -type pgpin -pin VCCHIB -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new pwr-pin connections were made to global net 'VCCHIB'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VDDIO -type pgpin -pin VDDIO -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new pwr-pin connections were made to global net 'VDDIO'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VCCD -type pgpin -pin VCCD -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new pwr-pin connections were made to global net 'VCCD'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VSSIO -type pgpin -pin VSSIO -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new gnd-pin connections were made to global net 'VSSIO'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VSSD -type pgpin -pin VSSD -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new gnd-pin connections were made to global net 'VSSD'.
[12/29 22:35:45     34s] <CMD> globalNetConnect VSSIO_Q -type pgpin -pin VSSIO_Q -override -verbose -netlistOverride
[12/29 22:35:45     34s] 52 new gnd-pin connections were made to global net 'VSSIO_Q'.
[12/29 22:35:45     34s] <CMD> globalNetConnect P_CORE -type pgpin -pin P_CORE -override -verbose -netlistOverride
[12/29 22:35:45     34s] 3 new pwr-pin connections were made to global net 'P_CORE'.
[12/29 22:35:45     34s] <CMD> globalNetConnect G_CORE -type pgpin -pin G_CORE -override -verbose -netlistOverride
[12/29 22:35:45     34s] 2 new gnd-pin connections were made to global net 'G_CORE'.
[12/29 22:35:45     34s] <CMD> addRing -nets {P_CORE G_CORE} -type core_rings -follow core -layer {top met5 bottom met5 left met4 right met4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 10 bottom 10 left 10 right 10} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/29 22:35:45     34s] #% Begin addRing (date=12/29 22:35:45, mem=2400.8M)
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] viaInitial starts at Sun Dec 29 22:35:45 2024
viaInitial ends at Sun Dec 29 22:35:45 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2305.3M)
[12/29 22:35:45     34s] Ring generation is complete.
[12/29 22:35:45     34s] vias are now being generated.
[12/29 22:35:45     34s] addRing created 8 wires.
[12/29 22:35:45     34s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/29 22:35:45     34s] +--------+----------------+----------------+
[12/29 22:35:45     34s] |  Layer |     Created    |     Deleted    |
[12/29 22:35:45     34s] +--------+----------------+----------------+
[12/29 22:35:45     34s] |  met4  |        4       |       NA       |
[12/29 22:35:45     34s] |  via4  |        8       |        0       |
[12/29 22:35:45     34s] |  met5  |        4       |       NA       |
[12/29 22:35:45     34s] +--------+----------------+----------------+
[12/29 22:35:45     34s] #% End addRing (date=12/29 22:35:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2404.7M, current mem=2404.7M)
[12/29 22:35:45     34s] <CMD> sroute -connect { corePin floatingStripe } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { P_CORE G_CORE } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { met1(1) met5(5) }
[12/29 22:35:45     34s] #% Begin sroute (date=12/29 22:35:45, mem=2404.7M)
[12/29 22:35:45     34s] **WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
[12/29 22:35:45     34s] **WARN: (IMPSR-4058):	Sroute option: padPinPortConnect should be used in conjunction with option: -connect padPin. 
[12/29 22:35:45     34s] **WARN: (IMPSR-4058):	Sroute option: padPinTarget should be used in conjunction with option: -connect padPin. 
[12/29 22:35:45     34s] **WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
[12/29 22:35:45     34s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/29 22:35:45     34s] *** Begin SPECIAL ROUTE on Sun Dec 29 22:35:45 2024 ***
[12/29 22:35:45     34s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[12/29 22:35:45     34s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] Begin option processing ...
[12/29 22:35:45     34s] srouteConnectPowerBump set to false
[12/29 22:35:45     34s] routeSelectNet set to "P_CORE G_CORE"
[12/29 22:35:45     34s] routeSpecial set to true
[12/29 22:35:45     34s] srouteBlockPin set to "useLef"
[12/29 22:35:45     34s] srouteBottomLayerLimit set to 1
[12/29 22:35:45     34s] srouteBottomTargetLayerLimit set to 1
[12/29 22:35:45     34s] srouteConnectBlockPin set to false
[12/29 22:35:45     34s] srouteConnectConverterPin set to false
[12/29 22:35:45     34s] srouteConnectPadPin set to false
[12/29 22:35:45     34s] srouteCrossoverViaBottomLayer set to 1
[12/29 22:35:45     34s] srouteCrossoverViaTopLayer set to 5
[12/29 22:35:45     34s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/29 22:35:45     34s] srouteFollowCorePinEnd set to 3
[12/29 22:35:45     34s] srouteFollowPadPin set to false
[12/29 22:35:45     34s] srouteJogControl set to "preferWithChanges differentLayer"
[12/29 22:35:45     34s] sroutePadPinAllPorts set to true
[12/29 22:35:45     34s] sroutePreserveExistingRoutes set to true
[12/29 22:35:45     34s] srouteRoutePowerBarPortOnBothDir set to true
[12/29 22:35:45     34s] srouteStopBlockPin set to "nearestTarget"
[12/29 22:35:45     34s] srouteTopLayerLimit set to 5
[12/29 22:35:45     34s] srouteTopTargetLayerLimit set to 5
[12/29 22:35:45     34s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4088.00 megs.
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] Reading DB technology information...
[12/29 22:35:45     34s] Finished reading DB technology information.
[12/29 22:35:45     34s] Reading floorplan and netlist information...
[12/29 22:35:45     34s] Finished reading floorplan and netlist information.
[12/29 22:35:45     34s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/29 22:35:45     34s] Read in 11 layers, 5 routing layers, 1 overlap layer
[12/29 22:35:45     34s] Read in 121 macros, 16 used
[12/29 22:35:45     34s] Read in 63 components
[12/29 22:35:45     34s]   11 core components: 11 unplaced, 0 placed, 0 fixed
[12/29 22:35:45     34s]   52 pad components: 0 unplaced, 52 placed, 0 fixed
[12/29 22:35:45     34s] Read in 39 logical pins
[12/29 22:35:45     34s] Read in 39 nets
[12/29 22:35:45     34s] Read in 16 special nets, 2 routed
[12/29 22:35:45     34s] Read in 651 terminals
[12/29 22:35:45     34s] 2 nets selected.
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] Begin power routing ...
[12/29 22:35:45     34s] CPU time for P_CORE FollowPin 0 seconds
[12/29 22:35:45     34s] CPU time for G_CORE FollowPin 0 seconds
[12/29 22:35:45     34s]   Number of Stripe ports routed: 0
[12/29 22:35:45     34s]   Number of Core ports routed: 308
[12/29 22:35:45     34s]   Number of Followpin connections: 154
[12/29 22:35:45     34s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 4090.00 megs.
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s]  Begin updating DB with routing results ...
[12/29 22:35:45     34s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/29 22:35:45     34s] Pin and blockage extraction finished
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] sroute created 462 wires.
[12/29 22:35:45     34s] ViaGen created 924 vias, deleted 0 via to avoid violation.
[12/29 22:35:45     34s] +--------+----------------+----------------+
[12/29 22:35:45     34s] |  Layer |     Created    |     Deleted    |
[12/29 22:35:45     34s] +--------+----------------+----------------+
[12/29 22:35:45     34s] |  met1  |       462      |       NA       |
[12/29 22:35:45     34s] |   via  |       308      |        0       |
[12/29 22:35:45     34s] |  via2  |       308      |        0       |
[12/29 22:35:45     34s] |  via3  |       308      |        0       |
[12/29 22:35:45     34s] +--------+----------------+----------------+
[12/29 22:35:45     34s] #% End sroute (date=12/29 22:35:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2429.2M, current mem=2417.0M)
[12/29 22:35:45     34s] <CMD> sroute -connect { padRing } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[12/29 22:35:45     34s] #% Begin sroute (date=12/29 22:35:45, mem=2417.0M)
[12/29 22:35:45     34s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/29 22:35:45     34s] *** Begin SPECIAL ROUTE on Sun Dec 29 22:35:45 2024 ***
[12/29 22:35:45     34s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[12/29 22:35:45     34s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] Begin option processing ...
[12/29 22:35:45     34s] srouteConnectPowerBump set to false
[12/29 22:35:45     34s] routeSelectNet set to "AMUXBUS_A AMUXBUS_B VCCD VCCHIB VDDA VDDIO VDDIO_Q VSSA VSSD VSSIO VSSIO_Q VSWITCH"
[12/29 22:35:45     34s] routeSpecial set to true
[12/29 22:35:45     34s] srouteBottomLayerLimit set to 1
[12/29 22:35:45     34s] srouteBottomTargetLayerLimit set to 1
[12/29 22:35:45     34s] srouteConnectBlockPin set to false
[12/29 22:35:45     34s] srouteConnectConverterPin set to false
[12/29 22:35:45     34s] srouteConnectCorePin set to false
[12/29 22:35:45     34s] srouteConnectPadPin set to false
[12/29 22:35:45     34s] srouteConnectStripe set to false
[12/29 22:35:45     34s] srouteCrossoverViaBottomLayer set to 1
[12/29 22:35:45     34s] srouteCrossoverViaTopLayer set to 5
[12/29 22:35:45     34s] srouteFollowCorePinEnd set to 3
[12/29 22:35:45     34s] srouteJogControl set to "preferWithChanges differentLayer"
[12/29 22:35:45     34s] sroutePadPinAllPorts set to true
[12/29 22:35:45     34s] sroutePreserveExistingRoutes set to true
[12/29 22:35:45     34s] srouteRoutePowerBarPortOnBothDir set to true
[12/29 22:35:45     34s] srouteStopBlockPin set to "nearestTarget"
[12/29 22:35:45     34s] srouteTopLayerLimit set to 5
[12/29 22:35:45     34s] srouteTopTargetLayerLimit set to 5
[12/29 22:35:45     34s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4090.00 megs.
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] Reading DB technology information...
[12/29 22:35:45     34s] Finished reading DB technology information.
[12/29 22:35:45     34s] Reading floorplan and netlist information...
[12/29 22:35:45     34s] Finished reading floorplan and netlist information.
[12/29 22:35:45     34s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/29 22:35:45     34s] Read in 11 layers, 5 routing layers, 1 overlap layer
[12/29 22:35:45     34s] Read in 15 macros, 15 used
[12/29 22:35:45     34s] Read in 63 components
[12/29 22:35:45     34s]   11 core components: 11 unplaced, 0 placed, 0 fixed
[12/29 22:35:45     34s]   52 pad components: 0 unplaced, 52 placed, 0 fixed
[12/29 22:35:45     34s] Read in 39 logical pins
[12/29 22:35:45     34s] Read in 39 nets
[12/29 22:35:45     34s] Read in 16 special nets, 2 routed
[12/29 22:35:45     34s] Read in 651 terminals
[12/29 22:35:45     34s] 12 nets selected.
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] Begin power routing ...
[12/29 22:35:45     34s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[12/29 22:35:45     34s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:35:45     34s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:35:45     34s]   Number of Pad ports routed: 0
[12/29 22:35:45     34s]   Number of Pad Ring connections: 1536
[12/29 22:35:45     34s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 4090.00 megs.
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s]  Begin updating DB with routing results ...
[12/29 22:35:45     34s]  Updating DB with 0 via definition ...
[12/29 22:35:45     34s] sroute created 1535 wires.
[12/29 22:35:45     34s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/29 22:35:45     34s] +--------+----------------+----------------+
[12/29 22:35:45     34s] |  Layer |     Created    |     Deleted    |
[12/29 22:35:45     34s] +--------+----------------+----------------+
[12/29 22:35:45     34s] |  met4  |       911      |       NA       |
[12/29 22:35:45     34s] |  met5  |       624      |       NA       |
[12/29 22:35:45     34s] +--------+----------------+----------------+
[12/29 22:35:45     34s] #% End sroute (date=12/29 22:35:45, total cpu=0:00:00.3, real=0:00:00.0, peak res=2430.4M, current mem=2423.0M)
[12/29 22:35:45     34s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/29 22:35:45     34s] <CMD> sroute -connect { padPin } -layerChangeRange { met1(1) met5(5) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { met1(1) met5(5) } -nets { G_CORE P_CORE } -allowLayerChange 1 -targetViaLayerRange { met1(1) met5(5) }
[12/29 22:35:45     34s] #% Begin sroute (date=12/29 22:35:45, mem=2423.0M)
[12/29 22:35:45     34s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/29 22:35:45     34s] *** Begin SPECIAL ROUTE on Sun Dec 29 22:35:45 2024 ***
[12/29 22:35:45     34s] SPECIAL ROUTE ran on directory: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl
[12/29 22:35:45     34s] SPECIAL ROUTE ran on machine: ei-vm-011 (Linux 4.18.0-553.30.1.el8_10.x86_64 x86_64 3.79Ghz)
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] Begin option processing ...
[12/29 22:35:45     34s] srouteConnectPowerBump set to false
[12/29 22:35:45     34s] routeSelectNet set to "G_CORE P_CORE"
[12/29 22:35:45     34s] routeSpecial set to true
[12/29 22:35:45     34s] srouteBottomLayerLimit set to 1
[12/29 22:35:45     34s] srouteBottomTargetLayerLimit set to 1
[12/29 22:35:45     34s] srouteConnectBlockPin set to false
[12/29 22:35:45     34s] srouteConnectConverterPin set to false
[12/29 22:35:45     34s] srouteConnectCorePin set to false
[12/29 22:35:45     34s] srouteConnectStripe set to false
[12/29 22:35:45     34s] srouteCrossoverViaBottomLayer set to 1
[12/29 22:35:45     34s] srouteCrossoverViaTopLayer set to 5
[12/29 22:35:45     34s] srouteFollowCorePinEnd set to 3
[12/29 22:35:45     34s] srouteFollowPadPin set to false
[12/29 22:35:45     34s] srouteJogControl set to "preferWithChanges differentLayer"
[12/29 22:35:45     34s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/29 22:35:45     34s] sroutePadPinAllPorts set to true
[12/29 22:35:45     34s] sroutePreserveExistingRoutes set to true
[12/29 22:35:45     34s] srouteRoutePowerBarPortOnBothDir set to true
[12/29 22:35:45     34s] srouteStopBlockPin set to "nearestTarget"
[12/29 22:35:45     34s] srouteTopLayerLimit set to 5
[12/29 22:35:45     34s] srouteTopTargetLayerLimit set to 5
[12/29 22:35:45     34s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4090.00 megs.
[12/29 22:35:45     34s] 
[12/29 22:35:45     34s] Reading DB technology information...
[12/29 22:35:45     34s] Finished reading DB technology information.
[12/29 22:35:45     34s] Reading floorplan and netlist information...
[12/29 22:35:45     35s] Finished reading floorplan and netlist information.
[12/29 22:35:45     35s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/29 22:35:45     35s] Read in 11 layers, 5 routing layers, 1 overlap layer
[12/29 22:35:45     35s] Read in 15 macros, 15 used
[12/29 22:35:45     35s] Read in 63 components
[12/29 22:35:45     35s]   11 core components: 11 unplaced, 0 placed, 0 fixed
[12/29 22:35:45     35s]   52 pad components: 0 unplaced, 52 placed, 0 fixed
[12/29 22:35:45     35s] Read in 39 logical pins
[12/29 22:35:45     35s] Read in 39 nets
[12/29 22:35:45     35s] Read in 16 special nets, 14 routed
[12/29 22:35:45     35s] Read in 651 terminals
[12/29 22:35:45     35s] 2 nets selected.
[12/29 22:35:45     35s] 
[12/29 22:35:45     35s] Begin power routing ...
[12/29 22:35:53     42s]   Number of IO ports routed: 10
[12/29 22:35:53     42s] End power routing: cpu: 0:00:08, real: 0:00:08, peak: 4090.00 megs.
[12/29 22:35:53     42s] 
[12/29 22:35:53     42s] 
[12/29 22:35:53     42s] 
[12/29 22:35:53     42s]  Begin updating DB with routing results ...
[12/29 22:35:53     42s]  Updating DB with 0 via definition ...
[12/29 22:35:53     42s] sroute created 14 wires.
[12/29 22:35:53     42s] ViaGen created 24 vias, deleted 0 via to avoid violation.
[12/29 22:35:53     42s] +--------+----------------+----------------+
[12/29 22:35:53     42s] |  Layer |     Created    |     Deleted    |
[12/29 22:35:53     42s] +--------+----------------+----------------+
[12/29 22:35:53     42s] |  met3  |       10       |       NA       |
[12/29 22:35:53     42s] |  via3  |       10       |        0       |
[12/29 22:35:53     42s] |  via4  |       14       |        0       |
[12/29 22:35:53     42s] |  met5  |        4       |       NA       |
[12/29 22:35:53     42s] +--------+----------------+----------------+
[12/29 22:35:53     43s] #% End sroute (date=12/29 22:35:53, total cpu=0:00:08.1, real=0:00:08.0, peak res=4899.2M, current mem=2451.1M)
[12/29 22:35:53     43s] <CMD> addStripe -nets {P_CORE G_CORE} -layer met4 -direction vertical -width 5 -spacing 5 -set_to_set_distance 130 -start_from left -start_offset 110 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit met5 -padcore_ring_bottom_layer_limit met1 -block_ring_top_layer_limit met5 -block_ring_bottom_layer_limit met1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/29 22:35:53     43s] #% Begin addStripe (date=12/29 22:35:53, mem=2451.1M)
[12/29 22:35:53     43s] 
[12/29 22:35:53     43s] Initialize fgc environment(mem: 2482.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2482.2M)
[12/29 22:35:53     43s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2482.2M)
[12/29 22:35:53     43s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2482.2M)
[12/29 22:35:53     43s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2482.2M)
[12/29 22:35:53     43s] Starting stripe generation ...
[12/29 22:35:53     43s] Non-Default Mode Option Settings :
[12/29 22:35:53     43s]   NONE
[12/29 22:35:53     43s] Stripe generation is complete.
[12/29 22:35:53     43s] vias are now being generated.
[12/29 22:35:53     43s] addStripe created 8 wires.
[12/29 22:35:53     43s] ViaGen created 1864 vias, deleted 0 via to avoid violation.
[12/29 22:35:53     43s] +--------+----------------+----------------+
[12/29 22:35:53     43s] |  Layer |     Created    |     Deleted    |
[12/29 22:35:53     43s] +--------+----------------+----------------+
[12/29 22:35:53     43s] |   via  |       616      |        0       |
[12/29 22:35:53     43s] |  via2  |       616      |        0       |
[12/29 22:35:53     43s] |  via3  |       616      |        0       |
[12/29 22:35:53     43s] |  met4  |        8       |       NA       |
[12/29 22:35:53     43s] |  via4  |       16       |        0       |
[12/29 22:35:53     43s] +--------+----------------+----------------+
[12/29 22:35:53     43s] #% End addStripe (date=12/29 22:35:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2459.2M, current mem=2459.2M)
[12/29 22:35:53     43s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 0 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 5 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/29 22:35:53     43s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:35:53     43s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[12/29 22:35:53     43s] Setting releaseMultiCpuLicenseMode to false.
[12/29 22:35:53     43s] <CMD> setPlaceMode -fp false
[12/29 22:35:53     43s] <CMD> place_design
[12/29 22:35:53     43s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[12/29 22:35:53     43s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/29 22:35:53     43s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:00:43.3/0:03:56.5 (0.2), mem = 2482.2M
[12/29 22:35:53     43s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1478, percentage of missing scan cell = 0.00% (0 / 1478)
[12/29 22:35:54     43s] *** Starting placeDesign default flow ***
[12/29 22:35:54     43s] [oiLAM] Zs 5, 6
[12/29 22:35:54     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.4 mem=2482.2M
[12/29 22:35:54     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.4 mem=2482.2M
[12/29 22:35:54     43s] Multithreaded Timing Analysis is initialized with 8 threads
[12/29 22:35:54     43s] 
[12/29 22:35:54     43s] Info: 8 threads available for lower-level modules during optimization.
[12/29 22:35:54     43s] *** Start deleteBufferTree ***
[12/29 22:35:54     44s] Info: Detect buffers to remove automatically.
[12/29 22:35:54     44s] Analyzing netlist ...
[12/29 22:35:54     44s] Updating netlist
[12/29 22:35:54     44s] 
[12/29 22:35:54     44s] *summary: 26 instances (buffers/inverters) removed
[12/29 22:35:54     44s] *** Finish deleteBufferTree (0:00:00.8) ***
[12/29 22:35:54     44s] Info: pop threads available for lower-level modules during optimization.
[12/29 22:35:54     44s] **INFO: Enable pre-place timing setting for timing analysis
[12/29 22:35:54     44s] Set Using Default Delay Limit as 101.
[12/29 22:35:54     44s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/29 22:35:54     44s] Set Default Net Delay as 0 ps.
[12/29 22:35:54     44s] Set Default Net Load as 0 pF. 
[12/29 22:35:54     44s] Set Default Input Pin Transition as 1 ps.
[12/29 22:35:54     44s] **INFO: Analyzing IO path groups for slack adjustment
[12/29 22:35:54     44s] Effort level <high> specified for reg2reg_tmp.2541931 path_group
[12/29 22:35:54     44s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:35:55     45s] AAE DB initialization (MEM=2737.07 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/29 22:35:55     45s] #################################################################################
[12/29 22:35:55     45s] # Design Stage: PreRoute
[12/29 22:35:55     45s] # Design Name: fpga_top
[12/29 22:35:55     45s] # Design Mode: 130nm
[12/29 22:35:55     45s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:35:55     45s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:35:55     45s] # Signoff Settings: SI Off 
[12/29 22:35:55     45s] #################################################################################
[12/29 22:35:55     45s] Calculate delays in BcWc mode...
[12/29 22:35:55     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 2739.1M, InitMEM = 2737.1M)
[12/29 22:35:55     45s] Start delay calculation (fullDC) (8 T). (MEM=2679.81)
[12/29 22:35:55     45s] Start AAE Lib Loading. (MEM=2760.13)
[12/29 22:35:55     45s] End AAE Lib Loading. (MEM=2980.21 CPU=0:00:00.0 Real=0:00:00.0)
[12/29 22:35:55     45s] End AAE Lib Interpolated Model. (MEM=2980.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:35:55     46s] Total number of fetched objects 10460
[12/29 22:35:55     46s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/29 22:35:55     46s] End delay calculation. (MEM=2744.03 CPU=0:00:01.3 REAL=0:00:00.0)
[12/29 22:35:55     46s] End delay calculation (fullDC). (MEM=2733.91 CPU=0:00:01.8 REAL=0:00:00.0)
[12/29 22:35:55     46s] *** CDM Built up (cpu=0:00:01.9  real=0:00:00.0  mem= 4137.4M) ***
[12/29 22:35:56     47s] **INFO: Disable pre-place timing setting for timing analysis
[12/29 22:35:56     47s] Set Using Default Delay Limit as 1000.
[12/29 22:35:56     47s] Set Default Net Delay as 1000 ps.
[12/29 22:35:56     47s] Set Default Input Pin Transition as 0.1 ps.
[12/29 22:35:56     47s] Set Default Net Load as 0.5 pF. 
[12/29 22:35:56     47s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/29 22:35:56     47s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:4079.9M, EPOCH TIME: 1735508156.489858
[12/29 22:35:56     47s] Deleted 0 physical inst  (cell - / prefix -).
[12/29 22:35:56     47s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:4079.9M, EPOCH TIME: 1735508156.490072
[12/29 22:35:56     47s] INFO: #ExclusiveGroups=0
[12/29 22:35:56     47s] INFO: There are no Exclusive Groups.
[12/29 22:35:56     47s] *** Starting "NanoPlace(TM) placement v#17 (mem=4079.9M)" ...
[12/29 22:35:56     47s] Wait...
[12/29 22:35:56     47s] Estimated loop count for BSM: 7077
[12/29 22:35:56     47s] *** Build Buffered Sizing Timing Model
[12/29 22:35:56     47s] (cpu=0:00:00.3 mem=4143.9M) ***
[12/29 22:35:56     47s] *** Build Virtual Sizing Timing Model
[12/29 22:35:56     47s] (cpu=0:00:00.3 mem=4151.9M) ***
[12/29 22:35:56     47s] No user-set net weight.
[12/29 22:35:56     47s] Net fanout histogram:
[12/29 22:35:56     47s] 2		: 6689 (79.5%) nets
[12/29 22:35:56     47s] 3		: 1112 (13.2%) nets
[12/29 22:35:56     47s] 4     -	14	: 413 (4.9%) nets
[12/29 22:35:56     47s] 15    -	39	: 143 (1.7%) nets
[12/29 22:35:56     47s] 40    -	79	: 60 (0.7%) nets
[12/29 22:35:56     47s] 80    -	159	: 0 (0.0%) nets
[12/29 22:35:56     47s] 160   -	319	: 0 (0.0%) nets
[12/29 22:35:56     47s] 320   -	639	: 0 (0.0%) nets
[12/29 22:35:56     47s] 640   -	1279	: 0 (0.0%) nets
[12/29 22:35:56     47s] 1280  -	2559	: 2 (0.0%) nets
[12/29 22:35:56     47s] 2560  -	5119	: 0 (0.0%) nets
[12/29 22:35:56     47s] 5120+		: 0 (0.0%) nets
[12/29 22:35:56     47s] no activity file in design. spp won't run.
[12/29 22:35:56     47s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[12/29 22:35:56     47s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/29 22:35:56     47s] Define the scan chains before using this option.
[12/29 22:35:56     47s] Type 'man IMPSP-9042' for more detail.
[12/29 22:35:56     47s] Processing tracks to init pin-track alignment.
[12/29 22:35:56     47s] z: 2, totalTracks: 1
[12/29 22:35:56     47s] z: 4, totalTracks: 1
[12/29 22:35:56     47s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:35:56     47s] Cell fpga_top LLGs are deleted
[12/29 22:35:56     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:35:56     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:35:56     47s] # Building fpga_top llgBox search-tree.
[12/29 22:35:56     47s] #std cell=8303 (0 fixed + 8303 movable) #buf cell=0 #inv cell=2093 #block=0 (0 floating + 0 preplaced)
[12/29 22:35:56     47s] #ioInst=52 #net=8419 #term=29169 #term/net=3.46, #fixedIo=52, #floatIo=0, #fixedPin=39, #floatPin=0
[12/29 22:35:56     47s] stdCell: 8303 single + 0 double + 0 multi
[12/29 22:35:56     47s] #unpreplaced instances with no terms = 8
[12/29 22:35:56     47s] #unpreplaced instances with one term = 2
[12/29 22:35:56     47s] Total standard cell length = 33.6849 (mm), area = 0.1395 (mm^2)
[12/29 22:35:56     47s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4151.9M, EPOCH TIME: 1735508156.764694
[12/29 22:35:56     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:35:56     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:35:56     47s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4151.9M, EPOCH TIME: 1735508156.764810
[12/29 22:35:56     47s] Max number of tech site patterns supported in site array is 256.
[12/29 22:35:56     47s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[12/29 22:35:56     47s] Type 'man IMPSP-362' for more detail.
[12/29 22:35:56     47s] Core basic site is CoreSite
[12/29 22:35:56     47s] DP-Init: Signature of floorplan is fca3686514c5ec20. Signature of routing blockage is 594ba482fa27a32d.
[12/29 22:35:56     47s] After signature check, allow fast init is false, keep pre-filter is false.
[12/29 22:35:56     47s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/29 22:35:56     47s] Use non-trimmed site array because memory saving is not enough.
[12/29 22:35:56     47s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/29 22:35:56     47s] SiteArray: use 1,175,552 bytes
[12/29 22:35:56     47s] SiteArray: current memory after site array memory allocation 4185.0M
[12/29 22:35:56     47s] SiteArray: FP blocked sites are writable
[12/29 22:35:56     47s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): Create thread pool 0x7fe7968d8d40.
[12/29 22:35:56     47s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): 0 out of 1 thread pools are available.
[12/29 22:35:56     47s] Keep-away cache is enable on metals: 1-5
[12/29 22:35:56     47s] Estimated cell power/ground rail width = 0.517 um
[12/29 22:35:56     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:35:56     47s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4313.0M, EPOCH TIME: 1735508156.776283
[12/29 22:35:56     47s] Process 2318 (called=4166 computed=48) wires and vias for routing blockage analysis
[12/29 22:35:56     47s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.004, MEM:4313.0M, EPOCH TIME: 1735508156.780263
[12/29 22:35:56     47s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/29 22:35:56     47s] Atter site array init, number of instance map data is 0.
[12/29 22:35:56     47s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.028, REAL:0.017, MEM:4313.0M, EPOCH TIME: 1735508156.781321
[12/29 22:35:56     47s] 
[12/29 22:35:56     47s] Scanning PG Shapes for Pre-Colorizing...Done.
[12/29 22:35:56     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:35:56     47s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:35:56     47s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.029, REAL:0.018, MEM:4313.0M, EPOCH TIME: 1735508156.782858
[12/29 22:35:56     47s] 
[12/29 22:35:56     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:35:56     47s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:35:56     47s] Average module density = 0.352.
[12/29 22:35:56     47s] Density for the design = 0.352.
[12/29 22:35:56     47s]        = stdcell_area 73228 sites (139455 um^2) / alloc_area 208080 sites (396268 um^2).
[12/29 22:35:56     47s] Pin Density = 0.1402.
[12/29 22:35:56     47s]             = total # of pins 29169 / total area 208080.
[12/29 22:35:56     47s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:4313.0M, EPOCH TIME: 1735508156.785085
[12/29 22:35:56     47s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.001, REAL:0.001, MEM:4313.0M, EPOCH TIME: 1735508156.786418
[12/29 22:35:56     47s] OPERPROF: Starting pre-place ADS at level 1, MEM:4313.0M, EPOCH TIME: 1735508156.786800
[12/29 22:35:56     47s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:4313.0M, EPOCH TIME: 1735508156.789684
[12/29 22:35:56     47s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:4313.0M, EPOCH TIME: 1735508156.789732
[12/29 22:35:56     47s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:4313.0M, EPOCH TIME: 1735508156.789777
[12/29 22:35:56     47s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:4313.0M, EPOCH TIME: 1735508156.789814
[12/29 22:35:56     47s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:4313.0M, EPOCH TIME: 1735508156.789840
[12/29 22:35:56     47s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:4313.0M, EPOCH TIME: 1735508156.790170
[12/29 22:35:56     47s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:4313.0M, EPOCH TIME: 1735508156.790203
[12/29 22:35:56     47s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:4313.0M, EPOCH TIME: 1735508156.790306
[12/29 22:35:56     47s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:4313.0M, EPOCH TIME: 1735508156.790333
[12/29 22:35:56     47s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:4313.0M, EPOCH TIME: 1735508156.790409
[12/29 22:35:56     47s] ADSU 0.352 -> 0.376. site 208080.000 -> 194889.600. GS 33.120
[12/29 22:35:56     47s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.009, REAL:0.008, MEM:4313.0M, EPOCH TIME: 1735508156.794742
[12/29 22:35:56     47s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3791.0M, EPOCH TIME: 1735508156.798546
[12/29 22:35:56     47s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3791.0M, EPOCH TIME: 1735508156.798797
[12/29 22:35:56     47s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3791.0M, EPOCH TIME: 1735508156.798830
[12/29 22:35:56     47s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:3791.0M, EPOCH TIME: 1735508156.798865
[12/29 22:35:56     47s] Initial padding reaches pin density 0.453 for top
[12/29 22:35:56     47s] InitPadU 0.376 -> 0.445 for top
[12/29 22:35:56     47s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[12/29 22:35:56     47s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3791.0M, EPOCH TIME: 1735508156.806971
[12/29 22:35:56     47s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3791.0M, EPOCH TIME: 1735508156.807036
[12/29 22:35:56     47s] OPERPROF: Starting Section-Head-Init at level 1, MEM:3791.0M, EPOCH TIME: 1735508156.807368
[12/29 22:35:56     47s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.001, REAL:0.001, MEM:3791.0M, EPOCH TIME: 1735508156.808649
[12/29 22:35:56     47s] === lastAutoLevel = 8 
[12/29 22:35:56     47s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:3791.0M, EPOCH TIME: 1735508156.811810
[12/29 22:35:56     47s] no activity file in design. spp won't run.
[12/29 22:35:56     47s] [spp] 0
[12/29 22:35:56     47s] [adp] 0:1:1:3
[12/29 22:35:57     49s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:1.622, REAL:0.811, MEM:3855.1M, EPOCH TIME: 1735508157.622988
[12/29 22:35:57     49s] Clock gating cells determined by native netlist tracing.
[12/29 22:35:57     49s] no activity file in design. spp won't run.
[12/29 22:35:57     49s] no activity file in design. spp won't run.
[12/29 22:35:57     49s] Effort level <high> specified for reg2reg path_group
[12/29 22:35:57     50s] OPERPROF: Starting NP-MAIN at level 1, MEM:3872.2M, EPOCH TIME: 1735508157.923207
[12/29 22:35:58     50s] OPERPROF:   Starting NP-Place at level 2, MEM:4064.2M, EPOCH TIME: 1735508158.949846
[12/29 22:35:58     50s] Iteration  1: Total net bbox = 1.729e+05 (8.01e+04 9.27e+04)
[12/29 22:35:58     50s]               Est.  stn bbox = 1.840e+05 (8.39e+04 1.00e+05)
[12/29 22:35:58     50s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3968.2M
[12/29 22:35:58     50s] Iteration  2: Total net bbox = 1.729e+05 (8.01e+04 9.27e+04)
[12/29 22:35:58     50s]               Est.  stn bbox = 1.840e+05 (8.39e+04 1.00e+05)
[12/29 22:35:58     50s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3968.2M
[12/29 22:35:58     50s] exp_mt_sequential is set from setPlaceMode option to 1
[12/29 22:35:58     50s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[12/29 22:35:58     50s] place_exp_mt_interval set to default 32
[12/29 22:35:58     50s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/29 22:35:59     51s] Iteration  3: Total net bbox = 1.415e+05 (6.83e+04 7.32e+04)
[12/29 22:35:59     51s]               Est.  stn bbox = 1.736e+05 (8.08e+04 9.28e+04)
[12/29 22:35:59     51s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 4205.7M
[12/29 22:35:59     51s] Total number of setup views is 1.
[12/29 22:35:59     51s] Total number of active setup views is 1.
[12/29 22:35:59     51s] Active setup views:
[12/29 22:35:59     51s]     VIEW_SETUP
[12/29 22:35:59     53s] Iteration  4: Total net bbox = 2.122e+05 (1.16e+05 9.61e+04)
[12/29 22:35:59     53s]               Est.  stn bbox = 2.755e+05 (1.46e+05 1.29e+05)
[12/29 22:35:59     53s]               cpu = 0:00:02.0 real = 0:00:00.0 mem = 4205.7M
[12/29 22:36:00     55s] Iteration  5: Total net bbox = 1.876e+05 (9.59e+04 9.17e+04)
[12/29 22:36:00     55s]               Est.  stn bbox = 2.560e+05 (1.26e+05 1.30e+05)
[12/29 22:36:00     55s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 4205.7M
[12/29 22:36:00     55s] OPERPROF:   Finished NP-Place at level 2, CPU:4.421, REAL:1.237, MEM:4109.7M, EPOCH TIME: 1735508160.186387
[12/29 22:36:00     55s] OPERPROF: Finished NP-MAIN at level 1, CPU:4.478, REAL:2.273, MEM:4109.7M, EPOCH TIME: 1735508160.195826
[12/29 22:36:00     55s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4109.7M, EPOCH TIME: 1735508160.199096
[12/29 22:36:00     55s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/29 22:36:00     55s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.002, REAL:0.002, MEM:4109.7M, EPOCH TIME: 1735508160.201169
[12/29 22:36:00     55s] OPERPROF: Starting NP-MAIN at level 1, MEM:4109.7M, EPOCH TIME: 1735508160.201642
[12/29 22:36:00     55s] OPERPROF:   Starting NP-Place at level 2, MEM:4205.7M, EPOCH TIME: 1735508160.225280
[12/29 22:36:00     57s] Iteration  6: Total net bbox = 2.006e+05 (1.00e+05 1.00e+05)
[12/29 22:36:00     57s]               Est.  stn bbox = 2.764e+05 (1.34e+05 1.43e+05)
[12/29 22:36:00     57s]               cpu = 0:00:02.1 real = 0:00:00.0 mem = 4335.9M
[12/29 22:36:00     57s] OPERPROF:   Finished NP-Place at level 2, CPU:2.093, REAL:0.541, MEM:4239.9M, EPOCH TIME: 1735508160.766624
[12/29 22:36:00     57s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.157, REAL:0.574, MEM:4111.9M, EPOCH TIME: 1735508160.775217
[12/29 22:36:00     57s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4111.9M, EPOCH TIME: 1735508160.775688
[12/29 22:36:00     57s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/29 22:36:00     57s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4111.9M, EPOCH TIME: 1735508160.776495
[12/29 22:36:00     57s] OPERPROF: Starting HUM-Estimate at level 1, MEM:4111.9M, EPOCH TIME: 1735508160.776649
[12/29 22:36:00     57s] Starting Early Global Route rough congestion estimation: mem = 4111.9M
[12/29 22:36:00     57s] (I)      Initializing eGR engine (rough)
[12/29 22:36:00     57s] Set min layer with default ( 2 )
[12/29 22:36:00     57s] Set max layer with parameter ( 5 )
[12/29 22:36:00     57s] (I)      clean place blk overflow:
[12/29 22:36:00     57s] (I)      H : enabled 0.60 0
[12/29 22:36:00     57s] (I)      V : enabled 0.60 0
[12/29 22:36:00     57s] (I)      Initializing eGR engine (rough)
[12/29 22:36:00     57s] Set min layer with default ( 2 )
[12/29 22:36:00     57s] Set max layer with parameter ( 5 )
[12/29 22:36:00     57s] (I)      clean place blk overflow:
[12/29 22:36:00     57s] (I)      H : enabled 0.60 0
[12/29 22:36:00     57s] (I)      V : enabled 0.60 0
[12/29 22:36:00     57s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.95 MB )
[12/29 22:36:00     57s] (I)      Running eGR Rough flow
[12/29 22:36:00     57s] (I)      # wire layers (front) : 6
[12/29 22:36:00     57s] (I)      # wire layers (back)  : 0
[12/29 22:36:00     57s] (I)      min wire layer : 1
[12/29 22:36:00     57s] (I)      max wire layer : 5
[12/29 22:36:00     57s] (I)      # cut layers (front) : 5
[12/29 22:36:00     57s] (I)      # cut layers (back)  : 0
[12/29 22:36:00     57s] (I)      min cut layer : 1
[12/29 22:36:00     57s] (I)      max cut layer : 4
[12/29 22:36:00     57s] (I)      ================================ Layers ================================
[12/29 22:36:00     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:00     57s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:36:00     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:00     57s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:36:00     57s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:36:00     57s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:00     57s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:36:00     57s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:00     57s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:36:00     57s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:00     57s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:36:00     57s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:00     57s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:36:00     57s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:36:00     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:00     57s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:36:00     57s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:36:00     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:00     57s] (I)      Started Import and model ( Curr Mem: 3.95 MB )
[12/29 22:36:00     57s] (I)      == Non-default Options ==
[12/29 22:36:00     57s] (I)      Print mode                                         : 2
[12/29 22:36:00     57s] (I)      Stop if highly congested                           : false
[12/29 22:36:00     57s] (I)      Local connection modeling                          : true
[12/29 22:36:00     57s] (I)      Maximum routing layer                              : 5
[12/29 22:36:00     57s] (I)      Top routing layer                                  : 5
[12/29 22:36:00     57s] (I)      Assign partition pins                              : false
[12/29 22:36:00     57s] (I)      Support large GCell                                : true
[12/29 22:36:00     57s] (I)      Number of threads                                  : 8
[12/29 22:36:00     57s] (I)      Number of rows per GCell                           : 10
[12/29 22:36:00     57s] (I)      Max num rows per GCell                             : 32
[12/29 22:36:00     57s] (I)      Route tie net to shape                             : auto
[12/29 22:36:00     57s] (I)      Method to set GCell size                           : row
[12/29 22:36:00     57s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:36:00     57s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:36:00     57s] (I)      ============== Pin Summary ==============
[12/29 22:36:00     57s] (I)      +-------+--------+---------+------------+
[12/29 22:36:00     57s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:36:00     57s] (I)      +-------+--------+---------+------------+
[12/29 22:36:00     57s] (I)      |     1 |  28794 |   98.85 |        Pin |
[12/29 22:36:00     57s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:36:00     57s] (I)      |     3 |    304 |    1.04 | Pin access |
[12/29 22:36:00     57s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:36:00     57s] (I)      |     5 |     32 |    0.11 |      Other |
[12/29 22:36:00     57s] (I)      +-------+--------+---------+------------+
[12/29 22:36:00     57s] (I)      Custom ignore net properties:
[12/29 22:36:00     57s] (I)      1 : NotLegal
[12/29 22:36:00     57s] (I)      Default ignore net properties:
[12/29 22:36:00     57s] (I)      1 : Special
[12/29 22:36:00     57s] (I)      2 : Analog
[12/29 22:36:00     57s] (I)      3 : Fixed
[12/29 22:36:00     57s] (I)      4 : Skipped
[12/29 22:36:00     57s] (I)      5 : MixedSignal
[12/29 22:36:00     57s] (I)      Prerouted net properties:
[12/29 22:36:00     57s] (I)      1 : NotLegal
[12/29 22:36:00     57s] (I)      2 : Special
[12/29 22:36:00     57s] (I)      3 : Analog
[12/29 22:36:00     57s] (I)      4 : Fixed
[12/29 22:36:00     57s] (I)      5 : Skipped
[12/29 22:36:00     57s] (I)      6 : MixedSignal
[12/29 22:36:00     57s] (I)      Early global route reroute all routable nets
[12/29 22:36:00     57s] (I)      Use row-based GCell size
[12/29 22:36:00     57s] (I)      Use row-based GCell align
[12/29 22:36:00     57s] (I)      layer 0 area = 83000
[12/29 22:36:00     57s] (I)      layer 1 area = 67600
[12/29 22:36:00     57s] (I)      layer 2 area = 240000
[12/29 22:36:00     57s] (I)      layer 3 area = 240000
[12/29 22:36:00     57s] (I)      layer 4 area = 4000000
[12/29 22:36:00     57s] (I)      GCell unit size   : 4140
[12/29 22:36:00     57s] (I)      GCell multiplier  : 10
[12/29 22:36:00     57s] (I)      GCell row height  : 4140
[12/29 22:36:00     57s] (I)      Actual row height : 4140
[12/29 22:36:00     57s] (I)      GCell align ref   : 479320 479320
[12/29 22:36:00     57s] (I)      Track table information for default rule: 
[12/29 22:36:00     57s] (I)      met1 has single uniform track structure
[12/29 22:36:00     57s] (I)      met2 has single uniform track structure
[12/29 22:36:00     57s] (I)      met3 has single uniform track structure
[12/29 22:36:00     57s] (I)      met4 has single uniform track structure
[12/29 22:36:00     57s] (I)      met5 has single uniform track structure
[12/29 22:36:00     57s] (I)      ============== Default via ===============
[12/29 22:36:00     57s] (I)      +---+------------------+-----------------+
[12/29 22:36:00     57s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:36:00     57s] (I)      +---+------------------+-----------------+
[12/29 22:36:00     57s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:36:00     57s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:36:00     57s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:36:00     57s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:36:00     57s] (I)      +---+------------------+-----------------+
[12/29 22:36:00     57s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:36:00     57s] (I)      Read 6281 PG shapes
[12/29 22:36:00     57s] (I)      Read 0 clock shapes
[12/29 22:36:00     57s] (I)      Read 0 other shapes
[12/29 22:36:00     57s] (I)      #Routing Blockages  : 0
[12/29 22:36:00     57s] (I)      #Instance Blockages : 45786
[12/29 22:36:00     57s] (I)      #PG Blockages       : 6281
[12/29 22:36:00     57s] (I)      #Halo Blockages     : 0
[12/29 22:36:00     57s] (I)      #Boundary Blockages : 0
[12/29 22:36:00     57s] (I)      #Clock Blockages    : 0
[12/29 22:36:00     57s] (I)      #Other Blockages    : 0
[12/29 22:36:00     57s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:36:00     57s] (I)      #prerouted nets         : 0
[12/29 22:36:00     57s] (I)      #prerouted special nets : 0
[12/29 22:36:00     57s] (I)      #prerouted wires        : 0
[12/29 22:36:00     57s] (I)      Read 8419 nets ( ignored 0 )
[12/29 22:36:00     57s] (I)        Front-side 8419 ( ignored 0 )
[12/29 22:36:00     57s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:36:00     57s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[12/29 22:36:00     57s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[12/29 22:36:00     57s] (W)      Only the first 20 messages are printed.
[12/29 22:36:00     57s] (I)      Reading macro buffers
[12/29 22:36:00     57s] (I)      Number of macro buffers: 0
[12/29 22:36:00     57s] (I)      early_global_route_priority property id does not exist.
[12/29 22:36:00     57s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[12/29 22:36:00     57s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[12/29 22:36:00     57s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[12/29 22:36:00     57s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[12/29 22:36:00     57s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/29 22:36:00     57s] (I)      Number of ignored nets                =      0
[12/29 22:36:00     57s] (I)      Number of connected nets              =      0
[12/29 22:36:00     57s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:36:00     57s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:36:00     57s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:36:00     57s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:36:00     57s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:36:00     57s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:36:00     57s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:36:00     57s] (I)      There are 2 clock nets ( 0 with NDR ).
[12/29 22:36:00     57s] (I)      Ndr track 0 does not exist
[12/29 22:36:00     57s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:36:00     57s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:36:00     57s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:36:00     57s] (I)      Site width          :   460  (dbu)
[12/29 22:36:00     57s] (I)      Row height          :  4140  (dbu)
[12/29 22:36:00     57s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:36:00     57s] (I)      GCell width         : 41400  (dbu)
[12/29 22:36:00     57s] (I)      GCell height        : 41400  (dbu)
[12/29 22:36:00     57s] (I)      Grid                :    39    39     5
[12/29 22:36:00     57s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:36:00     57s] (I)      Vertical capacity   :     0 41400     0 41400     0
[12/29 22:36:00     57s] (I)      Horizontal capacity :     0     0 41400     0 41400
[12/29 22:36:00     57s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:36:00     57s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:36:00     57s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:36:00     57s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:36:00     57s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:36:00     57s] (I)      Num tracks per GCell: 147.86 90.00 67.87 67.32 11.31
[12/29 22:36:00     57s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:36:00     57s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:36:00     57s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:36:00     57s] (I)      --------------------------------------------------------
[12/29 22:36:00     57s] 
[12/29 22:36:00     57s] (I)      ============ Routing rule table ============
[12/29 22:36:00     57s] (I)      Rule id: 0  Nets: 8387
[12/29 22:36:00     57s] (I)      ========================================
[12/29 22:36:00     57s] (I)      
[12/29 22:36:00     57s] (I)      ======== NDR :  =========
[12/29 22:36:00     57s] (I)      +--------------+--------+
[12/29 22:36:00     57s] (I)      |           ID |      0 |
[12/29 22:36:00     57s] (I)      |         Name |        |
[12/29 22:36:00     57s] (I)      |      Default |    yes |
[12/29 22:36:00     57s] (I)      |  Clk Special |     no |
[12/29 22:36:00     57s] (I)      | Hard spacing |     no |
[12/29 22:36:00     57s] (I)      |    NDR track | (none) |
[12/29 22:36:00     57s] (I)      |      NDR via | (none) |
[12/29 22:36:00     57s] (I)      |  Extra space |      0 |
[12/29 22:36:00     57s] (I)      |      Shields |      0 |
[12/29 22:36:00     57s] (I)      |   Demand (H) |      1 |
[12/29 22:36:00     57s] (I)      |   Demand (V) |      1 |
[12/29 22:36:00     57s] (I)      |        #Nets |   8387 |
[12/29 22:36:00     57s] (I)      +--------------+--------+
[12/29 22:36:00     57s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:00     57s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:36:00     57s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:00     57s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:36:00     57s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:36:00     57s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:36:00     57s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:36:00     57s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:00     57s] (I)      =============== Blocked Tracks ===============
[12/29 22:36:00     57s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:00     57s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:36:00     57s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:00     57s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:36:00     57s] (I)      |     2 |  134277 |    76436 |        56.92% |
[12/29 22:36:00     57s] (I)      |     3 |  102024 |    58365 |        57.21% |
[12/29 22:36:00     57s] (I)      |     4 |  100425 |    65166 |        64.89% |
[12/29 22:36:00     57s] (I)      |     5 |   16965 |    10941 |        64.49% |
[12/29 22:36:00     57s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:00     57s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4.00 MB )
[12/29 22:36:00     57s] (I)      Reset routing kernel
[12/29 22:36:00     57s] (I)      numLocalWires=31374  numGlobalNetBranches=8105  numLocalNetBranches=7617
[12/29 22:36:00     57s] (I)      totalPins=29105  totalGlobalPin=7091 (24.36%)
[12/29 22:36:00     57s] (I)      total 2D Cap : 163779 = (53476 H, 110303 V)
[12/29 22:36:00     57s] (I)      total 2D Demand : 1260 = (0 H, 1260 V)
[12/29 22:36:00     57s] (I)      #blocked GCells = 220
[12/29 22:36:00     57s] (I)      #regions = 1
[12/29 22:36:00     57s] (I)      
[12/29 22:36:00     57s] (I)      ============  Phase 1a Route ============
[12/29 22:36:00     57s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 29
[12/29 22:36:00     57s] (I)      Usage: 7335 = (3609 H, 3726 V) = (6.75% H, 3.38% V) = (1.494e+05um H, 1.543e+05um V)
[12/29 22:36:00     57s] (I)      
[12/29 22:36:00     57s] (I)      ============  Phase 1b Route ============
[12/29 22:36:00     57s] (I)      Usage: 7337 = (3609 H, 3728 V) = (6.75% H, 3.38% V) = (1.494e+05um H, 1.543e+05um V)
[12/29 22:36:00     57s] (I)      eGR overflow: 1.65% H + 0.00% V
[12/29 22:36:00     57s] 
[12/29 22:36:00     57s] (I)      Updating congestion map
[12/29 22:36:00     57s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[12/29 22:36:00     57s] (I)      Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.06 sec, Curr Mem: 4.00 MB )
[12/29 22:36:00     57s] Finished Early Global Route rough congestion estimation: mem = 4150.7M
[12/29 22:36:00     57s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.104, REAL:0.071, MEM:4150.7M, EPOCH TIME: 1735508160.847957
[12/29 22:36:00     57s] earlyGlobalRoute rough estimation gcell size 10 row height
[12/29 22:36:00     57s] OPERPROF: Starting CDPad at level 1, MEM:4150.7M, EPOCH TIME: 1735508160.848182
[12/29 22:36:00     57s] CDPadU 0.445 -> 0.445. R=0.376, N=8303, GS=41.400
[12/29 22:36:00     57s] OPERPROF: Finished CDPad at level 1, CPU:0.053, REAL:0.019, MEM:4182.7M, EPOCH TIME: 1735508160.866856
[12/29 22:36:00     57s] OPERPROF: Starting NP-MAIN at level 1, MEM:4182.7M, EPOCH TIME: 1735508160.867388
[12/29 22:36:00     57s] OPERPROF:   Starting NP-Place at level 2, MEM:4278.7M, EPOCH TIME: 1735508160.891574
[12/29 22:36:00     57s] OPERPROF:   Finished NP-Place at level 2, CPU:0.031, REAL:0.012, MEM:4292.2M, EPOCH TIME: 1735508160.903653
[12/29 22:36:00     57s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.100, REAL:0.050, MEM:4196.2M, EPOCH TIME: 1735508160.917233
[12/29 22:36:00     57s] Global placement CDP skipped at cutLevel 7.
[12/29 22:36:00     57s] Iteration  7: Total net bbox = 2.183e+05 (1.13e+05 1.06e+05)
[12/29 22:36:00     57s]               Est.  stn bbox = 2.949e+05 (1.47e+05 1.48e+05)
[12/29 22:36:00     57s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 4196.2M
[12/29 22:36:01     59s] 
[12/29 22:36:01     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 22:36:01     59s] TLC MultiMap info (StdDelay):
[12/29 22:36:01     59s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 22:36:01     59s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 22:36:01     59s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 22:36:01     59s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 22:36:01     59s]  Setting StdDelay to: 58.5ps
[12/29 22:36:01     59s] 
[12/29 22:36:01     59s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 22:36:01     59s] nrCritNet: 0.00% ( 0 / 8419 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/29 22:36:02     61s] nrCritNet: 0.00% ( 0 / 8419 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/29 22:36:02     61s] Iteration  8: Total net bbox = 2.183e+05 (1.13e+05 1.06e+05)
[12/29 22:36:02     61s]               Est.  stn bbox = 2.949e+05 (1.47e+05 1.48e+05)
[12/29 22:36:02     61s]               cpu = 0:00:03.5 real = 0:00:02.0 mem = 4164.2M
[12/29 22:36:02     61s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4164.2M, EPOCH TIME: 1735508162.718792
[12/29 22:36:02     61s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/29 22:36:02     61s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4164.2M, EPOCH TIME: 1735508162.719487
[12/29 22:36:02     61s] OPERPROF: Starting NP-MAIN at level 1, MEM:4164.2M, EPOCH TIME: 1735508162.720016
[12/29 22:36:02     61s] OPERPROF:   Starting NP-Place at level 2, MEM:4292.2M, EPOCH TIME: 1735508162.745257
[12/29 22:36:03     63s] OPERPROF:   Finished NP-Place at level 2, CPU:1.923, REAL:0.484, MEM:4324.2M, EPOCH TIME: 1735508163.228846
[12/29 22:36:03     63s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.986, REAL:0.518, MEM:4196.2M, EPOCH TIME: 1735508163.237786
[12/29 22:36:03     63s] Legalizing MH Cells... 0 / 0 (level 5) on fpga_top
[12/29 22:36:03     63s] MH packer: No MH instances from GP
[12/29 22:36:03     63s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:03     63s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4196.2M, DRC: 0)
[12/29 22:36:03     63s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4196.2M, EPOCH TIME: 1735508163.238424
[12/29 22:36:03     63s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/29 22:36:03     63s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4196.2M, EPOCH TIME: 1735508163.239256
[12/29 22:36:03     63s] OPERPROF: Starting HUM-Estimate at level 1, MEM:4196.2M, EPOCH TIME: 1735508163.239384
[12/29 22:36:03     63s] Starting Early Global Route rough congestion estimation: mem = 4196.2M
[12/29 22:36:03     63s] (I)      Initializing eGR engine (rough)
[12/29 22:36:03     63s] Set min layer with default ( 2 )
[12/29 22:36:03     63s] Set max layer with parameter ( 5 )
[12/29 22:36:03     63s] (I)      clean place blk overflow:
[12/29 22:36:03     63s] (I)      H : enabled 0.60 0
[12/29 22:36:03     63s] (I)      V : enabled 0.60 0
[12/29 22:36:03     63s] (I)      Initializing eGR engine (rough)
[12/29 22:36:03     63s] Set min layer with default ( 2 )
[12/29 22:36:03     63s] Set max layer with parameter ( 5 )
[12/29 22:36:03     63s] (I)      clean place blk overflow:
[12/29 22:36:03     63s] (I)      H : enabled 0.60 0
[12/29 22:36:03     63s] (I)      V : enabled 0.60 0
[12/29 22:36:03     63s] (I)      Started Early Global Route kernel ( Curr Mem: 4.03 MB )
[12/29 22:36:03     63s] (I)      Running eGR Rough flow
[12/29 22:36:03     63s] (I)      # wire layers (front) : 6
[12/29 22:36:03     63s] (I)      # wire layers (back)  : 0
[12/29 22:36:03     63s] (I)      min wire layer : 1
[12/29 22:36:03     63s] (I)      max wire layer : 5
[12/29 22:36:03     63s] (I)      # cut layers (front) : 5
[12/29 22:36:03     63s] (I)      # cut layers (back)  : 0
[12/29 22:36:03     63s] (I)      min cut layer : 1
[12/29 22:36:03     63s] (I)      max cut layer : 4
[12/29 22:36:03     63s] (I)      ================================ Layers ================================
[12/29 22:36:03     63s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:03     63s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:36:03     63s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:03     63s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:36:03     63s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:36:03     63s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:03     63s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:36:03     63s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:03     63s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:36:03     63s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:03     63s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:36:03     63s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:03     63s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:36:03     63s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:36:03     63s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:03     63s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:36:03     63s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:36:03     63s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:03     63s] (I)      Started Import and model ( Curr Mem: 4.03 MB )
[12/29 22:36:03     63s] (I)      == Non-default Options ==
[12/29 22:36:03     63s] (I)      Print mode                                         : 2
[12/29 22:36:03     63s] (I)      Stop if highly congested                           : false
[12/29 22:36:03     63s] (I)      Local connection modeling                          : true
[12/29 22:36:03     63s] (I)      Maximum routing layer                              : 5
[12/29 22:36:03     63s] (I)      Top routing layer                                  : 5
[12/29 22:36:03     63s] (I)      Assign partition pins                              : false
[12/29 22:36:03     63s] (I)      Support large GCell                                : true
[12/29 22:36:03     63s] (I)      Number of threads                                  : 8
[12/29 22:36:03     63s] (I)      Number of rows per GCell                           : 5
[12/29 22:36:03     63s] (I)      Max num rows per GCell                             : 32
[12/29 22:36:03     63s] (I)      Route tie net to shape                             : auto
[12/29 22:36:03     63s] (I)      Method to set GCell size                           : row
[12/29 22:36:03     63s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:36:03     63s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:36:03     63s] (I)      ============== Pin Summary ==============
[12/29 22:36:03     63s] (I)      +-------+--------+---------+------------+
[12/29 22:36:03     63s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:36:03     63s] (I)      +-------+--------+---------+------------+
[12/29 22:36:03     63s] (I)      |     1 |  28794 |   98.85 |        Pin |
[12/29 22:36:03     63s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:36:03     63s] (I)      |     3 |    304 |    1.04 | Pin access |
[12/29 22:36:03     63s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:36:03     63s] (I)      |     5 |     32 |    0.11 |      Other |
[12/29 22:36:03     63s] (I)      +-------+--------+---------+------------+
[12/29 22:36:03     63s] (I)      Custom ignore net properties:
[12/29 22:36:03     63s] (I)      1 : NotLegal
[12/29 22:36:03     63s] (I)      Default ignore net properties:
[12/29 22:36:03     63s] (I)      1 : Special
[12/29 22:36:03     63s] (I)      2 : Analog
[12/29 22:36:03     63s] (I)      3 : Fixed
[12/29 22:36:03     63s] (I)      4 : Skipped
[12/29 22:36:03     63s] (I)      5 : MixedSignal
[12/29 22:36:03     63s] (I)      Prerouted net properties:
[12/29 22:36:03     63s] (I)      1 : NotLegal
[12/29 22:36:03     63s] (I)      2 : Special
[12/29 22:36:03     63s] (I)      3 : Analog
[12/29 22:36:03     63s] (I)      4 : Fixed
[12/29 22:36:03     63s] (I)      5 : Skipped
[12/29 22:36:03     63s] (I)      6 : MixedSignal
[12/29 22:36:03     63s] (I)      Early global route reroute all routable nets
[12/29 22:36:03     63s] (I)      Use row-based GCell size
[12/29 22:36:03     63s] (I)      Use row-based GCell align
[12/29 22:36:03     63s] (I)      layer 0 area = 83000
[12/29 22:36:03     63s] (I)      layer 1 area = 67600
[12/29 22:36:03     63s] (I)      layer 2 area = 240000
[12/29 22:36:03     63s] (I)      layer 3 area = 240000
[12/29 22:36:03     63s] (I)      layer 4 area = 4000000
[12/29 22:36:03     63s] (I)      GCell unit size   : 4140
[12/29 22:36:03     63s] (I)      GCell multiplier  : 5
[12/29 22:36:03     63s] (I)      GCell row height  : 4140
[12/29 22:36:03     63s] (I)      Actual row height : 4140
[12/29 22:36:03     63s] (I)      GCell align ref   : 479320 479320
[12/29 22:36:03     63s] (I)      Track table information for default rule: 
[12/29 22:36:03     63s] (I)      met1 has single uniform track structure
[12/29 22:36:03     63s] (I)      met2 has single uniform track structure
[12/29 22:36:03     63s] (I)      met3 has single uniform track structure
[12/29 22:36:03     63s] (I)      met4 has single uniform track structure
[12/29 22:36:03     63s] (I)      met5 has single uniform track structure
[12/29 22:36:03     63s] (I)      ============== Default via ===============
[12/29 22:36:03     63s] (I)      +---+------------------+-----------------+
[12/29 22:36:03     63s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:36:03     63s] (I)      +---+------------------+-----------------+
[12/29 22:36:03     63s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:36:03     63s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:36:03     63s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:36:03     63s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:36:03     63s] (I)      +---+------------------+-----------------+
[12/29 22:36:03     63s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:36:03     63s] (I)      Read 6281 PG shapes
[12/29 22:36:03     63s] (I)      Read 0 clock shapes
[12/29 22:36:03     63s] (I)      Read 0 other shapes
[12/29 22:36:03     63s] (I)      #Routing Blockages  : 0
[12/29 22:36:03     63s] (I)      #Instance Blockages : 45786
[12/29 22:36:03     63s] (I)      #PG Blockages       : 6281
[12/29 22:36:03     63s] (I)      #Halo Blockages     : 0
[12/29 22:36:03     63s] (I)      #Boundary Blockages : 0
[12/29 22:36:03     63s] (I)      #Clock Blockages    : 0
[12/29 22:36:03     63s] (I)      #Other Blockages    : 0
[12/29 22:36:03     63s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:36:03     63s] (I)      #prerouted nets         : 0
[12/29 22:36:03     63s] (I)      #prerouted special nets : 0
[12/29 22:36:03     63s] (I)      #prerouted wires        : 0
[12/29 22:36:03     63s] (I)      Read 8419 nets ( ignored 0 )
[12/29 22:36:03     63s] (I)        Front-side 8419 ( ignored 0 )
[12/29 22:36:03     63s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:36:03     63s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:36:03     63s] (I)      Reading macro buffers
[12/29 22:36:03     63s] (I)      Number of macro buffers: 0
[12/29 22:36:03     63s] (I)      early_global_route_priority property id does not exist.
[12/29 22:36:03     63s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[12/29 22:36:03     63s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[12/29 22:36:03     63s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[12/29 22:36:03     63s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[12/29 22:36:03     63s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/29 22:36:03     63s] (I)      Number of ignored nets                =      0
[12/29 22:36:03     63s] (I)      Number of connected nets              =      0
[12/29 22:36:03     63s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:36:03     63s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:36:03     63s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:36:03     63s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:36:03     63s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:36:03     63s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:36:03     63s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:36:03     63s] (I)      There are 2 clock nets ( 0 with NDR ).
[12/29 22:36:03     63s] (I)      Ndr track 0 does not exist
[12/29 22:36:03     63s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:36:03     63s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:36:03     63s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:36:03     63s] (I)      Site width          :   460  (dbu)
[12/29 22:36:03     63s] (I)      Row height          :  4140  (dbu)
[12/29 22:36:03     63s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:36:03     63s] (I)      GCell width         : 20700  (dbu)
[12/29 22:36:03     63s] (I)      GCell height        : 20700  (dbu)
[12/29 22:36:03     63s] (I)      Grid                :    77    77     5
[12/29 22:36:03     63s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:36:03     63s] (I)      Vertical capacity   :     0 20700     0 20700     0
[12/29 22:36:03     63s] (I)      Horizontal capacity :     0     0 20700     0 20700
[12/29 22:36:03     63s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:36:03     63s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:36:03     63s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:36:03     63s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:36:03     63s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:36:03     63s] (I)      Num tracks per GCell: 73.93 45.00 33.93 33.66  5.66
[12/29 22:36:03     63s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:36:03     63s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:36:03     63s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:36:03     63s] (I)      --------------------------------------------------------
[12/29 22:36:03     63s] 
[12/29 22:36:03     63s] (I)      ============ Routing rule table ============
[12/29 22:36:03     63s] (I)      Rule id: 0  Nets: 8387
[12/29 22:36:03     63s] (I)      ========================================
[12/29 22:36:03     63s] (I)      
[12/29 22:36:03     63s] (I)      ======== NDR :  =========
[12/29 22:36:03     63s] (I)      +--------------+--------+
[12/29 22:36:03     63s] (I)      |           ID |      0 |
[12/29 22:36:03     63s] (I)      |         Name |        |
[12/29 22:36:03     63s] (I)      |      Default |    yes |
[12/29 22:36:03     63s] (I)      |  Clk Special |     no |
[12/29 22:36:03     63s] (I)      | Hard spacing |     no |
[12/29 22:36:03     63s] (I)      |    NDR track | (none) |
[12/29 22:36:03     63s] (I)      |      NDR via | (none) |
[12/29 22:36:03     63s] (I)      |  Extra space |      0 |
[12/29 22:36:03     63s] (I)      |      Shields |      0 |
[12/29 22:36:03     63s] (I)      |   Demand (H) |      1 |
[12/29 22:36:03     63s] (I)      |   Demand (V) |      1 |
[12/29 22:36:03     63s] (I)      |        #Nets |   8387 |
[12/29 22:36:03     63s] (I)      +--------------+--------+
[12/29 22:36:03     63s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:03     63s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:36:03     63s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:03     63s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:36:03     63s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:36:03     63s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:36:03     63s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:36:03     63s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:03     63s] (I)      =============== Blocked Tracks ===============
[12/29 22:36:03     63s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:03     63s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:36:03     63s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:03     63s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:36:03     63s] (I)      |     2 |  265111 |   142604 |        53.79% |
[12/29 22:36:03     63s] (I)      |     3 |  201432 |   108831 |        54.03% |
[12/29 22:36:03     63s] (I)      |     4 |  198275 |   121134 |        61.09% |
[12/29 22:36:03     63s] (I)      |     5 |   33495 |    20591 |        61.47% |
[12/29 22:36:03     63s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:03     63s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 4.03 MB )
[12/29 22:36:03     63s] (I)      Reset routing kernel
[12/29 22:36:03     63s] (I)      numLocalWires=24824  numGlobalNetBranches=6780  numLocalNetBranches=5650
[12/29 22:36:03     63s] (I)      totalPins=29105  totalGlobalPin=11507 (39.54%)
[12/29 22:36:03     63s] (I)      total 2D Cap : 331132 = (109799 H, 221333 V)
[12/29 22:36:03     63s] (I)      total 2D Demand : 2160 = (0 H, 2160 V)
[12/29 22:36:03     63s] (I)      #blocked GCells = 1806
[12/29 22:36:03     63s] (I)      #regions = 1
[12/29 22:36:03     63s] (I)      
[12/29 22:36:03     63s] (I)      ============  Phase 1a Route ============
[12/29 22:36:03     63s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 38
[12/29 22:36:03     63s] (I)      Usage: 15181 = (7701 H, 7480 V) = (7.01% H, 3.38% V) = (1.594e+05um H, 1.548e+05um V)
[12/29 22:36:03     63s] (I)      
[12/29 22:36:03     63s] (I)      ============  Phase 1b Route ============
[12/29 22:36:03     63s] (I)      Usage: 15181 = (7701 H, 7480 V) = (7.01% H, 3.38% V) = (1.594e+05um H, 1.548e+05um V)
[12/29 22:36:03     63s] (I)      eGR overflow: 0.44% H + 0.00% V
[12/29 22:36:03     63s] 
[12/29 22:36:03     63s] (I)      Updating congestion map
[12/29 22:36:03     63s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[12/29 22:36:03     63s] (I)      Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.07 sec, Curr Mem: 4.04 MB )
[12/29 22:36:03     63s] Finished Early Global Route rough congestion estimation: mem = 4185.6M
[12/29 22:36:03     63s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.107, REAL:0.073, MEM:4185.6M, EPOCH TIME: 1735508163.312482
[12/29 22:36:03     63s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/29 22:36:03     63s] OPERPROF: Starting CDPad at level 1, MEM:4185.6M, EPOCH TIME: 1735508163.312689
[12/29 22:36:03     63s] CDPadU 0.445 -> 0.445. R=0.376, N=8303, GS=20.700
[12/29 22:36:03     63s] OPERPROF: Finished CDPad at level 1, CPU:0.061, REAL:0.019, MEM:4185.6M, EPOCH TIME: 1735508163.331913
[12/29 22:36:03     63s] OPERPROF: Starting NP-MAIN at level 1, MEM:4185.6M, EPOCH TIME: 1735508163.332440
[12/29 22:36:03     63s] OPERPROF:   Starting NP-Place at level 2, MEM:4281.6M, EPOCH TIME: 1735508163.357153
[12/29 22:36:03     63s] OPERPROF:   Finished NP-Place at level 2, CPU:0.026, REAL:0.011, MEM:4289.9M, EPOCH TIME: 1735508163.368208
[12/29 22:36:03     63s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.099, REAL:0.049, MEM:4193.9M, EPOCH TIME: 1735508163.381324
[12/29 22:36:03     63s] Global placement CDP skipped at cutLevel 9.
[12/29 22:36:03     63s] Iteration  9: Total net bbox = 2.331e+05 (1.24e+05 1.09e+05)
[12/29 22:36:03     63s]               Est.  stn bbox = 3.122e+05 (1.61e+05 1.51e+05)
[12/29 22:36:03     63s]               cpu = 0:00:02.3 real = 0:00:01.0 mem = 4193.9M
[12/29 22:36:04     64s] nrCritNet: 0.00% ( 0 / 8419 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/29 22:36:05     66s] nrCritNet: 0.00% ( 0 / 8419 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/29 22:36:05     66s] Iteration 10: Total net bbox = 2.331e+05 (1.24e+05 1.09e+05)
[12/29 22:36:05     66s]               Est.  stn bbox = 3.122e+05 (1.61e+05 1.51e+05)
[12/29 22:36:05     66s]               cpu = 0:00:03.3 real = 0:00:02.0 mem = 4161.9M
[12/29 22:36:05     66s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4161.9M, EPOCH TIME: 1735508165.094664
[12/29 22:36:05     66s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/29 22:36:05     66s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4161.9M, EPOCH TIME: 1735508165.095225
[12/29 22:36:05     66s] OPERPROF: Starting NP-MAIN at level 1, MEM:4161.9M, EPOCH TIME: 1735508165.095670
[12/29 22:36:05     66s] OPERPROF:   Starting NP-Place at level 2, MEM:4289.9M, EPOCH TIME: 1735508165.121867
[12/29 22:36:05     68s] OPERPROF:   Finished NP-Place at level 2, CPU:2.093, REAL:0.537, MEM:4321.9M, EPOCH TIME: 1735508165.658989
[12/29 22:36:05     68s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.161, REAL:0.572, MEM:4193.9M, EPOCH TIME: 1735508165.667571
[12/29 22:36:05     68s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[12/29 22:36:05     68s] MH packer: No MH instances from GP
[12/29 22:36:05     68s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:05     68s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4193.9M, DRC: 0)
[12/29 22:36:05     68s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4193.9M, EPOCH TIME: 1735508165.668301
[12/29 22:36:05     68s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/29 22:36:05     68s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4193.9M, EPOCH TIME: 1735508165.669178
[12/29 22:36:05     68s] OPERPROF: Starting HUM-Estimate at level 1, MEM:4193.9M, EPOCH TIME: 1735508165.669305
[12/29 22:36:05     68s] Starting Early Global Route rough congestion estimation: mem = 4193.9M
[12/29 22:36:05     68s] (I)      Initializing eGR engine (rough)
[12/29 22:36:05     68s] Set min layer with default ( 2 )
[12/29 22:36:05     68s] Set max layer with parameter ( 5 )
[12/29 22:36:05     68s] (I)      clean place blk overflow:
[12/29 22:36:05     68s] (I)      H : enabled 0.60 0
[12/29 22:36:05     68s] (I)      V : enabled 0.60 0
[12/29 22:36:05     68s] (I)      Initializing eGR engine (rough)
[12/29 22:36:05     68s] Set min layer with default ( 2 )
[12/29 22:36:05     68s] Set max layer with parameter ( 5 )
[12/29 22:36:05     68s] (I)      clean place blk overflow:
[12/29 22:36:05     68s] (I)      H : enabled 0.60 0
[12/29 22:36:05     68s] (I)      V : enabled 0.60 0
[12/29 22:36:05     68s] (I)      Started Early Global Route kernel ( Curr Mem: 4.03 MB )
[12/29 22:36:05     68s] (I)      Running eGR Rough flow
[12/29 22:36:05     68s] (I)      # wire layers (front) : 6
[12/29 22:36:05     68s] (I)      # wire layers (back)  : 0
[12/29 22:36:05     68s] (I)      min wire layer : 1
[12/29 22:36:05     68s] (I)      max wire layer : 5
[12/29 22:36:05     68s] (I)      # cut layers (front) : 5
[12/29 22:36:05     68s] (I)      # cut layers (back)  : 0
[12/29 22:36:05     68s] (I)      min cut layer : 1
[12/29 22:36:05     68s] (I)      max cut layer : 4
[12/29 22:36:05     68s] (I)      ================================ Layers ================================
[12/29 22:36:05     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:05     68s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:36:05     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:05     68s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:36:05     68s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:36:05     68s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:05     68s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:36:05     68s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:05     68s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:36:05     68s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:05     68s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:36:05     68s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:05     68s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:36:05     68s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:36:05     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:05     68s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:36:05     68s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:36:05     68s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:05     68s] (I)      Started Import and model ( Curr Mem: 4.03 MB )
[12/29 22:36:05     68s] (I)      == Non-default Options ==
[12/29 22:36:05     68s] (I)      Print mode                                         : 2
[12/29 22:36:05     68s] (I)      Stop if highly congested                           : false
[12/29 22:36:05     68s] (I)      Local connection modeling                          : true
[12/29 22:36:05     68s] (I)      Maximum routing layer                              : 5
[12/29 22:36:05     68s] (I)      Top routing layer                                  : 5
[12/29 22:36:05     68s] (I)      Assign partition pins                              : false
[12/29 22:36:05     68s] (I)      Support large GCell                                : true
[12/29 22:36:05     68s] (I)      Number of threads                                  : 8
[12/29 22:36:05     68s] (I)      Number of rows per GCell                           : 3
[12/29 22:36:05     68s] (I)      Max num rows per GCell                             : 32
[12/29 22:36:05     68s] (I)      Route tie net to shape                             : auto
[12/29 22:36:05     68s] (I)      Method to set GCell size                           : row
[12/29 22:36:05     68s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:36:05     68s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:36:05     68s] (I)      ============== Pin Summary ==============
[12/29 22:36:05     68s] (I)      +-------+--------+---------+------------+
[12/29 22:36:05     68s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:36:05     68s] (I)      +-------+--------+---------+------------+
[12/29 22:36:05     68s] (I)      |     1 |  28794 |   98.85 |        Pin |
[12/29 22:36:05     68s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:36:05     68s] (I)      |     3 |    304 |    1.04 | Pin access |
[12/29 22:36:05     68s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:36:05     68s] (I)      |     5 |     32 |    0.11 |      Other |
[12/29 22:36:05     68s] (I)      +-------+--------+---------+------------+
[12/29 22:36:05     68s] (I)      Custom ignore net properties:
[12/29 22:36:05     68s] (I)      1 : NotLegal
[12/29 22:36:05     68s] (I)      Default ignore net properties:
[12/29 22:36:05     68s] (I)      1 : Special
[12/29 22:36:05     68s] (I)      2 : Analog
[12/29 22:36:05     68s] (I)      3 : Fixed
[12/29 22:36:05     68s] (I)      4 : Skipped
[12/29 22:36:05     68s] (I)      5 : MixedSignal
[12/29 22:36:05     68s] (I)      Prerouted net properties:
[12/29 22:36:05     68s] (I)      1 : NotLegal
[12/29 22:36:05     68s] (I)      2 : Special
[12/29 22:36:05     68s] (I)      3 : Analog
[12/29 22:36:05     68s] (I)      4 : Fixed
[12/29 22:36:05     68s] (I)      5 : Skipped
[12/29 22:36:05     68s] (I)      6 : MixedSignal
[12/29 22:36:05     68s] (I)      Early global route reroute all routable nets
[12/29 22:36:05     68s] (I)      Use row-based GCell size
[12/29 22:36:05     68s] (I)      Use row-based GCell align
[12/29 22:36:05     68s] (I)      layer 0 area = 83000
[12/29 22:36:05     68s] (I)      layer 1 area = 67600
[12/29 22:36:05     68s] (I)      layer 2 area = 240000
[12/29 22:36:05     68s] (I)      layer 3 area = 240000
[12/29 22:36:05     68s] (I)      layer 4 area = 4000000
[12/29 22:36:05     68s] (I)      GCell unit size   : 4140
[12/29 22:36:05     68s] (I)      GCell multiplier  : 3
[12/29 22:36:05     68s] (I)      GCell row height  : 4140
[12/29 22:36:05     68s] (I)      Actual row height : 4140
[12/29 22:36:05     68s] (I)      GCell align ref   : 479320 479320
[12/29 22:36:05     68s] (I)      Track table information for default rule: 
[12/29 22:36:05     68s] (I)      met1 has single uniform track structure
[12/29 22:36:05     68s] (I)      met2 has single uniform track structure
[12/29 22:36:05     68s] (I)      met3 has single uniform track structure
[12/29 22:36:05     68s] (I)      met4 has single uniform track structure
[12/29 22:36:05     68s] (I)      met5 has single uniform track structure
[12/29 22:36:05     68s] (I)      ============== Default via ===============
[12/29 22:36:05     68s] (I)      +---+------------------+-----------------+
[12/29 22:36:05     68s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:36:05     68s] (I)      +---+------------------+-----------------+
[12/29 22:36:05     68s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:36:05     68s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:36:05     68s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:36:05     68s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:36:05     68s] (I)      +---+------------------+-----------------+
[12/29 22:36:05     68s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:36:05     68s] (I)      Read 6281 PG shapes
[12/29 22:36:05     68s] (I)      Read 0 clock shapes
[12/29 22:36:05     68s] (I)      Read 0 other shapes
[12/29 22:36:05     68s] (I)      #Routing Blockages  : 0
[12/29 22:36:05     68s] (I)      #Instance Blockages : 45786
[12/29 22:36:05     68s] (I)      #PG Blockages       : 6281
[12/29 22:36:05     68s] (I)      #Halo Blockages     : 0
[12/29 22:36:05     68s] (I)      #Boundary Blockages : 0
[12/29 22:36:05     68s] (I)      #Clock Blockages    : 0
[12/29 22:36:05     68s] (I)      #Other Blockages    : 0
[12/29 22:36:05     68s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:36:05     68s] (I)      #prerouted nets         : 0
[12/29 22:36:05     68s] (I)      #prerouted special nets : 0
[12/29 22:36:05     68s] (I)      #prerouted wires        : 0
[12/29 22:36:05     68s] (I)      Read 8419 nets ( ignored 0 )
[12/29 22:36:05     68s] (I)        Front-side 8419 ( ignored 0 )
[12/29 22:36:05     68s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:36:05     68s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:36:05     68s] (I)      Reading macro buffers
[12/29 22:36:05     68s] (I)      Number of macro buffers: 0
[12/29 22:36:05     68s] (I)      early_global_route_priority property id does not exist.
[12/29 22:36:05     68s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[12/29 22:36:05     68s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[12/29 22:36:05     68s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[12/29 22:36:05     68s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[12/29 22:36:05     68s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/29 22:36:05     68s] (I)      Number of ignored nets                =      0
[12/29 22:36:05     68s] (I)      Number of connected nets              =      0
[12/29 22:36:05     68s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:36:05     68s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:36:05     68s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:36:05     68s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:36:05     68s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:36:05     68s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:36:05     68s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:36:05     68s] (I)      There are 2 clock nets ( 0 with NDR ).
[12/29 22:36:05     68s] (I)      Ndr track 0 does not exist
[12/29 22:36:05     68s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:36:05     68s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:36:05     68s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:36:05     68s] (I)      Site width          :   460  (dbu)
[12/29 22:36:05     68s] (I)      Row height          :  4140  (dbu)
[12/29 22:36:05     68s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:36:05     68s] (I)      GCell width         : 12420  (dbu)
[12/29 22:36:05     68s] (I)      GCell height        : 12420  (dbu)
[12/29 22:36:05     68s] (I)      Grid                :   128   129     5
[12/29 22:36:05     68s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:36:05     68s] (I)      Vertical capacity   :     0 12420     0 12420     0
[12/29 22:36:05     68s] (I)      Horizontal capacity :     0     0 12420     0 12420
[12/29 22:36:05     68s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:36:05     68s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:36:05     68s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:36:05     68s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:36:05     68s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:36:05     68s] (I)      Num tracks per GCell: 44.36 27.00 20.36 20.20  3.39
[12/29 22:36:05     68s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:36:05     68s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:36:05     68s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:36:05     68s] (I)      --------------------------------------------------------
[12/29 22:36:05     68s] 
[12/29 22:36:05     68s] (I)      ============ Routing rule table ============
[12/29 22:36:05     68s] (I)      Rule id: 0  Nets: 8387
[12/29 22:36:05     68s] (I)      ========================================
[12/29 22:36:05     68s] (I)      
[12/29 22:36:05     68s] (I)      ======== NDR :  =========
[12/29 22:36:05     68s] (I)      +--------------+--------+
[12/29 22:36:05     68s] (I)      |           ID |      0 |
[12/29 22:36:05     68s] (I)      |         Name |        |
[12/29 22:36:05     68s] (I)      |      Default |    yes |
[12/29 22:36:05     68s] (I)      |  Clk Special |     no |
[12/29 22:36:05     68s] (I)      | Hard spacing |     no |
[12/29 22:36:05     68s] (I)      |    NDR track | (none) |
[12/29 22:36:05     68s] (I)      |      NDR via | (none) |
[12/29 22:36:05     68s] (I)      |  Extra space |      0 |
[12/29 22:36:05     68s] (I)      |      Shields |      0 |
[12/29 22:36:05     68s] (I)      |   Demand (H) |      1 |
[12/29 22:36:05     68s] (I)      |   Demand (V) |      1 |
[12/29 22:36:05     68s] (I)      |        #Nets |   8387 |
[12/29 22:36:05     68s] (I)      +--------------+--------+
[12/29 22:36:05     68s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:05     68s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:36:05     68s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:05     68s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:36:05     68s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:36:05     68s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:36:05     68s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:36:05     68s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:05     68s] (I)      =============== Blocked Tracks ===============
[12/29 22:36:05     68s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:05     68s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:36:05     68s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:05     68s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:36:05     68s] (I)      |     2 |  444147 |   233511 |        52.58% |
[12/29 22:36:05     68s] (I)      |     3 |  334848 |   174348 |        52.07% |
[12/29 22:36:05     68s] (I)      |     4 |  332175 |   198909 |        59.88% |
[12/29 22:36:05     68s] (I)      |     5 |   55680 |    33583 |        60.31% |
[12/29 22:36:05     68s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:05     68s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4.04 MB )
[12/29 22:36:05     68s] (I)      Reset routing kernel
[12/29 22:36:05     68s] (I)      numLocalWires=17467  numGlobalNetBranches=4629  numLocalNetBranches=4124
[12/29 22:36:05     68s] (I)      totalPins=29105  totalGlobalPin=16403 (56.36%)
[12/29 22:36:05     68s] (I)      total 2D Cap : 565025 = (190529 H, 374496 V)
[12/29 22:36:05     68s] (I)      total 2D Demand : 2962 = (0 H, 2962 V)
[12/29 22:36:05     68s] (I)      #blocked GCells = 6209
[12/29 22:36:05     68s] (I)      #regions = 1
[12/29 22:36:05     68s] (I)      
[12/29 22:36:05     68s] (I)      ============  Phase 1a Route ============
[12/29 22:36:05     68s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 31
[12/29 22:36:05     68s] (I)      Usage: 26423 = (13227 H, 13196 V) = (6.94% H, 3.52% V) = (1.643e+05um H, 1.639e+05um V)
[12/29 22:36:05     68s] (I)      
[12/29 22:36:05     68s] (I)      ============  Phase 1b Route ============
[12/29 22:36:05     68s] (I)      Usage: 26439 = (13225 H, 13214 V) = (6.94% H, 3.53% V) = (1.643e+05um H, 1.641e+05um V)
[12/29 22:36:05     68s] (I)      eGR overflow: 1.30% H + 0.00% V
[12/29 22:36:05     68s] 
[12/29 22:36:05     68s] (I)      Updating congestion map
[12/29 22:36:05     68s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[12/29 22:36:05     68s] (I)      Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.08 sec, Curr Mem: 4.04 MB )
[12/29 22:36:05     68s] Finished Early Global Route rough congestion estimation: mem = 4186.6M
[12/29 22:36:05     68s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.128, REAL:0.084, MEM:4186.6M, EPOCH TIME: 1735508165.753024
[12/29 22:36:05     68s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/29 22:36:05     68s] OPERPROF: Starting CDPad at level 1, MEM:4186.6M, EPOCH TIME: 1735508165.753237
[12/29 22:36:05     68s] CDPadU 0.445 -> 0.459. R=0.376, N=8303, GS=12.420
[12/29 22:36:05     68s] OPERPROF: Finished CDPad at level 1, CPU:0.062, REAL:0.019, MEM:4186.6M, EPOCH TIME: 1735508165.772213
[12/29 22:36:05     68s] OPERPROF: Starting NP-MAIN at level 1, MEM:4186.6M, EPOCH TIME: 1735508165.772768
[12/29 22:36:05     69s] OPERPROF:   Starting NP-Place at level 2, MEM:4283.8M, EPOCH TIME: 1735508165.797279
[12/29 22:36:05     69s] AB param 69.0% (5730/8303).
[12/29 22:36:05     69s] OPERPROF:   Finished NP-Place at level 2, CPU:0.028, REAL:0.014, MEM:4286.9M, EPOCH TIME: 1735508165.811431
[12/29 22:36:05     69s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.096, REAL:0.051, MEM:4190.9M, EPOCH TIME: 1735508165.823313
[12/29 22:36:05     69s] Global placement CDP is working on the selected area.
[12/29 22:36:05     69s] OPERPROF: Starting NP-MAIN at level 1, MEM:4190.9M, EPOCH TIME: 1735508165.823910
[12/29 22:36:05     69s] OPERPROF:   Starting NP-Place at level 2, MEM:4286.9M, EPOCH TIME: 1735508165.846845
[12/29 22:36:06     70s] OPERPROF:   Finished NP-Place at level 2, CPU:0.996, REAL:0.286, MEM:4318.9M, EPOCH TIME: 1735508166.133040
[12/29 22:36:06     70s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.057, REAL:0.318, MEM:4190.9M, EPOCH TIME: 1735508166.141617
[12/29 22:36:06     70s] Iteration 11: Total net bbox = 2.431e+05 (1.29e+05 1.14e+05)
[12/29 22:36:06     70s]               Est.  stn bbox = 3.239e+05 (1.68e+05 1.56e+05)
[12/29 22:36:06     70s]               cpu = 0:00:03.5 real = 0:00:01.0 mem = 4190.9M
[12/29 22:36:06     71s] nrCritNet: 0.00% ( 0 / 8419 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/29 22:36:07     73s] nrCritNet: 0.00% ( 0 / 8419 ) cutoffSlk: 214748364.7ps stdDelay: 58.5ps
[12/29 22:36:07     73s] Iteration 12: Total net bbox = 2.431e+05 (1.29e+05 1.14e+05)
[12/29 22:36:07     73s]               Est.  stn bbox = 3.239e+05 (1.68e+05 1.56e+05)
[12/29 22:36:07     73s]               cpu = 0:00:03.3 real = 0:00:01.0 mem = 4161.4M
[12/29 22:36:07     73s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:4161.4M, EPOCH TIME: 1735508167.823117
[12/29 22:36:07     73s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/29 22:36:07     73s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:4161.4M, EPOCH TIME: 1735508167.823722
[12/29 22:36:07     73s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[12/29 22:36:07     73s] MH packer: No MH instances from GP
[12/29 22:36:07     73s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:07     73s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4161.4M, DRC: 0)
[12/29 22:36:07     73s] OPERPROF: Starting NP-MAIN at level 1, MEM:4161.4M, EPOCH TIME: 1735508167.824192
[12/29 22:36:07     73s] OPERPROF:   Starting NP-Place at level 2, MEM:4289.4M, EPOCH TIME: 1735508167.855150
[12/29 22:36:08     78s] GP RA stats: MHOnly 0 nrInst 8303 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/29 22:36:09     79s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:4548.4M, EPOCH TIME: 1735508169.171238
[12/29 22:36:09     79s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:4548.4M, EPOCH TIME: 1735508169.171393
[12/29 22:36:09     79s] OPERPROF:   Finished NP-Place at level 2, CPU:6.167, REAL:1.318, MEM:4324.4M, EPOCH TIME: 1735508169.172714
[12/29 22:36:09     79s] OPERPROF: Finished NP-MAIN at level 1, CPU:6.240, REAL:1.357, MEM:4196.4M, EPOCH TIME: 1735508169.181201
[12/29 22:36:09     79s] Iteration 13: Total net bbox = 2.621e+05 (1.39e+05 1.23e+05)
[12/29 22:36:09     79s]               Est.  stn bbox = 3.429e+05 (1.78e+05 1.65e+05)
[12/29 22:36:09     79s]               cpu = 0:00:06.2 real = 0:00:02.0 mem = 4196.4M
[12/29 22:36:09     79s] [adp] clock
[12/29 22:36:09     79s] [adp] weight, nr nets, wire length
[12/29 22:36:09     79s] [adp]      0        2  1380.437000
[12/29 22:36:09     79s] [adp] data
[12/29 22:36:09     79s] [adp] weight, nr nets, wire length
[12/29 22:36:09     79s] [adp]      0     8417  260722.180000
[12/29 22:36:09     79s] [adp] 0.000000|0.000000|0.000000
[12/29 22:36:09     79s] Iteration 14: Total net bbox = 2.621e+05 (1.39e+05 1.23e+05)
[12/29 22:36:09     79s]               Est.  stn bbox = 3.429e+05 (1.78e+05 1.65e+05)
[12/29 22:36:09     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4196.4M
[12/29 22:36:09     79s] *** cost = 2.621e+05 (1.39e+05 1.23e+05) (cpu for global=0:00:30.3) real=0:00:12.0***
[12/29 22:36:09     79s] Placement multithread real runtime: 0:00:12.0 with 8 threads.
[12/29 22:36:09     79s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[12/29 22:36:09     79s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4196.4M, EPOCH TIME: 1735508169.213947
[12/29 22:36:09     79s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4196.4M, EPOCH TIME: 1735508169.214009
[12/29 22:36:09     79s] Saved padding area to DB
[12/29 22:36:09     79s] Cell fpga_top LLGs are deleted
[12/29 22:36:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:09     79s] # Resetting pin-track-align track data.
[12/29 22:36:09     79s] Solver runtime cpu: 0:00:17.2 real: 0:00:04.2
[12/29 22:36:09     79s] Core Placement runtime cpu: 0:00:18.4 real: 0:00:07.0
[12/29 22:36:09     79s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4196.4M, EPOCH TIME: 1735508169.218164
[12/29 22:36:09     79s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4196.4M, EPOCH TIME: 1735508169.218254
[12/29 22:36:09     79s] Processing tracks to init pin-track alignment.
[12/29 22:36:09     79s] z: 2, totalTracks: 1
[12/29 22:36:09     79s] z: 4, totalTracks: 1
[12/29 22:36:09     79s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:09     79s] Cell fpga_top LLGs are deleted
[12/29 22:36:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:09     79s] # Building fpga_top llgBox search-tree.
[12/29 22:36:09     79s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4196.4M, EPOCH TIME: 1735508169.221173
[12/29 22:36:09     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:09     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:09     79s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:4196.4M, EPOCH TIME: 1735508169.221362
[12/29 22:36:09     79s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:09     79s] Core basic site is CoreSite
[12/29 22:36:09     79s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:09     79s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:36:09     79s] Fast DP-INIT is on for default
[12/29 22:36:09     79s] Keep-away cache is enable on metals: 1-5
[12/29 22:36:09     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:36:09     79s] Atter site array init, number of instance map data is 0.
[12/29 22:36:09     79s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.012, REAL:0.007, MEM:4196.4M, EPOCH TIME: 1735508169.228542
[12/29 22:36:09     79s] 
[12/29 22:36:09     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:09     79s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:09     79s] OPERPROF:       Starting CMU at level 4, MEM:4196.4M, EPOCH TIME: 1735508169.229463
[12/29 22:36:09     79s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.001, MEM:4196.4M, EPOCH TIME: 1735508169.230361
[12/29 22:36:09     79s] 
[12/29 22:36:09     79s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:09     79s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.017, REAL:0.010, MEM:4196.4M, EPOCH TIME: 1735508169.230948
[12/29 22:36:09     79s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4196.4M, EPOCH TIME: 1735508169.230989
[12/29 22:36:09     79s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4196.4M, EPOCH TIME: 1735508169.231115
[12/29 22:36:09     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4196.4MB).
[12/29 22:36:09     79s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.023, REAL:0.015, MEM:4196.4M, EPOCH TIME: 1735508169.233194
[12/29 22:36:09     79s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.023, REAL:0.015, MEM:4196.4M, EPOCH TIME: 1735508169.233235
[12/29 22:36:09     79s] TDRefine: refinePlace mode is spiral
[12/29 22:36:09     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.1
[12/29 22:36:09     79s] OPERPROF: Starting Refine-Place at level 1, MEM:4196.4M, EPOCH TIME: 1735508169.233358
[12/29 22:36:09     79s] *** Starting refinePlace (0:01:20 mem=4196.4M) ***
[12/29 22:36:09     79s] Total net bbox length = 2.621e+05 (1.394e+05 1.227e+05) (ext = 5.395e+04)
[12/29 22:36:09     79s] 
[12/29 22:36:09     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:09     79s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:09     79s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:36:09     79s] Set min layer with default ( 2 )
[12/29 22:36:09     79s] Set max layer with parameter ( 5 )
[12/29 22:36:09     79s] Set min layer with default ( 2 )
[12/29 22:36:09     79s] Set max layer with parameter ( 5 )
[12/29 22:36:09     79s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4196.4M, EPOCH TIME: 1735508169.242435
[12/29 22:36:09     79s] Starting refinePlace ...
[12/29 22:36:09     79s] Set min layer with default ( 2 )
[12/29 22:36:09     79s] Set max layer with parameter ( 5 )
[12/29 22:36:09     79s] Set min layer with default ( 2 )
[12/29 22:36:09     79s] Set max layer with parameter ( 5 )
[12/29 22:36:09     79s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:36:09     79s] DDP markSite nrRow 153 nrJob 153
[12/29 22:36:09     79s] ** Cut row section cpu time 0:00:00.0.
[12/29 22:36:09     79s]  ** Cut row section real time 0:00:00.0.
[12/29 22:36:09     79s]    Spread Effort: high, standalone mode, useDDP on.
[12/29 22:36:09     79s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4164.4MB) @(0:01:20 - 0:01:20).
[12/29 22:36:09     79s] Move report: preRPlace moves 8302 insts, mean move: 0.63 um, max move: 6.56 um 
[12/29 22:36:09     79s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFRX1_mem/DFFRX1_48_): (853.47, 518.37) --> (848.70, 516.58)
[12/29 22:36:09     79s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[12/29 22:36:09     79s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:4164.4M, EPOCH TIME: 1735508169.306060
[12/29 22:36:09     79s] Tweakage: fix icg 1, fix clk 0.
[12/29 22:36:09     79s] Tweakage: density cost 0, scale 0.4.
[12/29 22:36:09     79s] Tweakage: activity cost 0, scale 1.0.
[12/29 22:36:09     79s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:4292.4M, EPOCH TIME: 1735508169.315223
[12/29 22:36:09     79s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:4292.4M, EPOCH TIME: 1735508169.318020
[12/29 22:36:09     80s] Tweakage swap 1013 pairs.
[12/29 22:36:09     80s] Tweakage perm 289 insts, flip 3663 insts.
[12/29 22:36:09     80s] Tweakage perm 93 insts, flip 242 insts.
[12/29 22:36:09     80s] Tweakage swap 231 pairs.
[12/29 22:36:09     80s] Tweakage perm 56 insts, flip 144 insts.
[12/29 22:36:09     80s] Tweakage perm 7 insts, flip 6 insts.
[12/29 22:36:09     80s] Tweakage swap 267 pairs.
[12/29 22:36:09     80s] Tweakage swap 23 pairs.
[12/29 22:36:09     80s] Tweakage perm 146 insts, flip 765 insts.
[12/29 22:36:09     80s] Tweakage perm 23 insts, flip 39 insts.
[12/29 22:36:09     80s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.730, REAL:0.645, MEM:4292.4M, EPOCH TIME: 1735508169.962737
[12/29 22:36:09     80s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.734, REAL:0.649, MEM:4292.4M, EPOCH TIME: 1735508169.963769
[12/29 22:36:09     80s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.747, REAL:0.660, MEM:4196.4M, EPOCH TIME: 1735508169.966043
[12/29 22:36:09     80s] Move report: Congestion aware Tweak moves 2209 insts, mean move: 7.40 um, max move: 91.54 um 
[12/29 22:36:09     80s] 	Max move on inst (cby_0__1_/mux_right_ipin_6/INVX4_0_): (479.78, 851.92) --> (525.78, 897.46)
[12/29 22:36:09     80s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.7, real=0:00:00.0, mem=4196.4mb) @(0:01:20 - 0:01:21).
[12/29 22:36:09     80s] 
[12/29 22:36:09     80s]  === Spiral for Logical I: (movable: 8303) ===
[12/29 22:36:09     80s] 
[12/29 22:36:09     80s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:36:09     80s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): Create thread pool 0x7fe7a2cb5ac0.
[12/29 22:36:09     80s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): 0 out of 2 thread pools are available.
[12/29 22:36:10     80s] 
[12/29 22:36:10     80s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:36:10     80s] 
[12/29 22:36:10     80s]  Info: 0 filler has been deleted!
[12/29 22:36:10     80s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:36:10     80s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[12/29 22:36:10     80s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:36:10     80s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=4292.4MB) @(0:01:21 - 0:01:21).
[12/29 22:36:10     80s] Move report: Detail placement moves 8303 insts, mean move: 2.48 um, max move: 91.53 um 
[12/29 22:36:10     80s] 	Max move on inst (cby_0__1_/mux_right_ipin_6/INVX4_0_): (479.78, 851.93) --> (525.78, 897.46)
[12/29 22:36:10     80s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4292.4MB
[12/29 22:36:10     80s] Statistics of distance of Instance movement in refine placement:
[12/29 22:36:10     80s]   maximum (X+Y) =        91.53 um
[12/29 22:36:10     80s]   inst (cby_0__1_/mux_right_ipin_6/INVX4_0_) with max move: (479.78, 851.933) -> (525.78, 897.46)
[12/29 22:36:10     80s]   mean    (X+Y) =         2.48 um
[12/29 22:36:10     80s] Summary Report:
[12/29 22:36:10     80s] Instances move: 8303 (out of 8303 movable)
[12/29 22:36:10     80s] Instances flipped: 0
[12/29 22:36:10     80s] Mean displacement: 2.48 um
[12/29 22:36:10     80s] Max displacement: 91.53 um (Instance: cby_0__1_/mux_right_ipin_6/INVX4_0_) (479.78, 851.933) -> (525.78, 897.46)
[12/29 22:36:10     80s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[12/29 22:36:10     80s] 	Violation at original loc: Overlapping with other instance
[12/29 22:36:10     80s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:36:10     80s] Total instances moved : 8303
[12/29 22:36:10     80s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.124, REAL:0.832, MEM:4292.4M, EPOCH TIME: 1735508170.074204
[12/29 22:36:10     80s] Total net bbox length = 2.508e+05 (1.294e+05 1.214e+05) (ext = 5.473e+04)
[12/29 22:36:10     80s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4292.4MB
[12/29 22:36:10     80s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=4292.4MB) @(0:01:20 - 0:01:21).
[12/29 22:36:10     80s] *** Finished refinePlace (0:01:21 mem=4292.4M) ***
[12/29 22:36:10     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.1
[12/29 22:36:10     80s] OPERPROF: Finished Refine-Place at level 1, CPU:1.136, REAL:0.844, MEM:4292.4M, EPOCH TIME: 1735508170.077332
[12/29 22:36:10     80s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4292.4M, EPOCH TIME: 1735508170.077406
[12/29 22:36:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8303).
[12/29 22:36:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] Cell fpga_top LLGs are deleted
[12/29 22:36:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] # Resetting pin-track-align track data.
[12/29 22:36:10     80s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.013, REAL:0.009, MEM:4315.4M, EPOCH TIME: 1735508170.085960
[12/29 22:36:10     80s] *** End of Placement (cpu=0:00:33.5, real=0:00:14.0, mem=4315.4M) ***
[12/29 22:36:10     80s] Processing tracks to init pin-track alignment.
[12/29 22:36:10     80s] z: 2, totalTracks: 1
[12/29 22:36:10     80s] z: 4, totalTracks: 1
[12/29 22:36:10     80s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:10     80s] Cell fpga_top LLGs are deleted
[12/29 22:36:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] # Building fpga_top llgBox search-tree.
[12/29 22:36:10     80s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4315.4M, EPOCH TIME: 1735508170.088739
[12/29 22:36:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4315.4M, EPOCH TIME: 1735508170.088822
[12/29 22:36:10     80s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:10     80s] Core basic site is CoreSite
[12/29 22:36:10     80s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:10     80s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:36:10     80s] Fast DP-INIT is on for default
[12/29 22:36:10     80s] Keep-away cache is enable on metals: 1-5
[12/29 22:36:10     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:36:10     80s] Atter site array init, number of instance map data is 0.
[12/29 22:36:10     80s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.007, MEM:4315.4M, EPOCH TIME: 1735508170.095377
[12/29 22:36:10     80s] 
[12/29 22:36:10     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:10     80s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:10     80s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.008, MEM:4315.4M, EPOCH TIME: 1735508170.096625
[12/29 22:36:10     80s] default core: bins with density > 0.750 =  0.39 % ( 1 / 256 )
[12/29 22:36:10     80s] Density distribution unevenness ratio = 38.098%
[12/29 22:36:10     80s] Density distribution unevenness ratio (U70) = 0.117%
[12/29 22:36:10     80s] Density distribution unevenness ratio (U80) = 0.000%
[12/29 22:36:10     80s] Density distribution unevenness ratio (U90) = 0.000%
[12/29 22:36:10     80s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4315.4M, EPOCH TIME: 1735508170.099958
[12/29 22:36:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] Cell fpga_top LLGs are deleted
[12/29 22:36:10     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:10     80s] # Resetting pin-track-align track data.
[12/29 22:36:10     80s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.008, REAL:0.003, MEM:4315.4M, EPOCH TIME: 1735508170.102597
[12/29 22:36:10     80s] *** Free Virtual Timing Model ...(mem=4315.4M)
[12/29 22:36:10     81s] **INFO: Enable pre-place timing setting for timing analysis
[12/29 22:36:10     81s] Set Using Default Delay Limit as 101.
[12/29 22:36:10     81s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/29 22:36:10     81s] Set Default Net Delay as 0 ps.
[12/29 22:36:10     81s] Set Default Net Load as 0 pF. 
[12/29 22:36:10     81s] **INFO: Analyzing IO path groups for slack adjustment
[12/29 22:36:10     81s] Effort level <high> specified for reg2reg_tmp.2541931 path_group
[12/29 22:36:10     81s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:36:10     81s] #################################################################################
[12/29 22:36:10     81s] # Design Stage: PreRoute
[12/29 22:36:10     81s] # Design Name: fpga_top
[12/29 22:36:10     81s] # Design Mode: 130nm
[12/29 22:36:10     81s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:36:10     81s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:36:10     81s] # Signoff Settings: SI Off 
[12/29 22:36:10     81s] #################################################################################
[12/29 22:36:10     81s] Calculate delays in BcWc mode...
[12/29 22:36:10     81s] Topological Sorting (REAL = 0:00:00.0, MEM = 4295.9M, InitMEM = 4295.9M)
[12/29 22:36:10     81s] Start delay calculation (fullDC) (8 T). (MEM=2869)
[12/29 22:36:10     81s] End AAE Lib Interpolated Model. (MEM=4307.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:36:10     82s] Total number of fetched objects 10460
[12/29 22:36:10     82s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:36:10     82s] End delay calculation. (MEM=2917.51 CPU=0:00:01.1 REAL=0:00:00.0)
[12/29 22:36:10     82s] End delay calculation (fullDC). (MEM=2917.51 CPU=0:00:01.3 REAL=0:00:00.0)
[12/29 22:36:10     82s] *** CDM Built up (cpu=0:00:01.4  real=0:00:00.0  mem= 4737.0M) ***
[12/29 22:36:11     83s] **INFO: Disable pre-place timing setting for timing analysis
[12/29 22:36:11     83s] Set Using Default Delay Limit as 1000.
[12/29 22:36:11     83s] Set Default Net Delay as 1000 ps.
[12/29 22:36:11     83s] Set Default Net Load as 0.5 pF. 
[12/29 22:36:11     83s] Info: Disable timing driven in postCTS congRepair.
[12/29 22:36:11     83s] 
[12/29 22:36:11     83s] Starting congRepair ...
[12/29 22:36:11     83s] User Input Parameters:
[12/29 22:36:11     83s] - Congestion Driven    : On
[12/29 22:36:11     83s] - Timing Driven        : Off
[12/29 22:36:11     83s] - Area-Violation Based : On
[12/29 22:36:11     83s] - Start Rollback Level : -5
[12/29 22:36:11     83s] - Legalized            : On
[12/29 22:36:11     83s] - Window Based         : Off
[12/29 22:36:11     83s] - eDen incr mode       : Off
[12/29 22:36:11     83s] - Small incr mode      : Off
[12/29 22:36:11     83s] 
[12/29 22:36:11     83s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4727.5M, EPOCH TIME: 1735508171.452072
[12/29 22:36:11     83s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4727.5M, EPOCH TIME: 1735508171.452141
[12/29 22:36:11     83s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4727.5M, EPOCH TIME: 1735508171.453136
[12/29 22:36:11     83s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:4727.5M, EPOCH TIME: 1735508171.458400
[12/29 22:36:11     83s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4727.5M, EPOCH TIME: 1735508171.458473
[12/29 22:36:11     83s] Starting Early Global Route congestion estimation: mem = 4727.5M
[12/29 22:36:11     83s] (I)      Initializing eGR engine (regular)
[12/29 22:36:11     83s] Set min layer with default ( 2 )
[12/29 22:36:11     83s] Set max layer with parameter ( 5 )
[12/29 22:36:11     83s] (I)      clean place blk overflow:
[12/29 22:36:11     83s] (I)      H : enabled 1.00 0
[12/29 22:36:11     83s] (I)      V : enabled 1.00 0
[12/29 22:36:11     83s] (I)      Initializing eGR engine (regular)
[12/29 22:36:11     83s] Set min layer with default ( 2 )
[12/29 22:36:11     83s] Set max layer with parameter ( 5 )
[12/29 22:36:11     83s] (I)      clean place blk overflow:
[12/29 22:36:11     83s] (I)      H : enabled 1.00 0
[12/29 22:36:11     83s] (I)      V : enabled 1.00 0
[12/29 22:36:11     83s] (I)      Started Early Global Route kernel ( Curr Mem: 4.02 MB )
[12/29 22:36:11     83s] (I)      Running eGR Regular flow
[12/29 22:36:11     83s] (I)      # wire layers (front) : 6
[12/29 22:36:11     83s] (I)      # wire layers (back)  : 0
[12/29 22:36:11     83s] (I)      min wire layer : 1
[12/29 22:36:11     83s] (I)      max wire layer : 5
[12/29 22:36:11     83s] (I)      # cut layers (front) : 5
[12/29 22:36:11     83s] (I)      # cut layers (back)  : 0
[12/29 22:36:11     83s] (I)      min cut layer : 1
[12/29 22:36:11     83s] (I)      max cut layer : 4
[12/29 22:36:11     83s] (I)      ================================ Layers ================================
[12/29 22:36:11     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:11     83s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:36:11     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:11     83s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:36:11     83s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:36:11     83s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:11     83s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:36:11     83s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:11     83s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:36:11     83s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:11     83s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:36:11     83s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:11     83s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:36:11     83s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:36:11     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:11     83s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:36:11     83s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:36:11     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:11     83s] (I)      Started Import and model ( Curr Mem: 4.02 MB )
[12/29 22:36:11     83s] (I)      == Non-default Options ==
[12/29 22:36:11     83s] (I)      Maximum routing layer                              : 5
[12/29 22:36:11     83s] (I)      Top routing layer                                  : 5
[12/29 22:36:11     83s] (I)      Number of threads                                  : 8
[12/29 22:36:11     83s] (I)      Route tie net to shape                             : auto
[12/29 22:36:11     83s] (I)      Use non-blocking free Dbs wires                    : false
[12/29 22:36:11     83s] (I)      Method to set GCell size                           : row
[12/29 22:36:11     83s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:36:11     83s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:36:11     83s] (I)      ============== Pin Summary ==============
[12/29 22:36:11     83s] (I)      +-------+--------+---------+------------+
[12/29 22:36:11     83s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:36:11     83s] (I)      +-------+--------+---------+------------+
[12/29 22:36:11     83s] (I)      |     1 |  30272 |   98.88 |        Pin |
[12/29 22:36:11     83s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:36:11     83s] (I)      |     3 |    304 |    0.99 | Pin access |
[12/29 22:36:11     83s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:36:11     83s] (I)      |     5 |     39 |    0.13 |      Other |
[12/29 22:36:11     83s] (I)      +-------+--------+---------+------------+
[12/29 22:36:11     83s] (I)      Custom ignore net properties:
[12/29 22:36:11     83s] (I)      1 : NotLegal
[12/29 22:36:11     83s] (I)      Default ignore net properties:
[12/29 22:36:11     83s] (I)      1 : Special
[12/29 22:36:11     83s] (I)      2 : Analog
[12/29 22:36:11     83s] (I)      3 : Fixed
[12/29 22:36:11     83s] (I)      4 : Skipped
[12/29 22:36:11     83s] (I)      5 : MixedSignal
[12/29 22:36:11     83s] (I)      Prerouted net properties:
[12/29 22:36:11     83s] (I)      1 : NotLegal
[12/29 22:36:11     83s] (I)      2 : Special
[12/29 22:36:11     83s] (I)      3 : Analog
[12/29 22:36:11     83s] (I)      4 : Fixed
[12/29 22:36:11     83s] (I)      5 : Skipped
[12/29 22:36:11     83s] (I)      6 : MixedSignal
[12/29 22:36:11     83s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:36:11     83s] (I)      Use row-based GCell size
[12/29 22:36:11     83s] (I)      Use row-based GCell align
[12/29 22:36:11     83s] (I)      layer 0 area = 83000
[12/29 22:36:11     83s] (I)      layer 1 area = 67600
[12/29 22:36:11     83s] (I)      layer 2 area = 240000
[12/29 22:36:11     83s] (I)      layer 3 area = 240000
[12/29 22:36:11     83s] (I)      layer 4 area = 4000000
[12/29 22:36:11     83s] (I)      GCell unit size   : 4140
[12/29 22:36:11     83s] (I)      GCell multiplier  : 1
[12/29 22:36:11     83s] (I)      GCell row height  : 4140
[12/29 22:36:11     83s] (I)      Actual row height : 4140
[12/29 22:36:11     83s] (I)      GCell align ref   : 479320 479320
[12/29 22:36:11     83s] [NR-eGR] Track table information for default rule: 
[12/29 22:36:11     83s] [NR-eGR] met1 has single uniform track structure
[12/29 22:36:11     83s] [NR-eGR] met2 has single uniform track structure
[12/29 22:36:11     83s] [NR-eGR] met3 has single uniform track structure
[12/29 22:36:11     83s] [NR-eGR] met4 has single uniform track structure
[12/29 22:36:11     83s] [NR-eGR] met5 has single uniform track structure
[12/29 22:36:11     83s] (I)      ============== Default via ===============
[12/29 22:36:11     83s] (I)      +---+------------------+-----------------+
[12/29 22:36:11     83s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:36:11     83s] (I)      +---+------------------+-----------------+
[12/29 22:36:11     83s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:36:11     83s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:36:11     83s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:36:11     83s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:36:11     83s] (I)      +---+------------------+-----------------+
[12/29 22:36:11     83s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:36:11     83s] [NR-eGR] Read 6281 PG shapes
[12/29 22:36:11     83s] [NR-eGR] Read 0 clock shapes
[12/29 22:36:11     83s] [NR-eGR] Read 0 other shapes
[12/29 22:36:11     83s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:36:11     83s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:36:11     83s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:36:11     83s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:36:11     83s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:36:11     83s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:36:11     83s] [NR-eGR] #Other Blockages    : 0
[12/29 22:36:11     83s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:36:11     83s] [NR-eGR] #prerouted nets         : 0
[12/29 22:36:11     83s] [NR-eGR] #prerouted special nets : 0
[12/29 22:36:11     83s] [NR-eGR] #prerouted wires        : 0
[12/29 22:36:11     83s] [NR-eGR] Read 8419 nets ( ignored 0 )
[12/29 22:36:11     83s] (I)        Front-side 8419 ( ignored 0 )
[12/29 22:36:11     83s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:36:11     83s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:36:11     83s] (I)      Reading macro buffers
[12/29 22:36:11     83s] (I)      Number of macro buffers: 0
[12/29 22:36:11     83s] (I)      early_global_route_priority property id does not exist.
[12/29 22:36:11     83s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[12/29 22:36:11     83s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[12/29 22:36:11     83s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[12/29 22:36:11     83s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[12/29 22:36:11     83s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/29 22:36:11     83s] (I)      Number of ignored nets                =      0
[12/29 22:36:11     83s] (I)      Number of connected nets              =      0
[12/29 22:36:11     83s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:36:11     83s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:36:11     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:36:11     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:36:11     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:36:11     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:36:11     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:36:11     83s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/29 22:36:11     83s] (I)      Ndr track 0 does not exist
[12/29 22:36:11     83s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:36:11     83s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:36:11     83s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:36:11     83s] (I)      Site width          :   460  (dbu)
[12/29 22:36:11     83s] (I)      Row height          :  4140  (dbu)
[12/29 22:36:11     83s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:36:11     83s] (I)      GCell width         :  4140  (dbu)
[12/29 22:36:11     83s] (I)      GCell height        :  4140  (dbu)
[12/29 22:36:11     83s] (I)      Grid                :   382   385     5
[12/29 22:36:11     83s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:36:11     83s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:36:11     83s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:36:11     83s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:36:11     83s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:36:11     83s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:36:11     83s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:36:11     83s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:36:11     83s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:36:11     83s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:36:11     83s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:36:11     83s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:36:11     83s] (I)      --------------------------------------------------------
[12/29 22:36:11     83s] 
[12/29 22:36:11     83s] [NR-eGR] ============ Routing rule table ============
[12/29 22:36:11     83s] [NR-eGR] Rule id: 0  Nets: 8387
[12/29 22:36:11     83s] [NR-eGR] ========================================
[12/29 22:36:11     83s] [NR-eGR] 
[12/29 22:36:11     83s] (I)      ======== NDR :  =========
[12/29 22:36:11     83s] (I)      +--------------+--------+
[12/29 22:36:11     83s] (I)      |           ID |      0 |
[12/29 22:36:11     83s] (I)      |         Name |        |
[12/29 22:36:11     83s] (I)      |      Default |    yes |
[12/29 22:36:11     83s] (I)      |  Clk Special |     no |
[12/29 22:36:11     83s] (I)      | Hard spacing |     no |
[12/29 22:36:11     83s] (I)      |    NDR track | (none) |
[12/29 22:36:11     83s] (I)      |      NDR via | (none) |
[12/29 22:36:11     83s] (I)      |  Extra space |      0 |
[12/29 22:36:11     83s] (I)      |      Shields |      0 |
[12/29 22:36:11     83s] (I)      |   Demand (H) |      1 |
[12/29 22:36:11     83s] (I)      |   Demand (V) |      1 |
[12/29 22:36:11     83s] (I)      |        #Nets |   8387 |
[12/29 22:36:11     83s] (I)      +--------------+--------+
[12/29 22:36:11     83s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:11     83s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:36:11     83s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:11     83s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:36:11     83s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:36:11     83s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:36:11     83s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:36:11     83s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:11     83s] (I)      =============== Blocked Tracks ===============
[12/29 22:36:11     83s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:11     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:36:11     83s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:11     83s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:36:11     83s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:36:11     83s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:36:11     83s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:36:11     83s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:36:11     83s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:11     83s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4.04 MB )
[12/29 22:36:11     83s] (I)      Reset routing kernel
[12/29 22:36:11     83s] (I)      Started Global Routing ( Curr Mem: 4.04 MB )
[12/29 22:36:11     83s] (I)      totalPins=29105  totalGlobalPin=28467 (97.81%)
[12/29 22:36:11     83s] (I)      ================= Net Group Info =================
[12/29 22:36:11     83s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:11     83s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:36:11     83s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:11     83s] (I)      |  1 |           8387 |      met2(2) |   met5(5) |
[12/29 22:36:11     83s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:11     83s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:36:11     83s] (I)      total 2D Demand : 631 = (0 H, 631 V)
[12/29 22:36:11     83s] (I)      #blocked GCells = 64770
[12/29 22:36:11     83s] (I)      #regions = 4
[12/29 22:36:11     83s] (I)      Adjusted 0 GCells for pin access
[12/29 22:36:11     83s] [NR-eGR] Layer group 1: route 8387 net(s) in layer range [2, 5]
[12/29 22:36:11     83s] (I)      
[12/29 22:36:11     83s] (I)      ============  Phase 1a Route ============
[12/29 22:36:11     83s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 105
[12/29 22:36:11     83s] (I)      Usage: 83793 = (41455 H, 42338 V) = (7.12% H, 3.77% V) = (1.716e+05um H, 1.753e+05um V)
[12/29 22:36:11     83s] (I)      
[12/29 22:36:11     83s] (I)      ============  Phase 1b Route ============
[12/29 22:36:11     83s] (I)      Usage: 83913 = (41473 H, 42440 V) = (7.13% H, 3.78% V) = (1.717e+05um H, 1.757e+05um V)
[12/29 22:36:11     83s] (I)      Overflow of layer group 1: 3.03% H + 0.07% V. EstWL: 3.473998e+05um
[12/29 22:36:11     83s] (I)      Congestion metric : 12.02%H 0.33%V, 12.35%HV
[12/29 22:36:11     83s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:36:11     83s] (I)      
[12/29 22:36:11     83s] (I)      ============  Phase 1c Route ============
[12/29 22:36:11     83s] (I)      Level2 Grid: 77 x 77
[12/29 22:36:11     83s] (I)      Usage: 84334 = (41640 H, 42694 V) = (7.15% H, 3.81% V) = (1.724e+05um H, 1.768e+05um V)
[12/29 22:36:11     83s] (I)      
[12/29 22:36:11     83s] (I)      ============  Phase 1d Route ============
[12/29 22:36:11     83s] (I)      Usage: 85070 = (41737 H, 43333 V) = (7.17% H, 3.86% V) = (1.728e+05um H, 1.794e+05um V)
[12/29 22:36:11     83s] (I)      
[12/29 22:36:11     83s] (I)      ============  Phase 1e Route ============
[12/29 22:36:11     83s] (I)      Usage: 85070 = (41737 H, 43333 V) = (7.17% H, 3.86% V) = (1.728e+05um H, 1.794e+05um V)
[12/29 22:36:11     83s] [NR-eGR] Early Global Route overflow of layer group 1: 2.68% H + 0.02% V. EstWL: 3.521898e+05um
[12/29 22:36:11     83s] (I)      
[12/29 22:36:11     83s] (I)      ============  Phase 1l Route ============
[12/29 22:36:11     84s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:36:11     84s] (I)      Layer  2:     691695     44167         3      600246      719946    (45.47%) 
[12/29 22:36:11     84s] (I)      Layer  3:     511966     86938     11418      465485      530049    (46.76%) 
[12/29 22:36:11     84s] (I)      Layer  4:     433320     21915       363      505753      481708    (51.22%) 
[12/29 22:36:11     84s] (I)      Layer  5:      71304      5493       221       92980       72942    (56.04%) 
[12/29 22:36:11     84s] (I)      Total:       1708285    158513     12005     1664464     1804643    (47.98%) 
[12/29 22:36:11     84s] (I)      
[12/29 22:36:11     84s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:36:11     84s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/29 22:36:11     84s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:36:11     84s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[12/29 22:36:11     84s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:36:11     84s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:11     84s] [NR-eGR]    met2 ( 2)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:11     84s] [NR-eGR]    met3 ( 3)      3772( 4.83%)       581( 0.74%)        18( 0.02%)   ( 5.60%) 
[12/29 22:36:11     84s] [NR-eGR]    met4 ( 4)       228( 0.32%)         0( 0.00%)         0( 0.00%)   ( 0.32%) 
[12/29 22:36:11     84s] [NR-eGR]    met5 ( 5)       213( 0.33%)         0( 0.00%)         0( 0.00%)   ( 0.33%) 
[12/29 22:36:11     84s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:36:11     84s] [NR-eGR]        Total      4216( 1.43%)       581( 0.20%)        18( 0.01%)   ( 1.64%) 
[12/29 22:36:11     84s] [NR-eGR] 
[12/29 22:36:11     84s] (I)      Finished Global Routing ( CPU: 0.68 sec, Real: 0.26 sec, Curr Mem: 4.04 MB )
[12/29 22:36:11     84s] (I)      Updating congestion map
[12/29 22:36:11     84s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:36:11     84s] [NR-eGR] Overflow after Early Global Route 4.38% H + 0.01% V
[12/29 22:36:11     84s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.78 sec, Real: 0.35 sec, Curr Mem: 4.04 MB )
[12/29 22:36:11     84s] Early Global Route congestion estimation runtime: 0.36 seconds, mem = 4223.0M
[12/29 22:36:11     84s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.790, REAL:0.362, MEM:4223.0M, EPOCH TIME: 1735508171.820391
[12/29 22:36:11     84s] OPERPROF: Starting HotSpotCal at level 1, MEM:4223.0M, EPOCH TIME: 1735508171.820431
[12/29 22:36:11     84s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:11     84s] [hotspot] |            |   max hotspot | total hotspot |
[12/29 22:36:11     84s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:11     84s] [hotspot] | normalized |        487.34 |        502.56 |
[12/29 22:36:11     84s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:11     84s] Local HotSpot Analysis: normalized max congestion hotspot area = 487.34, normalized total congestion hotspot area = 502.56 (area is in unit of 4 std-cell row bins)
[12/29 22:36:11     84s] [hotspot] max/total 487.34/502.56, big hotspot (>10) total 487.34
[12/29 22:36:11     84s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/29 22:36:11     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:11     84s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[12/29 22:36:11     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:11     84s] [hotspot] |  1  |   599.38   533.14   963.70   996.82 |      487.34   | grid_clb_1__1_/logical_til... |
[12/29 22:36:11     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:11     84s] [hotspot] |  2  |   764.98   466.90   831.22   533.14 |        2.10   | grid_clb_1__1_/logical_til... |
[12/29 22:36:11     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:11     84s] [hotspot] |  3  |   764.98   996.82   831.22  1063.06 |        2.10   |             NA                |
[12/29 22:36:11     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:11     84s] [hotspot] |  4  |   831.22   996.82   897.46  1063.06 |        2.10   |             NA                |
[12/29 22:36:11     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:11     84s] [hotspot] |  5  |   897.46   996.82   963.70  1063.06 |        1.51   |             NA                |
[12/29 22:36:11     84s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:11     84s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:11     84s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default_Top 5 hotspots total area: 495.15
[12/29 22:36:11     84s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.018, REAL:0.010, MEM:4255.0M, EPOCH TIME: 1735508171.830129
[12/29 22:36:11     84s] 
[12/29 22:36:11     84s] === incrementalPlace Internal Loop 1 ===
[12/29 22:36:11     84s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/29 22:36:11     84s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4255.0M, EPOCH TIME: 1735508171.831474
[12/29 22:36:11     84s] Processing tracks to init pin-track alignment.
[12/29 22:36:11     84s] z: 2, totalTracks: 1
[12/29 22:36:11     84s] z: 4, totalTracks: 1
[12/29 22:36:11     84s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:11     84s] Cell fpga_top LLGs are deleted
[12/29 22:36:11     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:11     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:11     84s] # Building fpga_top llgBox search-tree.
[12/29 22:36:11     84s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4255.0M, EPOCH TIME: 1735508171.834325
[12/29 22:36:11     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:11     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:11     84s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4255.0M, EPOCH TIME: 1735508171.834407
[12/29 22:36:11     84s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:11     84s] Core basic site is CoreSite
[12/29 22:36:11     84s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:11     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:36:11     84s] Fast DP-INIT is on for default
[12/29 22:36:11     84s] Keep-away cache is enable on metals: 1-5
[12/29 22:36:11     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:36:11     84s] Atter site array init, number of instance map data is 0.
[12/29 22:36:11     84s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.013, REAL:0.007, MEM:4255.0M, EPOCH TIME: 1735508171.841484
[12/29 22:36:11     84s] 
[12/29 22:36:11     84s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:11     84s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:11     84s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.008, MEM:4255.0M, EPOCH TIME: 1735508171.842776
[12/29 22:36:11     84s] OPERPROF:   Starting post-place ADS at level 2, MEM:4255.0M, EPOCH TIME: 1735508171.842831
[12/29 22:36:11     84s] ADSU 0.352 -> 0.360. site 208080.000 -> 203558.400. GS 33.120
[12/29 22:36:11     84s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.015, REAL:0.015, MEM:4255.0M, EPOCH TIME: 1735508171.857373
[12/29 22:36:11     84s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4255.0M, EPOCH TIME: 1735508171.857602
[12/29 22:36:11     84s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4255.0M, EPOCH TIME: 1735508171.857838
[12/29 22:36:11     84s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4255.0M, EPOCH TIME: 1735508171.857880
[12/29 22:36:11     84s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.003, REAL:0.002, MEM:4255.0M, EPOCH TIME: 1735508171.859430
[12/29 22:36:11     84s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4255.0M, EPOCH TIME: 1735508171.861291
[12/29 22:36:11     84s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4255.0M, EPOCH TIME: 1735508171.861488
[12/29 22:36:11     84s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4255.0M, EPOCH TIME: 1735508171.861834
[12/29 22:36:11     84s] no activity file in design. spp won't run.
[12/29 22:36:11     84s] [spp] 0
[12/29 22:36:11     84s] [adp] 0:1:1:3
[12/29 22:36:11     84s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:4255.0M, EPOCH TIME: 1735508171.863027
[12/29 22:36:11     84s] SP #FI/SF FL/PI 0/0 8303/0
[12/29 22:36:11     84s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.040, REAL:0.032, MEM:4255.0M, EPOCH TIME: 1735508171.863690
[12/29 22:36:11     84s] PP off. flexM 0
[12/29 22:36:11     84s] OPERPROF: Starting CDPad at level 1, MEM:4255.0M, EPOCH TIME: 1735508171.871114
[12/29 22:36:11     84s] 3DP is on.
[12/29 22:36:11     84s] 3DP OF M2 0.005, M4 0.005. Diff 0, Offset 0
[12/29 22:36:11     84s] 3DP (1, 3) DPT Adjust 1. 0.966, 0.937, delta 0.029. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/29 22:36:11     84s] CDPadU 0.496 -> 0.597. R=0.360, N=8303, GS=4.140
[12/29 22:36:11     84s] OPERPROF: Finished CDPad at level 1, CPU:0.193, REAL:0.040, MEM:4255.0M, EPOCH TIME: 1735508171.910950
[12/29 22:36:11     84s] NP #FI/FS/SF FL/PI: 0/52/0 8303/0
[12/29 22:36:11     84s] no activity file in design. spp won't run.
[12/29 22:36:11     84s] 
[12/29 22:36:11     84s] AB Est...
[12/29 22:36:11     84s] OPERPROF: Starting NP-Place at level 1, MEM:4255.0M, EPOCH TIME: 1735508171.921164
[12/29 22:36:11     84s] OPERPROF: Finished NP-Place at level 1, CPU:0.027, REAL:0.012, MEM:4235.2M, EPOCH TIME: 1735508171.933647
[12/29 22:36:11     84s] Iteration  4: Skipped, with CDP Off
[12/29 22:36:11     84s] 
[12/29 22:36:11     84s] AB Est...
[12/29 22:36:11     84s] OPERPROF: Starting NP-Place at level 1, MEM:4267.2M, EPOCH TIME: 1735508171.939622
[12/29 22:36:11     84s] OPERPROF: Finished NP-Place at level 1, CPU:0.025, REAL:0.011, MEM:4235.2M, EPOCH TIME: 1735508171.950187
[12/29 22:36:11     84s] Iteration  5: Skipped, with CDP Off
[12/29 22:36:11     84s] 
[12/29 22:36:11     84s] AB Est...
[12/29 22:36:11     84s] OPERPROF: Starting NP-Place at level 1, MEM:4267.2M, EPOCH TIME: 1735508171.955973
[12/29 22:36:11     84s] AB param 99.4% (8255/8303).
[12/29 22:36:11     84s] OPERPROF: Finished NP-Place at level 1, CPU:0.031, REAL:0.012, MEM:4235.2M, EPOCH TIME: 1735508171.967963
[12/29 22:36:11     84s] AB WA 1.00. HSB #SP 0
[12/29 22:36:11     84s] AB Full.
[12/29 22:36:11     84s] OPERPROF: Starting NP-Place at level 1, MEM:4363.2M, EPOCH TIME: 1735508171.992835
[12/29 22:36:12     86s] Iteration  6: Total net bbox = 2.311e+05 (1.25e+05 1.06e+05)
[12/29 22:36:12     86s]               Est.  stn bbox = 3.219e+05 (1.71e+05 1.51e+05)
[12/29 22:36:12     86s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 4622.3M
[12/29 22:36:12     86s] OPERPROF: Finished NP-Place at level 1, CPU:1.599, REAL:0.405, MEM:4526.3M, EPOCH TIME: 1735508172.397713
[12/29 22:36:12     86s] 
[12/29 22:36:12     86s] AB Est...
[12/29 22:36:12     86s] no activity file in design. spp won't run.
[12/29 22:36:12     86s] NP #FI/FS/SF FL/PI: 0/52/0 8303/0
[12/29 22:36:12     86s] no activity file in design. spp won't run.
[12/29 22:36:12     86s] OPERPROF: Starting NP-Place at level 1, MEM:4398.3M, EPOCH TIME: 1735508172.416809
[12/29 22:36:12     86s] AB param 95.7% (7946/8303).
[12/29 22:36:12     86s] OPERPROF: Finished NP-Place at level 1, CPU:0.022, REAL:0.011, MEM:4366.3M, EPOCH TIME: 1735508172.427672
[12/29 22:36:12     86s] AB WA 0.96. HSB #SP 0
[12/29 22:36:12     86s] AB Full.
[12/29 22:36:12     86s] OPERPROF: Starting NP-Place at level 1, MEM:4494.3M, EPOCH TIME: 1735508172.454105
[12/29 22:36:13     88s] Iteration  7: Total net bbox = 2.408e+05 (1.30e+05 1.11e+05)
[12/29 22:36:13     88s]               Est.  stn bbox = 3.346e+05 (1.77e+05 1.58e+05)
[12/29 22:36:13     88s]               cpu = 0:00:02.4 real = 0:00:01.0 mem = 4617.3M
[12/29 22:36:13     88s] OPERPROF: Finished NP-Place at level 1, CPU:2.372, REAL:0.577, MEM:4521.3M, EPOCH TIME: 1735508173.031013
[12/29 22:36:13     88s] Legalizing MH Cells... 0 / 0 (level 5) on fpga_top
[12/29 22:36:13     88s] MH packer: No MH instances from GP
[12/29 22:36:13     88s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:13     88s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4393.3M, DRC: 0)
[12/29 22:36:13     88s] Legalizing MH Cells... 0 / 0 (level 100) on fpga_top
[12/29 22:36:13     88s] MH packer: No MH instances from GP
[12/29 22:36:13     88s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:13     88s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4393.3M, DRC: 0)
[12/29 22:36:13     88s] no activity file in design. spp won't run.
[12/29 22:36:13     88s] NP #FI/FS/SF FL/PI: 0/52/0 8303/0
[12/29 22:36:13     88s] no activity file in design. spp won't run.
[12/29 22:36:13     88s] OPERPROF: Starting NP-Place at level 1, MEM:4489.3M, EPOCH TIME: 1735508173.070920
[12/29 22:36:13     91s] Iteration  8: Total net bbox = 2.502e+05 (1.34e+05 1.16e+05)
[12/29 22:36:13     91s]               Est.  stn bbox = 3.444e+05 (1.81e+05 1.63e+05)
[12/29 22:36:13     91s]               cpu = 0:00:02.5 real = 0:00:00.0 mem = 4614.3M
[12/29 22:36:14     95s] Iteration  9: Total net bbox = 2.645e+05 (1.41e+05 1.23e+05)
[12/29 22:36:14     95s]               Est.  stn bbox = 3.589e+05 (1.88e+05 1.71e+05)
[12/29 22:36:14     95s]               cpu = 0:00:04.7 real = 0:00:01.0 mem = 4614.3M
[12/29 22:36:14     95s] GP RA stats: MHOnly 0 nrInst 8303 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/29 22:36:15     98s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4742.3M, EPOCH TIME: 1735508175.289101
[12/29 22:36:15     98s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4742.3M, EPOCH TIME: 1735508175.289266
[12/29 22:36:15     98s] Iteration 10: Total net bbox = 2.667e+05 (1.42e+05 1.25e+05)
[12/29 22:36:15     98s]               Est.  stn bbox = 3.598e+05 (1.88e+05 1.72e+05)
[12/29 22:36:15     98s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 4646.3M
[12/29 22:36:15     98s] OPERPROF: Finished NP-Place at level 1, CPU:9.975, REAL:2.222, MEM:4518.3M, EPOCH TIME: 1735508175.293158
[12/29 22:36:15     98s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[12/29 22:36:15     98s] MH packer: No MH instances from GP
[12/29 22:36:15     98s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:15     98s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4390.3M, DRC: 0)
[12/29 22:36:15     98s] Move report: Congestion Driven Placement moves 8303 insts, mean move: 49.85 um, max move: 263.00 um 
[12/29 22:36:15     98s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_1/INVX1_60_): (796.72, 885.04) --> (558.48, 909.81)
[12/29 22:36:15     98s] no activity file in design. spp won't run.
[12/29 22:36:15     98s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4390.3M, EPOCH TIME: 1735508175.303418
[12/29 22:36:15     98s] Saved padding area to DB
[12/29 22:36:15     98s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4390.3M, EPOCH TIME: 1735508175.303826
[12/29 22:36:15     98s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:4390.3M, EPOCH TIME: 1735508175.305113
[12/29 22:36:15     98s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4390.3M, EPOCH TIME: 1735508175.306662
[12/29 22:36:15     98s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/29 22:36:15     98s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:4390.3M, EPOCH TIME: 1735508175.308635
[12/29 22:36:15     98s] Cell fpga_top LLGs are deleted
[12/29 22:36:15     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:15     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:15     98s] # Resetting pin-track-align track data.
[12/29 22:36:15     98s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.007, REAL:0.006, MEM:4390.3M, EPOCH TIME: 1735508175.309560
[12/29 22:36:15     98s] 
[12/29 22:36:15     98s] Finished Incremental Placement (cpu=0:00:14.6, real=0:00:04.0, mem=4390.3M)
[12/29 22:36:15     98s] CongRepair sets shifter mode to gplace
[12/29 22:36:15     98s] TDRefine: refinePlace mode is spiral
[12/29 22:36:15     98s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4390.3M, EPOCH TIME: 1735508175.309707
[12/29 22:36:15     98s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4390.3M, EPOCH TIME: 1735508175.309743
[12/29 22:36:15     98s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4390.3M, EPOCH TIME: 1735508175.309791
[12/29 22:36:15     98s] Processing tracks to init pin-track alignment.
[12/29 22:36:15     98s] z: 2, totalTracks: 1
[12/29 22:36:15     98s] z: 4, totalTracks: 1
[12/29 22:36:15     98s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:15     98s] Cell fpga_top LLGs are deleted
[12/29 22:36:15     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:15     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:15     98s] # Building fpga_top llgBox search-tree.
[12/29 22:36:15     98s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4390.3M, EPOCH TIME: 1735508175.312528
[12/29 22:36:15     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:15     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:15     98s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4390.3M, EPOCH TIME: 1735508175.312729
[12/29 22:36:15     98s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:15     98s] Core basic site is CoreSite
[12/29 22:36:15     98s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:15     98s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:36:15     98s] Fast DP-INIT is on for default
[12/29 22:36:15     98s] Keep-away cache is enable on metals: 1-5
[12/29 22:36:15     98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:36:15     98s] Atter site array init, number of instance map data is 0.
[12/29 22:36:15     98s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.012, REAL:0.007, MEM:4390.3M, EPOCH TIME: 1735508175.319365
[12/29 22:36:15     98s] 
[12/29 22:36:15     98s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:15     98s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:15     98s] OPERPROF:         Starting CMU at level 5, MEM:4390.3M, EPOCH TIME: 1735508175.320330
[12/29 22:36:15     98s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.001, MEM:4390.3M, EPOCH TIME: 1735508175.320950
[12/29 22:36:15     98s] 
[12/29 22:36:15     98s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:15     98s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.015, REAL:0.009, MEM:4390.3M, EPOCH TIME: 1735508175.321550
[12/29 22:36:15     98s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4390.3M, EPOCH TIME: 1735508175.321589
[12/29 22:36:15     98s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4390.3M, EPOCH TIME: 1735508175.321728
[12/29 22:36:15     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4390.3MB).
[12/29 22:36:15     98s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.021, REAL:0.014, MEM:4390.3M, EPOCH TIME: 1735508175.323737
[12/29 22:36:15     98s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.021, REAL:0.014, MEM:4390.3M, EPOCH TIME: 1735508175.323764
[12/29 22:36:15     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.2
[12/29 22:36:15     98s] OPERPROF:   Starting Refine-Place at level 2, MEM:4390.3M, EPOCH TIME: 1735508175.323836
[12/29 22:36:15     98s] *** Starting refinePlace (0:01:39 mem=4390.3M) ***
[12/29 22:36:15     98s] Total net bbox length = 2.808e+05 (1.509e+05 1.300e+05) (ext = 5.527e+04)
[12/29 22:36:15     98s] 
[12/29 22:36:15     98s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:15     98s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:15     98s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:36:15     98s] Set min layer with default ( 2 )
[12/29 22:36:15     98s] Set max layer with parameter ( 5 )
[12/29 22:36:15     98s] Set min layer with default ( 2 )
[12/29 22:36:15     98s] Set max layer with parameter ( 5 )
[12/29 22:36:15     98s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4390.3M, EPOCH TIME: 1735508175.332647
[12/29 22:36:15     98s] Starting refinePlace ...
[12/29 22:36:15     98s] Set min layer with default ( 2 )
[12/29 22:36:15     98s] Set max layer with parameter ( 5 )
[12/29 22:36:15     98s] Set min layer with default ( 2 )
[12/29 22:36:15     98s] Set max layer with parameter ( 5 )
[12/29 22:36:15     98s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:36:15     98s] DDP markSite nrRow 153 nrJob 153
[12/29 22:36:15     98s] ** Cut row section cpu time 0:00:00.0.
[12/29 22:36:15     98s]  ** Cut row section real time 0:00:00.0.
[12/29 22:36:15     98s]    Spread Effort: high, standalone mode, useDDP on.
[12/29 22:36:15     98s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=4358.3MB) @(0:01:39 - 0:01:39).
[12/29 22:36:15     98s] Move report: preRPlace moves 8303 insts, mean move: 0.40 um, max move: 3.51 um 
[12/29 22:36:15     98s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/g118): (550.45, 656.76) --> (553.38, 657.34)
[12/29 22:36:15     98s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[12/29 22:36:15     98s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4358.3M, EPOCH TIME: 1735508175.382773
[12/29 22:36:15     98s] Tweakage: fix icg 1, fix clk 0.
[12/29 22:36:15     98s] Tweakage: density cost 0, scale 0.4.
[12/29 22:36:15     98s] Tweakage: activity cost 0, scale 1.0.
[12/29 22:36:15     98s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4490.1M, EPOCH TIME: 1735508175.392928
[12/29 22:36:15     98s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4490.1M, EPOCH TIME: 1735508175.395690
[12/29 22:36:15     98s] Tweakage perm 313 insts, flip 3777 insts.
[12/29 22:36:15     98s] Tweakage perm 63 insts, flip 239 insts.
[12/29 22:36:15     99s] Tweakage perm 35 insts, flip 56 insts.
[12/29 22:36:15     99s] Tweakage perm 2 insts, flip 6 insts.
[12/29 22:36:15     99s] Tweakage perm 134 insts, flip 787 insts.
[12/29 22:36:15     99s] Tweakage perm 16 insts, flip 55 insts.
[12/29 22:36:15     99s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.304, REAL:0.276, MEM:4490.1M, EPOCH TIME: 1735508175.671272
[12/29 22:36:15     99s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.308, REAL:0.280, MEM:4490.1M, EPOCH TIME: 1735508175.672550
[12/29 22:36:15     99s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.327, REAL:0.293, MEM:4394.1M, EPOCH TIME: 1735508175.675667
[12/29 22:36:15     99s] Move report: Congestion aware Tweak moves 668 insts, mean move: 6.34 um, max move: 48.30 um 
[12/29 22:36:15     99s] 	Max move on inst (grid_io_top_1__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (888.72, 1108.60) --> (840.42, 1108.60)
[12/29 22:36:15     99s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=4394.1mb) @(0:01:39 - 0:01:39).
[12/29 22:36:15     99s] 
[12/29 22:36:15     99s]  === Spiral for Logical I: (movable: 8303) ===
[12/29 22:36:15     99s] 
[12/29 22:36:15     99s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:36:15     99s] 
[12/29 22:36:15     99s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:36:15     99s] 
[12/29 22:36:15     99s]  Info: 0 filler has been deleted!
[12/29 22:36:15     99s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:36:15     99s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:36:15     99s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:36:15     99s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4362.1MB) @(0:01:39 - 0:01:39).
[12/29 22:36:15     99s] Move report: Detail placement moves 8303 insts, mean move: 0.90 um, max move: 48.44 um 
[12/29 22:36:15     99s] 	Max move on inst (grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (840.29, 1108.59) --> (888.72, 1108.60)
[12/29 22:36:15     99s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 4362.1MB
[12/29 22:36:15     99s] Statistics of distance of Instance movement in refine placement:
[12/29 22:36:15     99s]   maximum (X+Y) =        48.44 um
[12/29 22:36:15     99s]   inst (grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) with max move: (840.292, 1108.59) -> (888.72, 1108.6)
[12/29 22:36:15     99s]   mean    (X+Y) =         0.90 um
[12/29 22:36:15     99s] Summary Report:
[12/29 22:36:15     99s] Instances move: 8303 (out of 8303 movable)
[12/29 22:36:15     99s] Instances flipped: 0
[12/29 22:36:15     99s] Mean displacement: 0.90 um
[12/29 22:36:15     99s] Max displacement: 48.44 um (Instance: grid_io_right_2__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) (840.292, 1108.59) -> (888.72, 1108.6)
[12/29 22:36:15     99s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX1
[12/29 22:36:15     99s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:36:15     99s] Total instances moved : 8303
[12/29 22:36:15     99s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.713, REAL:0.455, MEM:4362.1M, EPOCH TIME: 1735508175.788069
[12/29 22:36:15     99s] Total net bbox length = 2.712e+05 (1.419e+05 1.293e+05) (ext = 5.561e+04)
[12/29 22:36:15     99s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 4362.1MB
[12/29 22:36:15     99s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=4362.1MB) @(0:01:39 - 0:01:39).
[12/29 22:36:15     99s] *** Finished refinePlace (0:01:39 mem=4362.1M) ***
[12/29 22:36:15     99s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.2
[12/29 22:36:15     99s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.725, REAL:0.467, MEM:4362.1M, EPOCH TIME: 1735508175.791274
[12/29 22:36:15     99s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4362.1M, EPOCH TIME: 1735508175.791337
[12/29 22:36:15     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8303).
[12/29 22:36:15     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:15     99s] Cell fpga_top LLGs are deleted
[12/29 22:36:15     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:15     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:15     99s] # Resetting pin-track-align track data.
[12/29 22:36:15     99s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.017, REAL:0.010, MEM:4385.1M, EPOCH TIME: 1735508175.801455
[12/29 22:36:15     99s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.763, REAL:0.492, MEM:4385.1M, EPOCH TIME: 1735508175.801511
[12/29 22:36:15     99s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4385.1M, EPOCH TIME: 1735508175.802281
[12/29 22:36:15     99s] Starting Early Global Route congestion estimation: mem = 4385.1M
[12/29 22:36:15     99s] (I)      Initializing eGR engine (regular)
[12/29 22:36:15     99s] Set min layer with default ( 2 )
[12/29 22:36:15     99s] Set max layer with parameter ( 5 )
[12/29 22:36:15     99s] (I)      clean place blk overflow:
[12/29 22:36:15     99s] (I)      H : enabled 1.00 0
[12/29 22:36:15     99s] (I)      V : enabled 1.00 0
[12/29 22:36:15     99s] (I)      Initializing eGR engine (regular)
[12/29 22:36:15     99s] Set min layer with default ( 2 )
[12/29 22:36:15     99s] Set max layer with parameter ( 5 )
[12/29 22:36:15     99s] (I)      clean place blk overflow:
[12/29 22:36:15     99s] (I)      H : enabled 1.00 0
[12/29 22:36:15     99s] (I)      V : enabled 1.00 0
[12/29 22:36:15     99s] (I)      Started Early Global Route kernel ( Curr Mem: 4.19 MB )
[12/29 22:36:15     99s] (I)      Running eGR Regular flow
[12/29 22:36:15     99s] (I)      # wire layers (front) : 6
[12/29 22:36:15     99s] (I)      # wire layers (back)  : 0
[12/29 22:36:15     99s] (I)      min wire layer : 1
[12/29 22:36:15     99s] (I)      max wire layer : 5
[12/29 22:36:15     99s] (I)      # cut layers (front) : 5
[12/29 22:36:15     99s] (I)      # cut layers (back)  : 0
[12/29 22:36:15     99s] (I)      min cut layer : 1
[12/29 22:36:15     99s] (I)      max cut layer : 4
[12/29 22:36:15     99s] (I)      ================================ Layers ================================
[12/29 22:36:15     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:15     99s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:36:15     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:15     99s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:36:15     99s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:36:15     99s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:15     99s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:36:15     99s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:15     99s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:36:15     99s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:15     99s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:36:15     99s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:15     99s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:36:15     99s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:36:15     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:15     99s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:36:15     99s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:36:15     99s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:15     99s] (I)      Started Import and model ( Curr Mem: 4.19 MB )
[12/29 22:36:15     99s] (I)      == Non-default Options ==
[12/29 22:36:15     99s] (I)      Maximum routing layer                              : 5
[12/29 22:36:15     99s] (I)      Top routing layer                                  : 5
[12/29 22:36:15     99s] (I)      Number of threads                                  : 8
[12/29 22:36:15     99s] (I)      Route tie net to shape                             : auto
[12/29 22:36:15     99s] (I)      Use non-blocking free Dbs wires                    : false
[12/29 22:36:15     99s] (I)      Method to set GCell size                           : row
[12/29 22:36:15     99s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:36:15     99s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:36:15     99s] (I)      ============== Pin Summary ==============
[12/29 22:36:15     99s] (I)      +-------+--------+---------+------------+
[12/29 22:36:15     99s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:36:15     99s] (I)      +-------+--------+---------+------------+
[12/29 22:36:15     99s] (I)      |     1 |  30272 |   98.88 |        Pin |
[12/29 22:36:15     99s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:36:15     99s] (I)      |     3 |    304 |    0.99 | Pin access |
[12/29 22:36:15     99s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:36:15     99s] (I)      |     5 |     39 |    0.13 |      Other |
[12/29 22:36:15     99s] (I)      +-------+--------+---------+------------+
[12/29 22:36:15     99s] (I)      Custom ignore net properties:
[12/29 22:36:15     99s] (I)      1 : NotLegal
[12/29 22:36:15     99s] (I)      Default ignore net properties:
[12/29 22:36:15     99s] (I)      1 : Special
[12/29 22:36:15     99s] (I)      2 : Analog
[12/29 22:36:15     99s] (I)      3 : Fixed
[12/29 22:36:15     99s] (I)      4 : Skipped
[12/29 22:36:15     99s] (I)      5 : MixedSignal
[12/29 22:36:15     99s] (I)      Prerouted net properties:
[12/29 22:36:15     99s] (I)      1 : NotLegal
[12/29 22:36:15     99s] (I)      2 : Special
[12/29 22:36:15     99s] (I)      3 : Analog
[12/29 22:36:15     99s] (I)      4 : Fixed
[12/29 22:36:15     99s] (I)      5 : Skipped
[12/29 22:36:15     99s] (I)      6 : MixedSignal
[12/29 22:36:15     99s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:36:15     99s] (I)      Use row-based GCell size
[12/29 22:36:15     99s] (I)      Use row-based GCell align
[12/29 22:36:15     99s] (I)      layer 0 area = 83000
[12/29 22:36:15     99s] (I)      layer 1 area = 67600
[12/29 22:36:15     99s] (I)      layer 2 area = 240000
[12/29 22:36:15     99s] (I)      layer 3 area = 240000
[12/29 22:36:15     99s] (I)      layer 4 area = 4000000
[12/29 22:36:15     99s] (I)      GCell unit size   : 4140
[12/29 22:36:15     99s] (I)      GCell multiplier  : 1
[12/29 22:36:15     99s] (I)      GCell row height  : 4140
[12/29 22:36:15     99s] (I)      Actual row height : 4140
[12/29 22:36:15     99s] (I)      GCell align ref   : 479320 479320
[12/29 22:36:15     99s] [NR-eGR] Track table information for default rule: 
[12/29 22:36:15     99s] [NR-eGR] met1 has single uniform track structure
[12/29 22:36:15     99s] [NR-eGR] met2 has single uniform track structure
[12/29 22:36:15     99s] [NR-eGR] met3 has single uniform track structure
[12/29 22:36:15     99s] [NR-eGR] met4 has single uniform track structure
[12/29 22:36:15     99s] [NR-eGR] met5 has single uniform track structure
[12/29 22:36:15     99s] (I)      ============== Default via ===============
[12/29 22:36:15     99s] (I)      +---+------------------+-----------------+
[12/29 22:36:15     99s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:36:15     99s] (I)      +---+------------------+-----------------+
[12/29 22:36:15     99s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:36:15     99s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:36:15     99s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:36:15     99s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:36:15     99s] (I)      +---+------------------+-----------------+
[12/29 22:36:15     99s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:36:15     99s] [NR-eGR] Read 6281 PG shapes
[12/29 22:36:15     99s] [NR-eGR] Read 0 clock shapes
[12/29 22:36:15     99s] [NR-eGR] Read 0 other shapes
[12/29 22:36:15     99s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:36:15     99s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:36:15     99s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:36:15     99s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:36:15     99s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:36:15     99s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:36:15     99s] [NR-eGR] #Other Blockages    : 0
[12/29 22:36:15     99s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:36:15     99s] [NR-eGR] #prerouted nets         : 0
[12/29 22:36:15     99s] [NR-eGR] #prerouted special nets : 0
[12/29 22:36:15     99s] [NR-eGR] #prerouted wires        : 0
[12/29 22:36:15     99s] [NR-eGR] Read 8419 nets ( ignored 0 )
[12/29 22:36:15     99s] (I)        Front-side 8419 ( ignored 0 )
[12/29 22:36:15     99s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:36:15     99s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:36:15     99s] (I)      Reading macro buffers
[12/29 22:36:15     99s] (I)      Number of macro buffers: 0
[12/29 22:36:15     99s] (I)      early_global_route_priority property id does not exist.
[12/29 22:36:15     99s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[12/29 22:36:15     99s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[12/29 22:36:15     99s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[12/29 22:36:15     99s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[12/29 22:36:15     99s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/29 22:36:15     99s] (I)      Number of ignored nets                =      0
[12/29 22:36:15     99s] (I)      Number of connected nets              =      0
[12/29 22:36:15     99s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:36:15     99s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:36:15     99s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:36:15     99s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:36:15     99s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:36:15     99s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:36:15     99s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:36:15     99s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/29 22:36:15     99s] (I)      Ndr track 0 does not exist
[12/29 22:36:15     99s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:36:15     99s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:36:15     99s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:36:15     99s] (I)      Site width          :   460  (dbu)
[12/29 22:36:15     99s] (I)      Row height          :  4140  (dbu)
[12/29 22:36:15     99s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:36:15     99s] (I)      GCell width         :  4140  (dbu)
[12/29 22:36:15     99s] (I)      GCell height        :  4140  (dbu)
[12/29 22:36:15     99s] (I)      Grid                :   382   385     5
[12/29 22:36:15     99s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:36:15     99s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:36:15     99s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:36:15     99s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:36:15     99s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:36:15     99s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:36:15     99s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:36:15     99s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:36:15     99s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:36:15     99s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:36:15     99s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:36:15     99s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:36:15     99s] (I)      --------------------------------------------------------
[12/29 22:36:15     99s] 
[12/29 22:36:15     99s] [NR-eGR] ============ Routing rule table ============
[12/29 22:36:15     99s] [NR-eGR] Rule id: 0  Nets: 8387
[12/29 22:36:15     99s] [NR-eGR] ========================================
[12/29 22:36:15     99s] [NR-eGR] 
[12/29 22:36:15     99s] (I)      ======== NDR :  =========
[12/29 22:36:15     99s] (I)      +--------------+--------+
[12/29 22:36:15     99s] (I)      |           ID |      0 |
[12/29 22:36:15     99s] (I)      |         Name |        |
[12/29 22:36:15     99s] (I)      |      Default |    yes |
[12/29 22:36:15     99s] (I)      |  Clk Special |     no |
[12/29 22:36:15     99s] (I)      | Hard spacing |     no |
[12/29 22:36:15     99s] (I)      |    NDR track | (none) |
[12/29 22:36:15     99s] (I)      |      NDR via | (none) |
[12/29 22:36:15     99s] (I)      |  Extra space |      0 |
[12/29 22:36:15     99s] (I)      |      Shields |      0 |
[12/29 22:36:15     99s] (I)      |   Demand (H) |      1 |
[12/29 22:36:15     99s] (I)      |   Demand (V) |      1 |
[12/29 22:36:15     99s] (I)      |        #Nets |   8387 |
[12/29 22:36:15     99s] (I)      +--------------+--------+
[12/29 22:36:15     99s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:15     99s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:36:15     99s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:15     99s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:36:15     99s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:36:15     99s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:36:15     99s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:36:15     99s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:15     99s] (I)      =============== Blocked Tracks ===============
[12/29 22:36:15     99s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:15     99s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:36:15     99s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:15     99s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:36:15     99s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:36:15     99s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:36:15     99s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:36:15     99s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:36:15     99s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:15     99s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4.20 MB )
[12/29 22:36:15     99s] (I)      Reset routing kernel
[12/29 22:36:15     99s] (I)      Started Global Routing ( Curr Mem: 4.20 MB )
[12/29 22:36:15     99s] (I)      totalPins=29105  totalGlobalPin=28743 (98.76%)
[12/29 22:36:15     99s] (I)      ================= Net Group Info =================
[12/29 22:36:15     99s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:15     99s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:36:15     99s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:15     99s] (I)      |  1 |           8387 |      met2(2) |   met5(5) |
[12/29 22:36:15     99s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:15     99s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:36:15     99s] (I)      total 2D Demand : 355 = (0 H, 355 V)
[12/29 22:36:15     99s] (I)      #blocked GCells = 64770
[12/29 22:36:15     99s] (I)      #regions = 4
[12/29 22:36:15     99s] (I)      Adjusted 0 GCells for pin access
[12/29 22:36:15     99s] [NR-eGR] Layer group 1: route 8387 net(s) in layer range [2, 5]
[12/29 22:36:15     99s] (I)      
[12/29 22:36:15     99s] (I)      ============  Phase 1a Route ============
[12/29 22:36:15     99s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 108
[12/29 22:36:15     99s] (I)      Usage: 92145 = (46022 H, 46123 V) = (7.91% H, 4.11% V) = (1.905e+05um H, 1.909e+05um V)
[12/29 22:36:15     99s] (I)      
[12/29 22:36:15     99s] (I)      ============  Phase 1b Route ============
[12/29 22:36:15     99s] (I)      Usage: 92291 = (46046 H, 46245 V) = (7.91% H, 4.12% V) = (1.906e+05um H, 1.915e+05um V)
[12/29 22:36:15     99s] (I)      Overflow of layer group 1: 1.99% H + 0.01% V. EstWL: 3.820847e+05um
[12/29 22:36:15     99s] (I)      Congestion metric : 6.86%H 0.03%V, 6.89%HV
[12/29 22:36:15     99s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:36:15     99s] (I)      
[12/29 22:36:15     99s] (I)      ============  Phase 1c Route ============
[12/29 22:36:15     99s] (I)      Level2 Grid: 77 x 77
[12/29 22:36:15     99s] (I)      Usage: 92683 = (46214 H, 46469 V) = (7.94% H, 4.14% V) = (1.913e+05um H, 1.924e+05um V)
[12/29 22:36:15     99s] (I)      
[12/29 22:36:15     99s] (I)      ============  Phase 1d Route ============
[12/29 22:36:16    100s] (I)      Usage: 93251 = (46280 H, 46971 V) = (7.95% H, 4.19% V) = (1.916e+05um H, 1.945e+05um V)
[12/29 22:36:16    100s] (I)      
[12/29 22:36:16    100s] (I)      ============  Phase 1e Route ============
[12/29 22:36:16    100s] (I)      Usage: 93251 = (46280 H, 46971 V) = (7.95% H, 4.19% V) = (1.916e+05um H, 1.945e+05um V)
[12/29 22:36:16    100s] [NR-eGR] Early Global Route overflow of layer group 1: 1.67% H + 0.01% V. EstWL: 3.860591e+05um
[12/29 22:36:16    100s] (I)      
[12/29 22:36:16    100s] (I)      ============  Phase 1l Route ============
[12/29 22:36:16    100s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:36:16    100s] (I)      Layer  2:     691695     46789         1      600246      719946    (45.47%) 
[12/29 22:36:16    100s] (I)      Layer  3:     511966     92399      8936      465485      530049    (46.76%) 
[12/29 22:36:16    100s] (I)      Layer  4:     433320     22806       392      505753      481708    (51.22%) 
[12/29 22:36:16    100s] (I)      Layer  5:      71304      5372        71       92980       72942    (56.04%) 
[12/29 22:36:16    100s] (I)      Total:       1708285    167366      9400     1664464     1804643    (47.98%) 
[12/29 22:36:16    100s] (I)      
[12/29 22:36:16    100s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:36:16    100s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/29 22:36:16    100s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:36:16    100s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[12/29 22:36:16    100s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:36:16    100s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:16    100s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:16    100s] [NR-eGR]    met3 ( 3)      3413( 4.37%)       360( 0.46%)        11( 0.01%)   ( 4.85%) 
[12/29 22:36:16    100s] [NR-eGR]    met4 ( 4)       225( 0.31%)         4( 0.01%)         0( 0.00%)   ( 0.32%) 
[12/29 22:36:16    100s] [NR-eGR]    met5 ( 5)        71( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[12/29 22:36:16    100s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:36:16    100s] [NR-eGR]        Total      3710( 1.26%)       364( 0.12%)        11( 0.00%)   ( 1.39%) 
[12/29 22:36:16    100s] [NR-eGR] 
[12/29 22:36:16    100s] (I)      Finished Global Routing ( CPU: 0.67 sec, Real: 0.27 sec, Curr Mem: 4.21 MB )
[12/29 22:36:16    100s] (I)      Updating congestion map
[12/29 22:36:16    100s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:36:16    100s] [NR-eGR] Overflow after Early Global Route 3.50% H + 0.01% V
[12/29 22:36:16    100s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.37 sec, Curr Mem: 4.20 MB )
[12/29 22:36:16    100s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 4387.4M
[12/29 22:36:16    100s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.777, REAL:0.371, MEM:4387.4M, EPOCH TIME: 1735508176.173025
[12/29 22:36:16    100s] OPERPROF: Starting HotSpotCal at level 1, MEM:4387.4M, EPOCH TIME: 1735508176.173065
[12/29 22:36:16    100s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:16    100s] [hotspot] |            |   max hotspot | total hotspot |
[12/29 22:36:16    100s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:16    100s] [hotspot] | normalized |         18.23 |        133.90 |
[12/29 22:36:16    100s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:16    100s] Local HotSpot Analysis: normalized max congestion hotspot area = 18.23, normalized total congestion hotspot area = 133.90 (area is in unit of 4 std-cell row bins)
[12/29 22:36:16    100s] [hotspot] max/total 18.23/133.90, big hotspot (>10) total 61.11
[12/29 22:36:16    100s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/29 22:36:16    100s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:16    100s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[12/29 22:36:16    100s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:16    100s] [hotspot] |  1  |   764.98   831.22   831.22   897.46 |        6.95   | grid_clb_1__1_/logical_til... |
[12/29 22:36:16    100s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:16    100s] [hotspot] |  2  |   831.22   599.38   897.46   665.62 |        6.43   | grid_clb_1__1_/logical_til... |
[12/29 22:36:16    100s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:16    100s] [hotspot] |  3  |   930.58   599.38   996.82   665.62 |        5.84   | grid_clb_1__1_/logical_til... |
[12/29 22:36:16    100s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:16    100s] [hotspot] |  4  |   930.58   764.98   996.82   831.22 |        5.84   | grid_clb_1__1_/logical_til... |
[12/29 22:36:16    100s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:16    100s] [hotspot] |  5  |   599.38   533.14   665.62   599.38 |        5.77   | grid_clb_1__1_/logical_til... |
[12/29 22:36:16    100s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:16    100s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:16    100s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:16    100s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:16    100s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:16    100s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:16    100s] Top 5 hotspots total area: 30.82
[12/29 22:36:16    100s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.008, MEM:4387.4M, EPOCH TIME: 1735508176.181306
[12/29 22:36:16    100s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4387.4M, EPOCH TIME: 1735508176.181382
[12/29 22:36:16    100s] Starting Early Global Route wiring: mem = 4387.4M
[12/29 22:36:16    100s] (I)      Running track assignment and export wires
[12/29 22:36:16    100s] (I)      Delete wires for 8387 nets 
[12/29 22:36:16    100s] (I)      ============= Track Assignment ============
[12/29 22:36:16    100s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.20 MB )
[12/29 22:36:16    100s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:36:16    100s] (I)      Run Multi-thread track assignment
[12/29 22:36:16    100s] (I)      Finished Track Assignment (8T) ( CPU: 0.16 sec, Real: 0.03 sec, Curr Mem: 4.23 MB )
[12/29 22:36:16    100s] (I)      Started Export ( Curr Mem: 4.23 MB )
[12/29 22:36:16    100s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:36:16    100s] [NR-eGR] Total eGR-routed clock nets wire length: 12785um, number of vias: 4720
[12/29 22:36:16    100s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:36:16    100s] [NR-eGR]               Length (um)   Vias 
[12/29 22:36:16    100s] [NR-eGR] ---------------------------------
[12/29 22:36:16    100s] [NR-eGR]  met1  (1H)             0  28794 
[12/29 22:36:16    100s] [NR-eGR]  met2  (2V)        168156  40797 
[12/29 22:36:16    100s] [NR-eGR]  met3  (3H)        177085   7325 
[12/29 22:36:16    100s] [NR-eGR]  met4  (4V)         36348   5614 
[12/29 22:36:16    100s] [NR-eGR]  met5  (5H)         19953      0 
[12/29 22:36:16    100s] [NR-eGR] ---------------------------------
[12/29 22:36:16    100s] [NR-eGR]        Total       401541  82530 
[12/29 22:36:16    100s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:36:16    100s] [NR-eGR] Total half perimeter of net bounding box: 271182um
[12/29 22:36:16    100s] [NR-eGR] Total length: 401541um, number of vias: 82530
[12/29 22:36:16    100s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:36:16    100s] (I)      == Layer wire length by net rule ==
[12/29 22:36:16    100s] (I)                     Default 
[12/29 22:36:16    100s] (I)      -----------------------
[12/29 22:36:16    100s] (I)       met1  (1H)        0um 
[12/29 22:36:16    100s] (I)       met2  (2V)   168156um 
[12/29 22:36:16    100s] (I)       met3  (3H)   177085um 
[12/29 22:36:16    100s] (I)       met4  (4V)    36348um 
[12/29 22:36:16    100s] (I)       met5  (5H)    19953um 
[12/29 22:36:16    100s] (I)      -----------------------
[12/29 22:36:16    100s] (I)             Total  401541um 
[12/29 22:36:16    100s] (I)      == Layer via count by net rule ==
[12/29 22:36:16    100s] (I)                    Default 
[12/29 22:36:16    100s] (I)      ----------------------
[12/29 22:36:16    100s] (I)       met1  (1H)     28794 
[12/29 22:36:16    100s] (I)       met2  (2V)     40797 
[12/29 22:36:16    100s] (I)       met3  (3H)      7325 
[12/29 22:36:16    100s] (I)       met4  (4V)      5614 
[12/29 22:36:16    100s] (I)       met5  (5H)         0 
[12/29 22:36:16    100s] (I)      ----------------------
[12/29 22:36:16    100s] (I)             Total    82530 
[12/29 22:36:16    100s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 4.23 MB )
[12/29 22:36:16    100s] eee: RC Grid memory freed = 120960 (42 X 48 X 5 X 12b)
[12/29 22:36:16    100s] (I)      Global routing data unavailable, rerun eGR
[12/29 22:36:16    100s] (I)      Initializing eGR engine (regular)
[12/29 22:36:16    100s] Set min layer with default ( 2 )
[12/29 22:36:16    100s] Set max layer with parameter ( 5 )
[12/29 22:36:16    100s] (I)      clean place blk overflow:
[12/29 22:36:16    100s] (I)      H : enabled 1.00 0
[12/29 22:36:16    100s] (I)      V : enabled 1.00 0
[12/29 22:36:16    100s] Early Global Route wiring runtime: 0.07 seconds, mem = 4414.3M
[12/29 22:36:16    100s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.245, REAL:0.071, MEM:4414.3M, EPOCH TIME: 1735508176.251961
[12/29 22:36:16    100s] Tdgp not enabled or already been cleared! skip clearing
[12/29 22:36:16    100s] End of congRepair (cpu=0:00:17.2, real=0:00:05.0)
[12/29 22:36:16    100s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4414.3M, EPOCH TIME: 1735508176.253005
[12/29 22:36:16    100s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4414.3M, EPOCH TIME: 1735508176.253050
[12/29 22:36:16    100s] *** Finishing placeDesign default flow ***
[12/29 22:36:16    100s] **placeDesign ... cpu = 0: 0:57, real = 0: 0:23, mem = 4378.3M **
[12/29 22:36:16    100s] Tdgp not enabled or already been cleared! skip clearing
[12/29 22:36:16    100s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/29 22:36:16    100s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[12/29 22:36:16    100s] 
[12/29 22:36:16    100s] *** Summary of all messages that are not suppressed in this session:
[12/29 22:36:16    100s] Severity  ID               Count  Summary                                  
[12/29 22:36:16    100s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/29 22:36:16    100s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[12/29 22:36:16    100s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[12/29 22:36:16    100s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/29 22:36:16    100s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[12/29 22:36:16    100s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[12/29 22:36:16    100s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[12/29 22:36:16    100s] *** Message Summary: 28 warning(s), 0 error(s)
[12/29 22:36:16    100s] 
[12/29 22:36:16    100s] *** placeDesign #1 [finish] () : cpu/real = 0:00:57.3/0:00:22.3 (2.6), totSession cpu/real = 0:01:40.6/0:04:18.8 (0.4), mem = 4378.3M
[12/29 22:36:16    100s] 
[12/29 22:36:16    100s] =============================================================================================
[12/29 22:36:16    100s]  Final TAT Report : placeDesign #1                                              23.31-s109_1
[12/29 22:36:16    100s] =============================================================================================
[12/29 22:36:16    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:16    100s] ---------------------------------------------------------------------------------------------
[12/29 22:36:16    100s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:16    100s] [ RefinePlace            ]      2   0:00:01.3  (   5.9 % )     0:00:01.3 /  0:00:01.8    1.4
[12/29 22:36:16    100s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:36:16    100s] [ FullDelayCalc          ]      9   0:00:05.1  (  22.6 % )     0:00:05.1 /  0:00:10.0    2.0
[12/29 22:36:16    100s] [ TimingUpdate           ]     12   0:00:01.8  (   7.9 % )     0:00:01.8 /  0:00:05.4    3.0
[12/29 22:36:16    100s] [ MISC                   ]          0:00:14.2  (  63.4 % )     0:00:14.2 /  0:00:40.0    2.8
[12/29 22:36:16    100s] ---------------------------------------------------------------------------------------------
[12/29 22:36:16    100s]  placeDesign #1 TOTAL               0:00:22.3  ( 100.0 % )     0:00:22.3 /  0:00:57.3    2.6
[12/29 22:36:16    100s] ---------------------------------------------------------------------------------------------
[12/29 22:36:16    100s] 
[12/29 22:36:16    100s] <CMD> timeDesign -preCTS
[12/29 22:36:16    100s] AAE DB initialization (MEM=3576.33 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/29 22:36:16    100s] #optDebug: fT-S <1 1 0 0 0>
[12/29 22:36:16    100s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:01:40.7/0:04:18.9 (0.4), mem = 3576.3M
[12/29 22:36:16    100s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[12/29 22:36:16    100s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3558.3M, EPOCH TIME: 1735508176.458039
[12/29 22:36:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:16    100s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3558.3M, EPOCH TIME: 1735508176.458139
[12/29 22:36:16    100s] Start to check current routing status for nets...
[12/29 22:36:16    100s] All nets are already routed correctly.
[12/29 22:36:16    100s] End to check current routing status for nets (mem=3558.3M)
[12/29 22:36:16    100s] Extraction called for design 'fpga_top' of instances=8355 and nets=11094 using extraction engine 'preRoute' .
[12/29 22:36:16    100s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:36:16    100s] RC Extraction called in multi-corner(1) mode.
[12/29 22:36:16    100s] RCMode: PreRoute
[12/29 22:36:16    100s]       RC Corner Indexes            0   
[12/29 22:36:16    100s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:36:16    100s] Resistance Scaling Factor    : 1.00000 
[12/29 22:36:16    100s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:36:16    100s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:36:16    100s] Shrink Factor                : 1.00000
[12/29 22:36:16    100s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:36:16    100s] Using Quantus QRC technology file ...
[12/29 22:36:16    100s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:36:16    100s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:36:16    100s] eee: pegSigSF=1.070000
[12/29 22:36:16    100s] Initializing multi-corner resistance tables ...
[12/29 22:36:16    100s] eee: Grid unit RC data computation started
[12/29 22:36:16    100s] eee: Grid unit RC data computation completed
[12/29 22:36:16    100s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[12/29 22:36:16    100s] eee: l=2 avDens=0.088825 usedTrk=4061.738643 availTrk=45727.279612 sigTrk=4061.738643
[12/29 22:36:16    100s] eee: l=3 avDens=0.138465 usedTrk=4292.233694 availTrk=30998.719854 sigTrk=4292.233694
[12/29 22:36:16    100s] eee: l=4 avDens=0.059269 usedTrk=1667.852031 availTrk=28140.190437 sigTrk=1667.852031
[12/29 22:36:16    100s] eee: l=5 avDens=0.169461 usedTrk=976.537825 availTrk=5762.617667 sigTrk=976.537825
[12/29 22:36:16    100s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:16    100s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:36:16    100s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.321355 uaWl=1.000000 uaWlH=0.140200 aWlH=0.000000 lMod=0 pMax=0.841600 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:36:16    100s] eee: NetCapCache creation started. (Current Mem: 3558.328M) 
[12/29 22:36:16    100s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3558.328M) 
[12/29 22:36:16    100s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:36:16    100s] eee: Metal Layers Info:
[12/29 22:36:16    100s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:16    100s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:36:16    100s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:16    100s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:36:16    100s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:36:16    100s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:36:16    100s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:36:16    100s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:36:16    100s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:16    100s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:36:16    100s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3558.328M)
[12/29 22:36:16    100s] Effort level <high> specified for reg2reg path_group
[12/29 22:36:16    101s] Cell fpga_top LLGs are deleted
[12/29 22:36:16    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:16    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:16    101s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3635.9M, EPOCH TIME: 1735508176.707573
[12/29 22:36:16    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:16    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:16    101s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3635.9M, EPOCH TIME: 1735508176.707692
[12/29 22:36:16    101s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:16    101s] Core basic site is CoreSite
[12/29 22:36:16    101s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:16    101s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:36:16    101s] Fast DP-INIT is on for default
[12/29 22:36:16    101s] Atter site array init, number of instance map data is 0.
[12/29 22:36:16    101s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.007, MEM:3635.9M, EPOCH TIME: 1735508176.714622
[12/29 22:36:16    101s] 
[12/29 22:36:16    101s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:16    101s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:16    101s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.008, MEM:3635.9M, EPOCH TIME: 1735508176.715913
[12/29 22:36:16    101s] Cell fpga_top LLGs are deleted
[12/29 22:36:16    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:16    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:16    101s] Starting delay calculation for Setup views
[12/29 22:36:16    101s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:36:16    101s] #################################################################################
[12/29 22:36:16    101s] # Design Stage: PreRoute
[12/29 22:36:16    101s] # Design Name: fpga_top
[12/29 22:36:16    101s] # Design Mode: 130nm
[12/29 22:36:16    101s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:36:16    101s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:36:16    101s] # Signoff Settings: SI Off 
[12/29 22:36:16    101s] #################################################################################
[12/29 22:36:16    101s] Calculate delays in BcWc mode...
[12/29 22:36:16    101s] Topological Sorting (REAL = 0:00:00.0, MEM = 3638.9M, InitMEM = 3638.9M)
[12/29 22:36:16    101s] Start delay calculation (fullDC) (8 T). (MEM=2924.12)
[12/29 22:36:16    101s] Start AAE Lib Loading. (MEM=3650.45)
[12/29 22:36:16    101s] End AAE Lib Loading. (MEM=3870.53 CPU=0:00:00.0 Real=0:00:00.0)
[12/29 22:36:16    101s] End AAE Lib Interpolated Model. (MEM=3870.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:36:17    103s] Total number of fetched objects 10460
[12/29 22:36:17    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:36:17    103s] End delay calculation. (MEM=3004.93 CPU=0:00:01.5 REAL=0:00:01.0)
[12/29 22:36:17    103s] End delay calculation (fullDC). (MEM=2991.36 CPU=0:00:02.2 REAL=0:00:01.0)
[12/29 22:36:17    103s] *** CDM Built up (cpu=0:00:02.2  real=0:00:01.0  mem= 4949.1M) ***
[12/29 22:36:17    104s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:01.0 totSessionCpu=0:01:44 mem=4901.1M)
[12/29 22:36:17    104s] Info: 8 threads available for lower-level modules during optimization.
[12/29 22:36:19    104s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    311 (311)     |   -0.501   |    312 (312)     |
|   max_tran     |    115 (153)     |   -2.625   |    115 (153)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.192%
Routing Overflow: 3.50% H and 0.01% V
------------------------------------------------------------------

[12/29 22:36:19    104s] Reported timing to dir ./timingReports
[12/29 22:36:19    104s] Total CPU time: 4.06 sec
[12/29 22:36:19    104s] Total Real time: 3.0 sec
[12/29 22:36:19    104s] Total Memory Usage: 4496.796875 Mbytes
[12/29 22:36:19    104s] Info: pop threads available for lower-level modules during optimization.
[12/29 22:36:19    104s] *** timeDesign #1 [finish] () : cpu/real = 0:00:04.0/0:00:03.3 (1.2), totSession cpu/real = 0:01:44.7/0:04:22.2 (0.4), mem = 4496.8M
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] =============================================================================================
[12/29 22:36:19    104s]  Final TAT Report : timeDesign #1                                               23.31-s109_1
[12/29 22:36:19    104s] =============================================================================================
[12/29 22:36:19    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:19    104s] ---------------------------------------------------------------------------------------------
[12/29 22:36:19    104s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:19    104s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:03.0 /  0:00:03.2    1.1
[12/29 22:36:19    104s] [ DrvReport              ]      1   0:00:01.8  (  53.8 % )     0:00:01.8 /  0:00:00.2    0.1
[12/29 22:36:19    104s] [ ExtractRC              ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.3
[12/29 22:36:19    104s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   2.9 % )     0:00:01.1 /  0:00:02.9    2.7
[12/29 22:36:19    104s] [ FullDelayCalc          ]      1   0:00:00.9  (  26.7 % )     0:00:00.9 /  0:00:02.2    2.5
[12/29 22:36:19    104s] [ TimingUpdate           ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.6    5.5
[12/29 22:36:19    104s] [ TimingReport           ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.5
[12/29 22:36:19    104s] [ GenerateReports        ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/29 22:36:19    104s] [ MISC                   ]          0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.6    2.5
[12/29 22:36:19    104s] ---------------------------------------------------------------------------------------------
[12/29 22:36:19    104s]  timeDesign #1 TOTAL                0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:04.0    1.2
[12/29 22:36:19    104s] ---------------------------------------------------------------------------------------------
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] <CMD> optDesign -preCTS
[12/29 22:36:19    104s] Executing: place_opt_design -opt
[12/29 22:36:19    104s] #% Begin place_opt_design (date=12/29 22:36:19, mem=2955.1M)
[12/29 22:36:19    104s] **INFO: User settings:
[12/29 22:36:19    104s] setDesignMode -process                              130
[12/29 22:36:19    104s] setExtractRCMode -coupling_c_th                     0.4
[12/29 22:36:19    104s] setExtractRCMode -engine                            preRoute
[12/29 22:36:19    104s] setExtractRCMode -relative_c_th                     1
[12/29 22:36:19    104s] setExtractRCMode -total_c_th                        0
[12/29 22:36:19    104s] setDelayCalMode -enable_high_fanout                 true
[12/29 22:36:19    104s] setDelayCalMode -eng_enablePrePlacedFlow            false
[12/29 22:36:19    104s] setDelayCalMode -engine                             aae
[12/29 22:36:19    104s] setDelayCalMode -ignoreNetLoad                      false
[12/29 22:36:19    104s] setDelayCalMode -socv_accuracy_mode                 low
[12/29 22:36:19    104s] setPlaceMode -maxRouteLayer                         5
[12/29 22:36:19    104s] setPlaceMode -place_design_floorplan_mode           false
[12/29 22:36:19    104s] setPlaceMode -place_detail_check_route              false
[12/29 22:36:19    104s] setPlaceMode -place_detail_preserve_routing         true
[12/29 22:36:19    104s] setPlaceMode -place_detail_remove_affected_routing  false
[12/29 22:36:19    104s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/29 22:36:19    104s] setPlaceMode -place_global_clock_gate_aware         true
[12/29 22:36:19    104s] setPlaceMode -place_global_cong_effort              auto
[12/29 22:36:19    104s] setPlaceMode -place_global_ignore_scan              true
[12/29 22:36:19    104s] setPlaceMode -place_global_ignore_spare             false
[12/29 22:36:19    104s] setPlaceMode -place_global_module_aware_spare       false
[12/29 22:36:19    104s] setPlaceMode -place_global_place_io_pins            false
[12/29 22:36:19    104s] setPlaceMode -place_global_reorder_scan             false
[12/29 22:36:19    104s] setPlaceMode -powerDriven                           false
[12/29 22:36:19    104s] setPlaceMode -timingDriven                          true
[12/29 22:36:19    104s] setAnalysisMode -checkType                          setup
[12/29 22:36:19    104s] setAnalysisMode -clkSrcPath                         true
[12/29 22:36:19    104s] setAnalysisMode -clockPropagation                   forcedIdeal
[12/29 22:36:19    104s] setAnalysisMode -virtualIPO                         false
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:44.7/0:04:22.2 (0.4), mem = 4496.8M
[12/29 22:36:19    104s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/29 22:36:19    104s] *** Starting GigaPlace ***
[12/29 22:36:19    104s] Starting place_opt_design V2 flow
[12/29 22:36:19    104s] #optDebug: fT-E <X 2 3 1 0>
[12/29 22:36:19    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:4496.8M, EPOCH TIME: 1735508179.730554
[12/29 22:36:19    104s] Processing tracks to init pin-track alignment.
[12/29 22:36:19    104s] z: 2, totalTracks: 1
[12/29 22:36:19    104s] z: 4, totalTracks: 1
[12/29 22:36:19    104s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:19    104s] Cell fpga_top LLGs are deleted
[12/29 22:36:19    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] # Building fpga_top llgBox search-tree.
[12/29 22:36:19    104s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4495.7M, EPOCH TIME: 1735508179.733780
[12/29 22:36:19    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4495.7M, EPOCH TIME: 1735508179.734186
[12/29 22:36:19    104s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:19    104s] Core basic site is CoreSite
[12/29 22:36:19    104s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:19    104s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/29 22:36:19    104s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/29 22:36:19    104s] SiteArray: use 1,175,552 bytes
[12/29 22:36:19    104s] SiteArray: current memory after site array memory allocation 4496.8M
[12/29 22:36:19    104s] SiteArray: FP blocked sites are writable
[12/29 22:36:19    104s] Keep-away cache is enable on metals: 1-5
[12/29 22:36:19    104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:36:19    104s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4496.8M, EPOCH TIME: 1735508179.748019
[12/29 22:36:19    104s] Process 2318 (called=4166 computed=47) wires and vias for routing blockage analysis
[12/29 22:36:19    104s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.005, MEM:4496.8M, EPOCH TIME: 1735508179.753102
[12/29 22:36:19    104s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/29 22:36:19    104s] Atter site array init, number of instance map data is 0.
[12/29 22:36:19    104s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.028, REAL:0.020, MEM:4496.8M, EPOCH TIME: 1735508179.753778
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:19    104s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:19    104s] OPERPROF:     Starting CMU at level 3, MEM:4496.8M, EPOCH TIME: 1735508179.755306
[12/29 22:36:19    104s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:4496.8M, EPOCH TIME: 1735508179.756353
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:19    104s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.034, REAL:0.023, MEM:4496.8M, EPOCH TIME: 1735508179.756964
[12/29 22:36:19    104s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4496.8M, EPOCH TIME: 1735508179.757015
[12/29 22:36:19    104s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.8M, EPOCH TIME: 1735508179.757151
[12/29 22:36:19    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4496.8MB).
[12/29 22:36:19    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.029, MEM:4496.8M, EPOCH TIME: 1735508179.759664
[12/29 22:36:19    104s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4496.8M, EPOCH TIME: 1735508179.759693
[12/29 22:36:19    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] Cell fpga_top LLGs are deleted
[12/29 22:36:19    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] # Resetting pin-track-align track data.
[12/29 22:36:19    104s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.007, MEM:4496.8M, EPOCH TIME: 1735508179.766709
[12/29 22:36:19    104s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:44.8/0:04:22.2 (0.4), mem = 4496.8M
[12/29 22:36:19    104s] VSMManager cleared!
[12/29 22:36:19    104s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:44.8/0:04:22.2 (0.4), mem = 4496.8M
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] =============================================================================================
[12/29 22:36:19    104s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.31-s109_1
[12/29 22:36:19    104s] =============================================================================================
[12/29 22:36:19    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:19    104s] ---------------------------------------------------------------------------------------------
[12/29 22:36:19    104s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:19    104s] ---------------------------------------------------------------------------------------------
[12/29 22:36:19    104s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:19    104s] ---------------------------------------------------------------------------------------------
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] Enable CTE adjustment.
[12/29 22:36:19    104s] Enable Layer aware incrSKP.
[12/29 22:36:19    104s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2958.0M, totSessionCpu=0:01:45 **
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] Active Setup views: VIEW_SETUP 
[12/29 22:36:19    104s] Info: 8 threads available for lower-level modules during optimization.
[12/29 22:36:19    104s] GigaOpt running with 8 threads.
[12/29 22:36:19    104s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:44.8/0:04:22.3 (0.4), mem = 4496.8M
[12/29 22:36:19    104s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/29 22:36:19    104s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/29 22:36:19    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:4496.8M, EPOCH TIME: 1735508179.810000
[12/29 22:36:19    104s] Processing tracks to init pin-track alignment.
[12/29 22:36:19    104s] z: 2, totalTracks: 1
[12/29 22:36:19    104s] z: 4, totalTracks: 1
[12/29 22:36:19    104s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:19    104s] Cell fpga_top LLGs are deleted
[12/29 22:36:19    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] # Building fpga_top llgBox search-tree.
[12/29 22:36:19    104s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4496.8M, EPOCH TIME: 1735508179.813220
[12/29 22:36:19    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4496.8M, EPOCH TIME: 1735508179.813405
[12/29 22:36:19    104s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:19    104s] Core basic site is CoreSite
[12/29 22:36:19    104s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:19    104s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:36:19    104s] Fast DP-INIT is on for default
[12/29 22:36:19    104s] Keep-away cache is enable on metals: 1-5
[12/29 22:36:19    104s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:36:19    104s] Atter site array init, number of instance map data is 0.
[12/29 22:36:19    104s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.007, MEM:4496.8M, EPOCH TIME: 1735508179.820132
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:19    104s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:19    104s] OPERPROF:     Starting CMU at level 3, MEM:4496.8M, EPOCH TIME: 1735508179.821115
[12/29 22:36:19    104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4496.8M, EPOCH TIME: 1735508179.821413
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:19    104s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.009, MEM:4496.8M, EPOCH TIME: 1735508179.821962
[12/29 22:36:19    104s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4496.8M, EPOCH TIME: 1735508179.822002
[12/29 22:36:19    104s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.8M, EPOCH TIME: 1735508179.822156
[12/29 22:36:19    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4496.8MB).
[12/29 22:36:19    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:4496.8M, EPOCH TIME: 1735508179.824216
[12/29 22:36:19    104s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4496.8M, EPOCH TIME: 1735508179.824269
[12/29 22:36:19    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:19    104s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.018, REAL:0.006, MEM:4496.8M, EPOCH TIME: 1735508179.830726
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] Creating Lib Analyzer ...
[12/29 22:36:19    104s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:36:19    104s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:36:19    104s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:36:19    104s] 
[12/29 22:36:19    104s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:20    105s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:45 mem=4502.8M
[12/29 22:36:20    105s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:45 mem=4502.8M
[12/29 22:36:20    105s] Creating Lib Analyzer, finished. 
[12/29 22:36:20    105s] #optDebug: fT-S <1 2 3 1 0>
[12/29 22:36:20    105s] Info: IPO magic value 0x8069BEEF.
[12/29 22:36:20    105s] Info: Using SynthesisEngine executable '/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_'.
[12/29 22:36:20    105s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_')
[12/29 22:36:20    105s]       SynthesisEngine workers will not check out additional licenses.
[12/29 22:36:20    105s] Warning: cannot find min major genus version for innovus version; min major for 23.1 will be used instead.
[12/29 22:36:29    105s] **INFO: Using Advanced Metric Collection system.
[12/29 22:36:30    106s] **optDesign ... cpu = 0:00:02, real = 0:00:11, mem = 2964.6M, totSessionCpu=0:01:47 **
[12/29 22:36:30    106s] #optDebug: { P: 130 W: 7195 FE: standard PE: none LDR: 1}
[12/29 22:36:30    106s] *** optDesign -preCTS ***
[12/29 22:36:30    106s] DRC Margin: user margin 0.0; extra margin 0.2
[12/29 22:36:30    106s] Setup Target Slack: user slack 0; extra slack 0.0
[12/29 22:36:30    106s] Hold Target Slack: user slack 0
[12/29 22:36:30    106s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4502.8M, EPOCH TIME: 1735508190.576298
[12/29 22:36:30    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:30    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:30    106s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:30    106s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:4502.8M, EPOCH TIME: 1735508190.580088
[12/29 22:36:30    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:30    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:36:30    106s] Deleting Lib Analyzer.
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] TimeStamp Deleting Cell Server End ...
[12/29 22:36:30    106s] Multi-VT timing optimization disabled based on library information.
[12/29 22:36:30    106s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 22:36:30    106s] Summary for sequential cells identification: 
[12/29 22:36:30    106s]   Identified SBFF number: 16
[12/29 22:36:30    106s]   Identified MBFF number: 0
[12/29 22:36:30    106s]   Identified SB Latch number: 2
[12/29 22:36:30    106s]   Identified MB Latch number: 0
[12/29 22:36:30    106s]   Not identified SBFF number: 0
[12/29 22:36:30    106s]   Not identified MBFF number: 0
[12/29 22:36:30    106s]   Not identified SB Latch number: 0
[12/29 22:36:30    106s]   Not identified MB Latch number: 0
[12/29 22:36:30    106s]   Number of sequential cells which are not FFs: 1
[12/29 22:36:30    106s]  Visiting view : VIEW_SETUP
[12/29 22:36:30    106s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 22:36:30    106s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 22:36:30    106s]  Visiting view : VIEW_HOLD
[12/29 22:36:30    106s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 22:36:30    106s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 22:36:30    106s] TLC MultiMap info (StdDelay):
[12/29 22:36:30    106s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 22:36:30    106s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 22:36:30    106s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 22:36:30    106s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 22:36:30    106s]  Setting StdDelay to: 58.5ps
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] TimeStamp Deleting Cell Server End ...
[12/29 22:36:30    106s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4502.8M, EPOCH TIME: 1735508190.602424
[12/29 22:36:30    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:30    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:30    106s] Cell fpga_top LLGs are deleted
[12/29 22:36:30    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:30    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:30    106s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4496.8M, EPOCH TIME: 1735508190.602922
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] Creating Lib Analyzer ...
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 22:36:30    106s] Summary for sequential cells identification: 
[12/29 22:36:30    106s]   Identified SBFF number: 16
[12/29 22:36:30    106s]   Identified MBFF number: 0
[12/29 22:36:30    106s]   Identified SB Latch number: 2
[12/29 22:36:30    106s]   Identified MB Latch number: 0
[12/29 22:36:30    106s]   Not identified SBFF number: 0
[12/29 22:36:30    106s]   Not identified MBFF number: 0
[12/29 22:36:30    106s]   Not identified SB Latch number: 0
[12/29 22:36:30    106s]   Not identified MB Latch number: 0
[12/29 22:36:30    106s]   Number of sequential cells which are not FFs: 1
[12/29 22:36:30    106s]  Visiting view : VIEW_SETUP
[12/29 22:36:30    106s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 22:36:30    106s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 22:36:30    106s]  Visiting view : VIEW_HOLD
[12/29 22:36:30    106s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 22:36:30    106s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 22:36:30    106s] TLC MultiMap info (StdDelay):
[12/29 22:36:30    106s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 22:36:30    106s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 22:36:30    106s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 22:36:30    106s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 22:36:30    106s]  Setting StdDelay to: 58.5ps
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 22:36:30    106s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:36:30    106s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:36:30    106s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:36:30    106s] 
[12/29 22:36:30    106s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:30    106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=4502.8M
[12/29 22:36:30    106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=4502.8M
[12/29 22:36:30    106s] Creating Lib Analyzer, finished. 
[12/29 22:36:30    106s] ### Creating TopoMgr, started
[12/29 22:36:30    106s] ### Creating TopoMgr, finished
[12/29 22:36:30    106s] #optDebug: Start CG creation (mem=4502.8M)
[12/29 22:36:30    106s]  ...initializing CG 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:30    106s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:30    106s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:30    106s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:30    106s] ToF 1934.1750um
[12/29 22:36:30    106s] (cpu=0:00:00.2, mem=4602.8M)
[12/29 22:36:30    106s]  ...processing cgPrt (cpu=0:00:00.2, mem=4602.8M)
[12/29 22:36:30    106s]  ...processing cgEgp (cpu=0:00:00.2, mem=4602.8M)
[12/29 22:36:30    106s]  ...processing cgPbk (cpu=0:00:00.2, mem=4602.8M)
[12/29 22:36:30    106s]  ...processing cgNrb(cpu=0:00:00.2, mem=4602.8M)
[12/29 22:36:30    106s]  ...processing cgObs (cpu=0:00:00.2, mem=4602.8M)
[12/29 22:36:30    106s]  ...processing cgCon (cpu=0:00:00.2, mem=4602.8M)
[12/29 22:36:30    106s]  ...processing cgPdm (cpu=0:00:00.2, mem=4602.8M)
[12/29 22:36:30    106s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4602.8M)
[12/29 22:36:30    106s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:30    106s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:30    106s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:30    107s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:31    107s] {MMLU 0 0 9904}
[12/29 22:36:31    107s] [oiLAM] Zs 5, 6
[12/29 22:36:31    107s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=4602.8M
[12/29 22:36:31    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=4602.8M
[12/29 22:36:31    107s] Running pre-eGR process
[12/29 22:36:31    107s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.38 MB )
[12/29 22:36:31    107s] (I)      Initializing eGR engine (regular)
[12/29 22:36:31    107s] Set min layer with default ( 2 )
[12/29 22:36:31    107s] Set max layer with default ( 127 )
[12/29 22:36:31    107s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:31    107s] Min route layer (adjusted) = 2
[12/29 22:36:31    107s] Max route layer (adjusted) = 5
[12/29 22:36:31    107s] (I)      clean place blk overflow:
[12/29 22:36:31    107s] (I)      H : enabled 1.00 0
[12/29 22:36:31    107s] (I)      V : enabled 1.00 0
[12/29 22:36:31    107s] (I)      Initializing eGR engine (regular)
[12/29 22:36:31    107s] Set min layer with default ( 2 )
[12/29 22:36:31    107s] Set max layer with default ( 127 )
[12/29 22:36:31    107s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:31    107s] Min route layer (adjusted) = 2
[12/29 22:36:31    107s] Max route layer (adjusted) = 5
[12/29 22:36:31    107s] (I)      clean place blk overflow:
[12/29 22:36:31    107s] (I)      H : enabled 1.00 0
[12/29 22:36:31    107s] (I)      V : enabled 1.00 0
[12/29 22:36:31    107s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.38 MB )
[12/29 22:36:31    107s] (I)      Running eGR Regular flow
[12/29 22:36:31    107s] (I)      # wire layers (front) : 6
[12/29 22:36:31    107s] (I)      # wire layers (back)  : 0
[12/29 22:36:31    107s] (I)      min wire layer : 1
[12/29 22:36:31    107s] (I)      max wire layer : 5
[12/29 22:36:31    107s] (I)      # cut layers (front) : 5
[12/29 22:36:31    107s] (I)      # cut layers (back)  : 0
[12/29 22:36:31    107s] (I)      min cut layer : 1
[12/29 22:36:31    107s] (I)      max cut layer : 4
[12/29 22:36:31    107s] (I)      ================================ Layers ================================
[12/29 22:36:31    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:31    107s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:36:31    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:31    107s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:36:31    107s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:36:31    107s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:31    107s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:36:31    107s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:31    107s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:36:31    107s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:31    107s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:36:31    107s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:31    107s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:36:31    107s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:36:31    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:31    107s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:36:31    107s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:36:31    107s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:31    107s] (I)      Started Import and model ( Curr Mem: 4.38 MB )
[12/29 22:36:31    107s] (I)      Number of ignored instance 0
[12/29 22:36:31    107s] (I)      Number of inbound cells 52
[12/29 22:36:31    107s] (I)      Number of opened ILM blockages 0
[12/29 22:36:31    107s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/29 22:36:31    107s] (I)      numMoveCells=8303, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/29 22:36:31    107s] (I)      cell height: 4140, count: 8303
[12/29 22:36:31    107s] (I)      Number of nets = 8419 ( 1485 ignored )
[12/29 22:36:31    107s] (I)      rowRegion is not equal to core box, resetting core box
[12/29 22:36:31    107s] (I)      rowRegion : (479320, 479320) - (1104920, 1112740)
[12/29 22:36:31    107s] (I)      coreBox   : (479320, 479320) - (1104920, 1116420)
[12/29 22:36:31    107s] (I)      Identified Clock instances: Flop 1478, Clock buffer/inverter 0, Gate 0, Logic 2
[12/29 22:36:31    107s] (I)      == Non-default Options ==
[12/29 22:36:31    107s] (I)      Maximum routing layer                              : 5
[12/29 22:36:31    107s] (I)      Top routing layer                                  : 5
[12/29 22:36:31    107s] (I)      Buffering-aware routing                            : true
[12/29 22:36:31    107s] (I)      Spread congestion away from blockages              : true
[12/29 22:36:31    107s] (I)      Number of threads                                  : 8
[12/29 22:36:31    107s] (I)      Overflow penalty cost                              : 10
[12/29 22:36:31    107s] (I)      Punch through distance                             : 2489.860000
[12/29 22:36:31    107s] (I)      Source-to-sink ratio                               : 0.300000
[12/29 22:36:31    107s] (I)      Route tie net to shape                             : auto
[12/29 22:36:31    107s] (I)      Method to set GCell size                           : row
[12/29 22:36:31    107s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:36:31    107s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:36:31    107s] (I)      ============== Pin Summary ==============
[12/29 22:36:31    107s] (I)      +-------+--------+---------+------------+
[12/29 22:36:31    107s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:36:31    107s] (I)      +-------+--------+---------+------------+
[12/29 22:36:31    107s] (I)      |     1 |  30272 |   98.88 |        Pin |
[12/29 22:36:31    107s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:36:31    107s] (I)      |     3 |    304 |    0.99 | Pin access |
[12/29 22:36:31    107s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:36:31    107s] (I)      |     5 |     39 |    0.13 |      Other |
[12/29 22:36:31    107s] (I)      +-------+--------+---------+------------+
[12/29 22:36:31    107s] (I)      Custom ignore net properties:
[12/29 22:36:31    107s] (I)      1 : NotLegal
[12/29 22:36:31    107s] (I)      Default ignore net properties:
[12/29 22:36:31    107s] (I)      1 : Special
[12/29 22:36:31    107s] (I)      2 : Analog
[12/29 22:36:31    107s] (I)      3 : Fixed
[12/29 22:36:31    107s] (I)      4 : Skipped
[12/29 22:36:31    107s] (I)      5 : MixedSignal
[12/29 22:36:31    107s] (I)      Prerouted net properties:
[12/29 22:36:31    107s] (I)      1 : NotLegal
[12/29 22:36:31    107s] (I)      2 : Special
[12/29 22:36:31    107s] (I)      3 : Analog
[12/29 22:36:31    107s] (I)      4 : Fixed
[12/29 22:36:31    107s] (I)      5 : Skipped
[12/29 22:36:31    107s] (I)      6 : MixedSignal
[12/29 22:36:31    107s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:36:31    107s] (I)      Use row-based GCell size
[12/29 22:36:31    107s] (I)      Use row-based GCell align
[12/29 22:36:31    107s] (I)      layer 0 area = 83000
[12/29 22:36:31    107s] (I)      layer 1 area = 67600
[12/29 22:36:31    107s] (I)      layer 2 area = 240000
[12/29 22:36:31    107s] (I)      layer 3 area = 240000
[12/29 22:36:31    107s] (I)      layer 4 area = 4000000
[12/29 22:36:31    107s] (I)      GCell unit size   : 4140
[12/29 22:36:31    107s] (I)      GCell multiplier  : 1
[12/29 22:36:31    107s] (I)      GCell row height  : 4140
[12/29 22:36:31    107s] (I)      Actual row height : 4140
[12/29 22:36:31    107s] (I)      GCell align ref   : 479320 479320
[12/29 22:36:31    107s] [NR-eGR] Track table information for default rule: 
[12/29 22:36:31    107s] [NR-eGR] met1 has single uniform track structure
[12/29 22:36:31    107s] [NR-eGR] met2 has single uniform track structure
[12/29 22:36:31    107s] [NR-eGR] met3 has single uniform track structure
[12/29 22:36:31    107s] [NR-eGR] met4 has single uniform track structure
[12/29 22:36:31    107s] [NR-eGR] met5 has single uniform track structure
[12/29 22:36:31    107s] (I)      ============== Default via ===============
[12/29 22:36:31    107s] (I)      +---+------------------+-----------------+
[12/29 22:36:31    107s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:36:31    107s] (I)      +---+------------------+-----------------+
[12/29 22:36:31    107s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:36:31    107s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:36:31    107s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:36:31    107s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:36:31    107s] (I)      +---+------------------+-----------------+
[12/29 22:36:31    107s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:36:31    107s] [NR-eGR] Read 6281 PG shapes
[12/29 22:36:31    107s] [NR-eGR] Read 0 clock shapes
[12/29 22:36:31    107s] [NR-eGR] Read 0 other shapes
[12/29 22:36:31    107s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:36:31    107s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:36:31    107s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:36:31    107s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:36:31    107s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:36:31    107s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:36:31    107s] [NR-eGR] #Other Blockages    : 0
[12/29 22:36:31    107s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:36:31    107s] [NR-eGR] #prerouted nets         : 0
[12/29 22:36:31    107s] [NR-eGR] #prerouted special nets : 0
[12/29 22:36:31    107s] [NR-eGR] #prerouted wires        : 0
[12/29 22:36:31    107s] [NR-eGR] Read 8419 nets ( ignored 0 )
[12/29 22:36:31    107s] (I)        Front-side 8419 ( ignored 0 )
[12/29 22:36:31    107s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:36:31    107s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[12/29 22:36:31    107s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[12/29 22:36:31    107s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[12/29 22:36:31    107s] (I)      Reading macro buffers
[12/29 22:36:31    107s] (I)      Number of macro buffers: 0
[12/29 22:36:31    107s] (I)      early_global_route_priority property id does not exist.
[12/29 22:36:31    107s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[12/29 22:36:31    107s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[12/29 22:36:31    107s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[12/29 22:36:31    107s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[12/29 22:36:31    107s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/29 22:36:31    107s] (I)      Number of ignored nets                =      0
[12/29 22:36:31    107s] (I)      Number of connected nets              =      0
[12/29 22:36:31    107s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:36:31    107s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:36:31    107s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:36:31    107s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:36:31    107s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:36:31    107s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:36:31    107s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:36:31    107s] (I)      Constructing bin map
[12/29 22:36:31    107s] (I)      Initialize bin information with width=8280 height=8280
[12/29 22:36:31    107s] (I)      Done constructing bin map
[12/29 22:36:31    107s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/29 22:36:31    107s] (I)      Ndr track 0 does not exist
[12/29 22:36:31    107s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:36:31    107s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:36:31    107s] (I)      Core area           : (479320, 479320) - (1104920, 1112740)
[12/29 22:36:31    107s] (I)      Site width          :   460  (dbu)
[12/29 22:36:31    107s] (I)      Row height          :  4140  (dbu)
[12/29 22:36:31    107s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:36:31    107s] (I)      GCell width         :  4140  (dbu)
[12/29 22:36:31    107s] (I)      GCell height        :  4140  (dbu)
[12/29 22:36:31    107s] (I)      Grid                :   382   385     5
[12/29 22:36:31    107s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:36:31    107s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:36:31    107s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:36:31    107s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:36:31    107s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:36:31    107s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:36:31    107s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:36:31    107s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:36:31    107s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:36:31    107s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:36:31    107s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:36:31    107s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:36:31    107s] (I)      --------------------------------------------------------
[12/29 22:36:31    107s] 
[12/29 22:36:31    107s] [NR-eGR] ============ Routing rule table ============
[12/29 22:36:31    107s] [NR-eGR] Rule id: 0  Nets: 8387
[12/29 22:36:31    107s] [NR-eGR] ========================================
[12/29 22:36:31    107s] [NR-eGR] 
[12/29 22:36:31    107s] (I)      ======== NDR :  =========
[12/29 22:36:31    107s] (I)      +--------------+--------+
[12/29 22:36:31    107s] (I)      |           ID |      0 |
[12/29 22:36:31    107s] (I)      |         Name |        |
[12/29 22:36:31    107s] (I)      |      Default |    yes |
[12/29 22:36:31    107s] (I)      |  Clk Special |     no |
[12/29 22:36:31    107s] (I)      | Hard spacing |     no |
[12/29 22:36:31    107s] (I)      |    NDR track | (none) |
[12/29 22:36:31    107s] (I)      |      NDR via | (none) |
[12/29 22:36:31    107s] (I)      |  Extra space |      0 |
[12/29 22:36:31    107s] (I)      |      Shields |      0 |
[12/29 22:36:31    107s] (I)      |   Demand (H) |      1 |
[12/29 22:36:31    107s] (I)      |   Demand (V) |      1 |
[12/29 22:36:31    107s] (I)      |        #Nets |   8387 |
[12/29 22:36:31    107s] (I)      +--------------+--------+
[12/29 22:36:31    107s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:31    107s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:36:31    107s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:31    107s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:36:31    107s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:36:31    107s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:36:31    107s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:36:31    107s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:31    107s] (I)      =============== Blocked Tracks ===============
[12/29 22:36:31    107s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:31    107s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:36:31    107s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:31    107s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:36:31    107s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:36:31    107s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:36:31    107s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:36:31    107s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:36:31    107s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:31    107s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4.40 MB )
[12/29 22:36:31    107s] (I)      Delete wires for 8387 nets (async)
[12/29 22:36:31    107s] (I)      Reset routing kernel
[12/29 22:36:31    107s] (I)      Started Global Routing ( Curr Mem: 4.40 MB )
[12/29 22:36:31    107s] (I)      totalPins=29105  totalGlobalPin=28743 (98.76%)
[12/29 22:36:31    107s] (I)      ================= Net Group Info =================
[12/29 22:36:31    107s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:31    107s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:36:31    107s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:31    107s] (I)      |  1 |           8387 |      met2(2) |   met5(5) |
[12/29 22:36:31    107s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:31    107s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:36:31    107s] (I)      total 2D Demand : 355 = (0 H, 355 V)
[12/29 22:36:31    107s] (I)      #blocked GCells = 64770
[12/29 22:36:31    107s] (I)      #regions = 4
[12/29 22:36:31    107s] (I)      Adjusted 0 GCells for pin access
[12/29 22:36:31    107s] (I)      #blocked areas for congestion spreading : 103
[12/29 22:36:31    107s] [NR-eGR] Layer group 1: route 8387 net(s) in layer range [2, 5]
[12/29 22:36:31    107s] (I)      
[12/29 22:36:31    107s] (I)      ============  Phase 1a Route ============
[12/29 22:36:31    107s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 99
[12/29 22:36:31    107s] (I)      Usage: 93920 = (46920 H, 47000 V) = (8.06% H, 4.19% V) = (1.942e+05um H, 1.946e+05um V)
[12/29 22:36:31    107s] (I)      
[12/29 22:36:31    107s] (I)      ============  Phase 1b Route ============
[12/29 22:36:31    107s] (I)      Usage: 94116 = (46958 H, 47158 V) = (8.07% H, 4.20% V) = (1.944e+05um H, 1.952e+05um V)
[12/29 22:36:31    107s] (I)      Overflow of layer group 1: 2.09% H + 0.03% V. EstWL: 3.896402e+05um
[12/29 22:36:31    107s] (I)      Congestion metric : 7.20%H 0.13%V, 7.33%HV
[12/29 22:36:31    107s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:36:31    107s] (I)      
[12/29 22:36:31    107s] (I)      ============  Phase 1c Route ============
[12/29 22:36:31    107s] (I)      Level2 Grid: 77 x 77
[12/29 22:36:31    107s] (I)      Usage: 94535 = (47133 H, 47402 V) = (8.10% H, 4.23% V) = (1.951e+05um H, 1.962e+05um V)
[12/29 22:36:31    107s] (I)      
[12/29 22:36:31    107s] (I)      ============  Phase 1d Route ============
[12/29 22:36:31    107s] (I)      Usage: 95052 = (47163 H, 47889 V) = (8.10% H, 4.27% V) = (1.953e+05um H, 1.983e+05um V)
[12/29 22:36:31    107s] (I)      
[12/29 22:36:31    107s] (I)      ============  Phase 1e Route ============
[12/29 22:36:31    107s] (I)      Usage: 95064 = (47175 H, 47889 V) = (8.10% H, 4.27% V) = (1.953e+05um H, 1.983e+05um V)
[12/29 22:36:31    107s] [NR-eGR] Early Global Route overflow of layer group 1: 1.77% H + 0.01% V. EstWL: 3.935650e+05um
[12/29 22:36:31    107s] (I)      
[12/29 22:36:31    107s] (I)      ============  Phase 1l Route ============
[12/29 22:36:31    107s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:36:31    107s] (I)      Layer  2:     691695     47636         0      600246      719946    (45.47%) 
[12/29 22:36:31    107s] (I)      Layer  3:     511966     93059      9188      465485      530049    (46.76%) 
[12/29 22:36:31    107s] (I)      Layer  4:     433320     22782       358      505753      481708    (51.22%) 
[12/29 22:36:31    107s] (I)      Layer  5:      71304      5301       101       92980       72942    (56.04%) 
[12/29 22:36:31    107s] (I)      Total:       1708285    168778      9647     1664464     1804643    (47.98%) 
[12/29 22:36:31    107s] (I)      
[12/29 22:36:31    107s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:36:31    107s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/29 22:36:31    107s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:36:31    107s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[12/29 22:36:31    107s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:36:31    107s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:31    107s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:31    107s] [NR-eGR]    met3 ( 3)      3526( 4.51%)       361( 0.46%)        12( 0.02%)   ( 4.99%) 
[12/29 22:36:31    107s] [NR-eGR]    met4 ( 4)       216( 0.30%)         1( 0.00%)         0( 0.00%)   ( 0.30%) 
[12/29 22:36:31    107s] [NR-eGR]    met5 ( 5)       100( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[12/29 22:36:31    107s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:36:31    107s] [NR-eGR]        Total      3842( 1.31%)       362( 0.12%)        12( 0.00%)   ( 1.43%) 
[12/29 22:36:31    107s] [NR-eGR] 
[12/29 22:36:31    107s] (I)      Finished Global Routing ( CPU: 0.58 sec, Real: 0.22 sec, Curr Mem: 4.41 MB )
[12/29 22:36:31    107s] (I)      Updating congestion map
[12/29 22:36:31    107s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:36:31    107s] [NR-eGR] Overflow after Early Global Route 3.65% H + 0.00% V
[12/29 22:36:31    107s] (I)      Running track assignment and export wires
[12/29 22:36:31    107s] (I)      ============= Track Assignment ============
[12/29 22:36:31    107s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.40 MB )
[12/29 22:36:31    107s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:36:31    107s] (I)      Run Multi-thread track assignment
[12/29 22:36:31    107s] (I)      Finished Track Assignment (8T) ( CPU: 0.18 sec, Real: 0.04 sec, Curr Mem: 4.46 MB )
[12/29 22:36:31    107s] (I)      Started Export ( Curr Mem: 4.46 MB )
[12/29 22:36:31    107s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:36:31    107s] [NR-eGR] Total eGR-routed clock nets wire length: 13515um, number of vias: 4711
[12/29 22:36:31    107s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:36:31    107s] [NR-eGR]               Length (um)   Vias 
[12/29 22:36:31    107s] [NR-eGR] ---------------------------------
[12/29 22:36:31    107s] [NR-eGR]  met1  (1H)             0  28794 
[12/29 22:36:31    107s] [NR-eGR]  met2  (2V)        172255  40772 
[12/29 22:36:31    107s] [NR-eGR]  met3  (3H)        180774   7164 
[12/29 22:36:31    107s] [NR-eGR]  met4  (4V)         36485   5636 
[12/29 22:36:31    107s] [NR-eGR]  met5  (5H)         19848      0 
[12/29 22:36:31    107s] [NR-eGR] ---------------------------------
[12/29 22:36:31    107s] [NR-eGR]        Total       409362  82366 
[12/29 22:36:31    107s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:36:31    107s] [NR-eGR] Total half perimeter of net bounding box: 271182um
[12/29 22:36:31    107s] [NR-eGR] Total length: 409362um, number of vias: 82366
[12/29 22:36:31    107s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:36:31    107s] (I)      == Layer wire length by net rule ==
[12/29 22:36:31    107s] (I)                     Default 
[12/29 22:36:31    107s] (I)      -----------------------
[12/29 22:36:31    107s] (I)       met1  (1H)        0um 
[12/29 22:36:31    107s] (I)       met2  (2V)   172255um 
[12/29 22:36:31    107s] (I)       met3  (3H)   180774um 
[12/29 22:36:31    107s] (I)       met4  (4V)    36485um 
[12/29 22:36:31    107s] (I)       met5  (5H)    19848um 
[12/29 22:36:31    107s] (I)      -----------------------
[12/29 22:36:31    107s] (I)             Total  409362um 
[12/29 22:36:31    107s] (I)      == Layer via count by net rule ==
[12/29 22:36:31    107s] (I)                    Default 
[12/29 22:36:31    107s] (I)      ----------------------
[12/29 22:36:31    107s] (I)       met1  (1H)     28794 
[12/29 22:36:31    107s] (I)       met2  (2V)     40772 
[12/29 22:36:31    107s] (I)       met3  (3H)      7164 
[12/29 22:36:31    107s] (I)       met4  (4V)      5636 
[12/29 22:36:31    107s] (I)       met5  (5H)         0 
[12/29 22:36:31    107s] (I)      ----------------------
[12/29 22:36:31    107s] (I)             Total    82366 
[12/29 22:36:31    108s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.12 sec, Curr Mem: 4.33 MB )
[12/29 22:36:31    108s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:36:31    108s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.03 sec, Real: 0.49 sec, Curr Mem: 4.33 MB )
[12/29 22:36:31    108s] [NR-eGR] Finished Early Global Route ( CPU: 1.04 sec, Real: 0.49 sec, Curr Mem: 4.29 MB )
[12/29 22:36:31    108s] (I)      =========================================== Runtime Summary ============================================
[12/29 22:36:31    108s] (I)       Step                                                       %      Start     Finish      Real       CPU 
[12/29 22:36:31    108s] (I)      --------------------------------------------------------------------------------------------------------
[12/29 22:36:31    108s] (I)       Early Global Route                                   100.00%  30.23 sec  30.73 sec  0.49 sec  1.04 sec 
[12/29 22:36:31    108s] (I)       +-Early Global Route kernel                           98.72%  30.23 sec  30.72 sec  0.49 sec  1.03 sec 
[12/29 22:36:31    108s] (I)       | +-Import and model                                  16.97%  30.24 sec  30.32 sec  0.08 sec  0.08 sec 
[12/29 22:36:31    108s] (I)       | | +-Create place DB                                  4.73%  30.24 sec  30.26 sec  0.02 sec  0.02 sec 
[12/29 22:36:31    108s] (I)       | | | +-Import place data                              4.70%  30.24 sec  30.26 sec  0.02 sec  0.02 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Read instances and placement                 1.33%  30.24 sec  30.24 sec  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Read nets                                    2.89%  30.24 sec  30.26 sec  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Read rows                                    0.01%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Read module constraints                      0.00%  30.26 sec  30.26 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | +-Create route DB                                  9.51%  30.26 sec  30.31 sec  0.05 sec  0.05 sec 
[12/29 22:36:31    108s] (I)       | | | +-Import route data (8T)                         9.44%  30.26 sec  30.31 sec  0.05 sec  0.05 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Read blockages ( Layer 2-5 )                 1.28%  30.27 sec  30.27 sec  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Read routing blockages                     0.00%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Read instance blockages                    0.86%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Read PG blockages                          0.21%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | | | +-Allocate memory for PG via list          0.04%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Read clock blockages                       0.00%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Read other blockages                       0.00%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Read halo blockages                        0.01%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Read blackboxes                              0.00%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Read prerouted                               0.01%  30.27 sec  30.27 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Read nets                                    0.79%  30.27 sec  30.28 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Set up via pillars                           0.01%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Initialize 3D grid graph                     0.31%  30.28 sec  30.28 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Model blockage capacity                      5.83%  30.28 sec  30.31 sec  0.03 sec  0.03 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Initialize 3D capacity                     5.47%  30.28 sec  30.31 sec  0.03 sec  0.03 sec 
[12/29 22:36:31    108s] (I)       | | +-Read aux data                                    0.24%  30.31 sec  30.31 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | +-Others data preparation                          0.01%  30.31 sec  30.31 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | +-Create route kernel                              2.17%  30.31 sec  30.32 sec  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | +-Global Routing                                    43.97%  30.32 sec  30.54 sec  0.22 sec  0.58 sec 
[12/29 22:36:31    108s] (I)       | | +-Initialization                                   1.50%  30.32 sec  30.33 sec  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | | +-Net group 1                                     40.50%  30.33 sec  30.53 sec  0.20 sec  0.56 sec 
[12/29 22:36:31    108s] (I)       | | | +-Generate topology (8T)                         1.36%  30.33 sec  30.34 sec  0.01 sec  0.04 sec 
[12/29 22:36:31    108s] (I)       | | | +-Phase 1a                                       4.58%  30.35 sec  30.37 sec  0.02 sec  0.06 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Pattern routing (8T)                         2.95%  30.35 sec  30.36 sec  0.01 sec  0.05 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Pattern Routing Avoiding Blockages           0.72%  30.36 sec  30.37 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Add via demand to 2D                         0.76%  30.37 sec  30.37 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | +-Phase 1b                                       4.05%  30.37 sec  30.39 sec  0.02 sec  0.05 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Monotonic routing (8T)                       2.77%  30.37 sec  30.39 sec  0.01 sec  0.04 sec 
[12/29 22:36:31    108s] (I)       | | | +-Phase 1c                                       1.74%  30.39 sec  30.40 sec  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Two level Routing                            1.71%  30.39 sec  30.40 sec  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Two Level Routing (Regular)                1.01%  30.39 sec  30.40 sec  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Two Level Routing (Strong)                 0.36%  30.40 sec  30.40 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.10%  30.40 sec  30.40 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | +-Phase 1d                                      16.69%  30.40 sec  30.48 sec  0.08 sec  0.25 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Detoured routing (8T)                       16.65%  30.40 sec  30.48 sec  0.08 sec  0.25 sec 
[12/29 22:36:31    108s] (I)       | | | +-Phase 1e                                       0.45%  30.48 sec  30.49 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Route legalization                           0.34%  30.48 sec  30.49 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Legalize Blockage Violations               0.26%  30.48 sec  30.49 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | | | +-Legalize Reach Aware Violations            0.03%  30.49 sec  30.49 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | | +-Phase 1l                                       8.75%  30.49 sec  30.53 sec  0.04 sec  0.14 sec 
[12/29 22:36:31    108s] (I)       | | | | +-Layer assignment (8T)                        7.76%  30.49 sec  30.53 sec  0.04 sec  0.14 sec 
[12/29 22:36:31    108s] (I)       | +-Export cong map                                    4.16%  30.54 sec  30.56 sec  0.02 sec  0.02 sec 
[12/29 22:36:31    108s] (I)       | | +-Export 2D cong map                               1.25%  30.55 sec  30.56 sec  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | +-Extract Global 3D Wires                            0.47%  30.56 sec  30.56 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | +-Track Assignment (8T)                              8.24%  30.56 sec  30.60 sec  0.04 sec  0.18 sec 
[12/29 22:36:31    108s] (I)       | | +-Initialization                                   0.12%  30.56 sec  30.56 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | | +-Track Assignment Kernel                          7.80%  30.56 sec  30.60 sec  0.04 sec  0.18 sec 
[12/29 22:36:31    108s] (I)       | | +-Free Memory                                      0.00%  30.60 sec  30.60 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)       | +-Export                                            23.94%  30.60 sec  30.72 sec  0.12 sec  0.16 sec 
[12/29 22:36:31    108s] (I)       | | +-Export DB wires                                  2.74%  30.60 sec  30.62 sec  0.01 sec  0.05 sec 
[12/29 22:36:31    108s] (I)       | | | +-Export all nets (8T)                           2.17%  30.61 sec  30.62 sec  0.01 sec  0.04 sec 
[12/29 22:36:31    108s] (I)       | | | +-Set wire vias (8T)                             0.30%  30.62 sec  30.62 sec  0.00 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | | +-Report wirelength                                2.29%  30.62 sec  30.63 sec  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)       | | +-Update net boxes                                 1.28%  30.63 sec  30.64 sec  0.01 sec  0.02 sec 
[12/29 22:36:31    108s] (I)       | | +-Update timing                                   16.31%  30.64 sec  30.72 sec  0.08 sec  0.08 sec 
[12/29 22:36:31    108s] (I)       | +-Postprocess design                                 0.12%  30.72 sec  30.72 sec  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)      ========================== Summary by functions ==========================
[12/29 22:36:31    108s] (I)       Lv  Step                                           %      Real       CPU 
[12/29 22:36:31    108s] (I)      --------------------------------------------------------------------------
[12/29 22:36:31    108s] (I)        0  Early Global Route                       100.00%  0.49 sec  1.04 sec 
[12/29 22:36:31    108s] (I)        1  Early Global Route kernel                 98.72%  0.49 sec  1.03 sec 
[12/29 22:36:31    108s] (I)        2  Global Routing                            43.97%  0.22 sec  0.58 sec 
[12/29 22:36:31    108s] (I)        2  Export                                    23.94%  0.12 sec  0.16 sec 
[12/29 22:36:31    108s] (I)        2  Import and model                          16.97%  0.08 sec  0.08 sec 
[12/29 22:36:31    108s] (I)        2  Track Assignment (8T)                      8.24%  0.04 sec  0.18 sec 
[12/29 22:36:31    108s] (I)        2  Export cong map                            4.16%  0.02 sec  0.02 sec 
[12/29 22:36:31    108s] (I)        2  Extract Global 3D Wires                    0.47%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        2  Postprocess design                         0.12%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        3  Net group 1                               40.50%  0.20 sec  0.56 sec 
[12/29 22:36:31    108s] (I)        3  Update timing                             16.31%  0.08 sec  0.08 sec 
[12/29 22:36:31    108s] (I)        3  Create route DB                            9.51%  0.05 sec  0.05 sec 
[12/29 22:36:31    108s] (I)        3  Track Assignment Kernel                    7.80%  0.04 sec  0.18 sec 
[12/29 22:36:31    108s] (I)        3  Create place DB                            4.73%  0.02 sec  0.02 sec 
[12/29 22:36:31    108s] (I)        3  Export DB wires                            2.74%  0.01 sec  0.05 sec 
[12/29 22:36:31    108s] (I)        3  Report wirelength                          2.29%  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)        3  Create route kernel                        2.17%  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)        3  Initialization                             1.62%  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)        3  Update net boxes                           1.28%  0.01 sec  0.02 sec 
[12/29 22:36:31    108s] (I)        3  Export 2D cong map                         1.25%  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)        3  Read aux data                              0.24%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        3  Others data preparation                    0.01%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        3  Free Memory                                0.00%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        4  Phase 1d                                  16.69%  0.08 sec  0.25 sec 
[12/29 22:36:31    108s] (I)        4  Import route data (8T)                     9.44%  0.05 sec  0.05 sec 
[12/29 22:36:31    108s] (I)        4  Phase 1l                                   8.75%  0.04 sec  0.14 sec 
[12/29 22:36:31    108s] (I)        4  Import place data                          4.70%  0.02 sec  0.02 sec 
[12/29 22:36:31    108s] (I)        4  Phase 1a                                   4.58%  0.02 sec  0.06 sec 
[12/29 22:36:31    108s] (I)        4  Phase 1b                                   4.05%  0.02 sec  0.05 sec 
[12/29 22:36:31    108s] (I)        4  Export all nets (8T)                       2.17%  0.01 sec  0.04 sec 
[12/29 22:36:31    108s] (I)        4  Phase 1c                                   1.74%  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)        4  Generate topology (8T)                     1.36%  0.01 sec  0.04 sec 
[12/29 22:36:31    108s] (I)        4  Phase 1e                                   0.45%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        4  Set wire vias (8T)                         0.30%  0.00 sec  0.01 sec 
[12/29 22:36:31    108s] (I)        5  Detoured routing (8T)                     16.65%  0.08 sec  0.25 sec 
[12/29 22:36:31    108s] (I)        5  Layer assignment (8T)                      7.76%  0.04 sec  0.14 sec 
[12/29 22:36:31    108s] (I)        5  Model blockage capacity                    5.83%  0.03 sec  0.03 sec 
[12/29 22:36:31    108s] (I)        5  Read nets                                  3.67%  0.02 sec  0.02 sec 
[12/29 22:36:31    108s] (I)        5  Pattern routing (8T)                       2.95%  0.01 sec  0.05 sec 
[12/29 22:36:31    108s] (I)        5  Monotonic routing (8T)                     2.77%  0.01 sec  0.04 sec 
[12/29 22:36:31    108s] (I)        5  Two level Routing                          1.71%  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)        5  Read instances and placement               1.33%  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)        5  Read blockages ( Layer 2-5 )               1.28%  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)        5  Add via demand to 2D                       0.76%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        5  Pattern Routing Avoiding Blockages         0.72%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        5  Route legalization                         0.34%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        5  Initialize 3D grid graph                   0.31%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        5  Read prerouted                             0.01%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        5  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        5  Read rows                                  0.01%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Initialize 3D capacity                     5.47%  0.03 sec  0.03 sec 
[12/29 22:36:31    108s] (I)        6  Two Level Routing (Regular)                1.01%  0.01 sec  0.01 sec 
[12/29 22:36:31    108s] (I)        6  Read instance blockages                    0.86%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Two Level Routing (Strong)                 0.36%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Legalize Blockage Violations               0.26%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Read PG blockages                          0.21%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.10%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Legalize Reach Aware Violations            0.03%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] (I)        7  Allocate memory for PG via list            0.04%  0.00 sec  0.00 sec 
[12/29 22:36:31    108s] Running post-eGR process
[12/29 22:36:31    108s] Extraction called for design 'fpga_top' of instances=8355 and nets=11094 using extraction engine 'preRoute' .
[12/29 22:36:31    108s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:36:31    108s] RC Extraction called in multi-corner(1) mode.
[12/29 22:36:31    108s] RCMode: PreRoute
[12/29 22:36:31    108s]       RC Corner Indexes            0   
[12/29 22:36:31    108s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:36:31    108s] Resistance Scaling Factor    : 1.00000 
[12/29 22:36:31    108s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:36:31    108s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:36:31    108s] Shrink Factor                : 1.00000
[12/29 22:36:31    108s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:36:31    108s] Using Quantus QRC technology file ...
[12/29 22:36:31    108s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:36:31    108s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:36:31    108s] eee: pegSigSF=1.070000
[12/29 22:36:31    108s] Initializing multi-corner resistance tables ...
[12/29 22:36:31    108s] eee: Grid unit RC data computation started
[12/29 22:36:31    108s] eee: Grid unit RC data computation completed
[12/29 22:36:31    108s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[12/29 22:36:31    108s] eee: l=2 avDens=0.090908 usedTrk=4160.755074 availTrk=45768.727713 sigTrk=4160.755074
[12/29 22:36:31    108s] eee: l=3 avDens=0.138629 usedTrk=4381.341060 availTrk=31604.840588 sigTrk=4381.341060
[12/29 22:36:31    108s] eee: l=4 avDens=0.059590 usedTrk=1671.171111 availTrk=28044.718891 sigTrk=1671.171111
[12/29 22:36:31    108s] eee: l=5 avDens=0.171776 usedTrk=974.007269 availTrk=5670.213295 sigTrk=974.007269
[12/29 22:36:31    108s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:31    108s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:36:31    108s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.323367 uaWl=1.000000 uaWlH=0.137600 aWlH=0.000000 lMod=0 pMax=0.841100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:36:31    108s] eee: NetCapCache creation started. (Current Mem: 4499.156M) 
[12/29 22:36:31    108s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4499.156M) 
[12/29 22:36:31    108s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:36:31    108s] eee: Metal Layers Info:
[12/29 22:36:31    108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:31    108s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:36:31    108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:31    108s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:36:31    108s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:36:31    108s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:36:31    108s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:36:31    108s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:36:31    108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:31    108s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:36:31    108s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4499.156M)
[12/29 22:36:31    108s] Cell fpga_top LLGs are deleted
[12/29 22:36:31    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:31    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:31    108s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4499.2M, EPOCH TIME: 1735508191.599254
[12/29 22:36:31    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:31    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:31    108s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4499.2M, EPOCH TIME: 1735508191.599454
[12/29 22:36:31    108s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:31    108s] Core basic site is CoreSite
[12/29 22:36:31    108s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:31    108s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:36:31    108s] Fast DP-INIT is on for default
[12/29 22:36:31    108s] Atter site array init, number of instance map data is 0.
[12/29 22:36:31    108s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.007, MEM:4499.2M, EPOCH TIME: 1735508191.606180
[12/29 22:36:31    108s] 
[12/29 22:36:31    108s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:31    108s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:31    108s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.008, MEM:4499.2M, EPOCH TIME: 1735508191.607712
[12/29 22:36:31    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:31    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:31    108s] Starting delay calculation for Setup views
[12/29 22:36:31    108s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:36:31    108s] #################################################################################
[12/29 22:36:31    108s] # Design Stage: PreRoute
[12/29 22:36:31    108s] # Design Name: fpga_top
[12/29 22:36:31    108s] # Design Mode: 130nm
[12/29 22:36:31    108s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:36:31    108s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:36:31    108s] # Signoff Settings: SI Off 
[12/29 22:36:31    108s] #################################################################################
[12/29 22:36:31    108s] Calculate delays in BcWc mode...
[12/29 22:36:31    108s] Topological Sorting (REAL = 0:00:00.0, MEM = 4559.7M, InitMEM = 4559.7M)
[12/29 22:36:31    108s] Start delay calculation (fullDC) (8 T). (MEM=3033.65)
[12/29 22:36:31    108s] End AAE Lib Interpolated Model. (MEM=4571.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:36:32    110s] Total number of fetched objects 10460
[12/29 22:36:32    110s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:36:32    110s] End delay calculation. (MEM=3101.11 CPU=0:00:01.5 REAL=0:00:01.0)
[12/29 22:36:32    110s] End delay calculation (fullDC). (MEM=3101.11 CPU=0:00:01.8 REAL=0:00:01.0)
[12/29 22:36:32    110s] *** CDM Built up (cpu=0:00:02.4  real=0:00:01.0  mem= 5000.8M) ***
[12/29 22:36:32    112s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:01.0 totSessionCpu=0:01:52 mem=5000.8M)
[12/29 22:36:32    112s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1501   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    317 (317)     |   -0.503   |    318 (318)     |
|   max_tran     |    117 (157)     |   -2.590   |    117 (157)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 35.192%
------------------------------------------------------------------

[12/29 22:36:32    112s] **optDesign ... cpu = 0:00:08, real = 0:00:13, mem = 3056.8M, totSessionCpu=0:01:52 **
[12/29 22:36:32    112s] Begin: Collecting metrics
[12/29 22:36:32    112s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       35.19 | 0:00:01  |        4582 |  117 | 317 |
 ----------------------------------------------------------------------------------- 
[12/29 22:36:32    112s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3057.0M, current mem=3057.0M)

[12/29 22:36:32    112s] End: Collecting metrics
[12/29 22:36:32    112s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.7/0:00:13.2 (0.6), totSession cpu/real = 0:01:52.5/0:04:35.5 (0.4), mem = 4582.8M
[12/29 22:36:32    112s] 
[12/29 22:36:32    112s] =============================================================================================
[12/29 22:36:32    112s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.31-s109_1
[12/29 22:36:32    112s] =============================================================================================
[12/29 22:36:32    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:32    112s] ---------------------------------------------------------------------------------------------
[12/29 22:36:32    112s] [ ViewPruning            ]      2   0:00:00.1  (   0.7 % )     0:00:00.2 /  0:00:00.9    3.6
[12/29 22:36:32    112s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:04.2    3.3
[12/29 22:36:32    112s] [ MetricReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/29 22:36:32    112s] [ DrvReport              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    2.2
[12/29 22:36:32    112s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:32    112s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/29 22:36:32    112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:32    112s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:32    112s] [ MetricInit             ]      1   0:00:01.5  (  11.1 % )     0:00:01.5 /  0:00:01.5    1.0
[12/29 22:36:32    112s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:36:32    112s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   3.8 % )     0:00:00.5 /  0:00:01.0    2.1
[12/29 22:36:32    112s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.4
[12/29 22:36:32    112s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.1 % )     0:00:01.2 /  0:00:04.0    3.4
[12/29 22:36:32    112s] [ FullDelayCalc          ]      1   0:00:00.7  (   5.0 % )     0:00:00.7 /  0:00:02.4    3.6
[12/29 22:36:32    112s] [ TimingUpdate           ]      2   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:01.3    5.1
[12/29 22:36:32    112s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/29 22:36:32    112s] [ MISC                   ]          0:00:09.2  (  69.8 % )     0:00:09.2 /  0:00:00.2    0.0
[12/29 22:36:32    112s] ---------------------------------------------------------------------------------------------
[12/29 22:36:32    112s]  InitOpt #1 TOTAL                   0:00:13.2  ( 100.0 % )     0:00:13.2 /  0:00:07.7    0.6
[12/29 22:36:32    112s] ---------------------------------------------------------------------------------------------
[12/29 22:36:32    112s] 
[12/29 22:36:32    112s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/29 22:36:32    112s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:36:32    112s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:52 mem=4582.8M
[12/29 22:36:32    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:4582.8M, EPOCH TIME: 1735508192.999407
[12/29 22:36:32    112s] Processing tracks to init pin-track alignment.
[12/29 22:36:32    112s] z: 2, totalTracks: 1
[12/29 22:36:32    112s] z: 4, totalTracks: 1
[12/29 22:36:32    112s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:33    112s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4582.8M, EPOCH TIME: 1735508193.002756
[12/29 22:36:33    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] 
[12/29 22:36:33    112s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:33    112s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:33    112s] OPERPROF:     Starting CMU at level 3, MEM:4582.8M, EPOCH TIME: 1735508193.005842
[12/29 22:36:33    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4582.8M, EPOCH TIME: 1735508193.006176
[12/29 22:36:33    112s] 
[12/29 22:36:33    112s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:33    112s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4582.8M, EPOCH TIME: 1735508193.006741
[12/29 22:36:33    112s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4582.8M, EPOCH TIME: 1735508193.006782
[12/29 22:36:33    112s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4582.8M, EPOCH TIME: 1735508193.006934
[12/29 22:36:33    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=4582.8MB).
[12/29 22:36:33    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:4582.8M, EPOCH TIME: 1735508193.007661
[12/29 22:36:33    112s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=4582.8M
[12/29 22:36:33    112s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4582.8M, EPOCH TIME: 1735508193.015536
[12/29 22:36:33    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.007, MEM:4582.8M, EPOCH TIME: 1735508193.022976
[12/29 22:36:33    112s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:36:33    112s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:53 mem=4582.8M
[12/29 22:36:33    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:4582.8M, EPOCH TIME: 1735508193.023399
[12/29 22:36:33    112s] Processing tracks to init pin-track alignment.
[12/29 22:36:33    112s] z: 2, totalTracks: 1
[12/29 22:36:33    112s] z: 4, totalTracks: 1
[12/29 22:36:33    112s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:33    112s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4582.8M, EPOCH TIME: 1735508193.026275
[12/29 22:36:33    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] 
[12/29 22:36:33    112s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:33    112s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:33    112s] OPERPROF:     Starting CMU at level 3, MEM:4582.8M, EPOCH TIME: 1735508193.029198
[12/29 22:36:33    112s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4582.8M, EPOCH TIME: 1735508193.029508
[12/29 22:36:33    112s] 
[12/29 22:36:33    112s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:33    112s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4582.8M, EPOCH TIME: 1735508193.030071
[12/29 22:36:33    112s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4582.8M, EPOCH TIME: 1735508193.030108
[12/29 22:36:33    112s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4582.8M, EPOCH TIME: 1735508193.030257
[12/29 22:36:33    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4582.8MB).
[12/29 22:36:33    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.008, MEM:4582.8M, EPOCH TIME: 1735508193.030989
[12/29 22:36:33    112s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=4582.8M
[12/29 22:36:33    112s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4582.8M, EPOCH TIME: 1735508193.038095
[12/29 22:36:33    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    112s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.023, REAL:0.008, MEM:4582.8M, EPOCH TIME: 1735508193.046082
[12/29 22:36:33    112s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:52.6/0:04:35.5 (0.4), mem = 4582.8M
[12/29 22:36:33    112s] *** Starting optimizing excluded clock nets MEM= 4582.8M) ***
[12/29 22:36:33    112s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4582.8M) ***
[12/29 22:36:33    112s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:52.6/0:04:35.5 (0.4), mem = 4582.8M
[12/29 22:36:33    112s] 
[12/29 22:36:33    112s] =============================================================================================
[12/29 22:36:33    112s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.31-s109_1
[12/29 22:36:33    112s] =============================================================================================
[12/29 22:36:33    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:33    112s] ---------------------------------------------------------------------------------------------
[12/29 22:36:33    112s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:33    112s] ---------------------------------------------------------------------------------------------
[12/29 22:36:33    112s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:33    112s] ---------------------------------------------------------------------------------------------
[12/29 22:36:33    112s] 
[12/29 22:36:33    112s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/29 22:36:33    113s] The useful skew maximum allowed delay is: 0.3
[12/29 22:36:33    113s] Deleting Lib Analyzer.
[12/29 22:36:33    113s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:53.6/0:04:35.9 (0.4), mem = 4558.8M
[12/29 22:36:33    113s] Info: 39 io nets excluded
[12/29 22:36:33    113s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:36:33    113s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=4558.8M
[12/29 22:36:33    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=4558.8M
[12/29 22:36:33    113s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/29 22:36:33    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.1
[12/29 22:36:33    113s] 
[12/29 22:36:33    113s] Creating Lib Analyzer ...
[12/29 22:36:33    113s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:36:33    113s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:36:33    113s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:36:33    113s] 
[12/29 22:36:33    113s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:33    113s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:54 mem=4590.8M
[12/29 22:36:33    113s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:54 mem=4590.8M
[12/29 22:36:33    113s] Creating Lib Analyzer, finished. 
[12/29 22:36:33    113s] 
[12/29 22:36:33    113s] Active Setup views: VIEW_SETUP 
[12/29 22:36:33    113s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4590.8M, EPOCH TIME: 1735508193.652349
[12/29 22:36:33    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    113s] 
[12/29 22:36:33    113s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:33    113s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:33    113s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4590.8M, EPOCH TIME: 1735508193.656024
[12/29 22:36:33    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    113s] [oiPhyDebug] optDemand 1632319403200.00, spDemand 139455403200.00.
[12/29 22:36:33    113s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8355
[12/29 22:36:33    113s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:36:33    113s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:54 mem=4590.8M
[12/29 22:36:33    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:4590.8M, EPOCH TIME: 1735508193.658463
[12/29 22:36:33    113s] Processing tracks to init pin-track alignment.
[12/29 22:36:33    113s] z: 2, totalTracks: 1
[12/29 22:36:33    113s] z: 4, totalTracks: 1
[12/29 22:36:33    113s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:33    113s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4590.8M, EPOCH TIME: 1735508193.661064
[12/29 22:36:33    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:33    113s] 
[12/29 22:36:33    113s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:33    113s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:33    113s] OPERPROF:     Starting CMU at level 3, MEM:4590.8M, EPOCH TIME: 1735508193.663713
[12/29 22:36:33    113s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4590.8M, EPOCH TIME: 1735508193.664024
[12/29 22:36:33    113s] 
[12/29 22:36:33    113s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:33    113s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4590.8M, EPOCH TIME: 1735508193.664571
[12/29 22:36:33    113s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4590.8M, EPOCH TIME: 1735508193.664610
[12/29 22:36:33    113s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4590.8M, EPOCH TIME: 1735508193.664771
[12/29 22:36:33    113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4590.8MB).
[12/29 22:36:33    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:4590.8M, EPOCH TIME: 1735508193.665456
[12/29 22:36:33    113s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:36:33    113s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8355
[12/29 22:36:33    113s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=4590.8M
[12/29 22:36:33    113s] 
[12/29 22:36:33    113s] Footprint cell information for calculating maxBufDist
[12/29 22:36:33    113s] *info: There are 7 candidate Buffer cells
[12/29 22:36:33    113s] *info: There are 9 candidate Inverter cells
[12/29 22:36:33    113s] 
[12/29 22:36:33    113s] #optDebug: Start CG creation (mem=4590.8M)
[12/29 22:36:33    113s]  ...initializing CG 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:33    113s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:33    114s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:33    114s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:33    114s] ToF 1934.1750um
[12/29 22:36:33    114s] (cpu=0:00:00.2, mem=4637.6M)
[12/29 22:36:33    114s]  ...processing cgPrt (cpu=0:00:00.2, mem=4637.6M)
[12/29 22:36:33    114s]  ...processing cgEgp (cpu=0:00:00.2, mem=4637.6M)
[12/29 22:36:33    114s]  ...processing cgPbk (cpu=0:00:00.2, mem=4637.6M)
[12/29 22:36:33    114s]  ...processing cgNrb(cpu=0:00:00.2, mem=4637.6M)
[12/29 22:36:33    114s]  ...processing cgObs (cpu=0:00:00.2, mem=4637.6M)
[12/29 22:36:33    114s]  ...processing cgCon (cpu=0:00:00.2, mem=4637.6M)
[12/29 22:36:33    114s]  ...processing cgPdm (cpu=0:00:00.2, mem=4637.6M)
[12/29 22:36:33    114s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4637.6M)
[12/29 22:36:33    114s] ### Creating RouteCongInterface, started
[12/29 22:36:33    114s] 
[12/29 22:36:33    114s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:36:33    114s] 
[12/29 22:36:33    114s] #optDebug: {0, 1.000}
[12/29 22:36:33    114s] ### Creating RouteCongInterface, finished
[12/29 22:36:33    114s] {MG  {4 0 40 0.68449} }
[12/29 22:36:33    114s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4998.3M, EPOCH TIME: 1735508193.990778
[12/29 22:36:33    114s] Found 0 hard placement blockage before merging.
[12/29 22:36:33    114s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4998.3M, EPOCH TIME: 1735508193.990916
[12/29 22:36:34    114s] 
[12/29 22:36:34    114s] Netlist preparation processing... 
[12/29 22:36:34    114s] Removed 0 instance
[12/29 22:36:34    114s] *info: Marking 0 isolation instances dont touch
[12/29 22:36:34    114s] *info: Marking 0 level shifter instances dont touch
[12/29 22:36:34    114s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:36:34    114s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8355
[12/29 22:36:34    114s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5255.5M, EPOCH TIME: 1735508194.055324
[12/29 22:36:34    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8303).
[12/29 22:36:34    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    114s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.023, REAL:0.010, MEM:4597.5M, EPOCH TIME: 1735508194.064902
[12/29 22:36:34    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.1
[12/29 22:36:34    114s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.3), totSession cpu/real = 0:01:54.4/0:04:36.5 (0.4), mem = 4597.5M
[12/29 22:36:34    114s] 
[12/29 22:36:34    114s] =============================================================================================
[12/29 22:36:34    114s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.31-s109_1
[12/29 22:36:34    114s] =============================================================================================
[12/29 22:36:34    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:34    114s] ---------------------------------------------------------------------------------------------
[12/29 22:36:34    114s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  26.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:34    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    114s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.6
[12/29 22:36:34    114s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:36:34    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.6
[12/29 22:36:34    114s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   8.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/29 22:36:34    114s] [ ChannelGraphInit       ]      1   0:00:00.2  (  30.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:34    114s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    5.0
[12/29 22:36:34    114s] [ IncrDelayCalc          ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    6.6
[12/29 22:36:34    114s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    114s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    114s] [ MISC                   ]          0:00:00.1  (  18.9 % )     0:00:00.1 /  0:00:00.2    1.2
[12/29 22:36:34    114s] ---------------------------------------------------------------------------------------------
[12/29 22:36:34    114s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.3
[12/29 22:36:34    114s] ---------------------------------------------------------------------------------------------
[12/29 22:36:34    114s] 
[12/29 22:36:34    114s] Begin: Collecting metrics
[12/29 22:36:34    114s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 0.000 |   0 |       35.19 | 0:00:01  |        4582 |  117 | 317 |
| simplify_netlist |       |     |             | 0:00:01  |        4598 |      |     |
 ------------------------------------------------------------------------------------ 
[12/29 22:36:34    114s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3068.9M, current mem=3068.9M)

[12/29 22:36:34    114s] End: Collecting metrics
[12/29 22:36:34    114s] Running new flow changes for HFN
[12/29 22:36:34    114s] Begin: GigaOpt high fanout net optimization
[12/29 22:36:34    114s] GigaOpt HFN: use maxLocalDensity 1.2
[12/29 22:36:34    114s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/29 22:36:34    114s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:54.6/0:04:36.7 (0.4), mem = 4597.5M
[12/29 22:36:34    114s] Info: 39 io nets excluded
[12/29 22:36:34    114s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:36:34    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.2
[12/29 22:36:34    114s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 22:36:34    114s] 
[12/29 22:36:34    114s] Active Setup views: VIEW_SETUP 
[12/29 22:36:34    114s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4597.5M, EPOCH TIME: 1735508194.251326
[12/29 22:36:34    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    114s] 
[12/29 22:36:34    114s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:34    114s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:34    114s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.003, MEM:4597.5M, EPOCH TIME: 1735508194.254788
[12/29 22:36:34    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    114s] [oiPhyDebug] optDemand 1632319403200.00, spDemand 139455403200.00.
[12/29 22:36:34    114s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8355
[12/29 22:36:34    114s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/29 22:36:34    114s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:55 mem=4597.5M
[12/29 22:36:34    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:4597.5M, EPOCH TIME: 1735508194.257499
[12/29 22:36:34    114s] Processing tracks to init pin-track alignment.
[12/29 22:36:34    114s] z: 2, totalTracks: 1
[12/29 22:36:34    114s] z: 4, totalTracks: 1
[12/29 22:36:34    114s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:34    114s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4597.5M, EPOCH TIME: 1735508194.260048
[12/29 22:36:34    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    114s] 
[12/29 22:36:34    114s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:34    114s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:34    114s] OPERPROF:     Starting CMU at level 3, MEM:4597.5M, EPOCH TIME: 1735508194.262611
[12/29 22:36:34    114s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4597.5M, EPOCH TIME: 1735508194.262908
[12/29 22:36:34    114s] 
[12/29 22:36:34    114s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:34    114s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.003, MEM:4597.5M, EPOCH TIME: 1735508194.263463
[12/29 22:36:34    114s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4597.5M, EPOCH TIME: 1735508194.263508
[12/29 22:36:34    114s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4597.5M, EPOCH TIME: 1735508194.263681
[12/29 22:36:34    114s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4597.5MB).
[12/29 22:36:34    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:4597.5M, EPOCH TIME: 1735508194.264369
[12/29 22:36:34    114s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:36:34    114s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8355
[12/29 22:36:34    114s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=4597.5M
[12/29 22:36:34    114s] ### Creating RouteCongInterface, started
[12/29 22:36:34    114s] 
[12/29 22:36:34    114s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/29 22:36:34    114s] 
[12/29 22:36:34    114s] #optDebug: {0, 1.000}
[12/29 22:36:34    114s] ### Creating RouteCongInterface, finished
[12/29 22:36:34    114s] {MG  {4 0 40 0.68449} }
[12/29 22:36:34    114s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:34    114s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:34    114s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:34    114s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:34    114s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:34    114s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:34    114s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:34    114s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:34    114s] AoF 2314.0790um
[12/29 22:36:34    114s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:34    114s] Dumping Information for Job ...
[12/29 22:36:34    114s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:34    114s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:34    114s] [GPS-DRV] Optimizer inputs ============================= 
[12/29 22:36:34    114s] [GPS-DRV] drvFixingStage: Large Scale
[12/29 22:36:34    114s] [GPS-DRV] costLowerBound: 0.1
[12/29 22:36:34    114s] [GPS-DRV] setupTNSCost  : 0
[12/29 22:36:34    114s] [GPS-DRV] maxIter       : 1
[12/29 22:36:34    114s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/29 22:36:34    114s] [GPS-DRV] Optimizer parameters ============================= 
[12/29 22:36:34    114s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/29 22:36:34    114s] [GPS-DRV] maxDensity (design): 0.95
[12/29 22:36:34    114s] [GPS-DRV] maxLocalDensity: 1.2
[12/29 22:36:34    114s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/29 22:36:34    114s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[12/29 22:36:34    114s] [GPS-DRV] isCPECostingOn: false
[12/29 22:36:34    114s] [GPS-DRV] All active and enabled setup views
[12/29 22:36:34    114s] [GPS-DRV]     VIEW_SETUP
[12/29 22:36:34    114s] [GPS-DRV] maxTran off
[12/29 22:36:34    114s] [GPS-DRV] maxCap off
[12/29 22:36:34    114s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/29 22:36:34    114s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[12/29 22:36:34    114s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/29 22:36:34    114s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4987.2M, EPOCH TIME: 1735508194.425897
[12/29 22:36:34    114s] Found 0 hard placement blockage before merging.
[12/29 22:36:34    114s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4987.2M, EPOCH TIME: 1735508194.426031
[12/29 22:36:34    115s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/29 22:36:34    115s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/29 22:36:34    115s] +---------+---------+--------+--------+------------+--------+
[12/29 22:36:34    115s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/29 22:36:34    115s] +---------+---------+--------+--------+------------+--------+
[12/29 22:36:34    115s] |   35.19%|        -|   0.000|   0.000|   0:00:00.0| 4987.2M|
[12/29 22:36:34    115s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:34    115s] Dumping Information for Job ...
[12/29 22:36:34    115s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:34    115s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:34    115s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:34    115s] Dumping Information for Job ...
[12/29 22:36:34    115s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:34    115s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:34    115s] |   35.19%|        -|   0.000|   0.000|   0:00:00.0| 4995.2M|
[12/29 22:36:34    115s] +---------+---------+--------+--------+------------+--------+
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4995.2M) ***
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] ###############################################################################
[12/29 22:36:34    115s] #
[12/29 22:36:34    115s] #  Large fanout net report:  
[12/29 22:36:34    115s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/29 22:36:34    115s] #     - current density: 35.19
[12/29 22:36:34    115s] #
[12/29 22:36:34    115s] #  List of high fanout nets:
[12/29 22:36:34    115s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/29 22:36:34    115s] #                   - multi-driver net with 2 drivers
[12/29 22:36:34    115s] #                   - Ignored for optimization
[12/29 22:36:34    115s] #
[12/29 22:36:34    115s] ###############################################################################
[12/29 22:36:34    115s] Bottom Preferred Layer:
[12/29 22:36:34    115s]     None
[12/29 22:36:34    115s] Via Pillar Rule:
[12/29 22:36:34    115s]     None
[12/29 22:36:34    115s] Finished writing unified metrics of routing constraints.
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] =======================================================================
[12/29 22:36:34    115s]                 Reasons for remaining drv violations
[12/29 22:36:34    115s] =======================================================================
[12/29 22:36:34    115s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] HFNFixing failure reasons
[12/29 22:36:34    115s] ------------------------------------------------
[12/29 22:36:34    115s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:36:34    115s] Total-nets :: 8419, Stn-nets :: 32, ratio :: 0.380093 %, Total-len 409362, Stn-len 0
[12/29 22:36:34    115s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8355
[12/29 22:36:34    115s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4867.2M, EPOCH TIME: 1735508194.559909
[12/29 22:36:34    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8303).
[12/29 22:36:34    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    115s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.021, REAL:0.008, MEM:4600.2M, EPOCH TIME: 1735508194.568192
[12/29 22:36:34    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.2
[12/29 22:36:34    115s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.4 (1.6), totSession cpu/real = 0:01:55.2/0:04:37.0 (0.4), mem = 4600.2M
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] =============================================================================================
[12/29 22:36:34    115s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.31-s109_1
[12/29 22:36:34    115s] =============================================================================================
[12/29 22:36:34    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:34    115s] ---------------------------------------------------------------------------------------------
[12/29 22:36:34    115s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/29 22:36:34    115s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    115s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.1    2.5
[12/29 22:36:34    115s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:36:34    115s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.6
[12/29 22:36:34    115s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    115s] [ OptimizationStep       ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    2.6
[12/29 22:36:34    115s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    115s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    115s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    115s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    115s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    115s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:34    115s] [ IncrTimingUpdate       ]      1   0:00:00.1  (  22.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/29 22:36:34    115s] [ MISC                   ]          0:00:00.2  (  54.6 % )     0:00:00.2 /  0:00:00.4    1.7
[12/29 22:36:34    115s] ---------------------------------------------------------------------------------------------
[12/29 22:36:34    115s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.6    1.6
[12/29 22:36:34    115s] ---------------------------------------------------------------------------------------------
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/29 22:36:34    115s] End: GigaOpt high fanout net optimization
[12/29 22:36:34    115s] Begin: Collecting metrics
[12/29 22:36:34    115s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       35.19 | 0:00:01  |        4582 |  117 | 317 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4598 |      |     |
| drv_fixing       |     0.000 |    2.681 |         0 |        0 |       35.19 | 0:00:00  |        4600 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[12/29 22:36:34    115s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3071.8M, current mem=3071.8M)

[12/29 22:36:34    115s] End: Collecting metrics
[12/29 22:36:34    115s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:36:34    115s] Deleting Lib Analyzer.
[12/29 22:36:34    115s] Begin: GigaOpt DRV Optimization
[12/29 22:36:34    115s] Begin: Processing multi-driver nets
[12/29 22:36:34    115s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:55.3/0:04:37.2 (0.4), mem = 4600.2M
[12/29 22:36:34    115s] Info: 39 io nets excluded
[12/29 22:36:34    115s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:36:34    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.3
[12/29 22:36:34    115s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] Creating Lib Analyzer ...
[12/29 22:36:34    115s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:36:34    115s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:36:34    115s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:34    115s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:56 mem=4600.2M
[12/29 22:36:34    115s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:56 mem=4600.2M
[12/29 22:36:34    115s] Creating Lib Analyzer, finished. 
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] Active Setup views: VIEW_SETUP 
[12/29 22:36:34    115s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4600.2M, EPOCH TIME: 1735508194.967247
[12/29 22:36:34    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:34    115s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:34    115s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4600.2M, EPOCH TIME: 1735508194.970748
[12/29 22:36:34    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    115s] [oiPhyDebug] optDemand 1632319403200.00, spDemand 139455403200.00.
[12/29 22:36:34    115s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8355
[12/29 22:36:34    115s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/29 22:36:34    115s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:56 mem=4600.2M
[12/29 22:36:34    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:4600.2M, EPOCH TIME: 1735508194.973163
[12/29 22:36:34    115s] Processing tracks to init pin-track alignment.
[12/29 22:36:34    115s] z: 2, totalTracks: 1
[12/29 22:36:34    115s] z: 4, totalTracks: 1
[12/29 22:36:34    115s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:34    115s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4600.2M, EPOCH TIME: 1735508194.975679
[12/29 22:36:34    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:34    115s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:34    115s] OPERPROF:     Starting CMU at level 3, MEM:4600.2M, EPOCH TIME: 1735508194.978364
[12/29 22:36:34    115s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4600.2M, EPOCH TIME: 1735508194.978672
[12/29 22:36:34    115s] 
[12/29 22:36:34    115s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:34    115s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4600.2M, EPOCH TIME: 1735508194.979208
[12/29 22:36:34    115s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4600.2M, EPOCH TIME: 1735508194.979243
[12/29 22:36:34    115s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4600.2M, EPOCH TIME: 1735508194.979410
[12/29 22:36:34    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4600.2MB).
[12/29 22:36:34    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:4600.2M, EPOCH TIME: 1735508194.980104
[12/29 22:36:34    115s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:36:34    115s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8355
[12/29 22:36:34    115s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=4600.2M
[12/29 22:36:34    115s] ### Creating RouteCongInterface, started
[12/29 22:36:35    115s] 
[12/29 22:36:35    115s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/29 22:36:35    115s] 
[12/29 22:36:35    115s] #optDebug: {0, 1.000}
[12/29 22:36:35    115s] ### Creating RouteCongInterface, finished
[12/29 22:36:35    115s] {MG  {4 0 40 0.68449} }
[12/29 22:36:35    115s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:35    115s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:35    115s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:35    115s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:35    115s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:35    115s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:35    115s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:35    115s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:35    115s] AoF 2314.0790um
[12/29 22:36:35    115s] Total-nets :: 8419, Stn-nets :: 32, ratio :: 0.380093 %, Total-len 409362, Stn-len 0
[12/29 22:36:35    115s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8355
[12/29 22:36:35    115s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4861.9M, EPOCH TIME: 1735508195.152572
[12/29 22:36:35    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:35    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:35    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:35    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:35    115s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.007, MEM:4600.9M, EPOCH TIME: 1735508195.159406
[12/29 22:36:35    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.3
[12/29 22:36:35    115s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.4 (1.5), totSession cpu/real = 0:01:56.0/0:04:37.6 (0.4), mem = 4600.9M
[12/29 22:36:35    115s] 
[12/29 22:36:35    115s] =============================================================================================
[12/29 22:36:35    115s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.31-s109_1
[12/29 22:36:35    115s] =============================================================================================
[12/29 22:36:35    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:35    115s] ---------------------------------------------------------------------------------------------
[12/29 22:36:35    115s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  38.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:35    115s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:35    115s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.1    2.5
[12/29 22:36:35    115s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    1.5
[12/29 22:36:35    115s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:35    115s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:35    115s] [ MISC                   ]          0:00:00.2  (  49.7 % )     0:00:00.2 /  0:00:00.4    1.7
[12/29 22:36:35    115s] ---------------------------------------------------------------------------------------------
[12/29 22:36:35    115s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.6    1.5
[12/29 22:36:35    115s] ---------------------------------------------------------------------------------------------
[12/29 22:36:35    115s] 
[12/29 22:36:35    115s] End: Processing multi-driver nets
[12/29 22:36:35    115s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/29 22:36:35    115s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:56.0/0:04:37.6 (0.4), mem = 4600.9M
[12/29 22:36:35    115s] Info: 39 io nets excluded
[12/29 22:36:35    115s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:36:35    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.4
[12/29 22:36:35    116s] 
[12/29 22:36:35    116s] Active Setup views: VIEW_SETUP 
[12/29 22:36:35    116s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4600.9M, EPOCH TIME: 1735508195.220001
[12/29 22:36:35    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:35    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:35    116s] 
[12/29 22:36:35    116s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:35    116s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:35    116s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4600.9M, EPOCH TIME: 1735508195.223619
[12/29 22:36:35    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:35    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:35    116s] [oiPhyDebug] optDemand 1632319403200.00, spDemand 139455403200.00.
[12/29 22:36:35    116s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8355
[12/29 22:36:35    116s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/29 22:36:35    116s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:56 mem=4600.9M
[12/29 22:36:35    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:4600.9M, EPOCH TIME: 1735508195.226156
[12/29 22:36:35    116s] Processing tracks to init pin-track alignment.
[12/29 22:36:35    116s] z: 2, totalTracks: 1
[12/29 22:36:35    116s] z: 4, totalTracks: 1
[12/29 22:36:35    116s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:35    116s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4600.9M, EPOCH TIME: 1735508195.228877
[12/29 22:36:35    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:35    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:35    116s] 
[12/29 22:36:35    116s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:35    116s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:35    116s] OPERPROF:     Starting CMU at level 3, MEM:4600.9M, EPOCH TIME: 1735508195.231598
[12/29 22:36:35    116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4600.9M, EPOCH TIME: 1735508195.231902
[12/29 22:36:35    116s] 
[12/29 22:36:35    116s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:35    116s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4600.9M, EPOCH TIME: 1735508195.232449
[12/29 22:36:35    116s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4600.9M, EPOCH TIME: 1735508195.232484
[12/29 22:36:35    116s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4600.9M, EPOCH TIME: 1735508195.232640
[12/29 22:36:35    116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4600.9MB).
[12/29 22:36:35    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.007, MEM:4600.9M, EPOCH TIME: 1735508195.233339
[12/29 22:36:35    116s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:36:35    116s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8355
[12/29 22:36:35    116s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=4600.9M
[12/29 22:36:35    116s] ### Creating RouteCongInterface, started
[12/29 22:36:35    116s] 
[12/29 22:36:35    116s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/29 22:36:35    116s] 
[12/29 22:36:35    116s] #optDebug: {0, 1.000}
[12/29 22:36:35    116s] ### Creating RouteCongInterface, finished
[12/29 22:36:35    116s] {MG  {4 0 40 0.68449} }
[12/29 22:36:35    116s] [GPS-DRV] Optimizer inputs ============================= 
[12/29 22:36:35    116s] [GPS-DRV] drvFixingStage: Large Scale
[12/29 22:36:35    116s] [GPS-DRV] costLowerBound: 0.1
[12/29 22:36:35    116s] [GPS-DRV] setupTNSCost  : 0
[12/29 22:36:35    116s] [GPS-DRV] maxIter       : 2
[12/29 22:36:35    116s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/29 22:36:35    116s] [GPS-DRV] Optimizer parameters ============================= 
[12/29 22:36:35    116s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/29 22:36:35    116s] [GPS-DRV] maxDensity (design): 0.95
[12/29 22:36:35    116s] [GPS-DRV] maxLocalDensity: 1.2
[12/29 22:36:35    116s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/29 22:36:35    116s] [GPS-DRV] Dflt RT Characteristic Length 1605.91um AoF 2314.08um x 1
[12/29 22:36:35    116s] [GPS-DRV] isCPECostingOn: false
[12/29 22:36:35    116s] [GPS-DRV] All active and enabled setup views
[12/29 22:36:35    116s] [GPS-DRV]     VIEW_SETUP
[12/29 22:36:35    116s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/29 22:36:35    116s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/29 22:36:35    116s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/29 22:36:35    116s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[12/29 22:36:35    116s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/29 22:36:35    116s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4990.6M, EPOCH TIME: 1735508195.352661
[12/29 22:36:35    116s] Found 0 hard placement blockage before merging.
[12/29 22:36:35    116s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:4990.6M, EPOCH TIME: 1735508195.352761
[12/29 22:36:35    116s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/29 22:36:35    116s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/29 22:36:35    116s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:35    116s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/29 22:36:35    116s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:35    116s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/29 22:36:35    116s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:35    116s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:35    116s] Dumping Information for Job ...
[12/29 22:36:35    116s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:35    116s] Info: violation cost 1148.582397 (cap = 668.083801, tran = 480.498932, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:35    116s] |   147|   197|    -2.71|   384|   384|    -0.53|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 35.19%|          |         |
[12/29 22:36:36    119s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:36    119s] Dumping Information for Job ...
[12/29 22:36:36    119s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:36    119s] Info: violation cost 0.011708 (cap = 0.000458, tran = 0.011250, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:36    119s] |     1|     1|    -0.01|     2|     2|    -0.06|     0|     0|     0|     0|     2.68|     0.00|     393|       8|     108| 36.63%| 0:00:01.0|  5332.3M|
[12/29 22:36:36    119s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:36    119s] Dumping Information for Job ...
[12/29 22:36:36    119s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:36    119s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:36    119s] |     0|     0|     0.00|     1|     1|    -0.06|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       1| 36.63%| 0:00:00.0|  5332.3M|
[12/29 22:36:36    119s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] ###############################################################################
[12/29 22:36:36    119s] #
[12/29 22:36:36    119s] #  Large fanout net report:  
[12/29 22:36:36    119s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/29 22:36:36    119s] #     - current density: 36.63
[12/29 22:36:36    119s] #
[12/29 22:36:36    119s] #  List of high fanout nets:
[12/29 22:36:36    119s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/29 22:36:36    119s] #                   - multi-driver net with 2 drivers
[12/29 22:36:36    119s] #                   - Ignored for optimization
[12/29 22:36:36    119s] #
[12/29 22:36:36    119s] ###############################################################################
[12/29 22:36:36    119s] Bottom Preferred Layer:
[12/29 22:36:36    119s]     None
[12/29 22:36:36    119s] Via Pillar Rule:
[12/29 22:36:36    119s]     None
[12/29 22:36:36    119s] Finished writing unified metrics of routing constraints.
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] =======================================================================
[12/29 22:36:36    119s]                 Reasons for remaining drv violations
[12/29 22:36:36    119s] =======================================================================
[12/29 22:36:36    119s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] MultiBuffering failure reasons
[12/29 22:36:36    119s] ------------------------------------------------
[12/29 22:36:36    119s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/29 22:36:36    119s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] *** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:01.0 mem=5332.3M) ***
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:36:36    119s] Total-nets :: 8820, Stn-nets :: 36, ratio :: 0.408163 %, Total-len 409434, Stn-len 1115.79
[12/29 22:36:36    119s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8756
[12/29 22:36:36    119s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5204.3M, EPOCH TIME: 1735508196.226076
[12/29 22:36:36    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8704).
[12/29 22:36:36    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    119s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.011, MEM:4781.3M, EPOCH TIME: 1735508196.236941
[12/29 22:36:36    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.4
[12/29 22:36:36    119s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:01.1 (3.4), totSession cpu/real = 0:01:59.6/0:04:38.7 (0.4), mem = 4781.3M
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] =============================================================================================
[12/29 22:36:36    119s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.31-s109_1
[12/29 22:36:36    119s] =============================================================================================
[12/29 22:36:36    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:36    119s] ---------------------------------------------------------------------------------------------
[12/29 22:36:36    119s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:36:36    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:36    119s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    2.0
[12/29 22:36:36    119s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:36:36    119s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.5
[12/29 22:36:36    119s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:36    119s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.8 /  0:00:03.2    3.9
[12/29 22:36:36    119s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.5 % )     0:00:00.8 /  0:00:03.1    3.9
[12/29 22:36:36    119s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:36    119s] [ OptEval                ]      3   0:00:00.2  (  15.7 % )     0:00:00.2 /  0:00:01.3    7.8
[12/29 22:36:36    119s] [ OptCommit              ]      3   0:00:00.2  (  20.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:36    119s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   2.6 % )     0:00:00.2 /  0:00:01.2    5.1
[12/29 22:36:36    119s] [ IncrDelayCalc          ]     23   0:00:00.2  (  19.0 % )     0:00:00.2 /  0:00:01.2    5.6
[12/29 22:36:36    119s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    6.8
[12/29 22:36:36    119s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    2.3
[12/29 22:36:36    119s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:36    119s] [ IncrTimingUpdate       ]      4   0:00:00.2  (  15.6 % )     0:00:00.2 /  0:00:00.4    2.1
[12/29 22:36:36    119s] [ MISC                   ]          0:00:00.2  (  15.2 % )     0:00:00.2 /  0:00:00.3    1.8
[12/29 22:36:36    119s] ---------------------------------------------------------------------------------------------
[12/29 22:36:36    119s]  DrvOpt #3 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:03.7    3.4
[12/29 22:36:36    119s] ---------------------------------------------------------------------------------------------
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] End: GigaOpt DRV Optimization
[12/29 22:36:36    119s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/29 22:36:36    119s] **optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 3175.8M, totSessionCpu=0:02:00 **
[12/29 22:36:36    119s] Begin: Collecting metrics
[12/29 22:36:36    119s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       35.19 | 0:00:01  |        4582 |  117 | 317 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4598 |      |     |
| drv_fixing       |     0.000 |    2.681 |         0 |        0 |       35.19 | 0:00:00  |        4600 |      |     |
| drv_fixing_2     |     0.000 |    2.681 |         0 |        0 |       36.63 | 0:00:02  |        4781 |    0 |   1 |
 -------------------------------------------------------------------------------------------------------------------- 
[12/29 22:36:36    119s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3175.8M, current mem=3175.8M)

[12/29 22:36:36    119s] End: Collecting metrics
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] Active setup views:
[12/29 22:36:36    119s]  VIEW_SETUP
[12/29 22:36:36    119s]   Dominating endpoints: 0
[12/29 22:36:36    119s]   Dominating TNS: -0.000
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:36:36    119s] Deleting Lib Analyzer.
[12/29 22:36:36    119s] Begin: GigaOpt Global Optimization
[12/29 22:36:36    119s] *info: use new DP (enabled)
[12/29 22:36:36    119s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/29 22:36:36    119s] Info: 39 io nets excluded
[12/29 22:36:36    119s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:36:36    119s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:59.8/0:04:38.9 (0.4), mem = 5043.0M
[12/29 22:36:36    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.5
[12/29 22:36:36    119s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] Creating Lib Analyzer ...
[12/29 22:36:36    119s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:36:36    119s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:36:36    119s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:36:36    119s] 
[12/29 22:36:36    119s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:36    120s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=5043.0M
[12/29 22:36:36    120s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:00 mem=5043.0M
[12/29 22:36:36    120s] Creating Lib Analyzer, finished. 
[12/29 22:36:36    120s] 
[12/29 22:36:36    120s] Active Setup views: VIEW_SETUP 
[12/29 22:36:36    120s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5043.0M, EPOCH TIME: 1735508196.646941
[12/29 22:36:36    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    120s] 
[12/29 22:36:36    120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:36    120s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:36    120s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.003, MEM:5043.0M, EPOCH TIME: 1735508196.650437
[12/29 22:36:36    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    120s] [oiPhyDebug] optDemand 1638034507600.00, spDemand 145170507600.00.
[12/29 22:36:36    120s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8756
[12/29 22:36:36    120s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/29 22:36:36    120s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:00 mem=5043.0M
[12/29 22:36:36    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:5043.0M, EPOCH TIME: 1735508196.652889
[12/29 22:36:36    120s] Processing tracks to init pin-track alignment.
[12/29 22:36:36    120s] z: 2, totalTracks: 1
[12/29 22:36:36    120s] z: 4, totalTracks: 1
[12/29 22:36:36    120s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:36    120s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5043.0M, EPOCH TIME: 1735508196.655526
[12/29 22:36:36    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    120s] 
[12/29 22:36:36    120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:36    120s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:36    120s] OPERPROF:     Starting CMU at level 3, MEM:5043.0M, EPOCH TIME: 1735508196.658119
[12/29 22:36:36    120s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5043.0M, EPOCH TIME: 1735508196.658860
[12/29 22:36:36    120s] 
[12/29 22:36:36    120s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:36    120s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.004, MEM:5043.0M, EPOCH TIME: 1735508196.659438
[12/29 22:36:36    120s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5043.0M, EPOCH TIME: 1735508196.659475
[12/29 22:36:36    120s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5043.0M, EPOCH TIME: 1735508196.659600
[12/29 22:36:36    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5043.0MB).
[12/29 22:36:36    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.007, MEM:5043.0M, EPOCH TIME: 1735508196.660320
[12/29 22:36:36    120s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:36:36    120s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8756
[12/29 22:36:36    120s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=5043.0M
[12/29 22:36:36    120s] ### Creating RouteCongInterface, started
[12/29 22:36:36    120s] 
[12/29 22:36:36    120s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:36:36    120s] 
[12/29 22:36:36    120s] #optDebug: {0, 1.000}
[12/29 22:36:36    120s] ### Creating RouteCongInterface, finished
[12/29 22:36:36    120s] {MG  {4 0 40 0.68449} }
[12/29 22:36:36    120s] *info: 39 io nets excluded
[12/29 22:36:36    120s] *info: 2 clock nets excluded
[12/29 22:36:36    120s] *info: 38 multi-driver nets excluded.
[12/29 22:36:36    120s] *info: 854 no-driver nets excluded.
[12/29 22:36:36    120s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5258.2M, EPOCH TIME: 1735508196.834454
[12/29 22:36:36    120s] Found 0 hard placement blockage before merging.
[12/29 22:36:36    120s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.002, REAL:0.002, MEM:5258.2M, EPOCH TIME: 1735508196.836386
[12/29 22:36:36    120s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/29 22:36:36    120s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/29 22:36:36    120s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/29 22:36:36    120s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/29 22:36:36    120s] |   0.000|   0.000|   36.63%|   0:00:00.0| 5258.2M|VIEW_SETUP|       NA| NA                                                 |
[12/29 22:36:36    120s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/29 22:36:36    120s] 
[12/29 22:36:36    120s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5258.2M) ***
[12/29 22:36:36    120s] 
[12/29 22:36:36    120s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5258.2M) ***
[12/29 22:36:36    120s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:36:36    120s] Bottom Preferred Layer:
[12/29 22:36:36    120s]     None
[12/29 22:36:36    120s] Via Pillar Rule:
[12/29 22:36:36    120s]     None
[12/29 22:36:36    120s] Finished writing unified metrics of routing constraints.
[12/29 22:36:36    120s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/29 22:36:36    120s] Total-nets :: 8820, Stn-nets :: 36, ratio :: 0.408163 %, Total-len 409434, Stn-len 1115.79
[12/29 22:36:36    120s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8756
[12/29 22:36:36    120s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5130.2M, EPOCH TIME: 1735508196.906487
[12/29 22:36:36    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8704).
[12/29 22:36:36    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:36    120s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.029, REAL:0.013, MEM:4814.2M, EPOCH TIME: 1735508196.919485
[12/29 22:36:36    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.5
[12/29 22:36:36    120s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.5 (1.2), totSession cpu/real = 0:02:00.5/0:04:39.4 (0.4), mem = 4814.2M
[12/29 22:36:36    120s] 
[12/29 22:36:36    120s] =============================================================================================
[12/29 22:36:36    120s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.31-s109_1
[12/29 22:36:36    120s] =============================================================================================
[12/29 22:36:36    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:36    120s] ---------------------------------------------------------------------------------------------
[12/29 22:36:36    120s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:36:36    120s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  34.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:36    120s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:36    120s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.1    2.1
[12/29 22:36:36    120s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.1
[12/29 22:36:36    120s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    1.6
[12/29 22:36:36    120s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:36    120s] [ TransformInit          ]      1   0:00:00.1  (  22.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/29 22:36:36    120s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:36    120s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:36    120s] [ MISC                   ]          0:00:00.1  (  23.9 % )     0:00:00.1 /  0:00:00.2    1.5
[12/29 22:36:36    120s] ---------------------------------------------------------------------------------------------
[12/29 22:36:36    120s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.2
[12/29 22:36:36    120s] ---------------------------------------------------------------------------------------------
[12/29 22:36:36    120s] 
[12/29 22:36:36    120s] End: GigaOpt Global Optimization
[12/29 22:36:36    120s] Begin: Collecting metrics
[12/29 22:36:37    120s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       35.19 | 0:00:01  |        4582 |  117 | 317 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4598 |      |     |
| drv_fixing       |     0.000 |    2.681 |         0 |        0 |       35.19 | 0:00:00  |        4600 |      |     |
| drv_fixing_2     |     0.000 |    2.681 |         0 |        0 |       36.63 | 0:00:02  |        4781 |    0 |   1 |
| global_opt       |           |    2.681 |           |        0 |       36.63 | 0:00:00  |        4814 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[12/29 22:36:37    120s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3198.8M, current mem=3198.8M)

[12/29 22:36:37    120s] End: Collecting metrics
[12/29 22:36:37    120s] *** Timing Is met
[12/29 22:36:37    120s] *** Check timing (0:00:00.0)
[12/29 22:36:37    120s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:36:37    120s] Deleting Lib Analyzer.
[12/29 22:36:37    120s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[12/29 22:36:37    120s] Info: 39 io nets excluded
[12/29 22:36:37    120s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:36:37    120s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=4814.2M
[12/29 22:36:37    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=4814.2M
[12/29 22:36:37    120s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/29 22:36:37    120s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5203.9M, EPOCH TIME: 1735508197.072712
[12/29 22:36:37    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:37    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:37    120s] 
[12/29 22:36:37    120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:37    120s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:37    120s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5203.9M, EPOCH TIME: 1735508197.076544
[12/29 22:36:37    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:37    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:37    120s] [oiPhyDebug] optDemand 1638034507600.00, spDemand 145170507600.00.
[12/29 22:36:37    120s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8756
[12/29 22:36:37    120s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:36:37    120s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:01 mem=5203.9M
[12/29 22:36:37    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:5203.9M, EPOCH TIME: 1735508197.079298
[12/29 22:36:37    120s] Processing tracks to init pin-track alignment.
[12/29 22:36:37    120s] z: 2, totalTracks: 1
[12/29 22:36:37    120s] z: 4, totalTracks: 1
[12/29 22:36:37    120s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:37    120s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5203.9M, EPOCH TIME: 1735508197.082152
[12/29 22:36:37    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:37    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:37    120s] 
[12/29 22:36:37    120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:37    120s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:37    120s] OPERPROF:     Starting CMU at level 3, MEM:5203.9M, EPOCH TIME: 1735508197.084839
[12/29 22:36:37    120s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:5203.9M, EPOCH TIME: 1735508197.085195
[12/29 22:36:37    120s] 
[12/29 22:36:37    120s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:37    120s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5203.9M, EPOCH TIME: 1735508197.085874
[12/29 22:36:37    120s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5203.9M, EPOCH TIME: 1735508197.085939
[12/29 22:36:37    120s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5203.9M, EPOCH TIME: 1735508197.086089
[12/29 22:36:37    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5203.9MB).
[12/29 22:36:37    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.008, MEM:5203.9M, EPOCH TIME: 1735508197.086878
[12/29 22:36:37    120s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:36:37    120s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8756
[12/29 22:36:37    120s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=5203.9M
[12/29 22:36:37    120s] Begin: Area Reclaim Optimization
[12/29 22:36:37    120s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:00.7/0:04:39.6 (0.4), mem = 5203.9M
[12/29 22:36:37    120s] 
[12/29 22:36:37    120s] Creating Lib Analyzer ...
[12/29 22:36:37    120s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:36:37    120s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:36:37    120s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:36:37    120s] 
[12/29 22:36:37    120s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:37    120s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:01 mem=5206.0M
[12/29 22:36:37    120s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:01 mem=5206.0M
[12/29 22:36:37    120s] Creating Lib Analyzer, finished. 
[12/29 22:36:37    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.6
[12/29 22:36:37    120s] 
[12/29 22:36:37    120s] Active Setup views: VIEW_SETUP 
[12/29 22:36:37    120s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8756
[12/29 22:36:37    120s] ### Creating RouteCongInterface, started
[12/29 22:36:37    120s] 
[12/29 22:36:37    120s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:36:37    120s] 
[12/29 22:36:37    120s] #optDebug: {0, 1.000}
[12/29 22:36:37    120s] ### Creating RouteCongInterface, finished
[12/29 22:36:37    120s] {MG  {4 0 40 0.68449} }
[12/29 22:36:37    120s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5206.0M, EPOCH TIME: 1735508197.343801
[12/29 22:36:37    120s] Found 0 hard placement blockage before merging.
[12/29 22:36:37    120s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5206.0M, EPOCH TIME: 1735508197.343919
[12/29 22:36:37    120s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 36.63
[12/29 22:36:37    120s] +---------+---------+--------+--------+------------+--------+
[12/29 22:36:37    120s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/29 22:36:37    120s] +---------+---------+--------+--------+------------+--------+
[12/29 22:36:37    120s] |   36.63%|        -|   0.000|   0.000|   0:00:00.0| 5206.0M|
[12/29 22:36:37    121s] |   36.63%|        5|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    121s] |   36.62%|        1|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    122s] |   36.62%|        1|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    122s] |   36.62%|        1|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    122s] |   36.61%|        1|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    122s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:36:37    122s] |   36.61%|        0|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    122s] |   36.61%|        2|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    123s] |   36.52%|       32|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    123s] |   36.52%|        1|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    123s] |   36.52%|        1|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    123s] |   36.52%|        0|   0.000|   0.000|   0:00:00.0| 5359.6M|
[12/29 22:36:37    123s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:36:38    123s] |   36.52%|        0|   0.000|   0.000|   0:00:01.0| 5359.6M|
[12/29 22:36:38    123s] +---------+---------+--------+--------+------------+--------+
[12/29 22:36:38    123s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 36.52
[12/29 22:36:38    123s] 
[12/29 22:36:38    123s] ** Summary: Restruct = 9 Buffer Deletion = 2 Declone = 0 Resize = 34 **
[12/29 22:36:38    123s] --------------------------------------------------------------
[12/29 22:36:38    123s] |                                   | Total     | Sequential |
[12/29 22:36:38    123s] --------------------------------------------------------------
[12/29 22:36:38    123s] | Num insts resized                 |      32  |       0    |
[12/29 22:36:38    123s] | Num insts undone                  |       0  |       0    |
[12/29 22:36:38    123s] | Num insts Downsized               |      32  |       0    |
[12/29 22:36:38    123s] | Num insts Samesized               |       0  |       0    |
[12/29 22:36:38    123s] | Num insts Upsized                 |       0  |       0    |
[12/29 22:36:38    123s] | Num multiple commits+uncommits    |       2  |       -    |
[12/29 22:36:38    123s] --------------------------------------------------------------
[12/29 22:36:38    123s] Bottom Preferred Layer:
[12/29 22:36:38    123s]     None
[12/29 22:36:38    123s] Via Pillar Rule:
[12/29 22:36:38    123s]     None
[12/29 22:36:38    123s] Finished writing unified metrics of routing constraints.
[12/29 22:36:38    123s] 
[12/29 22:36:38    123s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/29 22:36:38    123s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:01.0) **
[12/29 22:36:38    123s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:36:38    123s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8749
[12/29 22:36:38    123s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.6
[12/29 22:36:38    123s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:00.9 (2.7), totSession cpu/real = 0:02:03.2/0:04:40.5 (0.4), mem = 5359.6M
[12/29 22:36:38    123s] 
[12/29 22:36:38    123s] =============================================================================================
[12/29 22:36:38    123s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.31-s109_1
[12/29 22:36:38    123s] =============================================================================================
[12/29 22:36:38    123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:38    123s] ---------------------------------------------------------------------------------------------
[12/29 22:36:38    123s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:36:38    123s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  17.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:38    123s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:38    123s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:36:38    123s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.5
[12/29 22:36:38    123s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:38    123s] [ OptimizationStep       ]      1   0:00:00.2  (  18.3 % )     0:00:00.7 /  0:00:02.3    3.5
[12/29 22:36:38    123s] [ OptSingleIteration     ]     12   0:00:00.1  (   5.6 % )     0:00:00.5 /  0:00:02.1    4.3
[12/29 22:36:38    123s] [ OptGetWeight           ]    180   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:38    123s] [ OptEval                ]    180   0:00:00.2  (  25.7 % )     0:00:00.2 /  0:00:01.6    6.6
[12/29 22:36:38    123s] [ OptCommit              ]    180   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:38    123s] [ PostCommitDelayUpdate  ]    180   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.3    2.1
[12/29 22:36:38    123s] [ IncrDelayCalc          ]     45   0:00:00.1  (  14.0 % )     0:00:00.1 /  0:00:00.3    2.1
[12/29 22:36:38    123s] [ IncrTimingUpdate       ]     15   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    3.5
[12/29 22:36:38    123s] [ MISC                   ]          0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.0    0.9
[12/29 22:36:38    123s] ---------------------------------------------------------------------------------------------
[12/29 22:36:38    123s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:02.6    2.7
[12/29 22:36:38    123s] ---------------------------------------------------------------------------------------------
[12/29 22:36:38    123s] 
[12/29 22:36:38    123s] Executing incremental physical updates
[12/29 22:36:38    123s] Executing incremental physical updates
[12/29 22:36:38    123s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8749
[12/29 22:36:38    123s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5231.6M, EPOCH TIME: 1735508198.044550
[12/29 22:36:38    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8697).
[12/29 22:36:38    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:38    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:38    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:38    123s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.023, REAL:0.010, MEM:4807.6M, EPOCH TIME: 1735508198.055002
[12/29 22:36:38    123s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:01, mem=4800.58M, totSessionCpu=0:02:03).
[12/29 22:36:38    123s] Begin: Collecting metrics
[12/29 22:36:38    123s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       35.19 | 0:00:01  |        4582 |  117 | 317 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        4598 |      |     |
| drv_fixing       |     0.000 |    2.681 |         0 |        0 |       35.19 | 0:00:00  |        4600 |      |     |
| drv_fixing_2     |     0.000 |    2.681 |         0 |        0 |       36.63 | 0:00:02  |        4781 |    0 |   1 |
| global_opt       |           |    2.681 |           |        0 |       36.63 | 0:00:00  |        4814 |      |     |
| area_reclaiming  |     0.000 |    2.681 |         0 |        0 |       36.52 | 0:00:01  |        4801 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[12/29 22:36:38    123s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3198.8M, current mem=3188.2M)

[12/29 22:36:38    123s] End: Collecting metrics
[12/29 22:36:38    123s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:03.4/0:04:40.7 (0.4), mem = 4800.6M
[12/29 22:36:38    123s] 
[12/29 22:36:38    123s] *** Start incrementalPlace ***
[12/29 22:36:38    123s] User Input Parameters:
[12/29 22:36:38    123s] - Congestion Driven    : On
[12/29 22:36:38    123s] - Timing Driven        : On
[12/29 22:36:38    123s] - Area-Violation Based : On
[12/29 22:36:38    123s] - Start Rollback Level : -5
[12/29 22:36:38    123s] - Legalized            : On
[12/29 22:36:38    123s] - Window Based         : Off
[12/29 22:36:38    123s] - eDen incr mode       : Off
[12/29 22:36:38    123s] - Small incr mode      : Off
[12/29 22:36:38    123s] 
[12/29 22:36:38    123s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4800.6M, EPOCH TIME: 1735508198.197234
[12/29 22:36:38    123s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4800.6M, EPOCH TIME: 1735508198.197277
[12/29 22:36:38    123s] no activity file in design. spp won't run.
[12/29 22:36:38    123s] Effort level <high> specified for reg2reg path_group
[12/29 22:36:38    123s] No Views given, use default active views for adaptive view pruning
[12/29 22:36:38    123s] Active views:
[12/29 22:36:38    123s]   VIEW_SETUP
[12/29 22:36:38    123s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4802.6M, EPOCH TIME: 1735508198.328238
[12/29 22:36:38    123s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:4802.6M, EPOCH TIME: 1735508198.332206
[12/29 22:36:38    123s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4802.6M, EPOCH TIME: 1735508198.332340
[12/29 22:36:38    123s] Starting Early Global Route congestion estimation: mem = 4802.6M
[12/29 22:36:38    123s] (I)      Initializing eGR engine (regular)
[12/29 22:36:38    123s] Set min layer with default ( 2 )
[12/29 22:36:38    123s] Set max layer with default ( 127 )
[12/29 22:36:38    123s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:38    123s] Min route layer (adjusted) = 2
[12/29 22:36:38    123s] Max route layer (adjusted) = 5
[12/29 22:36:38    123s] (I)      clean place blk overflow:
[12/29 22:36:38    123s] (I)      H : enabled 1.00 0
[12/29 22:36:38    123s] (I)      V : enabled 1.00 0
[12/29 22:36:38    123s] (I)      Initializing eGR engine (regular)
[12/29 22:36:38    123s] Set min layer with default ( 2 )
[12/29 22:36:38    123s] Set max layer with default ( 127 )
[12/29 22:36:38    123s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:38    123s] Min route layer (adjusted) = 2
[12/29 22:36:38    123s] Max route layer (adjusted) = 5
[12/29 22:36:38    123s] (I)      clean place blk overflow:
[12/29 22:36:38    123s] (I)      H : enabled 1.00 0
[12/29 22:36:38    123s] (I)      V : enabled 1.00 0
[12/29 22:36:38    123s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.61 MB )
[12/29 22:36:38    123s] (I)      Running eGR Regular flow
[12/29 22:36:38    123s] (I)      # wire layers (front) : 6
[12/29 22:36:38    123s] (I)      # wire layers (back)  : 0
[12/29 22:36:38    123s] (I)      min wire layer : 1
[12/29 22:36:38    123s] (I)      max wire layer : 5
[12/29 22:36:38    123s] (I)      # cut layers (front) : 5
[12/29 22:36:38    123s] (I)      # cut layers (back)  : 0
[12/29 22:36:38    123s] (I)      min cut layer : 1
[12/29 22:36:38    123s] (I)      max cut layer : 4
[12/29 22:36:38    123s] (I)      ================================ Layers ================================
[12/29 22:36:38    123s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:38    123s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:36:38    123s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:38    123s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:36:38    123s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:36:38    123s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:38    123s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:36:38    123s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:38    123s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:36:38    123s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:38    123s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:36:38    123s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:38    123s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:36:38    123s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:36:38    123s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:38    123s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:36:38    123s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:36:38    123s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:38    123s] (I)      Started Import and model ( Curr Mem: 4.61 MB )
[12/29 22:36:38    123s] (I)      == Non-default Options ==
[12/29 22:36:38    123s] (I)      Maximum routing layer                              : 5
[12/29 22:36:38    123s] (I)      Top routing layer                                  : 5
[12/29 22:36:38    123s] (I)      Number of threads                                  : 8
[12/29 22:36:38    123s] (I)      Route tie net to shape                             : auto
[12/29 22:36:38    123s] (I)      Use non-blocking free Dbs wires                    : false
[12/29 22:36:38    123s] (I)      Method to set GCell size                           : row
[12/29 22:36:38    123s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:36:38    123s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:36:38    123s] (I)      ============== Pin Summary ==============
[12/29 22:36:38    123s] (I)      +-------+--------+---------+------------+
[12/29 22:36:38    123s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:36:38    123s] (I)      +-------+--------+---------+------------+
[12/29 22:36:38    123s] (I)      |     1 |  31060 |   98.91 |        Pin |
[12/29 22:36:38    123s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:36:38    123s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:36:38    123s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:36:38    123s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:36:38    123s] (I)      +-------+--------+---------+------------+
[12/29 22:36:38    123s] (I)      Custom ignore net properties:
[12/29 22:36:38    123s] (I)      1 : NotLegal
[12/29 22:36:38    123s] (I)      Default ignore net properties:
[12/29 22:36:38    123s] (I)      1 : Special
[12/29 22:36:38    123s] (I)      2 : Analog
[12/29 22:36:38    123s] (I)      3 : Fixed
[12/29 22:36:38    123s] (I)      4 : Skipped
[12/29 22:36:38    123s] (I)      5 : MixedSignal
[12/29 22:36:38    123s] (I)      Prerouted net properties:
[12/29 22:36:38    123s] (I)      1 : NotLegal
[12/29 22:36:38    123s] (I)      2 : Special
[12/29 22:36:38    123s] (I)      3 : Analog
[12/29 22:36:38    123s] (I)      4 : Fixed
[12/29 22:36:38    123s] (I)      5 : Skipped
[12/29 22:36:38    123s] (I)      6 : MixedSignal
[12/29 22:36:38    123s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:36:38    123s] (I)      Use row-based GCell size
[12/29 22:36:38    123s] (I)      Use row-based GCell align
[12/29 22:36:38    123s] (I)      layer 0 area = 83000
[12/29 22:36:38    123s] (I)      layer 1 area = 67600
[12/29 22:36:38    123s] (I)      layer 2 area = 240000
[12/29 22:36:38    123s] (I)      layer 3 area = 240000
[12/29 22:36:38    123s] (I)      layer 4 area = 4000000
[12/29 22:36:38    123s] (I)      GCell unit size   : 4140
[12/29 22:36:38    123s] (I)      GCell multiplier  : 1
[12/29 22:36:38    123s] (I)      GCell row height  : 4140
[12/29 22:36:38    123s] (I)      Actual row height : 4140
[12/29 22:36:38    123s] (I)      GCell align ref   : 479320 479320
[12/29 22:36:38    123s] [NR-eGR] Track table information for default rule: 
[12/29 22:36:38    123s] [NR-eGR] met1 has single uniform track structure
[12/29 22:36:38    123s] [NR-eGR] met2 has single uniform track structure
[12/29 22:36:38    123s] [NR-eGR] met3 has single uniform track structure
[12/29 22:36:38    123s] [NR-eGR] met4 has single uniform track structure
[12/29 22:36:38    123s] [NR-eGR] met5 has single uniform track structure
[12/29 22:36:38    123s] (I)      ============== Default via ===============
[12/29 22:36:38    123s] (I)      +---+------------------+-----------------+
[12/29 22:36:38    123s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:36:38    123s] (I)      +---+------------------+-----------------+
[12/29 22:36:38    123s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:36:38    123s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:36:38    123s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:36:38    123s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:36:38    123s] (I)      +---+------------------+-----------------+
[12/29 22:36:38    123s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:36:38    123s] [NR-eGR] Read 6281 PG shapes
[12/29 22:36:38    123s] [NR-eGR] Read 0 clock shapes
[12/29 22:36:38    123s] [NR-eGR] Read 0 other shapes
[12/29 22:36:38    123s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:36:38    123s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:36:38    123s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:36:38    123s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:36:38    123s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:36:38    123s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:36:38    123s] [NR-eGR] #Other Blockages    : 0
[12/29 22:36:38    123s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:36:38    123s] [NR-eGR] #prerouted nets         : 0
[12/29 22:36:38    123s] [NR-eGR] #prerouted special nets : 0
[12/29 22:36:38    123s] [NR-eGR] #prerouted wires        : 0
[12/29 22:36:38    123s] [NR-eGR] Read 8813 nets ( ignored 0 )
[12/29 22:36:38    123s] (I)        Front-side 8813 ( ignored 0 )
[12/29 22:36:38    123s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:36:38    123s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:36:38    123s] (I)      Reading macro buffers
[12/29 22:36:38    123s] (I)      Number of macro buffers: 0
[12/29 22:36:38    123s] (I)      early_global_route_priority property id does not exist.
[12/29 22:36:38    123s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[12/29 22:36:38    123s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[12/29 22:36:38    123s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[12/29 22:36:38    123s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[12/29 22:36:38    123s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/29 22:36:38    123s] (I)      Number of ignored nets                =      0
[12/29 22:36:38    123s] (I)      Number of connected nets              =      0
[12/29 22:36:38    123s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:36:38    123s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:36:38    123s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:36:38    123s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:36:38    123s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:36:38    123s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:36:38    123s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:36:38    123s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/29 22:36:38    123s] (I)      Ndr track 0 does not exist
[12/29 22:36:38    123s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:36:38    123s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:36:38    123s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:36:38    123s] (I)      Site width          :   460  (dbu)
[12/29 22:36:38    123s] (I)      Row height          :  4140  (dbu)
[12/29 22:36:38    123s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:36:38    123s] (I)      GCell width         :  4140  (dbu)
[12/29 22:36:38    123s] (I)      GCell height        :  4140  (dbu)
[12/29 22:36:38    123s] (I)      Grid                :   382   385     5
[12/29 22:36:38    123s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:36:38    123s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:36:38    123s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:36:38    123s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:36:38    123s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:36:38    123s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:36:38    123s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:36:38    123s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:36:38    123s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:36:38    123s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:36:38    123s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:36:38    123s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:36:38    123s] (I)      --------------------------------------------------------
[12/29 22:36:38    123s] 
[12/29 22:36:38    123s] [NR-eGR] ============ Routing rule table ============
[12/29 22:36:38    123s] [NR-eGR] Rule id: 0  Nets: 8781
[12/29 22:36:38    123s] [NR-eGR] ========================================
[12/29 22:36:38    123s] [NR-eGR] 
[12/29 22:36:38    123s] (I)      ======== NDR :  =========
[12/29 22:36:38    123s] (I)      +--------------+--------+
[12/29 22:36:38    123s] (I)      |           ID |      0 |
[12/29 22:36:38    123s] (I)      |         Name |        |
[12/29 22:36:38    123s] (I)      |      Default |    yes |
[12/29 22:36:38    123s] (I)      |  Clk Special |     no |
[12/29 22:36:38    123s] (I)      | Hard spacing |     no |
[12/29 22:36:38    123s] (I)      |    NDR track | (none) |
[12/29 22:36:38    123s] (I)      |      NDR via | (none) |
[12/29 22:36:38    123s] (I)      |  Extra space |      0 |
[12/29 22:36:38    123s] (I)      |      Shields |      0 |
[12/29 22:36:38    123s] (I)      |   Demand (H) |      1 |
[12/29 22:36:38    123s] (I)      |   Demand (V) |      1 |
[12/29 22:36:38    123s] (I)      |        #Nets |   8781 |
[12/29 22:36:38    123s] (I)      +--------------+--------+
[12/29 22:36:38    123s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:38    123s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:36:38    123s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:38    123s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:36:38    123s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:36:38    123s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:36:38    123s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:36:38    123s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:38    123s] (I)      =============== Blocked Tracks ===============
[12/29 22:36:38    123s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:38    123s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:36:38    123s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:38    123s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:36:38    123s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:36:38    123s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:36:38    123s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:36:38    123s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:36:38    123s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:38    123s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4.63 MB )
[12/29 22:36:38    123s] (I)      Reset routing kernel
[12/29 22:36:38    123s] (I)      Started Global Routing ( Curr Mem: 4.63 MB )
[12/29 22:36:38    123s] (I)      totalPins=29893  totalGlobalPin=29231 (97.79%)
[12/29 22:36:38    123s] (I)      ================= Net Group Info =================
[12/29 22:36:38    123s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:38    123s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:36:38    123s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:38    123s] (I)      |  1 |           8781 |      met2(2) |   met5(5) |
[12/29 22:36:38    123s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:38    123s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:36:38    123s] (I)      total 2D Demand : 645 = (0 H, 645 V)
[12/29 22:36:38    123s] (I)      #blocked GCells = 64770
[12/29 22:36:38    123s] (I)      #regions = 4
[12/29 22:36:38    123s] (I)      Adjusted 0 GCells for pin access
[12/29 22:36:38    123s] [NR-eGR] Layer group 1: route 8781 net(s) in layer range [2, 5]
[12/29 22:36:38    123s] (I)      
[12/29 22:36:38    123s] (I)      ============  Phase 1a Route ============
[12/29 22:36:38    123s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 99
[12/29 22:36:38    123s] (I)      Usage: 92977 = (46665 H, 46312 V) = (8.02% H, 4.13% V) = (1.932e+05um H, 1.917e+05um V)
[12/29 22:36:38    123s] (I)      
[12/29 22:36:38    123s] (I)      ============  Phase 1b Route ============
[12/29 22:36:38    123s] (I)      Usage: 93114 = (46684 H, 46430 V) = (8.02% H, 4.14% V) = (1.933e+05um H, 1.922e+05um V)
[12/29 22:36:38    123s] (I)      Overflow of layer group 1: 1.97% H + 0.03% V. EstWL: 3.854920e+05um
[12/29 22:36:38    123s] (I)      Congestion metric : 6.79%H 0.13%V, 6.92%HV
[12/29 22:36:38    123s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:36:38    123s] (I)      
[12/29 22:36:38    123s] (I)      ============  Phase 1c Route ============
[12/29 22:36:38    123s] (I)      Level2 Grid: 77 x 77
[12/29 22:36:38    124s] (I)      Usage: 93502 = (46852 H, 46650 V) = (8.05% H, 4.16% V) = (1.940e+05um H, 1.931e+05um V)
[12/29 22:36:38    124s] (I)      
[12/29 22:36:38    124s] (I)      ============  Phase 1d Route ============
[12/29 22:36:38    124s] (I)      Usage: 94088 = (46943 H, 47145 V) = (8.06% H, 4.20% V) = (1.943e+05um H, 1.952e+05um V)
[12/29 22:36:38    124s] (I)      
[12/29 22:36:38    124s] (I)      ============  Phase 1e Route ============
[12/29 22:36:38    124s] (I)      Usage: 94088 = (46943 H, 47145 V) = (8.06% H, 4.20% V) = (1.943e+05um H, 1.952e+05um V)
[12/29 22:36:38    124s] [NR-eGR] Early Global Route overflow of layer group 1: 1.67% H + 0.01% V. EstWL: 3.895243e+05um
[12/29 22:36:38    124s] (I)      
[12/29 22:36:38    124s] (I)      ============  Phase 1l Route ============
[12/29 22:36:38    124s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:36:38    124s] (I)      Layer  2:     691695     47547         1      600246      719946    (45.47%) 
[12/29 22:36:38    124s] (I)      Layer  3:     511966     93548      9307      465485      530049    (46.76%) 
[12/29 22:36:38    124s] (I)      Layer  4:     433320     22779       362      505753      481708    (51.22%) 
[12/29 22:36:38    124s] (I)      Layer  5:      71304      5503        91       92980       72942    (56.04%) 
[12/29 22:36:38    124s] (I)      Total:       1708285    169377      9761     1664464     1804643    (47.98%) 
[12/29 22:36:38    124s] (I)      
[12/29 22:36:38    124s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:36:38    124s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/29 22:36:38    124s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:36:38    124s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[12/29 22:36:38    124s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/29 22:36:38    124s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:38    124s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:38    124s] [NR-eGR]    met3 ( 3)      3535( 4.53%)       381( 0.49%)         8( 0.01%)         1( 0.00%)   ( 5.03%) 
[12/29 22:36:38    124s] [NR-eGR]    met4 ( 4)       218( 0.30%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[12/29 22:36:38    124s] [NR-eGR]    met5 ( 5)        90( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[12/29 22:36:38    124s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/29 22:36:38    124s] [NR-eGR]        Total      3844( 1.31%)       382( 0.13%)         8( 0.00%)         1( 0.00%)   ( 1.44%) 
[12/29 22:36:38    124s] [NR-eGR] 
[12/29 22:36:38    124s] (I)      Finished Global Routing ( CPU: 0.71 sec, Real: 0.26 sec, Curr Mem: 4.63 MB )
[12/29 22:36:38    124s] (I)      Updating congestion map
[12/29 22:36:38    124s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:36:38    124s] [NR-eGR] Overflow after Early Global Route 3.63% H + 0.00% V
[12/29 22:36:38    124s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.82 sec, Real: 0.37 sec, Curr Mem: 4.63 MB )
[12/29 22:36:38    124s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 4817.2M
[12/29 22:36:38    124s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.820, REAL:0.372, MEM:4817.2M, EPOCH TIME: 1735508198.704618
[12/29 22:36:38    124s] OPERPROF: Starting HotSpotCal at level 1, MEM:4817.2M, EPOCH TIME: 1735508198.704658
[12/29 22:36:38    124s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:38    124s] [hotspot] |            |   max hotspot | total hotspot |
[12/29 22:36:38    124s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:38    124s] [hotspot] | normalized |         12.79 |        161.77 |
[12/29 22:36:38    124s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:38    124s] Local HotSpot Analysis: normalized max congestion hotspot area = 12.79, normalized total congestion hotspot area = 161.77 (area is in unit of 4 std-cell row bins)
[12/29 22:36:38    124s] [hotspot] max/total 12.79/161.77, big hotspot (>10) total 75.80
[12/29 22:36:38    124s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/29 22:36:38    124s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:38    124s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[12/29 22:36:38    124s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:38    124s] [hotspot] |  1  |   864.34   864.34   930.58   930.58 |        6.69   | grid_clb_1__1_/logical_til... |
[12/29 22:36:38    124s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:38    124s] [hotspot] |  2  |   930.58   764.98   996.82   831.22 |        6.36   | grid_clb_1__1_/logical_til... |
[12/29 22:36:38    124s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:38    124s] [hotspot] |  3  |   731.86   831.22   798.10   897.46 |        6.03   | grid_clb_1__1_/logical_til... |
[12/29 22:36:38    124s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:38    124s] [hotspot] |  4  |   731.86   665.62   798.10   731.86 |        5.84   | grid_clb_1__1_/logical_til... |
[12/29 22:36:38    124s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:38    124s] [hotspot] |  5  |   599.38   798.10   665.62   864.34 |        5.51   | grid_clb_1__1_/logical_til... |
[12/29 22:36:38    124s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:38    124s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:38    124s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:38    124s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:38    124s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:38    124s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:38    124s] Top 5 hotspots total area: 30.43
[12/29 22:36:38    124s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.012, REAL:0.007, MEM:4817.2M, EPOCH TIME: 1735508198.711716
[12/29 22:36:38    124s] 
[12/29 22:36:38    124s] === incrementalPlace Internal Loop 1 ===
[12/29 22:36:38    124s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:36:38    124s] UM:*                                                                   incrNP_iter_start
[12/29 22:36:38    124s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/29 22:36:38    124s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4817.2M, EPOCH TIME: 1735508198.784833
[12/29 22:36:38    124s] Processing tracks to init pin-track alignment.
[12/29 22:36:38    124s] z: 2, totalTracks: 1
[12/29 22:36:38    124s] z: 4, totalTracks: 1
[12/29 22:36:38    124s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:38    124s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4817.2M, EPOCH TIME: 1735508198.788271
[12/29 22:36:38    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:38    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:38    124s] 
[12/29 22:36:38    124s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:38    124s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:38    124s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.003, MEM:4817.2M, EPOCH TIME: 1735508198.791766
[12/29 22:36:38    124s] OPERPROF:   Starting post-place ADS at level 2, MEM:4817.2M, EPOCH TIME: 1735508198.791853
[12/29 22:36:38    124s] ADSU 0.365 -> 0.369. site 208080.000 -> 206175.600. GS 33.120
[12/29 22:36:38    124s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.016, REAL:0.015, MEM:4817.2M, EPOCH TIME: 1735508198.807003
[12/29 22:36:38    124s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4817.2M, EPOCH TIME: 1735508198.807205
[12/29 22:36:38    124s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4817.2M, EPOCH TIME: 1735508198.807449
[12/29 22:36:38    124s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4817.2M, EPOCH TIME: 1735508198.807481
[12/29 22:36:38    124s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.003, REAL:0.002, MEM:4817.2M, EPOCH TIME: 1735508198.809226
[12/29 22:36:38    124s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4817.2M, EPOCH TIME: 1735508198.811167
[12/29 22:36:38    124s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:4817.2M, EPOCH TIME: 1735508198.811372
[12/29 22:36:38    124s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4817.2M, EPOCH TIME: 1735508198.811730
[12/29 22:36:38    124s] no activity file in design. spp won't run.
[12/29 22:36:38    124s] [spp] 0
[12/29 22:36:38    124s] [adp] 0:1:1:3
[12/29 22:36:38    124s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:4817.2M, EPOCH TIME: 1735508198.813005
[12/29 22:36:38    124s] SP #FI/SF FL/PI 0/0 8697/0
[12/29 22:36:38    124s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.033, REAL:0.029, MEM:4817.2M, EPOCH TIME: 1735508198.813710
[12/29 22:36:38    124s] PP off. flexM 0
[12/29 22:36:38    124s] OPERPROF: Starting CDPad at level 1, MEM:4817.2M, EPOCH TIME: 1735508198.819493
[12/29 22:36:38    124s] 3DP is on.
[12/29 22:36:38    124s] 3DP OF M2 0.005, M4 0.005. Diff 0, Offset 0
[12/29 22:36:38    124s] 3DP (1, 3) DPT Adjust 1. 0.829, 0.794, delta 0.035. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/29 22:36:38    124s] CDPadU 0.630 -> 0.667. R=0.368, N=8697, GS=4.140
[12/29 22:36:38    124s] OPERPROF: Finished CDPad at level 1, CPU:0.184, REAL:0.040, MEM:4817.2M, EPOCH TIME: 1735508198.859697
[12/29 22:36:38    124s] OPERPROF: Starting InitSKP at level 1, MEM:4817.2M, EPOCH TIME: 1735508198.859765
[12/29 22:36:38    124s] no activity file in design. spp won't run.
[12/29 22:36:38    125s] no activity file in design. spp won't run.
[12/29 22:36:39    125s] *** Finished SKP initialization (cpu=0:00:00.9, real=0:00:01.0)***
[12/29 22:36:39    125s] OPERPROF: Finished InitSKP at level 1, CPU:0.914, REAL:0.388, MEM:4934.2M, EPOCH TIME: 1735508199.247626
[12/29 22:36:39    125s] NP #FI/FS/SF FL/PI: 0/52/0 8697/0
[12/29 22:36:39    125s] no activity file in design. spp won't run.
[12/29 22:36:39    125s] 
[12/29 22:36:39    125s] AB Est...
[12/29 22:36:39    125s] OPERPROF: Starting NP-Place at level 1, MEM:4934.2M, EPOCH TIME: 1735508199.260483
[12/29 22:36:39    125s] OPERPROF: Finished NP-Place at level 1, CPU:0.039, REAL:0.023, MEM:4947.0M, EPOCH TIME: 1735508199.283378
[12/29 22:36:39    125s] Iteration  4: Skipped, with CDP Off
[12/29 22:36:39    125s] 
[12/29 22:36:39    125s] AB Est...
[12/29 22:36:39    125s] OPERPROF: Starting NP-Place at level 1, MEM:4979.0M, EPOCH TIME: 1735508199.295649
[12/29 22:36:39    125s] OPERPROF: Finished NP-Place at level 1, CPU:0.028, REAL:0.012, MEM:4947.0M, EPOCH TIME: 1735508199.307708
[12/29 22:36:39    125s] Iteration  5: Skipped, with CDP Off
[12/29 22:36:39    126s] OPERPROF: Starting NP-Place at level 1, MEM:5075.0M, EPOCH TIME: 1735508199.422716
[12/29 22:36:39    126s] SKP will use view:
[12/29 22:36:39    126s]   VIEW_SETUP
[12/29 22:36:39    128s] Iteration  6: Total net bbox = 2.548e+05 (1.34e+05 1.20e+05)
[12/29 22:36:39    128s]               Est.  stn bbox = 3.484e+05 (1.78e+05 1.70e+05)
[12/29 22:36:39    128s]               cpu = 0:00:02.0 real = 0:00:00.0 mem = 5335.7M
[12/29 22:36:39    128s] OPERPROF: Finished NP-Place at level 1, CPU:2.027, REAL:0.557, MEM:5239.7M, EPOCH TIME: 1735508199.980152
[12/29 22:36:39    128s] no activity file in design. spp won't run.
[12/29 22:36:39    128s] NP #FI/FS/SF FL/PI: 0/52/0 8697/0
[12/29 22:36:40    128s] no activity file in design. spp won't run.
[12/29 22:36:40    128s] OPERPROF: Starting NP-Place at level 1, MEM:5207.7M, EPOCH TIME: 1735508200.026445
[12/29 22:36:40    130s] Iteration  7: Total net bbox = 2.686e+05 (1.42e+05 1.27e+05)
[12/29 22:36:40    130s]               Est.  stn bbox = 3.655e+05 (1.88e+05 1.77e+05)
[12/29 22:36:40    130s]               cpu = 0:00:02.7 real = 0:00:00.0 mem = 5330.7M
[12/29 22:36:40    130s] OPERPROF: Finished NP-Place at level 1, CPU:2.712, REAL:0.719, MEM:5234.7M, EPOCH TIME: 1735508200.745741
[12/29 22:36:40    130s] Legalizing MH Cells... 0 / 0 (level 5) on fpga_top
[12/29 22:36:40    130s] MH packer: No MH instances from GP
[12/29 22:36:40    130s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:40    130s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5106.7M, DRC: 0)
[12/29 22:36:40    130s] no activity file in design. spp won't run.
[12/29 22:36:40    130s] NP #FI/FS/SF FL/PI: 0/52/0 8697/0
[12/29 22:36:40    130s] no activity file in design. spp won't run.
[12/29 22:36:40    130s] OPERPROF: Starting NP-Place at level 1, MEM:5202.7M, EPOCH TIME: 1735508200.787462
[12/29 22:36:41    135s] Iteration  8: Total net bbox = 2.795e+05 (1.47e+05 1.33e+05)
[12/29 22:36:41    135s]               Est.  stn bbox = 3.777e+05 (1.94e+05 1.84e+05)
[12/29 22:36:41    135s]               cpu = 0:00:04.2 real = 0:00:01.0 mem = 5327.7M
[12/29 22:36:41    135s] OPERPROF: Finished NP-Place at level 1, CPU:4.228, REAL:1.085, MEM:5231.7M, EPOCH TIME: 1735508201.872318
[12/29 22:36:41    135s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[12/29 22:36:41    135s] MH packer: No MH instances from GP
[12/29 22:36:41    135s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:41    135s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5103.7M, DRC: 0)
[12/29 22:36:41    135s] no activity file in design. spp won't run.
[12/29 22:36:41    135s] NP #FI/FS/SF FL/PI: 0/52/0 8697/0
[12/29 22:36:41    135s] no activity file in design. spp won't run.
[12/29 22:36:41    135s] OPERPROF: Starting NP-Place at level 1, MEM:5199.7M, EPOCH TIME: 1735508201.916219
[12/29 22:36:44    145s] Iteration  9: Total net bbox = 3.022e+05 (1.58e+05 1.44e+05)
[12/29 22:36:44    145s]               Est.  stn bbox = 3.994e+05 (2.05e+05 1.94e+05)
[12/29 22:36:44    145s]               cpu = 0:00:09.9 real = 0:00:03.0 mem = 5328.9M
[12/29 22:36:44    145s] OPERPROF: Finished NP-Place at level 1, CPU:9.975, REAL:2.132, MEM:5232.9M, EPOCH TIME: 1735508204.048507
[12/29 22:36:44    145s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[12/29 22:36:44    145s] MH packer: No MH instances from GP
[12/29 22:36:44    145s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:44    145s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5104.9M, DRC: 0)
[12/29 22:36:44    145s] no activity file in design. spp won't run.
[12/29 22:36:44    145s] NP #FI/FS/SF FL/PI: 0/52/0 8697/0
[12/29 22:36:44    145s] no activity file in design. spp won't run.
[12/29 22:36:44    145s] OPERPROF: Starting NP-Place at level 1, MEM:5200.9M, EPOCH TIME: 1735508204.093425
[12/29 22:36:44    145s] GP RA stats: MHOnly 0 nrInst 8697 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/29 22:36:45    151s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:5456.9M, EPOCH TIME: 1735508205.273833
[12/29 22:36:45    151s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:5456.9M, EPOCH TIME: 1735508205.274039
[12/29 22:36:45    151s] Iteration 10: Total net bbox = 2.993e+05 (1.55e+05 1.45e+05)
[12/29 22:36:45    151s]               Est.  stn bbox = 3.928e+05 (1.98e+05 1.95e+05)
[12/29 22:36:45    151s]               cpu = 0:00:05.6 real = 0:00:01.0 mem = 5360.9M
[12/29 22:36:45    151s] OPERPROF: Finished NP-Place at level 1, CPU:5.622, REAL:1.185, MEM:5232.9M, EPOCH TIME: 1735508205.277932
[12/29 22:36:45    151s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[12/29 22:36:45    151s] MH packer: No MH instances from GP
[12/29 22:36:45    151s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:45    151s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5104.9M, DRC: 0)
[12/29 22:36:45    151s] Move report: Timing Driven Placement moves 8697 insts, mean move: 26.46 um, max move: 221.80 um 
[12/29 22:36:45    151s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/FE_OFC98_grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7__0): (700.58, 698.74) --> (806.47, 814.65)
[12/29 22:36:45    151s] no activity file in design. spp won't run.
[12/29 22:36:45    151s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:5104.9M, EPOCH TIME: 1735508205.292744
[12/29 22:36:45    151s] Saved padding area to DB
[12/29 22:36:45    151s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:5104.9M, EPOCH TIME: 1735508205.293217
[12/29 22:36:45    151s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:5104.9M, EPOCH TIME: 1735508205.294543
[12/29 22:36:45    151s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:5104.9M, EPOCH TIME: 1735508205.296437
[12/29 22:36:45    151s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/29 22:36:45    151s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:5104.9M, EPOCH TIME: 1735508205.298538
[12/29 22:36:45    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:45    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:45    151s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.008, REAL:0.007, MEM:5104.9M, EPOCH TIME: 1735508205.300020
[12/29 22:36:45    151s] 
[12/29 22:36:45    151s] Finished Incremental Placement (cpu=0:00:26.5, real=0:00:07.0, mem=5104.9M)
[12/29 22:36:45    151s] CongRepair sets shifter mode to gplace
[12/29 22:36:45    151s] TDRefine: refinePlace mode is spiral
[12/29 22:36:45    151s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5104.9M, EPOCH TIME: 1735508205.300830
[12/29 22:36:45    151s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5104.9M, EPOCH TIME: 1735508205.300871
[12/29 22:36:45    151s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5104.9M, EPOCH TIME: 1735508205.300919
[12/29 22:36:45    151s] Processing tracks to init pin-track alignment.
[12/29 22:36:45    151s] z: 2, totalTracks: 1
[12/29 22:36:45    151s] z: 4, totalTracks: 1
[12/29 22:36:45    151s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:45    151s] Cell fpga_top LLGs are deleted
[12/29 22:36:45    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:45    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:45    151s] # Building fpga_top llgBox search-tree.
[12/29 22:36:45    151s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5104.9M, EPOCH TIME: 1735508205.304319
[12/29 22:36:45    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:45    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:45    151s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5104.9M, EPOCH TIME: 1735508205.304535
[12/29 22:36:45    151s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:45    151s] Core basic site is CoreSite
[12/29 22:36:45    151s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:45    151s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:36:45    151s] Fast DP-INIT is on for default
[12/29 22:36:45    151s] Keep-away cache is enable on metals: 1-5
[12/29 22:36:45    151s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:36:45    151s] Atter site array init, number of instance map data is 0.
[12/29 22:36:45    151s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.014, REAL:0.008, MEM:5104.9M, EPOCH TIME: 1735508205.312177
[12/29 22:36:45    151s] 
[12/29 22:36:45    151s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:45    151s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:45    151s] OPERPROF:         Starting CMU at level 5, MEM:5104.9M, EPOCH TIME: 1735508205.313220
[12/29 22:36:45    151s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:5104.9M, EPOCH TIME: 1735508205.313771
[12/29 22:36:45    151s] 
[12/29 22:36:45    151s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:45    151s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.017, REAL:0.010, MEM:5104.9M, EPOCH TIME: 1735508205.314355
[12/29 22:36:45    151s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5104.9M, EPOCH TIME: 1735508205.314393
[12/29 22:36:45    151s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5104.9M, EPOCH TIME: 1735508205.314571
[12/29 22:36:45    151s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5104.9MB).
[12/29 22:36:45    151s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.021, REAL:0.014, MEM:5104.9M, EPOCH TIME: 1735508205.315377
[12/29 22:36:45    151s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.021, REAL:0.015, MEM:5104.9M, EPOCH TIME: 1735508205.315415
[12/29 22:36:45    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.3
[12/29 22:36:45    151s] OPERPROF:   Starting Refine-Place at level 2, MEM:5104.9M, EPOCH TIME: 1735508205.315544
[12/29 22:36:45    151s] *** Starting refinePlace (0:02:31 mem=5104.9M) ***
[12/29 22:36:45    151s] Total net bbox length = 3.143e+05 (1.640e+05 1.502e+05) (ext = 5.510e+04)
[12/29 22:36:45    151s] 
[12/29 22:36:45    151s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:45    151s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:45    151s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:36:45    151s] Set min layer with default ( 2 )
[12/29 22:36:45    151s] Set max layer with default ( 127 )
[12/29 22:36:45    151s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:45    151s] Min route layer (adjusted) = 2
[12/29 22:36:45    151s] Max route layer (adjusted) = 5
[12/29 22:36:45    151s] Set min layer with default ( 2 )
[12/29 22:36:45    151s] Set max layer with default ( 127 )
[12/29 22:36:45    151s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:45    151s] Min route layer (adjusted) = 2
[12/29 22:36:45    151s] Max route layer (adjusted) = 5
[12/29 22:36:45    151s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5104.9M, EPOCH TIME: 1735508205.327865
[12/29 22:36:45    151s] Starting refinePlace ...
[12/29 22:36:45    151s] Set min layer with default ( 2 )
[12/29 22:36:45    151s] Set max layer with default ( 127 )
[12/29 22:36:45    151s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:45    151s] Min route layer (adjusted) = 2
[12/29 22:36:45    151s] Max route layer (adjusted) = 5
[12/29 22:36:45    151s] Set min layer with default ( 2 )
[12/29 22:36:45    151s] Set max layer with default ( 127 )
[12/29 22:36:45    151s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:45    151s] Min route layer (adjusted) = 2
[12/29 22:36:45    151s] Max route layer (adjusted) = 5
[12/29 22:36:45    151s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:36:45    151s] DDP markSite nrRow 153 nrJob 153
[12/29 22:36:45    151s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/29 22:36:45    151s] ** Cut row section cpu time 0:00:00.0.
[12/29 22:36:45    151s]  ** Cut row section real time 0:00:00.0.
[12/29 22:36:45    151s]    Spread Effort: high, pre-route mode, useDDP on.
[12/29 22:36:45    151s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=5072.9MB) @(0:02:31 - 0:02:31).
[12/29 22:36:45    151s] Move report: preRPlace moves 8697 insts, mean move: 0.34 um, max move: 7.31 um 
[12/29 22:36:45    151s] 	Max move on inst (cbx_1__0_/mem_top_ipin_3/DFFRX1_2_): (974.82, 919.51) --> (979.34, 922.30)
[12/29 22:36:45    151s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[12/29 22:36:45    151s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5072.9M, EPOCH TIME: 1735508205.392386
[12/29 22:36:45    151s] Tweakage: fix icg 0, fix clk 0.
[12/29 22:36:45    151s] Tweakage: density cost 0, scale 0.4.
[12/29 22:36:45    151s] Tweakage: activity cost 0, scale 1.0.
[12/29 22:36:45    151s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:5204.9M, EPOCH TIME: 1735508205.407427
[12/29 22:36:45    151s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:5204.9M, EPOCH TIME: 1735508205.410543
[12/29 22:36:45    151s] Tweakage perm 367 insts, flip 3965 insts.
[12/29 22:36:45    151s] Tweakage perm 89 insts, flip 281 insts.
[12/29 22:36:45    151s] Tweakage perm 33 insts, flip 45 insts.
[12/29 22:36:45    151s] Tweakage perm 4 insts, flip 5 insts.
[12/29 22:36:45    151s] Tweakage perm 164 insts, flip 891 insts.
[12/29 22:36:45    151s] Tweakage perm 26 insts, flip 66 insts.
[12/29 22:36:45    151s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.335, REAL:0.309, MEM:5204.9M, EPOCH TIME: 1735508205.719176
[12/29 22:36:45    151s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.340, REAL:0.313, MEM:5204.9M, EPOCH TIME: 1735508205.720266
[12/29 22:36:45    151s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.359, REAL:0.330, MEM:5108.9M, EPOCH TIME: 1735508205.722618
[12/29 22:36:45    151s] Move report: Congestion aware Tweak moves 770 insts, mean move: 7.09 um, max move: 43.24 um 
[12/29 22:36:45    151s] 	Max move on inst (cby_0__1_/mux_right_ipin_0/INVX4_0_): (484.38, 806.38) --> (527.62, 806.38)
[12/29 22:36:45    151s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.4, real=0:00:00.0, mem=5108.9mb) @(0:02:31 - 0:02:32).
[12/29 22:36:45    151s] 
[12/29 22:36:45    151s]  === Spiral for Logical I: (movable: 8697) ===
[12/29 22:36:45    151s] 
[12/29 22:36:45    151s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:36:45    151s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): Create thread pool 0x7fe797242c80.
[12/29 22:36:45    151s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): 0 out of 3 thread pools are available.
[12/29 22:36:45    151s] 
[12/29 22:36:45    151s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:36:45    151s] 
[12/29 22:36:45    151s]  Info: 0 filler has been deleted!
[12/29 22:36:45    151s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:36:45    151s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:36:45    151s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:36:45    151s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=5204.9MB) @(0:02:32 - 0:02:32).
[12/29 22:36:45    151s] Move report: Detail placement moves 8697 insts, mean move: 0.93 um, max move: 43.03 um 
[12/29 22:36:45    151s] 	Max move on inst (cby_0__1_/mux_right_ipin_0/INVX4_0_): (484.61, 806.37) --> (527.62, 806.38)
[12/29 22:36:45    151s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 5204.9MB
[12/29 22:36:45    151s] Statistics of distance of Instance movement in refine placement:
[12/29 22:36:45    151s]   maximum (X+Y) =        43.03 um
[12/29 22:36:45    151s]   inst (cby_0__1_/mux_right_ipin_0/INVX4_0_) with max move: (484.605, 806.368) -> (527.62, 806.38)
[12/29 22:36:45    151s]   mean    (X+Y) =         0.93 um
[12/29 22:36:45    151s] Summary Report:
[12/29 22:36:45    151s] Instances move: 8697 (out of 8697 movable)
[12/29 22:36:45    151s] Instances flipped: 0
[12/29 22:36:45    151s] Mean displacement: 0.93 um
[12/29 22:36:45    151s] Max displacement: 43.03 um (Instance: cby_0__1_/mux_right_ipin_0/INVX4_0_) (484.605, 806.368) -> (527.62, 806.38)
[12/29 22:36:45    151s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[12/29 22:36:45    151s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:36:45    151s] Total instances moved : 8697
[12/29 22:36:45    151s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.782, REAL:0.518, MEM:5204.9M, EPOCH TIME: 1735508205.845490
[12/29 22:36:45    151s] Total net bbox length = 3.049e+05 (1.547e+05 1.502e+05) (ext = 5.537e+04)
[12/29 22:36:45    151s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 5204.9MB
[12/29 22:36:45    151s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=5204.9MB) @(0:02:31 - 0:02:32).
[12/29 22:36:45    151s] *** Finished refinePlace (0:02:32 mem=5204.9M) ***
[12/29 22:36:45    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.3
[12/29 22:36:45    151s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.798, REAL:0.534, MEM:5204.9M, EPOCH TIME: 1735508205.849107
[12/29 22:36:45    151s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5204.9M, EPOCH TIME: 1735508205.849180
[12/29 22:36:45    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8697).
[12/29 22:36:45    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:45    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:45    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:45    151s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.038, REAL:0.019, MEM:5222.9M, EPOCH TIME: 1735508205.868241
[12/29 22:36:45    151s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.858, REAL:0.567, MEM:5222.9M, EPOCH TIME: 1735508205.868311
[12/29 22:36:45    151s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5222.9M, EPOCH TIME: 1735508205.869090
[12/29 22:36:45    151s] Starting Early Global Route congestion estimation: mem = 5222.9M
[12/29 22:36:45    151s] (I)      Initializing eGR engine (regular)
[12/29 22:36:45    151s] Set min layer with default ( 2 )
[12/29 22:36:45    151s] Set max layer with default ( 127 )
[12/29 22:36:45    151s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:45    151s] Min route layer (adjusted) = 2
[12/29 22:36:45    151s] Max route layer (adjusted) = 5
[12/29 22:36:45    151s] (I)      clean place blk overflow:
[12/29 22:36:45    151s] (I)      H : enabled 1.00 0
[12/29 22:36:45    151s] (I)      V : enabled 1.00 0
[12/29 22:36:45    151s] (I)      Initializing eGR engine (regular)
[12/29 22:36:45    151s] Set min layer with default ( 2 )
[12/29 22:36:45    151s] Set max layer with default ( 127 )
[12/29 22:36:45    151s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:45    151s] Min route layer (adjusted) = 2
[12/29 22:36:45    151s] Max route layer (adjusted) = 5
[12/29 22:36:45    151s] (I)      clean place blk overflow:
[12/29 22:36:45    151s] (I)      H : enabled 1.00 0
[12/29 22:36:45    151s] (I)      V : enabled 1.00 0
[12/29 22:36:45    151s] (I)      Started Early Global Route kernel ( Curr Mem: 5.02 MB )
[12/29 22:36:45    151s] (I)      Running eGR Regular flow
[12/29 22:36:45    151s] (I)      # wire layers (front) : 6
[12/29 22:36:45    151s] (I)      # wire layers (back)  : 0
[12/29 22:36:45    151s] (I)      min wire layer : 1
[12/29 22:36:45    151s] (I)      max wire layer : 5
[12/29 22:36:45    151s] (I)      # cut layers (front) : 5
[12/29 22:36:45    151s] (I)      # cut layers (back)  : 0
[12/29 22:36:45    151s] (I)      min cut layer : 1
[12/29 22:36:45    151s] (I)      max cut layer : 4
[12/29 22:36:45    151s] (I)      ================================ Layers ================================
[12/29 22:36:45    151s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:45    151s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:36:45    151s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:45    151s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:36:45    151s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:36:45    151s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:45    151s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:36:45    151s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:45    151s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:36:45    151s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:45    151s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:36:45    151s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:45    151s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:36:45    151s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:36:45    151s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:45    151s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:36:45    151s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:36:45    151s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:45    151s] (I)      Started Import and model ( Curr Mem: 5.02 MB )
[12/29 22:36:45    151s] (I)      == Non-default Options ==
[12/29 22:36:45    151s] (I)      Maximum routing layer                              : 5
[12/29 22:36:45    151s] (I)      Top routing layer                                  : 5
[12/29 22:36:45    151s] (I)      Number of threads                                  : 8
[12/29 22:36:45    151s] (I)      Route tie net to shape                             : auto
[12/29 22:36:45    151s] (I)      Use non-blocking free Dbs wires                    : false
[12/29 22:36:45    151s] (I)      Method to set GCell size                           : row
[12/29 22:36:45    151s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:36:45    151s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:36:45    151s] (I)      ============== Pin Summary ==============
[12/29 22:36:45    151s] (I)      +-------+--------+---------+------------+
[12/29 22:36:45    151s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:36:45    151s] (I)      +-------+--------+---------+------------+
[12/29 22:36:45    151s] (I)      |     1 |  31060 |   98.91 |        Pin |
[12/29 22:36:45    151s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:36:45    151s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:36:45    151s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:36:45    151s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:36:45    151s] (I)      +-------+--------+---------+------------+
[12/29 22:36:45    151s] (I)      Custom ignore net properties:
[12/29 22:36:45    151s] (I)      1 : NotLegal
[12/29 22:36:45    151s] (I)      Default ignore net properties:
[12/29 22:36:45    151s] (I)      1 : Special
[12/29 22:36:45    151s] (I)      2 : Analog
[12/29 22:36:45    151s] (I)      3 : Fixed
[12/29 22:36:45    151s] (I)      4 : Skipped
[12/29 22:36:45    151s] (I)      5 : MixedSignal
[12/29 22:36:45    151s] (I)      Prerouted net properties:
[12/29 22:36:45    151s] (I)      1 : NotLegal
[12/29 22:36:45    151s] (I)      2 : Special
[12/29 22:36:45    151s] (I)      3 : Analog
[12/29 22:36:45    151s] (I)      4 : Fixed
[12/29 22:36:45    151s] (I)      5 : Skipped
[12/29 22:36:45    151s] (I)      6 : MixedSignal
[12/29 22:36:45    151s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:36:45    151s] (I)      Use row-based GCell size
[12/29 22:36:45    151s] (I)      Use row-based GCell align
[12/29 22:36:45    151s] (I)      layer 0 area = 83000
[12/29 22:36:45    151s] (I)      layer 1 area = 67600
[12/29 22:36:45    151s] (I)      layer 2 area = 240000
[12/29 22:36:45    151s] (I)      layer 3 area = 240000
[12/29 22:36:45    151s] (I)      layer 4 area = 4000000
[12/29 22:36:45    151s] (I)      GCell unit size   : 4140
[12/29 22:36:45    151s] (I)      GCell multiplier  : 1
[12/29 22:36:45    151s] (I)      GCell row height  : 4140
[12/29 22:36:45    151s] (I)      Actual row height : 4140
[12/29 22:36:45    151s] (I)      GCell align ref   : 479320 479320
[12/29 22:36:45    151s] [NR-eGR] Track table information for default rule: 
[12/29 22:36:45    151s] [NR-eGR] met1 has single uniform track structure
[12/29 22:36:45    151s] [NR-eGR] met2 has single uniform track structure
[12/29 22:36:45    151s] [NR-eGR] met3 has single uniform track structure
[12/29 22:36:45    151s] [NR-eGR] met4 has single uniform track structure
[12/29 22:36:45    151s] [NR-eGR] met5 has single uniform track structure
[12/29 22:36:45    151s] (I)      ============== Default via ===============
[12/29 22:36:45    151s] (I)      +---+------------------+-----------------+
[12/29 22:36:45    151s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:36:45    151s] (I)      +---+------------------+-----------------+
[12/29 22:36:45    151s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:36:45    151s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:36:45    151s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:36:45    151s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:36:45    151s] (I)      +---+------------------+-----------------+
[12/29 22:36:45    151s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:36:45    151s] [NR-eGR] Read 6281 PG shapes
[12/29 22:36:45    151s] [NR-eGR] Read 0 clock shapes
[12/29 22:36:45    151s] [NR-eGR] Read 0 other shapes
[12/29 22:36:45    151s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:36:45    151s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:36:45    151s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:36:45    151s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:36:45    151s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:36:45    151s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:36:45    151s] [NR-eGR] #Other Blockages    : 0
[12/29 22:36:45    151s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:36:45    151s] [NR-eGR] #prerouted nets         : 0
[12/29 22:36:45    151s] [NR-eGR] #prerouted special nets : 0
[12/29 22:36:45    151s] [NR-eGR] #prerouted wires        : 0
[12/29 22:36:45    151s] [NR-eGR] Read 8813 nets ( ignored 0 )
[12/29 22:36:45    151s] (I)        Front-side 8813 ( ignored 0 )
[12/29 22:36:45    151s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:36:45    151s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:36:45    151s] (I)      Reading macro buffers
[12/29 22:36:45    151s] (I)      Number of macro buffers: 0
[12/29 22:36:45    151s] (I)      early_global_route_priority property id does not exist.
[12/29 22:36:45    151s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[12/29 22:36:45    151s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[12/29 22:36:45    151s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[12/29 22:36:45    151s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[12/29 22:36:45    151s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/29 22:36:45    151s] (I)      Number of ignored nets                =      0
[12/29 22:36:45    151s] (I)      Number of connected nets              =      0
[12/29 22:36:45    151s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:36:45    151s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:36:45    151s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:36:45    151s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:36:45    151s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:36:45    151s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:36:45    151s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:36:45    151s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/29 22:36:45    151s] (I)      Ndr track 0 does not exist
[12/29 22:36:45    152s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:36:45    152s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:36:45    152s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:36:45    152s] (I)      Site width          :   460  (dbu)
[12/29 22:36:45    152s] (I)      Row height          :  4140  (dbu)
[12/29 22:36:45    152s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:36:45    152s] (I)      GCell width         :  4140  (dbu)
[12/29 22:36:45    152s] (I)      GCell height        :  4140  (dbu)
[12/29 22:36:45    152s] (I)      Grid                :   382   385     5
[12/29 22:36:45    152s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:36:45    152s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:36:45    152s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:36:45    152s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:36:45    152s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:36:45    152s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:36:45    152s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:36:45    152s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:36:45    152s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:36:45    152s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:36:45    152s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:36:45    152s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:36:45    152s] (I)      --------------------------------------------------------
[12/29 22:36:45    152s] 
[12/29 22:36:45    152s] [NR-eGR] ============ Routing rule table ============
[12/29 22:36:45    152s] [NR-eGR] Rule id: 0  Nets: 8781
[12/29 22:36:45    152s] [NR-eGR] ========================================
[12/29 22:36:45    152s] [NR-eGR] 
[12/29 22:36:45    152s] (I)      ======== NDR :  =========
[12/29 22:36:45    152s] (I)      +--------------+--------+
[12/29 22:36:45    152s] (I)      |           ID |      0 |
[12/29 22:36:45    152s] (I)      |         Name |        |
[12/29 22:36:45    152s] (I)      |      Default |    yes |
[12/29 22:36:45    152s] (I)      |  Clk Special |     no |
[12/29 22:36:45    152s] (I)      | Hard spacing |     no |
[12/29 22:36:45    152s] (I)      |    NDR track | (none) |
[12/29 22:36:45    152s] (I)      |      NDR via | (none) |
[12/29 22:36:45    152s] (I)      |  Extra space |      0 |
[12/29 22:36:45    152s] (I)      |      Shields |      0 |
[12/29 22:36:45    152s] (I)      |   Demand (H) |      1 |
[12/29 22:36:45    152s] (I)      |   Demand (V) |      1 |
[12/29 22:36:45    152s] (I)      |        #Nets |   8781 |
[12/29 22:36:45    152s] (I)      +--------------+--------+
[12/29 22:36:45    152s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:45    152s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:36:45    152s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:45    152s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:36:45    152s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:36:45    152s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:36:45    152s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:36:45    152s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:45    152s] (I)      =============== Blocked Tracks ===============
[12/29 22:36:45    152s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:45    152s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:36:45    152s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:45    152s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:36:45    152s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:36:45    152s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:36:45    152s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:36:45    152s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:36:45    152s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:45    152s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5.03 MB )
[12/29 22:36:45    152s] (I)      Reset routing kernel
[12/29 22:36:45    152s] (I)      Started Global Routing ( Curr Mem: 5.03 MB )
[12/29 22:36:45    152s] (I)      totalPins=29893  totalGlobalPin=29582 (98.96%)
[12/29 22:36:45    152s] (I)      ================= Net Group Info =================
[12/29 22:36:45    152s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:45    152s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:36:45    152s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:45    152s] (I)      |  1 |           8781 |      met2(2) |   met5(5) |
[12/29 22:36:45    152s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:45    152s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:36:45    152s] (I)      total 2D Demand : 304 = (0 H, 304 V)
[12/29 22:36:45    152s] (I)      #blocked GCells = 64770
[12/29 22:36:45    152s] (I)      #regions = 4
[12/29 22:36:45    152s] (I)      Adjusted 0 GCells for pin access
[12/29 22:36:45    152s] [NR-eGR] Layer group 1: route 8781 net(s) in layer range [2, 5]
[12/29 22:36:45    152s] (I)      
[12/29 22:36:45    152s] (I)      ============  Phase 1a Route ============
[12/29 22:36:46    152s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 108
[12/29 22:36:46    152s] (I)      Usage: 94997 = (46973 H, 48024 V) = (8.07% H, 4.28% V) = (1.945e+05um H, 1.988e+05um V)
[12/29 22:36:46    152s] (I)      
[12/29 22:36:46    152s] (I)      ============  Phase 1b Route ============
[12/29 22:36:46    152s] (I)      Usage: 95130 = (46994 H, 48136 V) = (8.07% H, 4.29% V) = (1.946e+05um H, 1.993e+05um V)
[12/29 22:36:46    152s] (I)      Overflow of layer group 1: 1.59% H + 0.07% V. EstWL: 3.938382e+05um
[12/29 22:36:46    152s] (I)      Congestion metric : 5.27%H 0.24%V, 5.51%HV
[12/29 22:36:46    152s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:36:46    152s] (I)      
[12/29 22:36:46    152s] (I)      ============  Phase 1c Route ============
[12/29 22:36:46    152s] (I)      Level2 Grid: 77 x 77
[12/29 22:36:46    152s] (I)      Usage: 95522 = (47163 H, 48359 V) = (8.10% H, 4.31% V) = (1.953e+05um H, 2.002e+05um V)
[12/29 22:36:46    152s] (I)      
[12/29 22:36:46    152s] (I)      ============  Phase 1d Route ============
[12/29 22:36:46    152s] (I)      Usage: 96035 = (47286 H, 48749 V) = (8.12% H, 4.35% V) = (1.958e+05um H, 2.018e+05um V)
[12/29 22:36:46    152s] (I)      
[12/29 22:36:46    152s] (I)      ============  Phase 1e Route ============
[12/29 22:36:46    152s] (I)      Usage: 96035 = (47286 H, 48749 V) = (8.12% H, 4.35% V) = (1.958e+05um H, 2.018e+05um V)
[12/29 22:36:46    152s] [NR-eGR] Early Global Route overflow of layer group 1: 1.31% H + 0.00% V. EstWL: 3.975849e+05um
[12/29 22:36:46    152s] (I)      
[12/29 22:36:46    152s] (I)      ============  Phase 1l Route ============
[12/29 22:36:46    152s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:36:46    152s] (I)      Layer  2:     691695     48490         0      600246      719946    (45.47%) 
[12/29 22:36:46    152s] (I)      Layer  3:     511966     94004      8268      465485      530049    (46.76%) 
[12/29 22:36:46    152s] (I)      Layer  4:     433320     23447       326      505753      481708    (51.22%) 
[12/29 22:36:46    152s] (I)      Layer  5:      71304      5555        83       92980       72942    (56.04%) 
[12/29 22:36:46    152s] (I)      Total:       1708285    171496      8677     1664464     1804643    (47.98%) 
[12/29 22:36:46    152s] (I)      
[12/29 22:36:46    152s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:36:46    152s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/29 22:36:46    152s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:36:46    152s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/29 22:36:46    152s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:36:46    152s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:46    152s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:46    152s] [NR-eGR]    met3 ( 3)      3284( 4.20%)       306( 0.39%)         5( 0.01%)   ( 4.60%) 
[12/29 22:36:46    152s] [NR-eGR]    met4 ( 4)       187( 0.26%)         2( 0.00%)         0( 0.00%)   ( 0.26%) 
[12/29 22:36:46    152s] [NR-eGR]    met5 ( 5)        83( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[12/29 22:36:46    152s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:36:46    152s] [NR-eGR]        Total      3554( 1.21%)       308( 0.10%)         5( 0.00%)   ( 1.31%) 
[12/29 22:36:46    152s] [NR-eGR] 
[12/29 22:36:46    152s] (I)      Finished Global Routing ( CPU: 0.69 sec, Real: 0.25 sec, Curr Mem: 5.04 MB )
[12/29 22:36:46    152s] (I)      Updating congestion map
[12/29 22:36:46    152s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:36:46    152s] [NR-eGR] Overflow after Early Global Route 3.27% H + 0.00% V
[12/29 22:36:46    152s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.80 sec, Real: 0.35 sec, Curr Mem: 5.03 MB )
[12/29 22:36:46    152s] Early Global Route congestion estimation runtime: 0.36 seconds, mem = 5229.0M
[12/29 22:36:46    152s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.803, REAL:0.359, MEM:5229.0M, EPOCH TIME: 1735508206.228400
[12/29 22:36:46    152s] OPERPROF: Starting HotSpotCal at level 1, MEM:5229.0M, EPOCH TIME: 1735508206.228442
[12/29 22:36:46    152s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:46    152s] [hotspot] |            |   max hotspot | total hotspot |
[12/29 22:36:46    152s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:46    152s] [hotspot] | normalized |         17.84 |         98.43 |
[12/29 22:36:46    152s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:46    152s] Local HotSpot Analysis: normalized max congestion hotspot area = 17.84, normalized total congestion hotspot area = 98.43 (area is in unit of 4 std-cell row bins)
[12/29 22:36:46    152s] [hotspot] max/total 17.84/98.43, big hotspot (>10) total 52.26
[12/29 22:36:46    152s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/29 22:36:46    152s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:46    152s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[12/29 22:36:46    152s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:46    152s] [hotspot] |  1  |   632.50   764.98   698.74   831.22 |       12.92   | grid_clb_1__1_/logical_til... |
[12/29 22:36:46    152s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:46    152s] [hotspot] |  2  |   632.50   665.62   698.74   731.86 |        7.34   | grid_clb_1__1_/logical_til... |
[12/29 22:36:46    152s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:46    152s] [hotspot] |  3  |   698.74   963.70   764.98  1029.94 |        6.43   | grid_clb_1__1_/logical_til... |
[12/29 22:36:46    152s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:46    152s] [hotspot] |  4  |   897.46   599.38   963.70   665.62 |        5.44   | grid_clb_1__1_/logical_til... |
[12/29 22:36:46    152s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:46    152s] [hotspot] |  5  |   930.58   698.74   996.82   764.98 |        5.44   | grid_clb_1__1_/logical_til... |
[12/29 22:36:46    152s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:46    152s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:46    152s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:46    152s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:46    152s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:46    152s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:46    152s] Top 5 hotspots total area: 37.57
[12/29 22:36:46    152s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.009, MEM:5229.0M, EPOCH TIME: 1735508206.237182
[12/29 22:36:46    152s] 
[12/29 22:36:46    152s] === incrementalPlace Internal Loop 2 ===
[12/29 22:36:46    152s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:36:46    152s] UM:*                                                                   incrNP_iter_start
[12/29 22:36:46    152s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/29 22:36:46    152s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:5229.0M, EPOCH TIME: 1735508206.313604
[12/29 22:36:46    152s] Processing tracks to init pin-track alignment.
[12/29 22:36:46    152s] z: 2, totalTracks: 1
[12/29 22:36:46    152s] z: 4, totalTracks: 1
[12/29 22:36:46    152s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:46    152s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5229.0M, EPOCH TIME: 1735508206.317054
[12/29 22:36:46    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:46    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:46    152s] 
[12/29 22:36:46    152s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:46    152s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:46    152s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.003, MEM:5229.0M, EPOCH TIME: 1735508206.320389
[12/29 22:36:46    152s] OPERPROF:   Starting post-place ADS at level 2, MEM:5229.0M, EPOCH TIME: 1735508206.320446
[12/29 22:36:46    152s] ADSU 0.365 -> 0.369. site 208080.000 -> 206121.600. GS 33.120
[12/29 22:36:46    152s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.016, REAL:0.015, MEM:5229.0M, EPOCH TIME: 1735508206.335431
[12/29 22:36:46    152s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:5229.0M, EPOCH TIME: 1735508206.335667
[12/29 22:36:46    152s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:5229.0M, EPOCH TIME: 1735508206.335920
[12/29 22:36:46    152s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:5229.0M, EPOCH TIME: 1735508206.335953
[12/29 22:36:46    152s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.003, REAL:0.002, MEM:5229.0M, EPOCH TIME: 1735508206.337601
[12/29 22:36:46    152s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:5229.0M, EPOCH TIME: 1735508206.339482
[12/29 22:36:46    152s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:5229.0M, EPOCH TIME: 1735508206.339700
[12/29 22:36:46    152s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:5229.0M, EPOCH TIME: 1735508206.340057
[12/29 22:36:46    152s] no activity file in design. spp won't run.
[12/29 22:36:46    152s] [spp] 0
[12/29 22:36:46    152s] [adp] 0:1:1:3
[12/29 22:36:46    152s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:5229.0M, EPOCH TIME: 1735508206.341325
[12/29 22:36:46    152s] SP #FI/SF FL/PI 0/0 8697/0
[12/29 22:36:46    152s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.032, REAL:0.028, MEM:5229.0M, EPOCH TIME: 1735508206.342037
[12/29 22:36:46    152s] OPERPROF: Starting CDPad at level 1, MEM:5229.0M, EPOCH TIME: 1735508206.346916
[12/29 22:36:46    152s] 3DP is on.
[12/29 22:36:46    152s] 3DP OF M2 0.005, M4 0.005. Diff 0, Offset 0
[12/29 22:36:46    152s] 3DP (1, 3) DPT Adjust 1. 0.821, 0.783, delta 0.038. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/29 22:36:46    153s] CDPadU 0.673 -> 0.698. R=0.369, N=8697, GS=4.140
[12/29 22:36:46    153s] OPERPROF: Finished CDPad at level 1, CPU:0.184, REAL:0.040, MEM:5229.0M, EPOCH TIME: 1735508206.386885
[12/29 22:36:46    153s] NP #FI/FS/SF FL/PI: 0/52/0 8697/0
[12/29 22:36:46    153s] no activity file in design. spp won't run.
[12/29 22:36:46    153s] 
[12/29 22:36:46    153s] AB Est...
[12/29 22:36:46    153s] OPERPROF: Starting NP-Place at level 1, MEM:5229.0M, EPOCH TIME: 1735508206.399861
[12/29 22:36:46    153s] OPERPROF: Finished NP-Place at level 1, CPU:0.029, REAL:0.013, MEM:5209.8M, EPOCH TIME: 1735508206.412764
[12/29 22:36:46    153s] Iteration  4: Skipped, with CDP Off
[12/29 22:36:46    153s] 
[12/29 22:36:46    153s] AB Est...
[12/29 22:36:46    153s] OPERPROF: Starting NP-Place at level 1, MEM:5241.8M, EPOCH TIME: 1735508206.424889
[12/29 22:36:46    153s] OPERPROF: Finished NP-Place at level 1, CPU:0.025, REAL:0.011, MEM:5209.8M, EPOCH TIME: 1735508206.436012
[12/29 22:36:46    153s] Iteration  5: Skipped, with CDP Off
[12/29 22:36:46    153s] 
[12/29 22:36:46    153s] AB Est...
[12/29 22:36:46    153s] OPERPROF: Starting NP-Place at level 1, MEM:5241.8M, EPOCH TIME: 1735508206.445429
[12/29 22:36:46    153s] OPERPROF: Finished NP-Place at level 1, CPU:0.032, REAL:0.013, MEM:5209.8M, EPOCH TIME: 1735508206.458394
[12/29 22:36:46    153s] Iteration  6: Skipped, with CDP Off
[12/29 22:36:46    153s] 
[12/29 22:36:46    153s] AB Est...
[12/29 22:36:46    153s] OPERPROF: Starting NP-Place at level 1, MEM:5241.8M, EPOCH TIME: 1735508206.467947
[12/29 22:36:46    153s] AB param 98.5% (8567/8697).
[12/29 22:36:46    153s] OPERPROF: Finished NP-Place at level 1, CPU:0.027, REAL:0.012, MEM:5209.8M, EPOCH TIME: 1735508206.480437
[12/29 22:36:46    153s] AB WA 0.99. HSB #SP 0
[12/29 22:36:46    153s] AB Full.
[12/29 22:36:46    153s] OPERPROF: Starting NP-Place at level 1, MEM:5337.8M, EPOCH TIME: 1735508206.521642
[12/29 22:36:46    153s] SKP will use view:
[12/29 22:36:46    153s]   VIEW_SETUP
[12/29 22:36:46    155s] Iteration  7: Total net bbox = 2.762e+05 (1.46e+05 1.30e+05)
[12/29 22:36:46    155s]               Est.  stn bbox = 3.759e+05 (1.93e+05 1.82e+05)
[12/29 22:36:46    155s]               cpu = 0:00:01.7 real = 0:00:00.0 mem = 5463.8M
[12/29 22:36:46    155s] OPERPROF: Finished NP-Place at level 1, CPU:1.730, REAL:0.474, MEM:5367.8M, EPOCH TIME: 1735508206.996029
[12/29 22:36:47    155s] Legalizing MH Cells... 0 / 0 (level 5) on fpga_top
[12/29 22:36:47    155s] MH packer: No MH instances from GP
[12/29 22:36:47    155s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:47    155s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5239.8M, DRC: 0)
[12/29 22:36:47    155s] no activity file in design. spp won't run.
[12/29 22:36:47    155s] NP #FI/FS/SF FL/PI: 0/52/0 8697/0
[12/29 22:36:47    155s] no activity file in design. spp won't run.
[12/29 22:36:47    155s] OPERPROF: Starting NP-Place at level 1, MEM:5335.8M, EPOCH TIME: 1735508207.037921
[12/29 22:36:47    158s] Iteration  8: Total net bbox = 2.858e+05 (1.50e+05 1.35e+05)
[12/29 22:36:47    158s]               Est.  stn bbox = 3.872e+05 (1.99e+05 1.88e+05)
[12/29 22:36:47    158s]               cpu = 0:00:03.5 real = 0:00:00.0 mem = 5460.8M
[12/29 22:36:47    158s] OPERPROF: Finished NP-Place at level 1, CPU:3.541, REAL:0.916, MEM:5364.8M, EPOCH TIME: 1735508207.953684
[12/29 22:36:47    158s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[12/29 22:36:47    158s] MH packer: No MH instances from GP
[12/29 22:36:47    158s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:47    158s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5236.8M, DRC: 0)
[12/29 22:36:47    158s] no activity file in design. spp won't run.
[12/29 22:36:47    158s] NP #FI/FS/SF FL/PI: 0/52/0 8697/0
[12/29 22:36:47    158s] no activity file in design. spp won't run.
[12/29 22:36:47    158s] OPERPROF: Starting NP-Place at level 1, MEM:5332.8M, EPOCH TIME: 1735508207.993997
[12/29 22:36:50    169s] Iteration  9: Total net bbox = 3.089e+05 (1.62e+05 1.47e+05)
[12/29 22:36:50    169s]               Est.  stn bbox = 4.093e+05 (2.09e+05 2.00e+05)
[12/29 22:36:50    169s]               cpu = 0:00:10.3 real = 0:00:03.0 mem = 5460.8M
[12/29 22:36:50    169s] OPERPROF: Finished NP-Place at level 1, CPU:10.328, REAL:2.198, MEM:5364.8M, EPOCH TIME: 1735508210.191896
[12/29 22:36:50    169s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[12/29 22:36:50    169s] MH packer: No MH instances from GP
[12/29 22:36:50    169s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:50    169s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5236.8M, DRC: 0)
[12/29 22:36:50    169s] no activity file in design. spp won't run.
[12/29 22:36:50    169s] NP #FI/FS/SF FL/PI: 0/52/0 8697/0
[12/29 22:36:50    169s] no activity file in design. spp won't run.
[12/29 22:36:50    169s] OPERPROF: Starting NP-Place at level 1, MEM:5332.8M, EPOCH TIME: 1735508210.236712
[12/29 22:36:50    169s] GP RA stats: MHOnly 0 nrInst 8697 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/29 22:36:50    172s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:5588.8M, EPOCH TIME: 1735508210.937049
[12/29 22:36:50    172s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:5588.8M, EPOCH TIME: 1735508210.937166
[12/29 22:36:50    172s] Iteration 10: Total net bbox = 3.101e+05 (1.62e+05 1.48e+05)
[12/29 22:36:50    172s]               Est.  stn bbox = 4.090e+05 (2.08e+05 2.01e+05)
[12/29 22:36:50    172s]               cpu = 0:00:03.2 real = 0:00:00.0 mem = 5492.8M
[12/29 22:36:50    172s] OPERPROF: Finished NP-Place at level 1, CPU:3.207, REAL:0.703, MEM:5364.8M, EPOCH TIME: 1735508210.939917
[12/29 22:36:50    172s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[12/29 22:36:50    172s] MH packer: No MH instances from GP
[12/29 22:36:50    172s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:36:50    172s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=5236.8M, DRC: 0)
[12/29 22:36:50    172s] Move report: Timing Driven Placement moves 8697 insts, mean move: 21.48 um, max move: 81.73 um 
[12/29 22:36:50    172s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_4/INVX1_60_): (577.76, 798.10) --> (541.20, 843.27)
[12/29 22:36:50    172s] no activity file in design. spp won't run.
[12/29 22:36:50    172s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:5236.8M, EPOCH TIME: 1735508210.954573
[12/29 22:36:50    172s] Saved padding area to DB
[12/29 22:36:50    172s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:5236.8M, EPOCH TIME: 1735508210.955002
[12/29 22:36:50    172s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:5236.8M, EPOCH TIME: 1735508210.956314
[12/29 22:36:50    172s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:5236.8M, EPOCH TIME: 1735508210.958077
[12/29 22:36:50    172s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/29 22:36:50    172s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:5236.8M, EPOCH TIME: 1735508210.960141
[12/29 22:36:50    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:50    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:50    172s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.007, REAL:0.007, MEM:5236.8M, EPOCH TIME: 1735508210.961153
[12/29 22:36:50    172s] 
[12/29 22:36:50    172s] Finished Incremental Placement (cpu=0:00:19.8, real=0:00:04.0, mem=5236.8M)
[12/29 22:36:50    172s] CongRepair sets shifter mode to gplace
[12/29 22:36:50    172s] TDRefine: refinePlace mode is spiral
[12/29 22:36:50    172s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5236.8M, EPOCH TIME: 1735508210.961326
[12/29 22:36:50    172s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5236.8M, EPOCH TIME: 1735508210.961367
[12/29 22:36:50    172s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5236.8M, EPOCH TIME: 1735508210.961415
[12/29 22:36:50    172s] Processing tracks to init pin-track alignment.
[12/29 22:36:50    172s] z: 2, totalTracks: 1
[12/29 22:36:50    172s] z: 4, totalTracks: 1
[12/29 22:36:50    172s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:50    172s] Cell fpga_top LLGs are deleted
[12/29 22:36:50    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:50    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:50    172s] # Building fpga_top llgBox search-tree.
[12/29 22:36:50    172s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5236.8M, EPOCH TIME: 1735508210.964937
[12/29 22:36:50    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:50    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:50    172s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5236.8M, EPOCH TIME: 1735508210.965147
[12/29 22:36:50    172s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:50    172s] Core basic site is CoreSite
[12/29 22:36:50    172s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:50    172s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:36:50    172s] Fast DP-INIT is on for default
[12/29 22:36:50    172s] Keep-away cache is enable on metals: 1-5
[12/29 22:36:50    172s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:36:50    172s] Atter site array init, number of instance map data is 0.
[12/29 22:36:50    172s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.012, REAL:0.007, MEM:5236.8M, EPOCH TIME: 1735508210.971994
[12/29 22:36:50    172s] 
[12/29 22:36:50    172s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:50    172s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:50    172s] OPERPROF:         Starting CMU at level 5, MEM:5236.8M, EPOCH TIME: 1735508210.972981
[12/29 22:36:50    172s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:5236.8M, EPOCH TIME: 1735508210.973302
[12/29 22:36:50    172s] 
[12/29 22:36:50    172s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:50    172s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.014, REAL:0.009, MEM:5236.8M, EPOCH TIME: 1735508210.973882
[12/29 22:36:50    172s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5236.8M, EPOCH TIME: 1735508210.973923
[12/29 22:36:50    172s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5236.8M, EPOCH TIME: 1735508210.974066
[12/29 22:36:50    172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5236.8MB).
[12/29 22:36:50    172s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.018, REAL:0.013, MEM:5236.8M, EPOCH TIME: 1735508210.974797
[12/29 22:36:50    172s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.018, REAL:0.013, MEM:5236.8M, EPOCH TIME: 1735508210.974824
[12/29 22:36:50    172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.4
[12/29 22:36:50    172s] OPERPROF:   Starting Refine-Place at level 2, MEM:5236.8M, EPOCH TIME: 1735508210.974896
[12/29 22:36:50    172s] *** Starting refinePlace (0:02:52 mem=5236.8M) ***
[12/29 22:36:50    172s] Total net bbox length = 3.248e+05 (1.708e+05 1.540e+05) (ext = 5.480e+04)
[12/29 22:36:50    172s] 
[12/29 22:36:50    172s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:50    172s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:50    172s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:36:50    172s] Set min layer with default ( 2 )
[12/29 22:36:50    172s] Set max layer with default ( 127 )
[12/29 22:36:50    172s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:50    172s] Min route layer (adjusted) = 2
[12/29 22:36:50    172s] Max route layer (adjusted) = 5
[12/29 22:36:50    172s] Set min layer with default ( 2 )
[12/29 22:36:50    172s] Set max layer with default ( 127 )
[12/29 22:36:50    172s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:50    172s] Min route layer (adjusted) = 2
[12/29 22:36:50    172s] Max route layer (adjusted) = 5
[12/29 22:36:50    172s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5236.8M, EPOCH TIME: 1735508210.984727
[12/29 22:36:50    172s] Starting refinePlace ...
[12/29 22:36:50    172s] Set min layer with default ( 2 )
[12/29 22:36:50    172s] Set max layer with default ( 127 )
[12/29 22:36:50    172s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:50    172s] Min route layer (adjusted) = 2
[12/29 22:36:50    172s] Max route layer (adjusted) = 5
[12/29 22:36:50    172s] Set min layer with default ( 2 )
[12/29 22:36:50    172s] Set max layer with default ( 127 )
[12/29 22:36:50    172s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:50    172s] Min route layer (adjusted) = 2
[12/29 22:36:50    172s] Max route layer (adjusted) = 5
[12/29 22:36:50    172s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:36:50    172s] DDP markSite nrRow 153 nrJob 153
[12/29 22:36:51    172s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/29 22:36:51    172s] ** Cut row section cpu time 0:00:00.0.
[12/29 22:36:51    172s]  ** Cut row section real time 0:00:00.0.
[12/29 22:36:51    172s]    Spread Effort: high, pre-route mode, useDDP on.
[12/29 22:36:51    172s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=5204.8MB) @(0:02:52 - 0:02:53).
[12/29 22:36:51    172s] Move report: preRPlace moves 8697 insts, mean move: 0.37 um, max move: 5.73 um 
[12/29 22:36:51    172s] 	Max move on inst (sb_1__0_/mem_left_track_13/DFFRX1_1_): (995.66, 980.25) --> (994.06, 976.12)
[12/29 22:36:51    172s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[12/29 22:36:51    172s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5204.8M, EPOCH TIME: 1735508211.044247
[12/29 22:36:51    172s] Tweakage: fix icg 0, fix clk 0.
[12/29 22:36:51    172s] Tweakage: density cost 0, scale 0.4.
[12/29 22:36:51    172s] Tweakage: activity cost 0, scale 1.0.
[12/29 22:36:51    172s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:5332.8M, EPOCH TIME: 1735508211.054007
[12/29 22:36:51    172s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:5332.8M, EPOCH TIME: 1735508211.056897
[12/29 22:36:51    172s] Tweakage perm 341 insts, flip 3889 insts.
[12/29 22:36:51    172s] Tweakage perm 82 insts, flip 263 insts.
[12/29 22:36:51    172s] Tweakage perm 35 insts, flip 43 insts.
[12/29 22:36:51    172s] Tweakage perm 0 insts, flip 3 insts.
[12/29 22:36:51    172s] Tweakage perm 135 insts, flip 773 insts.
[12/29 22:36:51    172s] Tweakage perm 10 insts, flip 42 insts.
[12/29 22:36:51    172s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.315, REAL:0.287, MEM:5332.8M, EPOCH TIME: 1735508211.343961
[12/29 22:36:51    172s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.319, REAL:0.291, MEM:5332.8M, EPOCH TIME: 1735508211.345065
[12/29 22:36:51    172s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.334, REAL:0.303, MEM:5236.8M, EPOCH TIME: 1735508211.347708
[12/29 22:36:51    172s] Move report: Congestion aware Tweak moves 681 insts, mean move: 7.68 um, max move: 48.76 um 
[12/29 22:36:51    172s] 	Max move on inst (cby_0__1_/mux_right_ipin_0/INVX4_0_): (514.74, 785.68) --> (563.50, 785.68)
[12/29 22:36:51    172s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=5236.8mb) @(0:02:53 - 0:02:53).
[12/29 22:36:51    173s] 
[12/29 22:36:51    173s]  === Spiral for Logical I: (movable: 8697) ===
[12/29 22:36:51    173s] 
[12/29 22:36:51    173s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:36:51    173s] 
[12/29 22:36:51    173s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:36:51    173s] 
[12/29 22:36:51    173s]  Info: 0 filler has been deleted!
[12/29 22:36:51    173s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:36:51    173s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:36:51    173s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:36:51    173s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=5204.8MB) @(0:02:53 - 0:02:53).
[12/29 22:36:51    173s] Move report: Detail placement moves 8697 insts, mean move: 0.95 um, max move: 48.86 um 
[12/29 22:36:51    173s] 	Max move on inst (cby_0__1_/mux_right_ipin_0/INVX4_0_): (514.91, 785.95) --> (563.50, 785.68)
[12/29 22:36:51    173s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 5204.8MB
[12/29 22:36:51    173s] Statistics of distance of Instance movement in refine placement:
[12/29 22:36:51    173s]   maximum (X+Y) =        48.86 um
[12/29 22:36:51    173s]   inst (cby_0__1_/mux_right_ipin_0/INVX4_0_) with max move: (514.908, 785.951) -> (563.5, 785.68)
[12/29 22:36:51    173s]   mean    (X+Y) =         0.95 um
[12/29 22:36:51    173s] Summary Report:
[12/29 22:36:51    173s] Instances move: 8697 (out of 8697 movable)
[12/29 22:36:51    173s] Instances flipped: 0
[12/29 22:36:51    173s] Mean displacement: 0.95 um
[12/29 22:36:51    173s] Max displacement: 48.86 um (Instance: cby_0__1_/mux_right_ipin_0/INVX4_0_) (514.908, 785.951) -> (563.5, 785.68)
[12/29 22:36:51    173s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[12/29 22:36:51    173s] 	Violation at original loc: Overlapping with other instance
[12/29 22:36:51    173s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:36:51    173s] Total instances moved : 8697
[12/29 22:36:51    173s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.726, REAL:0.478, MEM:5204.8M, EPOCH TIME: 1735508211.463164
[12/29 22:36:51    173s] Total net bbox length = 3.147e+05 (1.612e+05 1.535e+05) (ext = 5.519e+04)
[12/29 22:36:51    173s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 5204.8MB
[12/29 22:36:51    173s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=5204.8MB) @(0:02:52 - 0:02:53).
[12/29 22:36:51    173s] *** Finished refinePlace (0:02:53 mem=5204.8M) ***
[12/29 22:36:51    173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.4
[12/29 22:36:51    173s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.739, REAL:0.492, MEM:5204.8M, EPOCH TIME: 1735508211.466655
[12/29 22:36:51    173s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5204.8M, EPOCH TIME: 1735508211.466716
[12/29 22:36:51    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8697).
[12/29 22:36:51    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:51    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:51    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:51    173s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.033, REAL:0.016, MEM:5229.8M, EPOCH TIME: 1735508211.482780
[12/29 22:36:51    173s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.791, REAL:0.522, MEM:5229.8M, EPOCH TIME: 1735508211.482860
[12/29 22:36:51    173s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5229.8M, EPOCH TIME: 1735508211.483929
[12/29 22:36:51    173s] Starting Early Global Route congestion estimation: mem = 5229.8M
[12/29 22:36:51    173s] (I)      Initializing eGR engine (regular)
[12/29 22:36:51    173s] Set min layer with default ( 2 )
[12/29 22:36:51    173s] Set max layer with default ( 127 )
[12/29 22:36:51    173s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:51    173s] Min route layer (adjusted) = 2
[12/29 22:36:51    173s] Max route layer (adjusted) = 5
[12/29 22:36:51    173s] (I)      clean place blk overflow:
[12/29 22:36:51    173s] (I)      H : enabled 1.00 0
[12/29 22:36:51    173s] (I)      V : enabled 1.00 0
[12/29 22:36:51    173s] (I)      Initializing eGR engine (regular)
[12/29 22:36:51    173s] Set min layer with default ( 2 )
[12/29 22:36:51    173s] Set max layer with default ( 127 )
[12/29 22:36:51    173s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:51    173s] Min route layer (adjusted) = 2
[12/29 22:36:51    173s] Max route layer (adjusted) = 5
[12/29 22:36:51    173s] (I)      clean place blk overflow:
[12/29 22:36:51    173s] (I)      H : enabled 1.00 0
[12/29 22:36:51    173s] (I)      V : enabled 1.00 0
[12/29 22:36:51    173s] (I)      Started Early Global Route kernel ( Curr Mem: 5.02 MB )
[12/29 22:36:51    173s] (I)      Running eGR Regular flow
[12/29 22:36:51    173s] (I)      # wire layers (front) : 6
[12/29 22:36:51    173s] (I)      # wire layers (back)  : 0
[12/29 22:36:51    173s] (I)      min wire layer : 1
[12/29 22:36:51    173s] (I)      max wire layer : 5
[12/29 22:36:51    173s] (I)      # cut layers (front) : 5
[12/29 22:36:51    173s] (I)      # cut layers (back)  : 0
[12/29 22:36:51    173s] (I)      min cut layer : 1
[12/29 22:36:51    173s] (I)      max cut layer : 4
[12/29 22:36:51    173s] (I)      ================================ Layers ================================
[12/29 22:36:51    173s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:51    173s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:36:51    173s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:51    173s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:36:51    173s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:36:51    173s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:51    173s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:36:51    173s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:36:51    173s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:36:51    173s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:51    173s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:36:51    173s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:36:51    173s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:36:51    173s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:36:51    173s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:51    173s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:36:51    173s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:36:51    173s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:36:51    173s] (I)      Started Import and model ( Curr Mem: 5.02 MB )
[12/29 22:36:51    173s] (I)      == Non-default Options ==
[12/29 22:36:51    173s] (I)      Maximum routing layer                              : 5
[12/29 22:36:51    173s] (I)      Top routing layer                                  : 5
[12/29 22:36:51    173s] (I)      Number of threads                                  : 8
[12/29 22:36:51    173s] (I)      Route tie net to shape                             : auto
[12/29 22:36:51    173s] (I)      Use non-blocking free Dbs wires                    : false
[12/29 22:36:51    173s] (I)      Method to set GCell size                           : row
[12/29 22:36:51    173s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:36:51    173s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:36:51    173s] (I)      ============== Pin Summary ==============
[12/29 22:36:51    173s] (I)      +-------+--------+---------+------------+
[12/29 22:36:51    173s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:36:51    173s] (I)      +-------+--------+---------+------------+
[12/29 22:36:51    173s] (I)      |     1 |  31060 |   98.91 |        Pin |
[12/29 22:36:51    173s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:36:51    173s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:36:51    173s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:36:51    173s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:36:51    173s] (I)      +-------+--------+---------+------------+
[12/29 22:36:51    173s] (I)      Custom ignore net properties:
[12/29 22:36:51    173s] (I)      1 : NotLegal
[12/29 22:36:51    173s] (I)      Default ignore net properties:
[12/29 22:36:51    173s] (I)      1 : Special
[12/29 22:36:51    173s] (I)      2 : Analog
[12/29 22:36:51    173s] (I)      3 : Fixed
[12/29 22:36:51    173s] (I)      4 : Skipped
[12/29 22:36:51    173s] (I)      5 : MixedSignal
[12/29 22:36:51    173s] (I)      Prerouted net properties:
[12/29 22:36:51    173s] (I)      1 : NotLegal
[12/29 22:36:51    173s] (I)      2 : Special
[12/29 22:36:51    173s] (I)      3 : Analog
[12/29 22:36:51    173s] (I)      4 : Fixed
[12/29 22:36:51    173s] (I)      5 : Skipped
[12/29 22:36:51    173s] (I)      6 : MixedSignal
[12/29 22:36:51    173s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:36:51    173s] (I)      Use row-based GCell size
[12/29 22:36:51    173s] (I)      Use row-based GCell align
[12/29 22:36:51    173s] (I)      layer 0 area = 83000
[12/29 22:36:51    173s] (I)      layer 1 area = 67600
[12/29 22:36:51    173s] (I)      layer 2 area = 240000
[12/29 22:36:51    173s] (I)      layer 3 area = 240000
[12/29 22:36:51    173s] (I)      layer 4 area = 4000000
[12/29 22:36:51    173s] (I)      GCell unit size   : 4140
[12/29 22:36:51    173s] (I)      GCell multiplier  : 1
[12/29 22:36:51    173s] (I)      GCell row height  : 4140
[12/29 22:36:51    173s] (I)      Actual row height : 4140
[12/29 22:36:51    173s] (I)      GCell align ref   : 479320 479320
[12/29 22:36:51    173s] [NR-eGR] Track table information for default rule: 
[12/29 22:36:51    173s] [NR-eGR] met1 has single uniform track structure
[12/29 22:36:51    173s] [NR-eGR] met2 has single uniform track structure
[12/29 22:36:51    173s] [NR-eGR] met3 has single uniform track structure
[12/29 22:36:51    173s] [NR-eGR] met4 has single uniform track structure
[12/29 22:36:51    173s] [NR-eGR] met5 has single uniform track structure
[12/29 22:36:51    173s] (I)      ============== Default via ===============
[12/29 22:36:51    173s] (I)      +---+------------------+-----------------+
[12/29 22:36:51    173s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:36:51    173s] (I)      +---+------------------+-----------------+
[12/29 22:36:51    173s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:36:51    173s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:36:51    173s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:36:51    173s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:36:51    173s] (I)      +---+------------------+-----------------+
[12/29 22:36:51    173s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:36:51    173s] [NR-eGR] Read 6281 PG shapes
[12/29 22:36:51    173s] [NR-eGR] Read 0 clock shapes
[12/29 22:36:51    173s] [NR-eGR] Read 0 other shapes
[12/29 22:36:51    173s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:36:51    173s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:36:51    173s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:36:51    173s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:36:51    173s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:36:51    173s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:36:51    173s] [NR-eGR] #Other Blockages    : 0
[12/29 22:36:51    173s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:36:51    173s] [NR-eGR] #prerouted nets         : 0
[12/29 22:36:51    173s] [NR-eGR] #prerouted special nets : 0
[12/29 22:36:51    173s] [NR-eGR] #prerouted wires        : 0
[12/29 22:36:51    173s] [NR-eGR] Read 8813 nets ( ignored 0 )
[12/29 22:36:51    173s] (I)        Front-side 8813 ( ignored 0 )
[12/29 22:36:51    173s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:36:51    173s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:36:51    173s] (I)      Reading macro buffers
[12/29 22:36:51    173s] (I)      Number of macro buffers: 0
[12/29 22:36:51    173s] (I)      early_global_route_priority property id does not exist.
[12/29 22:36:51    173s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[12/29 22:36:51    173s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[12/29 22:36:51    173s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[12/29 22:36:51    173s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[12/29 22:36:51    173s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/29 22:36:51    173s] (I)      Number of ignored nets                =      0
[12/29 22:36:51    173s] (I)      Number of connected nets              =      0
[12/29 22:36:51    173s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:36:51    173s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:36:51    173s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:36:51    173s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:36:51    173s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:36:51    173s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:36:51    173s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:36:51    173s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/29 22:36:51    173s] (I)      Ndr track 0 does not exist
[12/29 22:36:51    173s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:36:51    173s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:36:51    173s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:36:51    173s] (I)      Site width          :   460  (dbu)
[12/29 22:36:51    173s] (I)      Row height          :  4140  (dbu)
[12/29 22:36:51    173s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:36:51    173s] (I)      GCell width         :  4140  (dbu)
[12/29 22:36:51    173s] (I)      GCell height        :  4140  (dbu)
[12/29 22:36:51    173s] (I)      Grid                :   382   385     5
[12/29 22:36:51    173s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:36:51    173s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:36:51    173s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:36:51    173s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:36:51    173s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:36:51    173s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:36:51    173s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:36:51    173s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:36:51    173s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:36:51    173s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:36:51    173s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:36:51    173s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:36:51    173s] (I)      --------------------------------------------------------
[12/29 22:36:51    173s] 
[12/29 22:36:51    173s] [NR-eGR] ============ Routing rule table ============
[12/29 22:36:51    173s] [NR-eGR] Rule id: 0  Nets: 8781
[12/29 22:36:51    173s] [NR-eGR] ========================================
[12/29 22:36:51    173s] [NR-eGR] 
[12/29 22:36:51    173s] (I)      ======== NDR :  =========
[12/29 22:36:51    173s] (I)      +--------------+--------+
[12/29 22:36:51    173s] (I)      |           ID |      0 |
[12/29 22:36:51    173s] (I)      |         Name |        |
[12/29 22:36:51    173s] (I)      |      Default |    yes |
[12/29 22:36:51    173s] (I)      |  Clk Special |     no |
[12/29 22:36:51    173s] (I)      | Hard spacing |     no |
[12/29 22:36:51    173s] (I)      |    NDR track | (none) |
[12/29 22:36:51    173s] (I)      |      NDR via | (none) |
[12/29 22:36:51    173s] (I)      |  Extra space |      0 |
[12/29 22:36:51    173s] (I)      |      Shields |      0 |
[12/29 22:36:51    173s] (I)      |   Demand (H) |      1 |
[12/29 22:36:51    173s] (I)      |   Demand (V) |      1 |
[12/29 22:36:51    173s] (I)      |        #Nets |   8781 |
[12/29 22:36:51    173s] (I)      +--------------+--------+
[12/29 22:36:51    173s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:51    173s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:36:51    173s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:51    173s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:36:51    173s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:36:51    173s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:36:51    173s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:36:51    173s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:36:51    173s] (I)      =============== Blocked Tracks ===============
[12/29 22:36:51    173s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:51    173s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:36:51    173s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:51    173s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:36:51    173s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:36:51    173s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:36:51    173s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:36:51    173s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:36:51    173s] (I)      +-------+---------+----------+---------------+
[12/29 22:36:51    173s] (I)      Finished Import and model ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5.04 MB )
[12/29 22:36:51    173s] (I)      Reset routing kernel
[12/29 22:36:51    173s] (I)      Started Global Routing ( Curr Mem: 5.04 MB )
[12/29 22:36:51    173s] (I)      totalPins=29893  totalGlobalPin=29684 (99.30%)
[12/29 22:36:51    173s] (I)      ================= Net Group Info =================
[12/29 22:36:51    173s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:51    173s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:36:51    173s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:51    173s] (I)      |  1 |           8781 |      met2(2) |   met5(5) |
[12/29 22:36:51    173s] (I)      +----+----------------+--------------+-----------+
[12/29 22:36:51    173s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:36:51    173s] (I)      total 2D Demand : 202 = (0 H, 202 V)
[12/29 22:36:51    173s] (I)      #blocked GCells = 64770
[12/29 22:36:51    173s] (I)      #regions = 4
[12/29 22:36:51    173s] (I)      Adjusted 0 GCells for pin access
[12/29 22:36:51    173s] [NR-eGR] Layer group 1: route 8781 net(s) in layer range [2, 5]
[12/29 22:36:51    173s] (I)      
[12/29 22:36:51    173s] (I)      ============  Phase 1a Route ============
[12/29 22:36:51    173s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 107
[12/29 22:36:51    173s] (I)      Usage: 98177 = (49118 H, 49059 V) = (8.44% H, 4.37% V) = (2.033e+05um H, 2.031e+05um V)
[12/29 22:36:51    173s] (I)      
[12/29 22:36:51    173s] (I)      ============  Phase 1b Route ============
[12/29 22:36:51    173s] (I)      Usage: 98319 = (49135 H, 49184 V) = (8.44% H, 4.38% V) = (2.034e+05um H, 2.036e+05um V)
[12/29 22:36:51    173s] (I)      Overflow of layer group 1: 1.37% H + 0.07% V. EstWL: 4.070407e+05um
[12/29 22:36:51    173s] (I)      Congestion metric : 4.30%H 0.24%V, 4.55%HV
[12/29 22:36:51    173s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:36:51    173s] (I)      
[12/29 22:36:51    173s] (I)      ============  Phase 1c Route ============
[12/29 22:36:51    173s] (I)      Level2 Grid: 77 x 77
[12/29 22:36:51    173s] (I)      Usage: 98714 = (49307 H, 49407 V) = (8.47% H, 4.40% V) = (2.041e+05um H, 2.045e+05um V)
[12/29 22:36:51    173s] (I)      
[12/29 22:36:51    173s] (I)      ============  Phase 1d Route ============
[12/29 22:36:51    173s] (I)      Usage: 99217 = (49426 H, 49791 V) = (8.49% H, 4.44% V) = (2.046e+05um H, 2.061e+05um V)
[12/29 22:36:51    173s] (I)      
[12/29 22:36:51    173s] (I)      ============  Phase 1e Route ============
[12/29 22:36:51    173s] (I)      Usage: 99217 = (49426 H, 49791 V) = (8.49% H, 4.44% V) = (2.046e+05um H, 2.061e+05um V)
[12/29 22:36:51    173s] [NR-eGR] Early Global Route overflow of layer group 1: 1.11% H + 0.00% V. EstWL: 4.107584e+05um
[12/29 22:36:51    173s] (I)      
[12/29 22:36:51    173s] (I)      ============  Phase 1l Route ============
[12/29 22:36:51    174s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:36:51    174s] (I)      Layer  2:     691695     48817         0      600246      719946    (45.47%) 
[12/29 22:36:51    174s] (I)      Layer  3:     511966     96529      7798      465485      530049    (46.76%) 
[12/29 22:36:51    174s] (I)      Layer  4:     433320     24720       330      505753      481708    (51.22%) 
[12/29 22:36:51    174s] (I)      Layer  5:      71304      5455        70       92980       72942    (56.04%) 
[12/29 22:36:51    174s] (I)      Total:       1708285    175521      8198     1664464     1804643    (47.98%) 
[12/29 22:36:51    174s] (I)      
[12/29 22:36:51    174s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:36:51    174s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/29 22:36:51    174s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:36:51    174s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/29 22:36:51    174s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:36:51    174s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:51    174s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:36:51    174s] [NR-eGR]    met3 ( 3)      3210( 4.11%)       284( 0.36%)         2( 0.00%)   ( 4.48%) 
[12/29 22:36:51    174s] [NR-eGR]    met4 ( 4)       200( 0.28%)         2( 0.00%)         0( 0.00%)   ( 0.28%) 
[12/29 22:36:51    174s] [NR-eGR]    met5 ( 5)        68( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[12/29 22:36:51    174s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:36:51    174s] [NR-eGR]        Total      3478( 1.18%)       286( 0.10%)         2( 0.00%)   ( 1.28%) 
[12/29 22:36:51    174s] [NR-eGR] 
[12/29 22:36:51    174s] (I)      Finished Global Routing ( CPU: 0.65 sec, Real: 0.24 sec, Curr Mem: 5.04 MB )
[12/29 22:36:51    174s] (I)      Updating congestion map
[12/29 22:36:51    174s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:36:51    174s] [NR-eGR] Overflow after Early Global Route 3.02% H + 0.00% V
[12/29 22:36:51    174s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.36 sec, Curr Mem: 5.04 MB )
[12/29 22:36:51    174s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 5232.7M
[12/29 22:36:51    174s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.779, REAL:0.371, MEM:5232.7M, EPOCH TIME: 1735508211.855031
[12/29 22:36:51    174s] OPERPROF: Starting HotSpotCal at level 1, MEM:5232.7M, EPOCH TIME: 1735508211.855072
[12/29 22:36:51    174s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:51    174s] [hotspot] |            |   max hotspot | total hotspot |
[12/29 22:36:51    174s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:51    174s] [hotspot] | normalized |          3.54 |         34.49 |
[12/29 22:36:51    174s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:51    174s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.54, normalized total congestion hotspot area = 34.49 (area is in unit of 4 std-cell row bins)
[12/29 22:36:51    174s] [hotspot] max/total 3.54/34.49, big hotspot (>10) total 0.00
[12/29 22:36:51    174s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] |  1  |   798.10   500.02   864.34   566.26 |        2.89   | grid_clb_1__1_/logical_til... |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] |  2  |   864.34   698.74   930.58   764.98 |        2.89   | grid_clb_1__1_/logical_til... |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] |  3  |   764.98   764.98   831.22   831.22 |        2.89   | grid_clb_1__1_/logical_til... |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] |  4  |   798.10   665.62   864.34   731.86 |        2.75   | grid_clb_1__1_/logical_til... |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] |  5  |   599.38   698.74   665.62   764.98 |        1.84   | grid_clb_1__1_/logical_til... |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:51    174s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:51    174s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:51    174s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:51    174s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:51    174s] Top 5 hotspots total area: 13.25
[12/29 22:36:51    174s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.007, MEM:5232.7M, EPOCH TIME: 1735508211.862208
[12/29 22:36:51    174s] OPERPROF: Starting HotSpotCal at level 1, MEM:5232.7M, EPOCH TIME: 1735508211.862284
[12/29 22:36:51    174s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:51    174s] [hotspot] |            |   max hotspot | total hotspot |
[12/29 22:36:51    174s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:51    174s] [hotspot] | normalized |          3.54 |         34.49 |
[12/29 22:36:51    174s] [hotspot] +------------+---------------+---------------+
[12/29 22:36:51    174s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 3.54, normalized total congestion hotspot area = 34.49 (area is in unit of 4 std-cell row bins)
[12/29 22:36:51    174s] [hotspot] max/total 3.54/34.49, big hotspot (>10) total 0.00
[12/29 22:36:51    174s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] |  1  |   798.10   500.02   864.34   566.26 |        2.89   | grid_clb_1__1_/logical_til... |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] |  2  |   864.34   698.74   930.58   764.98 |        2.89   | grid_clb_1__1_/logical_til... |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] |  3  |   764.98   764.98   831.22   831.22 |        2.89   | grid_clb_1__1_/logical_til... |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] |  4  |   798.10   665.62   864.34   731.86 |        2.75   | grid_clb_1__1_/logical_til... |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot] |  5  |   599.38   698.74   665.62   764.98 |        1.84   | grid_clb_1__1_/logical_til... |
[12/29 22:36:51    174s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:36:51    174s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:51    174s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:51    174s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:51    174s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:51    174s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:36:51    174s] Top 5 hotspots total area: 13.25
[12/29 22:36:51    174s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:5232.7M, EPOCH TIME: 1735508211.867745
[12/29 22:36:51    174s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:5232.7M, EPOCH TIME: 1735508211.867790
[12/29 22:36:51    174s] Starting Early Global Route wiring: mem = 5232.7M
[12/29 22:36:51    174s] (I)      Running track assignment and export wires
[12/29 22:36:51    174s] (I)      Delete wires for 8781 nets 
[12/29 22:36:51    174s] (I)      ============= Track Assignment ============
[12/29 22:36:51    174s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.04 MB )
[12/29 22:36:51    174s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:36:51    174s] (I)      Run Multi-thread track assignment
[12/29 22:36:51    174s] (I)      Finished Track Assignment (8T) ( CPU: 0.17 sec, Real: 0.03 sec, Curr Mem: 5.06 MB )
[12/29 22:36:51    174s] (I)      Started Export ( Curr Mem: 5.06 MB )
[12/29 22:36:51    174s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:36:51    174s] [NR-eGR] Total eGR-routed clock nets wire length: 12923um, number of vias: 4672
[12/29 22:36:51    174s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:36:51    174s] [NR-eGR]               Length (um)   Vias 
[12/29 22:36:51    174s] [NR-eGR] ---------------------------------
[12/29 22:36:51    174s] [NR-eGR]  met1  (1H)             0  29582 
[12/29 22:36:51    174s] [NR-eGR]  met2  (2V)        176000  41423 
[12/29 22:36:51    174s] [NR-eGR]  met3  (3H)        189864   7705 
[12/29 22:36:51    174s] [NR-eGR]  met4  (4V)         40325   6038 
[12/29 22:36:51    174s] [NR-eGR]  met5  (5H)         20223      0 
[12/29 22:36:51    174s] [NR-eGR] ---------------------------------
[12/29 22:36:51    174s] [NR-eGR]        Total       426412  84748 
[12/29 22:36:51    174s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:36:51    174s] [NR-eGR] Total half perimeter of net bounding box: 314691um
[12/29 22:36:51    174s] [NR-eGR] Total length: 426412um, number of vias: 84748
[12/29 22:36:51    174s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:36:51    174s] (I)      == Layer wire length by net rule ==
[12/29 22:36:51    174s] (I)                     Default 
[12/29 22:36:51    174s] (I)      -----------------------
[12/29 22:36:51    174s] (I)       met1  (1H)        0um 
[12/29 22:36:51    174s] (I)       met2  (2V)   176000um 
[12/29 22:36:51    174s] (I)       met3  (3H)   189864um 
[12/29 22:36:51    174s] (I)       met4  (4V)    40325um 
[12/29 22:36:51    174s] (I)       met5  (5H)    20223um 
[12/29 22:36:51    174s] (I)      -----------------------
[12/29 22:36:51    174s] (I)             Total  426412um 
[12/29 22:36:51    174s] (I)      == Layer via count by net rule ==
[12/29 22:36:51    174s] (I)                    Default 
[12/29 22:36:51    174s] (I)      ----------------------
[12/29 22:36:51    174s] (I)       met1  (1H)     29582 
[12/29 22:36:51    174s] (I)       met2  (2V)     41423 
[12/29 22:36:51    174s] (I)       met3  (3H)      7705 
[12/29 22:36:51    174s] (I)       met4  (4V)      6038 
[12/29 22:36:51    174s] (I)       met5  (5H)         0 
[12/29 22:36:51    174s] (I)      ----------------------
[12/29 22:36:51    174s] (I)             Total    84748 
[12/29 22:36:52    174s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.12 sec, Curr Mem: 4.88 MB )
[12/29 22:36:52    174s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:36:52    174s] (I)      Global routing data unavailable, rerun eGR
[12/29 22:36:52    174s] (I)      Initializing eGR engine (regular)
[12/29 22:36:52    174s] Set min layer with default ( 2 )
[12/29 22:36:52    174s] Set max layer with default ( 127 )
[12/29 22:36:52    174s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:36:52    174s] Min route layer (adjusted) = 2
[12/29 22:36:52    174s] Max route layer (adjusted) = 5
[12/29 22:36:52    174s] (I)      clean place blk overflow:
[12/29 22:36:52    174s] (I)      H : enabled 1.00 0
[12/29 22:36:52    174s] (I)      V : enabled 1.00 0
[12/29 22:36:52    174s] Early Global Route wiring runtime: 0.17 seconds, mem = 5120.1M
[12/29 22:36:52    174s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.355, REAL:0.173, MEM:5120.1M, EPOCH TIME: 1735508212.040538
[12/29 22:36:52    174s] 0 delay mode for cte disabled.
[12/29 22:36:52    174s] SKP cleared!
[12/29 22:36:52    174s] 
[12/29 22:36:52    174s] *** Finished incrementalPlace (cpu=0:00:51.0, real=0:00:14.0)***
[12/29 22:36:52    174s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4912.1M, EPOCH TIME: 1735508212.075556
[12/29 22:36:52    174s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4912.1M, EPOCH TIME: 1735508212.075619
[12/29 22:36:52    174s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4912.1M, EPOCH TIME: 1735508212.079302
[12/29 22:36:52    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:52    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:52    174s] Cell fpga_top LLGs are deleted
[12/29 22:36:52    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:52    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:52    174s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:4874.1M, EPOCH TIME: 1735508212.082570
[12/29 22:36:52    174s] Start to check current routing status for nets...
[12/29 22:36:52    174s] All nets are already routed correctly.
[12/29 22:36:52    174s] End to check current routing status for nets (mem=4874.1M)
[12/29 22:36:52    174s] Extraction called for design 'fpga_top' of instances=8749 and nets=11488 using extraction engine 'preRoute' .
[12/29 22:36:52    174s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:36:52    174s] RC Extraction called in multi-corner(1) mode.
[12/29 22:36:52    174s] RCMode: PreRoute
[12/29 22:36:52    174s]       RC Corner Indexes            0   
[12/29 22:36:52    174s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:36:52    174s] Resistance Scaling Factor    : 1.00000 
[12/29 22:36:52    174s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:36:52    174s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:36:52    174s] Shrink Factor                : 1.00000
[12/29 22:36:52    174s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:36:52    174s] Using Quantus QRC technology file ...
[12/29 22:36:52    174s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:36:52    174s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:36:52    174s] eee: pegSigSF=1.070000
[12/29 22:36:52    174s] Initializing multi-corner resistance tables ...
[12/29 22:36:52    174s] eee: Grid unit RC data computation started
[12/29 22:36:52    174s] eee: Grid unit RC data computation completed
[12/29 22:36:52    174s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[12/29 22:36:52    174s] eee: l=2 avDens=0.094077 usedTrk=4251.211592 availTrk=45188.657881 sigTrk=4251.211592
[12/29 22:36:52    174s] eee: l=3 avDens=0.150962 usedTrk=4600.919076 availTrk=30477.237577 sigTrk=4600.919076
[12/29 22:36:52    174s] eee: l=4 avDens=0.061662 usedTrk=1763.908550 availTrk=28606.019516 sigTrk=1763.908550
[12/29 22:36:52    174s] eee: l=5 avDens=0.167867 usedTrk=983.075870 availTrk=5856.272020 sigTrk=983.075870
[12/29 22:36:52    174s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:52    174s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:36:52    174s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315732 uaWl=1.000000 uaWlH=0.142000 aWlH=0.000000 lMod=0 pMax=0.842000 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:36:52    174s] eee: NetCapCache creation started. (Current Mem: 4874.102M) 
[12/29 22:36:52    174s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4874.102M) 
[12/29 22:36:52    174s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:36:52    174s] eee: Metal Layers Info:
[12/29 22:36:52    174s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:52    174s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:36:52    174s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:52    174s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:36:52    174s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:36:52    174s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:36:52    174s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:36:52    174s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:36:52    174s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:52    174s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:36:52    174s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4874.102M)
[12/29 22:36:52    174s] **optDesign ... cpu = 0:01:10, real = 0:00:33, mem = 3022.8M, totSessionCpu=0:02:55 **
[12/29 22:36:52    174s] Starting delay calculation for Setup views
[12/29 22:36:52    174s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:36:52    174s] #################################################################################
[12/29 22:36:52    174s] # Design Stage: PreRoute
[12/29 22:36:52    174s] # Design Name: fpga_top
[12/29 22:36:52    174s] # Design Mode: 130nm
[12/29 22:36:52    174s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:36:52    174s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:36:52    174s] # Signoff Settings: SI Off 
[12/29 22:36:52    174s] #################################################################################
[12/29 22:36:52    175s] Calculate delays in BcWc mode...
[12/29 22:36:52    175s] Topological Sorting (REAL = 0:00:00.0, MEM = 4859.3M, InitMEM = 4859.3M)
[12/29 22:36:52    175s] Start delay calculation (fullDC) (8 T). (MEM=3131.93)
[12/29 22:36:52    175s] End AAE Lib Interpolated Model. (MEM=4870.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:36:52    177s] Total number of fetched objects 10780
[12/29 22:36:52    177s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:36:52    177s] End delay calculation. (MEM=3178.75 CPU=0:00:01.5 REAL=0:00:00.0)
[12/29 22:36:52    177s] End delay calculation (fullDC). (MEM=3178.75 CPU=0:00:01.8 REAL=0:00:00.0)
[12/29 22:36:52    177s] *** CDM Built up (cpu=0:00:02.4  real=0:00:00.0  mem= 5300.4M) ***
[12/29 22:36:53    177s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:02:57 mem=5300.4M)
[12/29 22:36:53    177s] Begin: Collecting metrics
[12/29 22:36:53    177s] **INFO: Starting Blocking QThread with 8 CPU
[12/29 22:36:53    177s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/29 22:36:53    177s] Multi-CPU acceleration using 8 CPU(s).
[12/29 22:36:53      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.4M
[12/29 22:36:53      0s] Multithreaded Timing Analysis is initialized with 8 threads
[12/29 22:36:53      0s] 
[12/29 22:36:53      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3251.6M, current mem=2399.2M)
[12/29 22:36:53      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3251.6M, current mem=2400.7M)
[12/29 22:36:53      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.0M
[12/29 22:36:53      0s] 
[12/29 22:36:53      0s] =============================================================================================
[12/29 22:36:53      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[12/29 22:36:53      0s]                                                                                 23.31-s109_1
[12/29 22:36:53      0s] =============================================================================================
[12/29 22:36:53      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:53      0s] ---------------------------------------------------------------------------------------------
[12/29 22:36:53      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:53      0s] ---------------------------------------------------------------------------------------------
[12/29 22:36:53      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:53      0s] ---------------------------------------------------------------------------------------------
[12/29 22:36:53      0s] 

[12/29 22:36:53    177s]  
_______________________________________________________________________
[12/29 22:36:53    177s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       35.19 |            |              | 0:00:01  |        4582 |  117 | 317 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4598 |      |     |
| drv_fixing              |     0.000 |    2.681 |         0 |        0 |       35.19 |            |              | 0:00:00  |        4600 |      |     |
| drv_fixing_2            |     0.000 |    2.681 |         0 |        0 |       36.63 |            |              | 0:00:02  |        4781 |    0 |   1 |
| global_opt              |           |    2.681 |           |        0 |       36.63 |            |              | 0:00:00  |        4814 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.52 |            |              | 0:00:01  |        4801 |      |     |
| incremental_replacement |           |          |           |          |             |       3.54 |        34.49 | 0:00:15  |        5229 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:36:53    177s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3251.6M, current mem=3134.3M)

[12/29 22:36:53    177s] End: Collecting metrics
[12/29 22:36:53    177s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:54.2/0:00:15.3 (3.5), totSession cpu/real = 0:02:57.6/0:04:56.0 (0.6), mem = 4850.4M
[12/29 22:36:53    177s] 
[12/29 22:36:53    177s] =============================================================================================
[12/29 22:36:53    177s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.31-s109_1
[12/29 22:36:53    177s] =============================================================================================
[12/29 22:36:53    177s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:53    177s] ---------------------------------------------------------------------------------------------
[12/29 22:36:53    177s] [ MetricReport           ]      1   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.2    0.5
[12/29 22:36:53    177s] [ RefinePlace            ]      2   0:00:01.0  (   6.7 % )     0:00:01.0 /  0:00:01.5    1.5
[12/29 22:36:53    177s] [ DetailPlaceInit        ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:36:53    177s] [ ExtractRC              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[12/29 22:36:53    177s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   1.2 % )     0:00:00.9 /  0:00:02.8    3.1
[12/29 22:36:53    177s] [ FullDelayCalc          ]      1   0:00:00.7  (   4.3 % )     0:00:00.7 /  0:00:02.4    3.5
[12/29 22:36:53    177s] [ TimingUpdate           ]      3   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.6    3.4
[12/29 22:36:53    177s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:53    177s] [ MISC                   ]          0:00:12.7  (  83.1 % )     0:00:12.7 /  0:00:49.1    3.9
[12/29 22:36:53    177s] ---------------------------------------------------------------------------------------------
[12/29 22:36:53    177s]  IncrReplace #1 TOTAL               0:00:15.3  ( 100.0 % )     0:00:15.3 /  0:00:54.2    3.5
[12/29 22:36:53    177s] ---------------------------------------------------------------------------------------------
[12/29 22:36:53    177s] 
[12/29 22:36:53    177s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[12/29 22:36:53    177s] Deleting Lib Analyzer.
[12/29 22:36:53    177s] Begin: GigaOpt DRV Optimization
[12/29 22:36:53    177s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/29 22:36:53    177s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:57.7/0:04:56.1 (0.6), mem = 4874.4M
[12/29 22:36:53    177s] Info: 39 io nets excluded
[12/29 22:36:53    177s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:36:53    177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.7
[12/29 22:36:53    177s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 22:36:53    177s] 
[12/29 22:36:53    177s] Creating Lib Analyzer ...
[12/29 22:36:53    177s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:36:53    177s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:36:53    177s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:36:53    177s] 
[12/29 22:36:53    177s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:53    177s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:58 mem=4874.4M
[12/29 22:36:53    177s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:58 mem=4874.4M
[12/29 22:36:53    177s] Creating Lib Analyzer, finished. 
[12/29 22:36:53    177s] 
[12/29 22:36:53    177s] Active Setup views: VIEW_SETUP 
[12/29 22:36:53    177s] Cell fpga_top LLGs are deleted
[12/29 22:36:53    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:53    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:53    177s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4874.4M, EPOCH TIME: 1735508213.870040
[12/29 22:36:53    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:53    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:53    177s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4874.4M, EPOCH TIME: 1735508213.870245
[12/29 22:36:53    177s] Max number of tech site patterns supported in site array is 256.
[12/29 22:36:53    177s] Core basic site is CoreSite
[12/29 22:36:53    177s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:36:53    177s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:36:53    177s] Fast DP-INIT is on for default
[12/29 22:36:53    177s] Atter site array init, number of instance map data is 0.
[12/29 22:36:53    177s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.008, MEM:4874.4M, EPOCH TIME: 1735508213.877983
[12/29 22:36:53    177s] 
[12/29 22:36:53    177s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:53    177s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:53    177s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.010, MEM:4874.4M, EPOCH TIME: 1735508213.879601
[12/29 22:36:53    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:53    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:53    177s] [oiPhyDebug] optDemand 1637571738400.00, spDemand 144707738400.00.
[12/29 22:36:53    177s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8749
[12/29 22:36:53    177s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/29 22:36:53    177s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:58 mem=4874.4M
[12/29 22:36:53    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:4874.4M, EPOCH TIME: 1735508213.882471
[12/29 22:36:53    177s] Processing tracks to init pin-track alignment.
[12/29 22:36:53    177s] z: 2, totalTracks: 1
[12/29 22:36:53    177s] z: 4, totalTracks: 1
[12/29 22:36:53    177s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:53    178s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4874.4M, EPOCH TIME: 1735508213.885382
[12/29 22:36:53    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:53    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:53    178s] 
[12/29 22:36:53    178s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:53    178s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:53    178s] OPERPROF:     Starting CMU at level 3, MEM:4874.4M, EPOCH TIME: 1735508213.888148
[12/29 22:36:53    178s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4874.4M, EPOCH TIME: 1735508213.888465
[12/29 22:36:53    178s] 
[12/29 22:36:53    178s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:53    178s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:4874.4M, EPOCH TIME: 1735508213.889037
[12/29 22:36:53    178s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4874.4M, EPOCH TIME: 1735508213.889079
[12/29 22:36:53    178s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4874.4M, EPOCH TIME: 1735508213.889221
[12/29 22:36:53    178s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4874.4MB).
[12/29 22:36:53    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.007, MEM:4874.4M, EPOCH TIME: 1735508213.889966
[12/29 22:36:53    178s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:36:53    178s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8749
[12/29 22:36:53    178s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:58 mem=4874.4M
[12/29 22:36:53    178s] ### Creating RouteCongInterface, started
[12/29 22:36:53    178s] 
[12/29 22:36:53    178s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/29 22:36:53    178s] 
[12/29 22:36:53    178s] #optDebug: {0, 1.000}
[12/29 22:36:53    178s] ### Creating RouteCongInterface, finished
[12/29 22:36:53    178s] {MG  {4 0 40 0.68449} }
[12/29 22:36:53    178s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:54    178s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:54    178s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:54    178s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:54    178s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:54    178s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:54    178s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:54    178s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:36:54    178s] AoF 2314.0790um
[12/29 22:36:54    178s] [GPS-DRV] Optimizer inputs ============================= 
[12/29 22:36:54    178s] [GPS-DRV] drvFixingStage: Small Scale
[12/29 22:36:54    178s] [GPS-DRV] costLowerBound: 0.1
[12/29 22:36:54    178s] [GPS-DRV] setupTNSCost  : 3
[12/29 22:36:54    178s] [GPS-DRV] maxIter       : 3
[12/29 22:36:54    178s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/29 22:36:54    178s] [GPS-DRV] Optimizer parameters ============================= 
[12/29 22:36:54    178s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/29 22:36:54    178s] [GPS-DRV] maxDensity (design): 0.95
[12/29 22:36:54    178s] [GPS-DRV] maxLocalDensity: 1.2
[12/29 22:36:54    178s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/29 22:36:54    178s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[12/29 22:36:54    178s] [GPS-DRV] isCPECostingOn: false
[12/29 22:36:54    178s] [GPS-DRV] All active and enabled setup views
[12/29 22:36:54    178s] [GPS-DRV]     VIEW_SETUP
[12/29 22:36:54    178s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/29 22:36:54    178s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/29 22:36:54    178s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/29 22:36:54    178s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[12/29 22:36:54    178s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/29 22:36:54    178s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5264.1M, EPOCH TIME: 1735508214.043108
[12/29 22:36:54    178s] Found 0 hard placement blockage before merging.
[12/29 22:36:54    178s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5264.1M, EPOCH TIME: 1735508214.043222
[12/29 22:36:54    178s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[12/29 22:36:54    178s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/29 22:36:54    178s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:54    178s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/29 22:36:54    178s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:54    178s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/29 22:36:54    178s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:54    178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:54    178s] Dumping Information for Job ...
[12/29 22:36:54    178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:54    178s] Info: violation cost 5.120358 (cap = 1.825149, tran = 3.295208, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:54    178s] |    11|    81|    -0.13|    15|    15|    -0.07|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 36.52%|          |         |
[12/29 22:36:54    178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:54    178s] Dumping Information for Job ...
[12/29 22:36:54    178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:54    178s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:54    178s] |     0|     0|     0.00|     1|     1|    -0.07|     0|     0|     0|     0|     2.68|     0.00|      11|       0|      10| 36.54%| 0:00:00.0|  5530.8M|
[12/29 22:36:54    178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:54    178s] Dumping Information for Job ...
[12/29 22:36:54    178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:54    178s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:54    178s] |     0|     0|     0.00|     1|     1|    -0.07|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 36.54%| 0:00:00.0|  5530.8M|
[12/29 22:36:54    178s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:54    178s] 
[12/29 22:36:54    178s] ###############################################################################
[12/29 22:36:54    178s] #
[12/29 22:36:54    178s] #  Large fanout net report:  
[12/29 22:36:54    178s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/29 22:36:54    178s] #     - current density: 36.54
[12/29 22:36:54    178s] #
[12/29 22:36:54    178s] #  List of high fanout nets:
[12/29 22:36:54    178s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/29 22:36:54    178s] #                   - multi-driver net with 2 drivers
[12/29 22:36:54    178s] #                   - Ignored for optimization
[12/29 22:36:54    178s] #
[12/29 22:36:54    178s] ###############################################################################
[12/29 22:36:54    178s] Bottom Preferred Layer:
[12/29 22:36:54    178s]     None
[12/29 22:36:54    178s] Via Pillar Rule:
[12/29 22:36:54    178s]     None
[12/29 22:36:54    178s] Finished writing unified metrics of routing constraints.
[12/29 22:36:54    178s] 
[12/29 22:36:54    178s] 
[12/29 22:36:54    178s] =======================================================================
[12/29 22:36:54    178s]                 Reasons for remaining drv violations
[12/29 22:36:54    178s] =======================================================================
[12/29 22:36:54    178s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[12/29 22:36:54    178s] 
[12/29 22:36:54    178s] MultiBuffering failure reasons
[12/29 22:36:54    178s] ------------------------------------------------
[12/29 22:36:54    178s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/29 22:36:54    178s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[12/29 22:36:54    178s] 
[12/29 22:36:54    178s] 
[12/29 22:36:54    178s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=5530.8M) ***
[12/29 22:36:54    178s] 
[12/29 22:36:54    178s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:36:54    178s] Total-nets :: 8824, Stn-nets :: 32, ratio :: 0.362647 %, Total-len 426414, Stn-len 0
[12/29 22:36:54    178s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8760
[12/29 22:36:54    178s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5402.8M, EPOCH TIME: 1735508214.278144
[12/29 22:36:54    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8708).
[12/29 22:36:54    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    178s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.011, MEM:4985.8M, EPOCH TIME: 1735508214.289196
[12/29 22:36:54    178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.7
[12/29 22:36:54    178s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:00.7 (1.8), totSession cpu/real = 0:02:59.0/0:04:56.8 (0.6), mem = 4985.8M
[12/29 22:36:54    178s] 
[12/29 22:36:54    178s] =============================================================================================
[12/29 22:36:54    178s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              23.31-s109_1
[12/29 22:36:54    178s] =============================================================================================
[12/29 22:36:54    178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:54    178s] ---------------------------------------------------------------------------------------------
[12/29 22:36:54    178s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:36:54    178s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  27.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:54    178s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:54    178s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    2.3
[12/29 22:36:54    178s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:36:54    178s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.5
[12/29 22:36:54    178s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:54    178s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.5    2.8
[12/29 22:36:54    178s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.4    2.7
[12/29 22:36:54    178s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:54    178s] [ OptEval                ]      2   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.2    2.8
[12/29 22:36:54    178s] [ OptCommit              ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/29 22:36:54    178s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.9
[12/29 22:36:54    178s] [ IncrDelayCalc          ]      7   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.2    3.1
[12/29 22:36:54    178s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    5.1
[12/29 22:36:54    178s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    2.4
[12/29 22:36:54    178s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:54    178s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    2.9
[12/29 22:36:54    178s] [ MISC                   ]          0:00:00.2  (  32.6 % )     0:00:00.2 /  0:00:00.4    1.8
[12/29 22:36:54    178s] ---------------------------------------------------------------------------------------------
[12/29 22:36:54    178s]  DrvOpt #4 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.2    1.8
[12/29 22:36:54    178s] ---------------------------------------------------------------------------------------------
[12/29 22:36:54    178s] 
[12/29 22:36:54    178s] End: GigaOpt DRV Optimization
[12/29 22:36:54    178s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/29 22:36:54    178s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4985.8M, EPOCH TIME: 1735508214.294107
[12/29 22:36:54    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    178s] 
[12/29 22:36:54    178s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:54    178s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:54    178s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4985.8M, EPOCH TIME: 1735508214.297629
[12/29 22:36:54    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    179s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=4985.8M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.542%
Routing Overflow: 3.02% H and 0.00% V
------------------------------------------------------------------

[12/29 22:36:54    179s] **optDesign ... cpu = 0:01:14, real = 0:00:35, mem = 3248.0M, totSessionCpu=0:02:59 **
[12/29 22:36:54    179s] Begin: Collecting metrics
[12/29 22:36:54    179s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       35.19 |            |              | 0:00:01  |        4582 |  117 | 317 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4598 |      |     |
| drv_fixing              |     0.000 |    2.681 |         0 |        0 |       35.19 |            |              | 0:00:00  |        4600 |      |     |
| drv_fixing_2            |     0.000 |    2.681 |         0 |        0 |       36.63 |            |              | 0:00:02  |        4781 |    0 |   1 |
| global_opt              |           |    2.681 |           |        0 |       36.63 |            |              | 0:00:00  |        4814 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.52 |            |              | 0:00:01  |        4801 |      |     |
| incremental_replacement |           |          |           |          |             |       3.54 |        34.49 | 0:00:15  |        5229 |      |     |
| drv_fixing_3            |     2.679 |    0.000 |         0 |        0 |       36.54 |            |              | 0:00:01  |        4987 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:36:54    179s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3248.0M, current mem=3248.0M)

[12/29 22:36:54    179s] End: Collecting metrics
[12/29 22:36:54    179s] *** Timing Is met
[12/29 22:36:54    179s] *** Check timing (0:00:00.0)
[12/29 22:36:54    179s] *** Timing Is met
[12/29 22:36:54    179s] *** Check timing (0:00:00.0)
[12/29 22:36:54    179s] *** Timing Is met
[12/29 22:36:54    179s] *** Check timing (0:00:00.0)
[12/29 22:36:54    179s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/29 22:36:54    179s] Info: 39 io nets excluded
[12/29 22:36:54    179s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:36:54    179s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=4988.9M
[12/29 22:36:54    179s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=4988.9M
[12/29 22:36:54    179s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/29 22:36:54    179s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5346.6M, EPOCH TIME: 1735508214.797497
[12/29 22:36:54    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    179s] 
[12/29 22:36:54    179s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:54    179s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:54    179s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.003, MEM:5346.6M, EPOCH TIME: 1735508214.800931
[12/29 22:36:54    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    179s] [oiPhyDebug] optDemand 1637666958400.00, spDemand 144802958400.00.
[12/29 22:36:54    179s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8760
[12/29 22:36:54    179s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:36:54    179s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:00 mem=5346.6M
[12/29 22:36:54    179s] OPERPROF: Starting DPlace-Init at level 1, MEM:5346.6M, EPOCH TIME: 1735508214.803433
[12/29 22:36:54    179s] Processing tracks to init pin-track alignment.
[12/29 22:36:54    179s] z: 2, totalTracks: 1
[12/29 22:36:54    179s] z: 4, totalTracks: 1
[12/29 22:36:54    179s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:54    179s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5346.6M, EPOCH TIME: 1735508214.806019
[12/29 22:36:54    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:54    179s] 
[12/29 22:36:54    179s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:54    179s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:54    179s] OPERPROF:     Starting CMU at level 3, MEM:5346.6M, EPOCH TIME: 1735508214.809556
[12/29 22:36:54    179s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:5346.6M, EPOCH TIME: 1735508214.810056
[12/29 22:36:54    179s] 
[12/29 22:36:54    179s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:54    179s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.005, MEM:5346.6M, EPOCH TIME: 1735508214.810817
[12/29 22:36:54    179s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5346.6M, EPOCH TIME: 1735508214.810900
[12/29 22:36:54    179s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5346.6M, EPOCH TIME: 1735508214.811136
[12/29 22:36:54    179s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5346.6MB).
[12/29 22:36:54    179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.009, MEM:5346.6M, EPOCH TIME: 1735508214.812314
[12/29 22:36:54    179s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:36:54    179s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8760
[12/29 22:36:54    179s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:00 mem=5378.6M
[12/29 22:36:54    179s] Begin: Area Reclaim Optimization
[12/29 22:36:54    179s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:00.0/0:04:57.3 (0.6), mem = 5378.6M
[12/29 22:36:54    179s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.8
[12/29 22:36:54    180s] 
[12/29 22:36:54    180s] Active Setup views: VIEW_SETUP 
[12/29 22:36:54    180s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8760
[12/29 22:36:54    180s] ### Creating RouteCongInterface, started
[12/29 22:36:54    180s] 
[12/29 22:36:54    180s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:36:54    180s] 
[12/29 22:36:54    180s] #optDebug: {0, 1.000}
[12/29 22:36:54    180s] ### Creating RouteCongInterface, finished
[12/29 22:36:54    180s] {MG  {4 0 40 0.68449} }
[12/29 22:36:54    180s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5378.6M, EPOCH TIME: 1735508214.918985
[12/29 22:36:54    180s] Found 0 hard placement blockage before merging.
[12/29 22:36:54    180s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5378.6M, EPOCH TIME: 1735508214.919120
[12/29 22:36:54    180s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 36.54
[12/29 22:36:54    180s] +---------+---------+--------+--------+------------+--------+
[12/29 22:36:54    180s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/29 22:36:54    180s] +---------+---------+--------+--------+------------+--------+
[12/29 22:36:54    180s] |   36.54%|        -|   0.000|   0.000|   0:00:00.0| 5378.6M|
[12/29 22:36:54    180s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:36:54    180s] |   36.54%|        0|   0.000|   0.000|   0:00:00.0| 5378.6M|
[12/29 22:36:55    180s] |   36.54%|        2|   0.000|   0.000|   0:00:01.0| 5531.2M|
[12/29 22:36:55    180s] |   36.53%|        2|   0.000|   0.000|   0:00:00.0| 5531.2M|
[12/29 22:36:55    180s] |   36.53%|        0|   0.000|   0.000|   0:00:00.0| 5531.2M|
[12/29 22:36:55    180s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:36:55    180s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[12/29 22:36:55    180s] |   36.53%|        0|   0.000|   0.000|   0:00:00.0| 5531.2M|
[12/29 22:36:55    180s] +---------+---------+--------+--------+------------+--------+
[12/29 22:36:55    180s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 36.53
[12/29 22:36:55    180s] 
[12/29 22:36:55    180s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 2 **
[12/29 22:36:55    180s] --------------------------------------------------------------
[12/29 22:36:55    180s] |                                   | Total     | Sequential |
[12/29 22:36:55    180s] --------------------------------------------------------------
[12/29 22:36:55    180s] | Num insts resized                 |       2  |       0    |
[12/29 22:36:55    180s] | Num insts undone                  |       0  |       0    |
[12/29 22:36:55    180s] | Num insts Downsized               |       2  |       0    |
[12/29 22:36:55    180s] | Num insts Samesized               |       0  |       0    |
[12/29 22:36:55    180s] | Num insts Upsized                 |       0  |       0    |
[12/29 22:36:55    180s] | Num multiple commits+uncommits    |       0  |       -    |
[12/29 22:36:55    180s] --------------------------------------------------------------
[12/29 22:36:55    180s] Bottom Preferred Layer:
[12/29 22:36:55    180s]     None
[12/29 22:36:55    180s] Via Pillar Rule:
[12/29 22:36:55    180s]     None
[12/29 22:36:55    180s] Finished writing unified metrics of routing constraints.
[12/29 22:36:55    180s] 
[12/29 22:36:55    180s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/29 22:36:55    180s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[12/29 22:36:55    180s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5531.2M, EPOCH TIME: 1735508215.183109
[12/29 22:36:55    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8706).
[12/29 22:36:55    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    180s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.009, MEM:5531.2M, EPOCH TIME: 1735508215.192253
[12/29 22:36:55    180s] *** Finished re-routing un-routed nets (5531.2M) ***
[12/29 22:36:55    180s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
[12/29 22:36:55    180s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
[12/29 22:36:55    180s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
[12/29 22:36:55    180s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
[12/29 22:36:55    180s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
[12/29 22:36:55    180s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
[12/29 22:36:55    180s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
[12/29 22:36:55    180s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[12].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].
[12/29 22:36:55    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:5531.2M, EPOCH TIME: 1735508215.249840
[12/29 22:36:55    180s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5531.2M, EPOCH TIME: 1735508215.253010
[12/29 22:36:55    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    180s] 
[12/29 22:36:55    180s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:55    180s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:55    180s] OPERPROF:     Starting CMU at level 3, MEM:5531.2M, EPOCH TIME: 1735508215.255962
[12/29 22:36:55    180s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:5531.2M, EPOCH TIME: 1735508215.256294
[12/29 22:36:55    180s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5531.2M, EPOCH TIME: 1735508215.256896
[12/29 22:36:55    180s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5531.2M, EPOCH TIME: 1735508215.256938
[12/29 22:36:55    180s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5531.2M, EPOCH TIME: 1735508215.257103
[12/29 22:36:55    180s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5531.2M, EPOCH TIME: 1735508215.257769
[12/29 22:36:55    180s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:5531.2M, EPOCH TIME: 1735508215.257867
[12/29 22:36:55    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.008, MEM:5531.2M, EPOCH TIME: 1735508215.257946
[12/29 22:36:55    180s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:36:55    180s] 
[12/29 22:36:55    180s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=5531.2M) ***
[12/29 22:36:55    180s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:36:55    180s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8758
[12/29 22:36:55    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.8
[12/29 22:36:55    180s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.4 (1.8), totSession cpu/real = 0:03:00.8/0:04:57.8 (0.6), mem = 5531.2M
[12/29 22:36:55    180s] 
[12/29 22:36:55    180s] =============================================================================================
[12/29 22:36:55    180s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.31-s109_1
[12/29 22:36:55    180s] =============================================================================================
[12/29 22:36:55    180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:55    180s] ---------------------------------------------------------------------------------------------
[12/29 22:36:55    180s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.8
[12/29 22:36:55    180s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    180s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/29 22:36:55    180s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.1    1.8
[12/29 22:36:55    180s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    180s] [ OptimizationStep       ]      1   0:00:00.1  (  24.1 % )     0:00:00.2 /  0:00:00.5    2.2
[12/29 22:36:55    180s] [ OptSingleIteration     ]      5   0:00:00.0  (   5.4 % )     0:00:00.1 /  0:00:00.4    3.4
[12/29 22:36:55    180s] [ OptGetWeight           ]     69   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    180s] [ OptEval                ]     69   0:00:00.0  (   9.4 % )     0:00:00.0 /  0:00:00.3    6.8
[12/29 22:36:55    180s] [ OptCommit              ]     69   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    180s] [ PostCommitDelayUpdate  ]     69   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.5
[12/29 22:36:55    180s] [ IncrDelayCalc          ]     11   0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.1    1.6
[12/29 22:36:55    180s] [ RefinePlace            ]      1   0:00:00.1  (  22.1 % )     0:00:00.1 /  0:00:00.2    1.5
[12/29 22:36:55    180s] [ TimingUpdate           ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    180s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    180s] [ MISC                   ]          0:00:00.1  (  12.9 % )     0:00:00.1 /  0:00:00.1    1.2
[12/29 22:36:55    180s] ---------------------------------------------------------------------------------------------
[12/29 22:36:55    180s]  AreaOpt #2 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.8    1.8
[12/29 22:36:55    180s] ---------------------------------------------------------------------------------------------
[12/29 22:36:55    180s] 
[12/29 22:36:55    180s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8758
[12/29 22:36:55    180s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5403.2M, EPOCH TIME: 1735508215.281800
[12/29 22:36:55    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    180s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.023, REAL:0.010, MEM:4990.2M, EPOCH TIME: 1735508215.291380
[12/29 22:36:55    180s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=4990.19M, totSessionCpu=0:03:01).
[12/29 22:36:55    180s] Begin: Collecting metrics
[12/29 22:36:55    180s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       35.19 |            |              | 0:00:01  |        4582 |  117 | 317 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4598 |      |     |
| drv_fixing              |     0.000 |    2.681 |         0 |        0 |       35.19 |            |              | 0:00:00  |        4600 |      |     |
| drv_fixing_2            |     0.000 |    2.681 |         0 |        0 |       36.63 |            |              | 0:00:02  |        4781 |    0 |   1 |
| global_opt              |           |    2.681 |           |        0 |       36.63 |            |              | 0:00:00  |        4814 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.52 |            |              | 0:00:01  |        4801 |      |     |
| incremental_replacement |           |          |           |          |             |       3.54 |        34.49 | 0:00:15  |        5229 |      |     |
| drv_fixing_3            |     2.679 |    0.000 |         0 |        0 |       36.54 |            |              | 0:00:01  |        4987 |    0 |   0 |
| area_reclaiming_2       |     0.000 |    2.679 |         0 |        0 |       36.53 |            |              | 0:00:01  |        4990 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:36:55    180s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3249.9M, current mem=3249.9M)

[12/29 22:36:55    180s] End: Collecting metrics
[12/29 22:36:55    180s] **INFO: Flow update: Design timing is met.
[12/29 22:36:55    181s] Begin: GigaOpt postEco DRV Optimization
[12/29 22:36:55    181s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[12/29 22:36:55    181s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:01.0/0:04:57.9 (0.6), mem = 4990.2M
[12/29 22:36:55    181s] Info: 39 io nets excluded
[12/29 22:36:55    181s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:36:55    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.9
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] Active Setup views: VIEW_SETUP 
[12/29 22:36:55    181s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4990.2M, EPOCH TIME: 1735508215.530098
[12/29 22:36:55    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:55    181s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:55    181s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4990.2M, EPOCH TIME: 1735508215.533616
[12/29 22:36:55    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    181s] [oiPhyDebug] optDemand 1637636488000.00, spDemand 144772488000.00.
[12/29 22:36:55    181s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8758
[12/29 22:36:55    181s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:36:55    181s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:01 mem=4990.2M
[12/29 22:36:55    181s] OPERPROF: Starting DPlace-Init at level 1, MEM:4990.2M, EPOCH TIME: 1735508215.536001
[12/29 22:36:55    181s] Processing tracks to init pin-track alignment.
[12/29 22:36:55    181s] z: 2, totalTracks: 1
[12/29 22:36:55    181s] z: 4, totalTracks: 1
[12/29 22:36:55    181s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:36:55    181s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4990.2M, EPOCH TIME: 1735508215.538660
[12/29 22:36:55    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:55    181s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:55    181s] OPERPROF:     Starting CMU at level 3, MEM:4990.2M, EPOCH TIME: 1735508215.541226
[12/29 22:36:55    181s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4990.2M, EPOCH TIME: 1735508215.541550
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:36:55    181s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:4990.2M, EPOCH TIME: 1735508215.542120
[12/29 22:36:55    181s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4990.2M, EPOCH TIME: 1735508215.542156
[12/29 22:36:55    181s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4990.2M, EPOCH TIME: 1735508215.542285
[12/29 22:36:55    181s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4990.2MB).
[12/29 22:36:55    181s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:4990.2M, EPOCH TIME: 1735508215.543021
[12/29 22:36:55    181s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:36:55    181s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8758
[12/29 22:36:55    181s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:01 mem=4990.2M
[12/29 22:36:55    181s] ### Creating RouteCongInterface, started
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] #optDebug: {0, 1.000}
[12/29 22:36:55    181s] ### Creating RouteCongInterface, finished
[12/29 22:36:55    181s] {MG  {4 0 40 0.68449} }
[12/29 22:36:55    181s] [GPS-DRV] Optimizer inputs ============================= 
[12/29 22:36:55    181s] [GPS-DRV] drvFixingStage: Small Scale
[12/29 22:36:55    181s] [GPS-DRV] costLowerBound: 0.1
[12/29 22:36:55    181s] [GPS-DRV] setupTNSCost  : 1
[12/29 22:36:55    181s] [GPS-DRV] maxIter       : 3
[12/29 22:36:55    181s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/29 22:36:55    181s] [GPS-DRV] Optimizer parameters ============================= 
[12/29 22:36:55    181s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/29 22:36:55    181s] [GPS-DRV] maxDensity (design): 0.95
[12/29 22:36:55    181s] [GPS-DRV] maxLocalDensity: 0.98
[12/29 22:36:55    181s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/29 22:36:55    181s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[12/29 22:36:55    181s] [GPS-DRV] isCPECostingOn: false
[12/29 22:36:55    181s] [GPS-DRV] All active and enabled setup views
[12/29 22:36:55    181s] [GPS-DRV]     VIEW_SETUP
[12/29 22:36:55    181s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/29 22:36:55    181s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/29 22:36:55    181s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/29 22:36:55    181s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[12/29 22:36:55    181s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/29 22:36:55    181s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5379.9M, EPOCH TIME: 1735508215.655449
[12/29 22:36:55    181s] Found 0 hard placement blockage before merging.
[12/29 22:36:55    181s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5379.9M, EPOCH TIME: 1735508215.655567
[12/29 22:36:55    181s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[12/29 22:36:55    181s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/29 22:36:55    181s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:55    181s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/29 22:36:55    181s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:55    181s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/29 22:36:55    181s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:55    181s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:55    181s] Dumping Information for Job ...
[12/29 22:36:55    181s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:55    181s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:55    181s] |     0|     0|     0.00|     1|     1|    -0.07|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 36.53%|          |         |
[12/29 22:36:55    181s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:36:55    181s] Dumping Information for Job ...
[12/29 22:36:55    181s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:36:55    181s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:36:55    181s] |     0|     0|     0.00|     1|     1|    -0.07|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 36.53%| 0:00:00.0|  5379.9M|
[12/29 22:36:55    181s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] ###############################################################################
[12/29 22:36:55    181s] #
[12/29 22:36:55    181s] #  Large fanout net report:  
[12/29 22:36:55    181s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/29 22:36:55    181s] #     - current density: 36.53
[12/29 22:36:55    181s] #
[12/29 22:36:55    181s] #  List of high fanout nets:
[12/29 22:36:55    181s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/29 22:36:55    181s] #                   - multi-driver net with 2 drivers
[12/29 22:36:55    181s] #                   - Ignored for optimization
[12/29 22:36:55    181s] #
[12/29 22:36:55    181s] ###############################################################################
[12/29 22:36:55    181s] Bottom Preferred Layer:
[12/29 22:36:55    181s]     None
[12/29 22:36:55    181s] Via Pillar Rule:
[12/29 22:36:55    181s]     None
[12/29 22:36:55    181s] Finished writing unified metrics of routing constraints.
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] =======================================================================
[12/29 22:36:55    181s]                 Reasons for remaining drv violations
[12/29 22:36:55    181s] =======================================================================
[12/29 22:36:55    181s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] MultiBuffering failure reasons
[12/29 22:36:55    181s] ------------------------------------------------
[12/29 22:36:55    181s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/29 22:36:55    181s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=5379.9M) ***
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:36:55    181s] Total-nets :: 8822, Stn-nets :: 34, ratio :: 0.3854 %, Total-len 429748, Stn-len 3542.27
[12/29 22:36:55    181s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8758
[12/29 22:36:55    181s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5251.9M, EPOCH TIME: 1735508215.725829
[12/29 22:36:55    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8706).
[12/29 22:36:55    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:55    181s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.022, REAL:0.009, MEM:4990.9M, EPOCH TIME: 1735508215.734899
[12/29 22:36:55    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.9
[12/29 22:36:55    181s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.3 (2.1), totSession cpu/real = 0:03:01.6/0:04:58.2 (0.6), mem = 4990.9M
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] =============================================================================================
[12/29 22:36:55    181s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              23.31-s109_1
[12/29 22:36:55    181s] =============================================================================================
[12/29 22:36:55    181s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:55    181s] ---------------------------------------------------------------------------------------------
[12/29 22:36:55    181s] [ SlackTraversorInit     ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:36:55    181s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    181s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.1    2.0
[12/29 22:36:55    181s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:36:55    181s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   9.9 % )     0:00:00.0 /  0:00:00.0    1.5
[12/29 22:36:55    181s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    181s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    3.8
[12/29 22:36:55    181s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    181s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    181s] [ OptEval                ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    181s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    181s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.1    0.0
[12/29 22:36:55    181s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    181s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    181s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:36:55    181s] [ MISC                   ]          0:00:00.2  (  59.2 % )     0:00:00.2 /  0:00:00.3    2.2
[12/29 22:36:55    181s] ---------------------------------------------------------------------------------------------
[12/29 22:36:55    181s]  DrvOpt #5 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.6    2.1
[12/29 22:36:55    181s] ---------------------------------------------------------------------------------------------
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] Begin: Collecting metrics
[12/29 22:36:55    181s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       35.19 |            |              | 0:00:01  |        4582 |  117 | 317 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4598 |      |     |
| drv_fixing              |     0.000 |    2.681 |         0 |        0 |       35.19 |            |              | 0:00:00  |        4600 |      |     |
| drv_fixing_2            |     0.000 |    2.681 |         0 |        0 |       36.63 |            |              | 0:00:02  |        4781 |    0 |   1 |
| global_opt              |           |    2.681 |           |        0 |       36.63 |            |              | 0:00:00  |        4814 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.52 |            |              | 0:00:01  |        4801 |      |     |
| incremental_replacement |           |          |           |          |             |       3.54 |        34.49 | 0:00:15  |        5229 |      |     |
| drv_fixing_3            |     2.679 |    0.000 |         0 |        0 |       36.54 |            |              | 0:00:01  |        4987 |    0 |   0 |
| area_reclaiming_2       |     0.000 |    2.679 |         0 |        0 |       36.53 |            |              | 0:00:01  |        4990 |      |     |
| drv_eco_fixing          |     0.000 |    2.679 |         0 |        0 |       36.53 |            |              | 0:00:00  |        4991 |    0 |   1 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:36:55    181s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3249.9M, current mem=3249.7M)

[12/29 22:36:55    181s] End: Collecting metrics
[12/29 22:36:55    181s] End: GigaOpt postEco DRV Optimization
[12/29 22:36:55    181s] **INFO: Flow update: Design timing is met.
[12/29 22:36:55    181s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[12/29 22:36:55    181s] **INFO: Flow update: Design timing is met.
[12/29 22:36:55    181s] **INFO: Flow update: Design timing is met.
[12/29 22:36:55    181s] Register exp ratio and priority group on 0 nets on 10307 nets : 
[12/29 22:36:55    181s] 
[12/29 22:36:55    181s] Active setup views:
[12/29 22:36:55    181s]  VIEW_SETUP
[12/29 22:36:55    181s]   Dominating endpoints: 0
[12/29 22:36:55    181s]   Dominating TNS: -0.000
[12/29 22:36:55    181s] 
[12/29 22:36:56    182s] Extraction called for design 'fpga_top' of instances=8758 and nets=11497 using extraction engine 'preRoute' .
[12/29 22:36:56    182s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:36:56    182s] RC Extraction called in multi-corner(1) mode.
[12/29 22:36:56    182s] RCMode: PreRoute
[12/29 22:36:56    182s]       RC Corner Indexes            0   
[12/29 22:36:56    182s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:36:56    182s] Resistance Scaling Factor    : 1.00000 
[12/29 22:36:56    182s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:36:56    182s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:36:56    182s] Shrink Factor                : 1.00000
[12/29 22:36:56    182s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:36:56    182s] Using Quantus QRC technology file ...
[12/29 22:36:56    182s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[12/29 22:36:56    182s] Grid density data update skipped
[12/29 22:36:56    182s] eee: pegSigSF=1.070000
[12/29 22:36:56    182s] Initializing multi-corner resistance tables ...
[12/29 22:36:56    182s] eee: Grid unit RC data computation started
[12/29 22:36:56    182s] eee: Grid unit RC data computation completed
[12/29 22:36:56    182s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[12/29 22:36:56    182s] eee: l=2 avDens=0.094077 usedTrk=4251.211592 availTrk=45188.657881 sigTrk=4251.211592
[12/29 22:36:56    182s] eee: l=3 avDens=0.150962 usedTrk=4600.919076 availTrk=30477.237577 sigTrk=4600.919076
[12/29 22:36:56    182s] eee: l=4 avDens=0.061662 usedTrk=1763.908550 availTrk=28606.019516 sigTrk=1763.908550
[12/29 22:36:56    182s] eee: l=5 avDens=0.167867 usedTrk=983.075870 availTrk=5856.272020 sigTrk=983.075870
[12/29 22:36:56    182s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:36:56    182s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:36:56    182s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.315732 uaWl=0.000000 uaWlH=0.142000 aWlH=0.000000 lMod=0 pMax=0.842000 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:36:56    182s] eee: NetCapCache creation started. (Current Mem: 4871.047M) 
[12/29 22:36:56    182s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4871.047M) 
[12/29 22:36:56    182s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:36:56    182s] eee: Metal Layers Info:
[12/29 22:36:56    182s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:56    182s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:36:56    182s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:56    182s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:36:56    182s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:36:56    182s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:36:56    182s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:36:56    182s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:36:56    182s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:36:56    182s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:36:56    182s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4871.047M)
[12/29 22:36:56    182s] Skewing Data Summary (End_of_FINAL)
[12/29 22:36:56    182s] 
[12/29 22:36:56    182s] Skew summary for view VIEW_SETUP:
[12/29 22:36:56    182s] * Accumulated skew : count = 0
[12/29 22:36:56    182s] *     Internal use : count = 0
[12/29 22:36:56    182s] 
[12/29 22:36:56    182s] Starting delay calculation for Setup views
[12/29 22:36:56    182s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:36:56    182s] #################################################################################
[12/29 22:36:56    182s] # Design Stage: PreRoute
[12/29 22:36:56    182s] # Design Name: fpga_top
[12/29 22:36:56    182s] # Design Mode: 130nm
[12/29 22:36:56    182s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:36:56    182s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:36:56    182s] # Signoff Settings: SI Off 
[12/29 22:36:56    182s] #################################################################################
[12/29 22:36:56    183s] Calculate delays in BcWc mode...
[12/29 22:36:56    183s] Topological Sorting (REAL = 0:00:00.0, MEM = 4886.2M, InitMEM = 4886.2M)
[12/29 22:36:56    183s] Start delay calculation (fullDC) (8 T). (MEM=3165.12)
[12/29 22:36:56    183s] End AAE Lib Interpolated Model. (MEM=4897.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:36:56    184s] Total number of fetched objects 10790
[12/29 22:36:56    184s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:36:56    184s] End delay calculation. (MEM=3211.32 CPU=0:00:01.5 REAL=0:00:00.0)
[12/29 22:36:56    184s] End delay calculation (fullDC). (MEM=3211.32 CPU=0:00:01.8 REAL=0:00:00.0)
[12/29 22:36:56    184s] *** CDM Built up (cpu=0:00:02.3  real=0:00:00.0  mem= 5327.2M) ***
[12/29 22:36:57    185s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:03:05 mem=5327.2M)
[12/29 22:36:57    185s] OPTC: user 20.0
[12/29 22:36:57    185s] Reported timing to dir ./timingReports
[12/29 22:36:57    185s] **optDesign ... cpu = 0:01:21, real = 0:00:38, mem = 3166.4M, totSessionCpu=0:03:05 **
[12/29 22:36:57    185s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4856.2M, EPOCH TIME: 1735508217.141100
[12/29 22:36:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:57    185s] 
[12/29 22:36:57    185s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:36:57    185s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:36:57    185s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:4856.2M, EPOCH TIME: 1735508217.144809
[12/29 22:36:57    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:57    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:36:59    186s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.534%
Routing Overflow: 3.02% H and 0.00% V
------------------------------------------------------------------

[12/29 22:36:59    186s] Begin: Collecting metrics
[12/29 22:36:59    186s] **INFO: Starting Blocking QThread with 8 CPU
[12/29 22:36:59    186s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/29 22:36:59    186s] Multi-CPU acceleration using 8 CPU(s).
[12/29 22:36:59      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.4M
[12/29 22:36:59      0s] Multithreaded Timing Analysis is initialized with 8 threads
[12/29 22:36:59      0s] 
[12/29 22:36:59      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3225.9M, current mem=2533.4M)
[12/29 22:36:59      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2567.1M, current mem=2537.9M)
[12/29 22:36:59      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 1.9M
[12/29 22:36:59      0s] 
[12/29 22:36:59      0s] =============================================================================================
[12/29 22:36:59      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.31-s109_1
[12/29 22:36:59      0s] =============================================================================================
[12/29 22:36:59      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:36:59      0s] ---------------------------------------------------------------------------------------------
[12/29 22:36:59      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:59      0s] ---------------------------------------------------------------------------------------------
[12/29 22:36:59      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:36:59      0s] ---------------------------------------------------------------------------------------------
[12/29 22:36:59      0s] 

[12/29 22:36:59    186s]  
_______________________________________________________________________
[12/29 22:36:59    186s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:36:59    186s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[12/29 22:36:59    186s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[12/29 22:36:59    186s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[12/29 22:36:59    186s] | initial_summary         |           |    0.000 |           |        0 |       35.19 |            |              | 0:00:01  |        4582 |  117 | 317 |
[12/29 22:36:59    186s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4598 |      |     |
[12/29 22:36:59    186s] | drv_fixing              |     0.000 |    2.681 |         0 |        0 |       35.19 |            |              | 0:00:00  |        4600 |      |     |
[12/29 22:36:59    186s] | drv_fixing_2            |     0.000 |    2.681 |         0 |        0 |       36.63 |            |              | 0:00:02  |        4781 |    0 |   1 |
[12/29 22:36:59    186s] | global_opt              |           |    2.681 |           |        0 |       36.63 |            |              | 0:00:00  |        4814 |      |     |
[12/29 22:36:59    186s] | area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.52 |            |              | 0:00:01  |        4801 |      |     |
[12/29 22:36:59    186s] | incremental_replacement |           |          |           |          |             |       3.54 |        34.49 | 0:00:15  |        5229 |      |     |
[12/29 22:36:59    186s] | drv_fixing_3            |     2.679 |    0.000 |         0 |        0 |       36.54 |            |              | 0:00:01  |        4987 |    0 |   0 |
[12/29 22:36:59    186s] | area_reclaiming_2       |     0.000 |    2.679 |         0 |        0 |       36.53 |            |              | 0:00:01  |        4990 |      |     |
[12/29 22:36:59    186s] | drv_eco_fixing          |     0.000 |    2.679 |         0 |        0 |       36.53 |            |              | 0:00:00  |        4991 |    0 |   1 |
[12/29 22:36:59    186s] | final_summary           |           |    0.000 |           |        0 |       36.53 |            |              | 0:00:02  |        4886 |    0 |   0 |
[12/29 22:36:59    186s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:36:59    186s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3225.9M, current mem=3173.9M)

[12/29 22:36:59    186s] End: Collecting metrics
[12/29 22:36:59    186s] **optDesign ... cpu = 0:01:22, real = 0:00:40, mem = 3173.9M, totSessionCpu=0:03:06 **
[12/29 22:36:59    186s] *** Finished optDesign ***
[12/29 22:36:59    186s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:36:59    186s] UM:*                                                                   final
[12/29 22:36:59    186s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:36:59    186s] UM:*                                                                   opt_design_prects
[12/29 22:37:06    186s] Info: final physical memory for 9 CRR processes is 843.92MB.
[12/29 22:37:07    186s] Info: Summary of CRR changes:
[12/29 22:37:07    186s]       - Timing transform commits:       0
[12/29 22:37:08    186s] 
[12/29 22:37:08    186s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:31 real=  0:01:02)
[12/29 22:37:08    186s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.0 real=0:00:00.8)
[12/29 22:37:08    186s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[12/29 22:37:08    186s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.6 real=0:00:01.5)
[12/29 22:37:08    186s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:51.2 real=0:00:14.0)
[12/29 22:37:08    186s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.7 real=0:00:00.4)
[12/29 22:37:08    186s] Deleting Lib Analyzer.
[12/29 22:37:08    186s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/29 22:37:08    186s] clean pInstBBox. size 0
[12/29 22:37:08    186s] Cell fpga_top LLGs are deleted
[12/29 22:37:08    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:37:08    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:37:08    186s] Info: pop threads available for lower-level modules during optimization.
[12/29 22:37:08    186s] 
[12/29 22:37:08    186s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:37:08    186s] 
[12/29 22:37:08    186s] TimeStamp Deleting Cell Server End ...
[12/29 22:37:08    186s] Disable CTE adjustment.
[12/29 22:37:08    186s] Disable Layer aware incrSKP.
[12/29 22:37:08    186s] #optDebug: fT-D <X 1 0 0 0>
[12/29 22:37:08    186s] VSMManager cleared!
[12/29 22:37:08    186s] **place_opt_design ... cpu = 0:01:22, real = 0:00:49, mem = 4833.4M **
[12/29 22:37:08    186s] *** Finished GigaPlace ***
[12/29 22:37:08    186s] 
[12/29 22:37:08    186s] *** Summary of all messages that are not suppressed in this session:
[12/29 22:37:08    186s] Severity  ID               Count  Summary                                  
[12/29 22:37:08    186s] ERROR     IMPESI-2221         31  No driver %s is found in the delay stage...
[12/29 22:37:08    186s] WARNING   IMPOPT-7330         11  Net %s has fanout exceed delaycal_use_de...
[12/29 22:37:08    186s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[12/29 22:37:08    186s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[12/29 22:37:08    186s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[12/29 22:37:08    186s] *** Message Summary: 33 warning(s), 31 error(s)
[12/29 22:37:08    186s] 
[12/29 22:37:08    186s] *** place_opt_design #1 [finish] () : cpu/real = 0:01:22.2/0:00:48.3 (1.7), totSession cpu/real = 0:03:06.9/0:05:10.5 (0.6), mem = 4833.4M
[12/29 22:37:08    186s] 
[12/29 22:37:08    186s] =============================================================================================
[12/29 22:37:08    186s]  Final TAT Report : place_opt_design #1                                         23.31-s109_1
[12/29 22:37:08    186s] =============================================================================================
[12/29 22:37:08    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:37:08    186s] ---------------------------------------------------------------------------------------------
[12/29 22:37:08    186s] [ InitOpt                ]      1   0:00:11.2  (  23.2 % )     0:00:13.2 /  0:00:07.7    0.6
[12/29 22:37:08    186s] [ GlobalOpt              ]      1   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.6    1.2
[12/29 22:37:08    186s] [ DrvOpt                 ]      5   0:00:02.8  (   5.8 % )     0:00:02.8 /  0:00:06.7    2.4
[12/29 22:37:08    186s] [ SimplifyNetlist        ]      1   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.8    1.3
[12/29 22:37:08    186s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:37:08    186s] [ AreaOpt                ]      2   0:00:01.3  (   2.6 % )     0:00:01.4 /  0:00:03.4    2.4
[12/29 22:37:08    186s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:37:08    186s] [ ViewPruning            ]     10   0:00:00.2  (   0.4 % )     0:00:00.3 /  0:00:01.0    3.0
[12/29 22:37:08    186s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.1 % )     0:00:03.3 /  0:00:05.2    1.6
[12/29 22:37:08    186s] [ MetricReport           ]     11   0:00:01.9  (   4.0 % )     0:00:01.9 /  0:00:01.5    0.8
[12/29 22:37:08    186s] [ DrvReport              ]      3   0:00:01.8  (   3.8 % )     0:00:01.8 /  0:00:00.5    0.3
[12/29 22:37:08    186s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.3
[12/29 22:37:08    186s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:37:08    186s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.9
[12/29 22:37:08    186s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.9
[12/29 22:37:08    186s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:37:08    186s] [ IncrReplace            ]      1   0:00:12.8  (  26.4 % )     0:00:15.3 /  0:00:54.2    3.5
[12/29 22:37:08    186s] [ RefinePlace            ]      3   0:00:01.1  (   2.3 % )     0:00:01.1 /  0:00:01.7    1.5
[12/29 22:37:08    186s] [ DetailPlaceInit        ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/29 22:37:08    186s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:01.0    2.1
[12/29 22:37:08    186s] [ ExtractRC              ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.3
[12/29 22:37:08    186s] [ UpdateTimingGraph      ]      8   0:00:00.5  (   1.0 % )     0:00:03.2 /  0:00:10.9    3.4
[12/29 22:37:08    186s] [ FullDelayCalc          ]      3   0:00:01.9  (   4.0 % )     0:00:01.9 /  0:00:07.1    3.7
[12/29 22:37:08    186s] [ TimingUpdate           ]     33   0:00:01.1  (   2.3 % )     0:00:01.1 /  0:00:04.6    4.2
[12/29 22:37:08    186s] [ TimingReport           ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.7
[12/29 22:37:08    186s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/29 22:37:08    186s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/29 22:37:08    186s] [ MISC                   ]          0:00:09.3  (  19.2 % )     0:00:09.3 /  0:00:01.3    0.1
[12/29 22:37:08    186s] ---------------------------------------------------------------------------------------------
[12/29 22:37:08    186s]  place_opt_design #1 TOTAL          0:00:48.3  ( 100.0 % )     0:00:48.3 /  0:01:22.2    1.7
[12/29 22:37:08    186s] ---------------------------------------------------------------------------------------------
[12/29 22:37:08    186s] 
[12/29 22:37:08    186s] #% End place_opt_design (date=12/29 22:37:08, total cpu=0:01:22, real=0:00:49.0, peak res=3251.6M, current mem=3108.8M)
[12/29 22:43:53    206s] <CMD> fit
[12/29 22:44:46    209s] <CMD> set_ccopt_property buffer_cells {BUFX16 BUFX2 BUFX4 BUFX8 CLKBUFX2 CLKBUFX4 CLKBUFX8}
[12/29 22:45:31    211s] <CMD> create_ccopt_clock_tree_spec
[12/29 22:45:31    211s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[12/29 22:45:31    211s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/29 22:45:31    211s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 22:45:31    211s] 
[12/29 22:45:31    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 22:45:31    211s] Summary for sequential cells identification: 
[12/29 22:45:31    211s]   Identified SBFF number: 16
[12/29 22:45:31    211s]   Identified MBFF number: 0
[12/29 22:45:31    211s]   Identified SB Latch number: 2
[12/29 22:45:31    211s]   Identified MB Latch number: 0
[12/29 22:45:31    211s]   Not identified SBFF number: 0
[12/29 22:45:31    211s]   Not identified MBFF number: 0
[12/29 22:45:31    211s]   Not identified SB Latch number: 0
[12/29 22:45:31    211s]   Not identified MB Latch number: 0
[12/29 22:45:31    211s]   Number of sequential cells which are not FFs: 1
[12/29 22:45:31    211s]  Visiting view : VIEW_SETUP
[12/29 22:45:31    211s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 22:45:31    211s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 22:45:31    211s]  Visiting view : VIEW_HOLD
[12/29 22:45:31    211s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 22:45:31    211s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 22:45:31    211s] TLC MultiMap info (StdDelay):
[12/29 22:45:31    211s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 22:45:31    211s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 22:45:31    211s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 22:45:31    211s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 22:45:31    211s]  Setting StdDelay to: 58.5ps
[12/29 22:45:31    211s] 
[12/29 22:45:31    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 22:45:31    211s] Reset timing graph...
[12/29 22:45:32    212s] Ignoring AAE DB Resetting ...
[12/29 22:45:32    212s] Reset timing graph done.
[12/29 22:45:32    212s] Ignoring AAE DB Resetting ...
[12/29 22:45:32    212s] Analyzing clock structure...
[12/29 22:45:32    212s] Analyzing clock structure done.
[12/29 22:45:32    212s] Reset timing graph...
[12/29 22:45:32    212s] Ignoring AAE DB Resetting ...
[12/29 22:45:32    212s] Reset timing graph done.
[12/29 22:45:32    212s] Extracting original clock gating for prog_clk[0]...
[12/29 22:45:32    212s]   clock_tree prog_clk[0] contains 1458 sinks and 0 clock gates.
[12/29 22:45:32    212s] Extracting original clock gating for prog_clk[0] done.
[12/29 22:45:32    212s] Extracting original clock gating for clk[0]...
[12/29 22:45:32    212s]   clock_tree clk[0] contains 20 sinks and 0 clock gates.
[12/29 22:45:32    212s] Extracting original clock gating for clk[0] done.
[12/29 22:45:32    212s] The skew group clk[0]/CONSTRAINTS was created. It contains 20 sinks and 1 sources.
[12/29 22:45:32    212s] The skew group prog_clk[0]/CONSTRAINTS was created. It contains 1458 sinks and 1 sources.
[12/29 22:45:32    212s] Checking clock tree convergence...
[12/29 22:45:32    212s] Checking clock tree convergence done.
[12/29 22:46:38    215s] <CMD> clock_opt_design
[12/29 22:46:38    215s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:03:35.8/0:14:41.2 (0.2), mem = 5021.8M
[12/29 22:46:38    215s] **INFO: User's settings:
[12/29 22:46:38    215s] setOptMode -opt_view_pruning_hold_views_active_list            { VIEW_HOLD }
[12/29 22:46:38    215s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[12/29 22:46:38    215s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[12/29 22:46:38    215s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[12/29 22:46:38    215s] setOptMode -opt_drv_margin                                     0
[12/29 22:46:38    215s] setOptMode -opt_drv                                            true
[12/29 22:46:38    215s] setOptMode -opt_resize_flip_flops                              true
[12/29 22:46:38    215s] setOptMode -opt_setup_target_slack                             0
[12/29 22:46:38    215s] 
[12/29 22:46:38    215s] Hard fence disabled
[12/29 22:46:38    215s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5021.8M, EPOCH TIME: 1735508798.721771
[12/29 22:46:38    215s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5021.8M, EPOCH TIME: 1735508798.721831
[12/29 22:46:38    215s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5021.8M, EPOCH TIME: 1735508798.721886
[12/29 22:46:38    215s] Processing tracks to init pin-track alignment.
[12/29 22:46:38    215s] z: 2, totalTracks: 1
[12/29 22:46:38    215s] z: 4, totalTracks: 1
[12/29 22:46:38    215s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:38    215s] Cell fpga_top LLGs are deleted
[12/29 22:46:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:38    215s] # Building fpga_top llgBox search-tree.
[12/29 22:46:38    215s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5021.8M, EPOCH TIME: 1735508798.726693
[12/29 22:46:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:38    215s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:5021.8M, EPOCH TIME: 1735508798.726962
[12/29 22:46:38    215s] Max number of tech site patterns supported in site array is 256.
[12/29 22:46:38    215s] Core basic site is CoreSite
[12/29 22:46:38    215s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:46:38    215s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:46:38    215s] Fast DP-INIT is on for default
[12/29 22:46:38    215s] Keep-away cache is enable on metals: 1-5
[12/29 22:46:38    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:46:38    215s] Atter site array init, number of instance map data is 0.
[12/29 22:46:38    215s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.021, REAL:0.013, MEM:5053.8M, EPOCH TIME: 1735508798.739604
[12/29 22:46:38    215s] 
[12/29 22:46:38    215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:38    215s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:38    215s] OPERPROF:         Starting CMU at level 5, MEM:5053.8M, EPOCH TIME: 1735508798.740646
[12/29 22:46:38    215s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.001, MEM:5053.8M, EPOCH TIME: 1735508798.741833
[12/29 22:46:38    215s] 
[12/29 22:46:38    215s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:38    215s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.028, REAL:0.016, MEM:5053.8M, EPOCH TIME: 1735508798.742413
[12/29 22:46:38    215s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5053.8M, EPOCH TIME: 1735508798.742456
[12/29 22:46:38    215s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5053.8M, EPOCH TIME: 1735508798.742599
[12/29 22:46:38    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5053.8MB).
[12/29 22:46:38    215s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.034, REAL:0.021, MEM:5053.8M, EPOCH TIME: 1735508798.743365
[12/29 22:46:38    215s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.034, REAL:0.022, MEM:5053.8M, EPOCH TIME: 1735508798.743404
[12/29 22:46:38    215s] TDRefine: refinePlace mode is spiral
[12/29 22:46:38    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.5
[12/29 22:46:38    215s] OPERPROF:   Starting Refine-Place at level 2, MEM:5053.8M, EPOCH TIME: 1735508798.743488
[12/29 22:46:38    215s] *** Starting refinePlace (0:03:36 mem=5053.8M) ***
[12/29 22:46:38    215s] Total net bbox length = 3.162e+05 (1.618e+05 1.544e+05) (ext = 5.519e+04)
[12/29 22:46:38    215s] 
[12/29 22:46:38    215s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:38    215s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:38    215s] Set min layer with default ( 2 )
[12/29 22:46:38    215s] Set max layer with default ( 127 )
[12/29 22:46:38    215s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:38    215s] Min route layer (adjusted) = 2
[12/29 22:46:38    215s] Max route layer (adjusted) = 5
[12/29 22:46:38    215s] Set min layer with default ( 2 )
[12/29 22:46:38    215s] Set max layer with default ( 127 )
[12/29 22:46:38    215s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:38    215s] Min route layer (adjusted) = 2
[12/29 22:46:38    215s] Max route layer (adjusted) = 5
[12/29 22:46:38    215s] 
[12/29 22:46:38    215s] Starting Small incrNP...
[12/29 22:46:38    215s] User Input Parameters:
[12/29 22:46:38    215s] - Congestion Driven    : Off
[12/29 22:46:38    215s] - Timing Driven        : Off
[12/29 22:46:38    215s] - Area-Violation Based : Off
[12/29 22:46:38    215s] - Start Rollback Level : -5
[12/29 22:46:38    215s] - Legalized            : On
[12/29 22:46:38    215s] - Window Based         : Off
[12/29 22:46:38    215s] - eDen incr mode       : Off
[12/29 22:46:38    215s] - Small incr mode      : On
[12/29 22:46:38    215s] 
[12/29 22:46:38    215s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[12/29 22:46:38    215s] Density distribution unevenness ratio = 16.834%
[12/29 22:46:38    215s] Density distribution unevenness ratio (U70) = 0.000%
[12/29 22:46:38    215s] Density distribution unevenness ratio (U80) = 0.000%
[12/29 22:46:38    215s] Density distribution unevenness ratio (U90) = 0.000%
[12/29 22:46:38    215s] cost 0.678889, thresh 1.000000
[12/29 22:46:38    215s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5053.8M)
[12/29 22:46:38    215s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:46:38    215s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5053.8M, EPOCH TIME: 1735508798.760726
[12/29 22:46:38    215s] Starting refinePlace ...
[12/29 22:46:38    215s] Set min layer with default ( 2 )
[12/29 22:46:38    215s] Set max layer with default ( 127 )
[12/29 22:46:38    215s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:38    215s] Min route layer (adjusted) = 2
[12/29 22:46:38    215s] Max route layer (adjusted) = 5
[12/29 22:46:38    215s] Set min layer with default ( 2 )
[12/29 22:46:38    215s] Set max layer with default ( 127 )
[12/29 22:46:38    215s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:38    215s] Min route layer (adjusted) = 2
[12/29 22:46:38    215s] Max route layer (adjusted) = 5
[12/29 22:46:38    215s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:46:38    215s] DDP markSite nrRow 153 nrJob 153
[12/29 22:46:38    215s]   Spread Effort: high, standalone mode, useDDP on.
[12/29 22:46:38    215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5053.8MB) @(0:03:36 - 0:03:36).
[12/29 22:46:38    215s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:38    215s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:38    215s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5053.8MB
[12/29 22:46:38    215s] Statistics of distance of Instance movement in refine placement:
[12/29 22:46:38    215s]   maximum (X+Y) =         0.00 um
[12/29 22:46:38    215s]   mean    (X+Y) =         0.00 um
[12/29 22:46:38    215s] Summary Report:
[12/29 22:46:38    215s] Instances move: 0 (out of 8706 movable)
[12/29 22:46:38    215s] Instances flipped: 0
[12/29 22:46:38    215s] Mean displacement: 0.00 um
[12/29 22:46:38    215s] Max displacement: 0.00 um 
[12/29 22:46:38    215s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:46:38    215s] Total instances moved : 0
[12/29 22:46:38    215s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.024, REAL:0.022, MEM:5053.8M, EPOCH TIME: 1735508798.782238
[12/29 22:46:38    215s] Total net bbox length = 3.162e+05 (1.618e+05 1.544e+05) (ext = 5.519e+04)
[12/29 22:46:38    215s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5053.8MB
[12/29 22:46:38    215s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=5053.8MB) @(0:03:36 - 0:03:36).
[12/29 22:46:38    215s] *** Finished refinePlace (0:03:36 mem=5053.8M) ***
[12/29 22:46:38    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.5
[12/29 22:46:38    215s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.041, REAL:0.042, MEM:5053.8M, EPOCH TIME: 1735508798.785682
[12/29 22:46:38    215s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5053.8M, EPOCH TIME: 1735508798.785772
[12/29 22:46:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:38    215s] Cell fpga_top LLGs are deleted
[12/29 22:46:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:38    215s] # Resetting pin-track-align track data.
[12/29 22:46:38    215s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.021, REAL:0.007, MEM:5053.8M, EPOCH TIME: 1735508798.793112
[12/29 22:46:38    215s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.096, REAL:0.071, MEM:5053.8M, EPOCH TIME: 1735508798.793172
[12/29 22:46:38    215s] ccopt_args: 
[12/29 22:46:38    215s] Turning off fast DC mode.
[12/29 22:46:38    215s] Runtime...
[12/29 22:46:38    215s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/29 22:46:38    215s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/29 22:46:38    215s] Set place::cacheFPlanSiteMark to 1
[12/29 22:46:38    215s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/29 22:46:38    215s] Using CCOpt effort standard.
[12/29 22:46:38    215s] Updating ideal nets and annotations...
[12/29 22:46:38    215s] Reset timing graph...
[12/29 22:46:38    215s] Ignoring AAE DB Resetting ...
[12/29 22:46:38    215s] Reset timing graph done.
[12/29 22:46:38    215s] Ignoring AAE DB Resetting ...
[12/29 22:46:39    216s] Reset timing graph...
[12/29 22:46:39    216s] Ignoring AAE DB Resetting ...
[12/29 22:46:39    216s] Reset timing graph done.
[12/29 22:46:39    216s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[12/29 22:46:39    216s] Updating ideal nets and annotations done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/29 22:46:39    216s] CCOpt::Phase::Initialization...
[12/29 22:46:39    216s] Check Prerequisites...
[12/29 22:46:39    216s] Leaving CCOpt scope - CheckPlace...
[12/29 22:46:39    216s] OPERPROF: Starting checkPlace at level 1, MEM:5066.9M, EPOCH TIME: 1735508799.315119
[12/29 22:46:39    216s] Processing tracks to init pin-track alignment.
[12/29 22:46:39    216s] z: 2, totalTracks: 1
[12/29 22:46:39    216s] z: 4, totalTracks: 1
[12/29 22:46:39    216s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:39    216s] Cell fpga_top LLGs are deleted
[12/29 22:46:39    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:39    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:39    216s] # Building fpga_top llgBox search-tree.
[12/29 22:46:39    216s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5066.9M, EPOCH TIME: 1735508799.318020
[12/29 22:46:39    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:39    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:39    216s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5066.9M, EPOCH TIME: 1735508799.318237
[12/29 22:46:39    216s] Max number of tech site patterns supported in site array is 256.
[12/29 22:46:39    216s] Core basic site is CoreSite
[12/29 22:46:39    216s] After signature check, allow fast init is false, keep pre-filter is true.
[12/29 22:46:39    216s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/29 22:46:39    216s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/29 22:46:39    216s] SiteArray: use 1,175,552 bytes
[12/29 22:46:39    216s] SiteArray: current memory after site array memory allocation 5066.9M
[12/29 22:46:39    216s] SiteArray: FP blocked sites are writable
[12/29 22:46:39    216s] Keep-away cache is enable on metals: 1-5
[12/29 22:46:39    216s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/29 22:46:39    216s] Atter site array init, number of instance map data is 0.
[12/29 22:46:39    216s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.008, MEM:5066.9M, EPOCH TIME: 1735508799.326011
[12/29 22:46:39    216s] 
[12/29 22:46:39    216s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:39    216s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:39    216s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.009, MEM:5066.9M, EPOCH TIME: 1735508799.326867
[12/29 22:46:39    216s] Begin checking placement ... (start mem=5066.9M, init mem=5066.9M)
[12/29 22:46:39    216s] Begin checking exclusive groups violation ...
[12/29 22:46:39    216s] There are 0 groups to check, max #box is 0, total #box is 0
[12/29 22:46:39    216s] Finished checking exclusive groups violations. Found 0 Vio.
[12/29 22:46:39    216s] 
[12/29 22:46:39    216s] Running CheckPlace using 8 threads!...
[12/29 22:46:39    216s] 
[12/29 22:46:39    216s] ...checkPlace MT is done!
[12/29 22:46:39    216s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5034.9M, EPOCH TIME: 1735508799.379076
[12/29 22:46:39    216s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:5034.9M, EPOCH TIME: 1735508799.382344
[12/29 22:46:39    216s] Overlapping with other instance:	16
[12/29 22:46:39    216s] *info: Placed = 8706          
[12/29 22:46:39    216s] *info: Unplaced = 0           
[12/29 22:46:39    216s] Placement Density:36.53%(144772/396267)
[12/29 22:46:39    216s] Placement Density (including fixed std cells):36.53%(144772/396267)
[12/29 22:46:39    216s] Cell fpga_top LLGs are deleted
[12/29 22:46:39    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8706).
[12/29 22:46:39    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:39    216s] # Resetting pin-track-align track data.
[12/29 22:46:39    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:39    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:39    216s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=5034.9M)
[12/29 22:46:39    216s] OPERPROF: Finished checkPlace at level 1, CPU:0.128, REAL:0.071, MEM:5034.9M, EPOCH TIME: 1735508799.386323
[12/29 22:46:39    216s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[12/29 22:46:39    216s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:39    216s] Innovus will update I/O latencies
[12/29 22:46:39    216s] Reset timing graph...
[12/29 22:46:39    216s] Ignoring AAE DB Resetting ...
[12/29 22:46:39    216s] Reset timing graph done.
[12/29 22:46:39    216s] Ignoring AAE DB Resetting ...
[12/29 22:46:39    216s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[12/29 22:46:39    216s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[12/29 22:46:39    216s] Affected nets:
[12/29 22:46:39    216s] prog_clk[0]
[12/29 22:46:39    216s] clk[0]
[12/29 22:46:39    216s] 
[12/29 22:46:39    216s] No differences between SDC and CTS transition time annotations found.
[12/29 22:46:39    216s] No differences between SDC and CTS delay annotations found.
[12/29 22:46:39    216s] Reset timing graph...
[12/29 22:46:39    217s] Ignoring AAE DB Resetting ...
[12/29 22:46:39    217s] Reset timing graph done.
[12/29 22:46:39    217s] Found 2 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/29 22:46:39    217s] 
[12/29 22:46:39    217s] 
[12/29 22:46:39    217s] Ideal Nets:
[12/29 22:46:39    217s] 
[12/29 22:46:39    217s] ------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:39    217s] Net            Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[12/29 22:46:39    217s] ------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:39    217s] clk[0]         no                                      no                                       no
[12/29 22:46:39    217s] clk[0]         no                                      no                                       no
[12/29 22:46:39    217s] prog_clk[0]    no                                      no                                       no
[12/29 22:46:39    217s] prog_clk[0]    no                                      no                                       no
[12/29 22:46:39    217s] clk[0]         no                                      no                                       no
[12/29 22:46:39    217s] clk[0]         no                                      no                                       no
[12/29 22:46:39    217s] prog_clk[0]    no                                      no                                       no
[12/29 22:46:39    217s] prog_clk[0]    no                                      no                                       no
[12/29 22:46:39    217s] ------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:39    217s] 
[12/29 22:46:39    217s] 
[12/29 22:46:39    217s] Check Prerequisites done. (took cpu=0:00:00.6 real=0:00:00.5)
[12/29 22:46:39    217s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.6 real=0:00:00.5)
[12/29 22:46:39    217s] Info: 8 threads available for lower-level modules during optimization.
[12/29 22:46:39    217s] Executing ccopt post-processing.
[12/29 22:46:39    217s] Synthesizing clock trees with CCOpt...
[12/29 22:46:39    217s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:03:37.0/0:14:42.3 (0.2), mem = 5034.9M
[12/29 22:46:39    217s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/29 22:46:39    217s] CCOpt::Phase::PreparingToBalance...
[12/29 22:46:39    217s] Leaving CCOpt scope - Initializing power interface...
[12/29 22:46:39    217s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:39    217s] 
[12/29 22:46:39    217s] Positive (advancing) pin insertion delays
[12/29 22:46:39    217s] =========================================
[12/29 22:46:39    217s] 
[12/29 22:46:39    217s] Found 0 advancing pin insertion delay (0.000% of 1478 clock tree sinks)
[12/29 22:46:39    217s] 
[12/29 22:46:39    217s] Negative (delaying) pin insertion delays
[12/29 22:46:39    217s] ========================================
[12/29 22:46:39    217s] 
[12/29 22:46:39    217s] Found 0 delaying pin insertion delay (0.000% of 1478 clock tree sinks)
[12/29 22:46:39    217s] Notify start of optimization...
[12/29 22:46:39    217s] Notify start of optimization done.
[12/29 22:46:39    217s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/29 22:46:39    217s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5034.9M, EPOCH TIME: 1735508799.784559
[12/29 22:46:39    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:39    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:39    217s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:5022.9M, EPOCH TIME: 1735508799.787184
[12/29 22:46:39    217s] [oiLAM] Zs 5, 6
[12/29 22:46:39    217s] ### Creating LA Mngr. totSessionCpu=0:03:37 mem=5022.9M
[12/29 22:46:39    217s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=5022.9M
[12/29 22:46:39    217s] Running pre-eGR process
[12/29 22:46:39    217s] (I)      Started Early Global Route ( Curr Mem: 4.78 MB )
[12/29 22:46:39    217s] (I)      Initializing eGR engine (regular)
[12/29 22:46:39    217s] Set min layer with default ( 2 )
[12/29 22:46:39    217s] Set max layer with default ( 127 )
[12/29 22:46:39    217s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:39    217s] Min route layer (adjusted) = 2
[12/29 22:46:39    217s] Max route layer (adjusted) = 5
[12/29 22:46:39    217s] (I)      clean place blk overflow:
[12/29 22:46:39    217s] (I)      H : enabled 1.00 0
[12/29 22:46:39    217s] (I)      V : enabled 1.00 0
[12/29 22:46:39    217s] (I)      Initializing eGR engine (regular)
[12/29 22:46:39    217s] Set min layer with default ( 2 )
[12/29 22:46:39    217s] Set max layer with default ( 127 )
[12/29 22:46:39    217s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:39    217s] Min route layer (adjusted) = 2
[12/29 22:46:39    217s] Max route layer (adjusted) = 5
[12/29 22:46:39    217s] (I)      clean place blk overflow:
[12/29 22:46:39    217s] (I)      H : enabled 1.00 0
[12/29 22:46:39    217s] (I)      V : enabled 1.00 0
[12/29 22:46:39    217s] (I)      Started Early Global Route kernel ( Curr Mem: 4.78 MB )
[12/29 22:46:39    217s] (I)      Running eGR Regular flow
[12/29 22:46:39    217s] (I)      # wire layers (front) : 6
[12/29 22:46:39    217s] (I)      # wire layers (back)  : 0
[12/29 22:46:39    217s] (I)      min wire layer : 1
[12/29 22:46:39    217s] (I)      max wire layer : 5
[12/29 22:46:39    217s] (I)      # cut layers (front) : 5
[12/29 22:46:39    217s] (I)      # cut layers (back)  : 0
[12/29 22:46:39    217s] (I)      min cut layer : 1
[12/29 22:46:39    217s] (I)      max cut layer : 4
[12/29 22:46:39    217s] (I)      ================================ Layers ================================
[12/29 22:46:39    217s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:39    217s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:46:39    217s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:39    217s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:46:39    217s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:46:39    217s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:39    217s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:46:39    217s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:39    217s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:46:39    217s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:39    217s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:46:39    217s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:39    217s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:46:39    217s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:46:39    217s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:39    217s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:46:39    217s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:46:39    217s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:39    217s] (I)      Started Import and model ( Curr Mem: 4.78 MB )
[12/29 22:46:39    217s] (I)      == Non-default Options ==
[12/29 22:46:39    217s] (I)      Maximum routing layer                              : 5
[12/29 22:46:39    217s] (I)      Top routing layer                                  : 5
[12/29 22:46:39    217s] (I)      Number of threads                                  : 8
[12/29 22:46:39    217s] (I)      Route tie net to shape                             : auto
[12/29 22:46:39    217s] (I)      Method to set GCell size                           : row
[12/29 22:46:39    217s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:46:39    217s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:46:39    217s] (I)      ============== Pin Summary ==============
[12/29 22:46:39    217s] (I)      +-------+--------+---------+------------+
[12/29 22:46:39    217s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:46:39    217s] (I)      +-------+--------+---------+------------+
[12/29 22:46:39    217s] (I)      |     1 |  31078 |   98.91 |        Pin |
[12/29 22:46:39    217s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:46:39    217s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:46:39    217s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:46:39    217s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:46:39    217s] (I)      +-------+--------+---------+------------+
[12/29 22:46:39    217s] (I)      Custom ignore net properties:
[12/29 22:46:39    217s] (I)      1 : NotLegal
[12/29 22:46:39    217s] (I)      Default ignore net properties:
[12/29 22:46:39    217s] (I)      1 : Special
[12/29 22:46:39    217s] (I)      2 : Analog
[12/29 22:46:39    217s] (I)      3 : Fixed
[12/29 22:46:39    217s] (I)      4 : Skipped
[12/29 22:46:39    217s] (I)      5 : MixedSignal
[12/29 22:46:39    217s] (I)      Prerouted net properties:
[12/29 22:46:39    217s] (I)      1 : NotLegal
[12/29 22:46:39    217s] (I)      2 : Special
[12/29 22:46:39    217s] (I)      3 : Analog
[12/29 22:46:39    217s] (I)      4 : Fixed
[12/29 22:46:39    217s] (I)      5 : Skipped
[12/29 22:46:39    217s] (I)      6 : MixedSignal
[12/29 22:46:39    217s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:46:39    217s] (I)      Use row-based GCell size
[12/29 22:46:39    217s] (I)      Use row-based GCell align
[12/29 22:46:39    217s] (I)      layer 0 area = 83000
[12/29 22:46:39    217s] (I)      layer 1 area = 67600
[12/29 22:46:39    217s] (I)      layer 2 area = 240000
[12/29 22:46:39    217s] (I)      layer 3 area = 240000
[12/29 22:46:39    217s] (I)      layer 4 area = 4000000
[12/29 22:46:39    217s] (I)      GCell unit size   : 4140
[12/29 22:46:39    217s] (I)      GCell multiplier  : 1
[12/29 22:46:39    217s] (I)      GCell row height  : 4140
[12/29 22:46:39    217s] (I)      Actual row height : 4140
[12/29 22:46:39    217s] (I)      GCell align ref   : 479320 479320
[12/29 22:46:39    217s] [NR-eGR] Track table information for default rule: 
[12/29 22:46:39    217s] [NR-eGR] met1 has single uniform track structure
[12/29 22:46:39    217s] [NR-eGR] met2 has single uniform track structure
[12/29 22:46:39    217s] [NR-eGR] met3 has single uniform track structure
[12/29 22:46:39    217s] [NR-eGR] met4 has single uniform track structure
[12/29 22:46:39    217s] [NR-eGR] met5 has single uniform track structure
[12/29 22:46:39    217s] (I)      ============== Default via ===============
[12/29 22:46:39    217s] (I)      +---+------------------+-----------------+
[12/29 22:46:39    217s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:46:39    217s] (I)      +---+------------------+-----------------+
[12/29 22:46:39    217s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:46:39    217s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:46:39    217s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:46:39    217s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:46:39    217s] (I)      +---+------------------+-----------------+
[12/29 22:46:39    217s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:46:39    217s] [NR-eGR] Read 6281 PG shapes
[12/29 22:46:39    217s] [NR-eGR] Read 0 clock shapes
[12/29 22:46:39    217s] [NR-eGR] Read 0 other shapes
[12/29 22:46:39    217s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:46:39    217s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:46:39    217s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:46:39    217s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:46:39    217s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:46:39    217s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:46:39    217s] [NR-eGR] #Other Blockages    : 0
[12/29 22:46:39    217s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:46:39    217s] [NR-eGR] #prerouted nets         : 0
[12/29 22:46:39    217s] [NR-eGR] #prerouted special nets : 0
[12/29 22:46:39    217s] [NR-eGR] #prerouted wires        : 0
[12/29 22:46:39    217s] [NR-eGR] Read 8822 nets ( ignored 0 )
[12/29 22:46:39    217s] (I)        Front-side 8822 ( ignored 0 )
[12/29 22:46:39    217s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:46:39    217s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[12/29 22:46:39    217s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[12/29 22:46:39    217s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[12/29 22:46:39    217s] (I)      Reading macro buffers
[12/29 22:46:39    217s] (I)      Number of macro buffers: 0
[12/29 22:46:39    217s] (I)      early_global_route_priority property id does not exist.
[12/29 22:46:39    217s] (I)      Read Num Blocks=52067  Num Prerouted Wires=0  Num CS=0
[12/29 22:46:39    217s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 0
[12/29 22:46:39    217s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 0
[12/29 22:46:39    217s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 0
[12/29 22:46:39    217s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 0
[12/29 22:46:39    217s] (I)      Number of ignored nets                =      0
[12/29 22:46:39    217s] (I)      Number of connected nets              =      0
[12/29 22:46:39    217s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:46:39    217s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:46:39    217s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:46:39    217s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:46:39    217s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:46:39    217s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:46:39    217s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:46:39    217s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[12/29 22:46:39    217s] (I)      Ndr track 0 does not exist
[12/29 22:46:39    217s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:46:39    217s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:46:39    217s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:46:39    217s] (I)      Site width          :   460  (dbu)
[12/29 22:46:39    217s] (I)      Row height          :  4140  (dbu)
[12/29 22:46:39    217s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:46:39    217s] (I)      GCell width         :  4140  (dbu)
[12/29 22:46:39    217s] (I)      GCell height        :  4140  (dbu)
[12/29 22:46:39    217s] (I)      Grid                :   382   385     5
[12/29 22:46:39    217s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:46:39    217s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:46:39    217s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:46:39    217s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:46:39    217s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:46:39    217s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:46:39    217s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:46:39    217s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:46:39    217s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:46:39    217s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:46:39    217s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:46:39    217s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:46:39    217s] (I)      --------------------------------------------------------
[12/29 22:46:39    217s] 
[12/29 22:46:39    217s] [NR-eGR] ============ Routing rule table ============
[12/29 22:46:39    217s] [NR-eGR] Rule id: 0  Nets: 8790
[12/29 22:46:39    217s] [NR-eGR] ========================================
[12/29 22:46:39    217s] [NR-eGR] 
[12/29 22:46:39    217s] (I)      ======== NDR :  =========
[12/29 22:46:39    217s] (I)      +--------------+--------+
[12/29 22:46:39    217s] (I)      |           ID |      0 |
[12/29 22:46:39    217s] (I)      |         Name |        |
[12/29 22:46:39    217s] (I)      |      Default |    yes |
[12/29 22:46:39    217s] (I)      |  Clk Special |     no |
[12/29 22:46:39    217s] (I)      | Hard spacing |     no |
[12/29 22:46:39    217s] (I)      |    NDR track | (none) |
[12/29 22:46:39    217s] (I)      |      NDR via | (none) |
[12/29 22:46:39    217s] (I)      |  Extra space |      0 |
[12/29 22:46:39    217s] (I)      |      Shields |      0 |
[12/29 22:46:39    217s] (I)      |   Demand (H) |      1 |
[12/29 22:46:39    217s] (I)      |   Demand (V) |      1 |
[12/29 22:46:39    217s] (I)      |        #Nets |   8790 |
[12/29 22:46:39    217s] (I)      +--------------+--------+
[12/29 22:46:39    217s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:39    217s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:39    217s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:39    217s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:46:39    217s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:46:39    217s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:46:39    217s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:46:39    217s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:39    217s] (I)      =============== Blocked Tracks ===============
[12/29 22:46:39    217s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:39    217s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:46:39    217s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:39    217s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:46:39    217s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:46:39    217s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:46:39    217s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:46:39    217s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:46:39    217s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:39    217s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 4.79 MB )
[12/29 22:46:39    217s] (I)      Delete wires for 8790 nets (async)
[12/29 22:46:39    217s] (I)      Reset routing kernel
[12/29 22:46:39    217s] (I)      Started Global Routing ( Curr Mem: 4.80 MB )
[12/29 22:46:39    217s] (I)      totalPins=29911  totalGlobalPin=29699 (99.29%)
[12/29 22:46:39    217s] (I)      ================= Net Group Info =================
[12/29 22:46:39    217s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:39    217s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:46:39    217s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:39    217s] (I)      |  1 |           8790 |      met2(2) |   met5(5) |
[12/29 22:46:39    217s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:39    217s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:46:39    217s] (I)      total 2D Demand : 205 = (0 H, 205 V)
[12/29 22:46:39    217s] (I)      #blocked GCells = 64770
[12/29 22:46:39    217s] (I)      #regions = 4
[12/29 22:46:39    217s] (I)      Adjusted 0 GCells for pin access
[12/29 22:46:39    217s] [NR-eGR] Layer group 1: route 8790 net(s) in layer range [2, 5]
[12/29 22:46:39    217s] (I)      
[12/29 22:46:39    217s] (I)      ============  Phase 1a Route ============
[12/29 22:46:39    217s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 107
[12/29 22:46:39    217s] (I)      Usage: 98181 = (49119 H, 49062 V) = (8.44% H, 4.37% V) = (2.034e+05um H, 2.031e+05um V)
[12/29 22:46:39    217s] (I)      
[12/29 22:46:39    217s] (I)      ============  Phase 1b Route ============
[12/29 22:46:39    217s] (I)      Usage: 98323 = (49135 H, 49188 V) = (8.44% H, 4.38% V) = (2.034e+05um H, 2.036e+05um V)
[12/29 22:46:39    217s] (I)      Overflow of layer group 1: 1.35% H + 0.07% V. EstWL: 4.070572e+05um
[12/29 22:46:39    217s] (I)      Congestion metric : 4.26%H 0.23%V, 4.49%HV
[12/29 22:46:39    217s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:46:39    217s] (I)      
[12/29 22:46:39    217s] (I)      ============  Phase 1c Route ============
[12/29 22:46:39    217s] (I)      Level2 Grid: 77 x 77
[12/29 22:46:39    217s] (I)      Usage: 98718 = (49307 H, 49411 V) = (8.47% H, 4.40% V) = (2.041e+05um H, 2.046e+05um V)
[12/29 22:46:39    217s] (I)      
[12/29 22:46:39    217s] (I)      ============  Phase 1d Route ============
[12/29 22:46:40    217s] (I)      Usage: 99213 = (49420 H, 49793 V) = (8.49% H, 4.44% V) = (2.046e+05um H, 2.061e+05um V)
[12/29 22:46:40    217s] (I)      
[12/29 22:46:40    217s] (I)      ============  Phase 1e Route ============
[12/29 22:46:40    217s] (I)      Usage: 99213 = (49420 H, 49793 V) = (8.49% H, 4.44% V) = (2.046e+05um H, 2.061e+05um V)
[12/29 22:46:40    217s] [NR-eGR] Early Global Route overflow of layer group 1: 1.12% H + 0.00% V. EstWL: 4.107418e+05um
[12/29 22:46:40    217s] (I)      
[12/29 22:46:40    217s] (I)      ============  Phase 1l Route ============
[12/29 22:46:40    217s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:46:40    217s] (I)      Layer  2:     691695     48854         0      600246      719946    (45.47%) 
[12/29 22:46:40    217s] (I)      Layer  3:     511966     96545      7885      465485      530049    (46.76%) 
[12/29 22:46:40    217s] (I)      Layer  4:     433320     24778       309      505753      481708    (51.22%) 
[12/29 22:46:40    217s] (I)      Layer  5:      71304      5500        67       92980       72942    (56.04%) 
[12/29 22:46:40    217s] (I)      Total:       1708285    175677      8261     1664464     1804643    (47.98%) 
[12/29 22:46:40    217s] (I)      
[12/29 22:46:40    217s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:46:40    217s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/29 22:46:40    217s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:46:40    217s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/29 22:46:40    217s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:46:40    217s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:40    217s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:40    217s] [NR-eGR]    met3 ( 3)      3248( 4.16%)       277( 0.35%)         7( 0.01%)   ( 4.52%) 
[12/29 22:46:40    217s] [NR-eGR]    met4 ( 4)       188( 0.26%)         2( 0.00%)         0( 0.00%)   ( 0.27%) 
[12/29 22:46:40    217s] [NR-eGR]    met5 ( 5)        66( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[12/29 22:46:40    217s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:46:40    217s] [NR-eGR]        Total      3502( 1.19%)       279( 0.09%)         7( 0.00%)   ( 1.29%) 
[12/29 22:46:40    217s] [NR-eGR] 
[12/29 22:46:40    217s] (I)      Finished Global Routing ( CPU: 0.66 sec, Real: 0.24 sec, Curr Mem: 4.81 MB )
[12/29 22:46:40    217s] (I)      Updating congestion map
[12/29 22:46:40    217s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:46:40    217s] [NR-eGR] Overflow after Early Global Route 3.06% H + 0.00% V
[12/29 22:46:40    217s] (I)      Running track assignment and export wires
[12/29 22:46:40    217s] (I)      ============= Track Assignment ============
[12/29 22:46:40    217s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.80 MB )
[12/29 22:46:40    217s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:46:40    217s] (I)      Run Multi-thread track assignment
[12/29 22:46:40    218s] (I)      Finished Track Assignment (8T) ( CPU: 0.18 sec, Real: 0.05 sec, Curr Mem: 4.87 MB )
[12/29 22:46:40    218s] (I)      Started Export ( Curr Mem: 4.87 MB )
[12/29 22:46:40    218s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:46:40    218s] [NR-eGR] Total eGR-routed clock nets wire length: 12917um, number of vias: 4671
[12/29 22:46:40    218s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:40    218s] [NR-eGR]               Length (um)   Vias 
[12/29 22:46:40    218s] [NR-eGR] ---------------------------------
[12/29 22:46:40    218s] [NR-eGR]  met1  (1H)             0  29600 
[12/29 22:46:40    218s] [NR-eGR]  met2  (2V)        176013  41434 
[12/29 22:46:40    218s] [NR-eGR]  met3  (3H)        189695   7758 
[12/29 22:46:40    218s] [NR-eGR]  met4  (4V)         40290   6067 
[12/29 22:46:40    218s] [NR-eGR]  met5  (5H)         20370      0 
[12/29 22:46:40    218s] [NR-eGR] ---------------------------------
[12/29 22:46:40    218s] [NR-eGR]        Total       426367  84859 
[12/29 22:46:40    218s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:40    218s] [NR-eGR] Total half perimeter of net bounding box: 316190um
[12/29 22:46:40    218s] [NR-eGR] Total length: 426367um, number of vias: 84859
[12/29 22:46:40    218s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:40    218s] (I)      == Layer wire length by net rule ==
[12/29 22:46:40    218s] (I)                     Default 
[12/29 22:46:40    218s] (I)      -----------------------
[12/29 22:46:40    218s] (I)       met1  (1H)        0um 
[12/29 22:46:40    218s] (I)       met2  (2V)   176013um 
[12/29 22:46:40    218s] (I)       met3  (3H)   189695um 
[12/29 22:46:40    218s] (I)       met4  (4V)    40290um 
[12/29 22:46:40    218s] (I)       met5  (5H)    20370um 
[12/29 22:46:40    218s] (I)      -----------------------
[12/29 22:46:40    218s] (I)             Total  426367um 
[12/29 22:46:40    218s] (I)      == Layer via count by net rule ==
[12/29 22:46:40    218s] (I)                    Default 
[12/29 22:46:40    218s] (I)      ----------------------
[12/29 22:46:40    218s] (I)       met1  (1H)     29600 
[12/29 22:46:40    218s] (I)       met2  (2V)     41434 
[12/29 22:46:40    218s] (I)       met3  (3H)      7758 
[12/29 22:46:40    218s] (I)       met4  (4V)      6067 
[12/29 22:46:40    218s] (I)       met5  (5H)         0 
[12/29 22:46:40    218s] (I)      ----------------------
[12/29 22:46:40    218s] (I)             Total    84859 
[12/29 22:46:40    218s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.04 sec, Curr Mem: 4.86 MB )
[12/29 22:46:40    218s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[12/29 22:46:40    218s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:40    218s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.06 sec, Real: 0.45 sec, Curr Mem: 4.86 MB )
[12/29 22:46:40    218s] [NR-eGR] Finished Early Global Route ( CPU: 1.06 sec, Real: 0.46 sec, Curr Mem: 4.82 MB )
[12/29 22:46:40    218s] (I)      ========================================= Runtime Summary ==========================================
[12/29 22:46:40    218s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[12/29 22:46:40    218s] (I)      ----------------------------------------------------------------------------------------------------
[12/29 22:46:40    218s] (I)       Early Global Route                             100.00%  639.02 sec  639.48 sec  0.46 sec  1.06 sec 
[12/29 22:46:40    218s] (I)       +-Early Global Route kernel                     98.42%  639.03 sec  639.48 sec  0.45 sec  1.06 sec 
[12/29 22:46:40    218s] (I)       | +-Import and model                            18.16%  639.03 sec  639.11 sec  0.08 sec  0.08 sec 
[12/29 22:46:40    218s] (I)       | | +-Create place DB                            5.15%  639.03 sec  639.05 sec  0.02 sec  0.02 sec 
[12/29 22:46:40    218s] (I)       | | | +-Import place data                        5.12%  639.03 sec  639.05 sec  0.02 sec  0.02 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Read instances and placement           1.46%  639.03 sec  639.04 sec  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Read nets                              3.53%  639.04 sec  639.05 sec  0.02 sec  0.02 sec 
[12/29 22:46:40    218s] (I)       | | +-Create route DB                           10.65%  639.05 sec  639.10 sec  0.05 sec  0.05 sec 
[12/29 22:46:40    218s] (I)       | | | +-Import route data (8T)                  10.58%  639.05 sec  639.10 sec  0.05 sec  0.05 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Read blockages ( Layer 2-5 )           1.48%  639.06 sec  639.07 sec  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Read routing blockages               0.00%  639.06 sec  639.06 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Read instance blockages              0.99%  639.06 sec  639.06 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Read PG blockages                    0.24%  639.06 sec  639.06 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  639.06 sec  639.06 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Read clock blockages                 0.01%  639.06 sec  639.06 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Read other blockages                 0.01%  639.06 sec  639.06 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Read halo blockages                  0.01%  639.07 sec  639.07 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Read boundary cut boxes              0.00%  639.07 sec  639.07 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Read blackboxes                        0.00%  639.07 sec  639.07 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Read prerouted                         0.01%  639.07 sec  639.07 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Read nets                              0.68%  639.07 sec  639.07 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Set up via pillars                     0.01%  639.07 sec  639.07 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Initialize 3D grid graph               0.40%  639.07 sec  639.07 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Model blockage capacity                6.56%  639.07 sec  639.10 sec  0.03 sec  0.03 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Initialize 3D capacity               6.19%  639.07 sec  639.10 sec  0.03 sec  0.03 sec 
[12/29 22:46:40    218s] (I)       | | +-Read aux data                              0.00%  639.10 sec  639.10 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | +-Others data preparation                    0.01%  639.10 sec  639.10 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | +-Create route kernel                        1.85%  639.10 sec  639.11 sec  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | +-Global Routing                              53.41%  639.11 sec  639.36 sec  0.24 sec  0.66 sec 
[12/29 22:46:40    218s] (I)       | | +-Initialization                             1.12%  639.11 sec  639.12 sec  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | | +-Net group 1                               50.29%  639.12 sec  639.35 sec  0.23 sec  0.64 sec 
[12/29 22:46:40    218s] (I)       | | | +-Generate topology (8T)                   1.67%  639.12 sec  639.13 sec  0.01 sec  0.04 sec 
[12/29 22:46:40    218s] (I)       | | | +-Phase 1a                                 6.49%  639.14 sec  639.17 sec  0.03 sec  0.07 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Pattern routing (8T)                   3.96%  639.14 sec  639.16 sec  0.02 sec  0.06 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.97%  639.16 sec  639.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Add via demand to 2D                   1.33%  639.16 sec  639.17 sec  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | | | +-Phase 1b                                 5.55%  639.17 sec  639.19 sec  0.03 sec  0.06 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Monotonic routing (8T)                 3.77%  639.17 sec  639.19 sec  0.02 sec  0.05 sec 
[12/29 22:46:40    218s] (I)       | | | +-Phase 1c                                 1.89%  639.19 sec  639.20 sec  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Two level Routing                      1.86%  639.19 sec  639.20 sec  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Two Level Routing (Regular)          1.32%  639.20 sec  639.20 sec  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Two Level Routing (Strong)           0.29%  639.20 sec  639.20 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | +-Phase 1d                                20.64%  639.20 sec  639.30 sec  0.09 sec  0.28 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Detoured routing (8T)                 20.57%  639.20 sec  639.30 sec  0.09 sec  0.28 sec 
[12/29 22:46:40    218s] (I)       | | | +-Phase 1e                                 0.69%  639.30 sec  639.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Route legalization                     0.55%  639.30 sec  639.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | | | +-Legalize Blockage Violations         0.52%  639.30 sec  639.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | | +-Phase 1l                                10.57%  639.30 sec  639.35 sec  0.05 sec  0.17 sec 
[12/29 22:46:40    218s] (I)       | | | | +-Layer assignment (8T)                  9.50%  639.31 sec  639.35 sec  0.04 sec  0.16 sec 
[12/29 22:46:40    218s] (I)       | +-Export cong map                              6.78%  639.36 sec  639.39 sec  0.03 sec  0.03 sec 
[12/29 22:46:40    218s] (I)       | | +-Export 2D cong map                         1.72%  639.38 sec  639.39 sec  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | +-Extract Global 3D Wires                      0.88%  639.39 sec  639.39 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | +-Track Assignment (8T)                       10.26%  639.39 sec  639.44 sec  0.05 sec  0.18 sec 
[12/29 22:46:40    218s] (I)       | | +-Initialization                             0.26%  639.39 sec  639.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | | +-Track Assignment Kernel                    9.57%  639.40 sec  639.44 sec  0.04 sec  0.18 sec 
[12/29 22:46:40    218s] (I)       | | +-Free Memory                                0.01%  639.44 sec  639.44 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | +-Export                                       7.73%  639.44 sec  639.48 sec  0.04 sec  0.09 sec 
[12/29 22:46:40    218s] (I)       | | +-Export DB wires                            3.42%  639.44 sec  639.46 sec  0.02 sec  0.06 sec 
[12/29 22:46:40    218s] (I)       | | | +-Export all nets (8T)                     2.68%  639.44 sec  639.46 sec  0.01 sec  0.05 sec 
[12/29 22:46:40    218s] (I)       | | | +-Set wire vias (8T)                       0.37%  639.46 sec  639.46 sec  0.00 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | | +-Report wirelength                          2.90%  639.46 sec  639.47 sec  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)       | | +-Update net boxes                           1.23%  639.47 sec  639.48 sec  0.01 sec  0.02 sec 
[12/29 22:46:40    218s] (I)       | | +-Update timing                              0.00%  639.48 sec  639.48 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)       | +-Postprocess design                           0.10%  639.48 sec  639.48 sec  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)      ======================= Summary by functions ========================
[12/29 22:46:40    218s] (I)       Lv  Step                                      %      Real       CPU 
[12/29 22:46:40    218s] (I)      ---------------------------------------------------------------------
[12/29 22:46:40    218s] (I)        0  Early Global Route                  100.00%  0.46 sec  1.06 sec 
[12/29 22:46:40    218s] (I)        1  Early Global Route kernel            98.42%  0.45 sec  1.06 sec 
[12/29 22:46:40    218s] (I)        2  Global Routing                       53.41%  0.24 sec  0.66 sec 
[12/29 22:46:40    218s] (I)        2  Import and model                     18.16%  0.08 sec  0.08 sec 
[12/29 22:46:40    218s] (I)        2  Track Assignment (8T)                10.26%  0.05 sec  0.18 sec 
[12/29 22:46:40    218s] (I)        2  Export                                7.73%  0.04 sec  0.09 sec 
[12/29 22:46:40    218s] (I)        2  Export cong map                       6.78%  0.03 sec  0.03 sec 
[12/29 22:46:40    218s] (I)        2  Extract Global 3D Wires               0.88%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        2  Postprocess design                    0.10%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        3  Net group 1                          50.29%  0.23 sec  0.64 sec 
[12/29 22:46:40    218s] (I)        3  Create route DB                      10.65%  0.05 sec  0.05 sec 
[12/29 22:46:40    218s] (I)        3  Track Assignment Kernel               9.57%  0.04 sec  0.18 sec 
[12/29 22:46:40    218s] (I)        3  Create place DB                       5.15%  0.02 sec  0.02 sec 
[12/29 22:46:40    218s] (I)        3  Export DB wires                       3.42%  0.02 sec  0.06 sec 
[12/29 22:46:40    218s] (I)        3  Report wirelength                     2.90%  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        3  Create route kernel                   1.85%  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        3  Export 2D cong map                    1.72%  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        3  Initialization                        1.38%  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        3  Update net boxes                      1.23%  0.01 sec  0.02 sec 
[12/29 22:46:40    218s] (I)        3  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        4  Phase 1d                             20.64%  0.09 sec  0.28 sec 
[12/29 22:46:40    218s] (I)        4  Import route data (8T)               10.58%  0.05 sec  0.05 sec 
[12/29 22:46:40    218s] (I)        4  Phase 1l                             10.57%  0.05 sec  0.17 sec 
[12/29 22:46:40    218s] (I)        4  Phase 1a                              6.49%  0.03 sec  0.07 sec 
[12/29 22:46:40    218s] (I)        4  Phase 1b                              5.55%  0.03 sec  0.06 sec 
[12/29 22:46:40    218s] (I)        4  Import place data                     5.12%  0.02 sec  0.02 sec 
[12/29 22:46:40    218s] (I)        4  Export all nets (8T)                  2.68%  0.01 sec  0.05 sec 
[12/29 22:46:40    218s] (I)        4  Phase 1c                              1.89%  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        4  Generate topology (8T)                1.67%  0.01 sec  0.04 sec 
[12/29 22:46:40    218s] (I)        4  Phase 1e                              0.69%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        4  Set wire vias (8T)                    0.37%  0.00 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        5  Detoured routing (8T)                20.57%  0.09 sec  0.28 sec 
[12/29 22:46:40    218s] (I)        5  Layer assignment (8T)                 9.50%  0.04 sec  0.16 sec 
[12/29 22:46:40    218s] (I)        5  Model blockage capacity               6.56%  0.03 sec  0.03 sec 
[12/29 22:46:40    218s] (I)        5  Read nets                             4.21%  0.02 sec  0.02 sec 
[12/29 22:46:40    218s] (I)        5  Pattern routing (8T)                  3.96%  0.02 sec  0.06 sec 
[12/29 22:46:40    218s] (I)        5  Monotonic routing (8T)                3.77%  0.02 sec  0.05 sec 
[12/29 22:46:40    218s] (I)        5  Two level Routing                     1.86%  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        5  Read blockages ( Layer 2-5 )          1.48%  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        5  Read instances and placement          1.46%  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        5  Add via demand to 2D                  1.33%  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        5  Pattern Routing Avoiding Blockages    0.97%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        5  Route legalization                    0.55%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        5  Initialize 3D grid graph              0.40%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        5  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        6  Initialize 3D capacity                6.19%  0.03 sec  0.03 sec 
[12/29 22:46:40    218s] (I)        6  Two Level Routing (Regular)           1.32%  0.01 sec  0.01 sec 
[12/29 22:46:40    218s] (I)        6  Read instance blockages               0.99%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        6  Legalize Blockage Violations          0.52%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        6  Two Level Routing (Strong)            0.29%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        6  Read PG blockages                     0.24%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] (I)        7  Allocate memory for PG via list       0.05%  0.00 sec  0.00 sec 
[12/29 22:46:40    218s] Running post-eGR process
[12/29 22:46:40    218s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.1 real=0:00:00.5)
[12/29 22:46:40    218s] Legalization setup...
[12/29 22:46:40    218s] Using cell based legalization.
[12/29 22:46:40    218s] Initializing placement interface...
[12/29 22:46:40    218s]   Use check_library -place or consult logv if problems occur.
[12/29 22:46:40    218s]   Leaving CCOpt scope - Initializing placement interface...
[12/29 22:46:40    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:5059.2M, EPOCH TIME: 1735508800.285417
[12/29 22:46:40    218s] Processing tracks to init pin-track alignment.
[12/29 22:46:40    218s] z: 2, totalTracks: 1
[12/29 22:46:40    218s] z: 4, totalTracks: 1
[12/29 22:46:40    218s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:40    218s] Cell fpga_top LLGs are deleted
[12/29 22:46:40    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:40    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:40    218s] # Building fpga_top llgBox search-tree.
[12/29 22:46:40    218s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5059.2M, EPOCH TIME: 1735508800.289256
[12/29 22:46:40    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:40    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:40    218s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5059.2M, EPOCH TIME: 1735508800.289457
[12/29 22:46:40    218s] Max number of tech site patterns supported in site array is 256.
[12/29 22:46:40    218s] Core basic site is CoreSite
[12/29 22:46:40    218s] After signature check, allow fast init is false, keep pre-filter is true.
[12/29 22:46:40    218s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/29 22:46:40    218s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/29 22:46:40    218s] SiteArray: use 1,175,552 bytes
[12/29 22:46:40    218s] SiteArray: current memory after site array memory allocation 5059.2M
[12/29 22:46:40    218s] SiteArray: FP blocked sites are writable
[12/29 22:46:40    218s] Keep-away cache is enable on metals: 1-5
[12/29 22:46:40    218s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:46:40    218s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5059.2M, EPOCH TIME: 1735508800.300710
[12/29 22:46:40    218s] Process 2318 (called=4166 computed=46) wires and vias for routing blockage analysis
[12/29 22:46:40    218s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.009, REAL:0.006, MEM:5059.2M, EPOCH TIME: 1735508800.306527
[12/29 22:46:40    218s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/29 22:46:40    218s] Atter site array init, number of instance map data is 0.
[12/29 22:46:40    218s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.028, REAL:0.018, MEM:5059.2M, EPOCH TIME: 1735508800.307137
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:40    218s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:40    218s] OPERPROF:     Starting CMU at level 3, MEM:5059.2M, EPOCH TIME: 1735508800.308343
[12/29 22:46:40    218s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5059.2M, EPOCH TIME: 1735508800.309073
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:40    218s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.032, REAL:0.020, MEM:5059.2M, EPOCH TIME: 1735508800.309683
[12/29 22:46:40    218s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5059.2M, EPOCH TIME: 1735508800.309729
[12/29 22:46:40    218s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5059.2M, EPOCH TIME: 1735508800.309852
[12/29 22:46:40    218s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5059.2MB).
[12/29 22:46:40    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.027, MEM:5059.2M, EPOCH TIME: 1735508800.312293
[12/29 22:46:40    218s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:40    218s] Initializing placement interface done.
[12/29 22:46:40    218s] Leaving CCOpt scope - Cleaning up placement interface...
[12/29 22:46:40    218s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5059.2M, EPOCH TIME: 1735508800.312498
[12/29 22:46:40    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:40    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:40    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:40    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:40    218s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.008, MEM:5059.2M, EPOCH TIME: 1735508800.320153
[12/29 22:46:40    218s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:40    218s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:46:40    218s] Leaving CCOpt scope - Initializing placement interface...
[12/29 22:46:40    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:5059.2M, EPOCH TIME: 1735508800.338813
[12/29 22:46:40    218s] Processing tracks to init pin-track alignment.
[12/29 22:46:40    218s] z: 2, totalTracks: 1
[12/29 22:46:40    218s] z: 4, totalTracks: 1
[12/29 22:46:40    218s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:40    218s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5059.2M, EPOCH TIME: 1735508800.342063
[12/29 22:46:40    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:40    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:40    218s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:40    218s] OPERPROF:     Starting CMU at level 3, MEM:5059.2M, EPOCH TIME: 1735508800.344891
[12/29 22:46:40    218s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5059.2M, EPOCH TIME: 1735508800.345455
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:40    218s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.006, REAL:0.004, MEM:5059.2M, EPOCH TIME: 1735508800.346053
[12/29 22:46:40    218s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5059.2M, EPOCH TIME: 1735508800.346094
[12/29 22:46:40    218s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5059.2M, EPOCH TIME: 1735508800.346242
[12/29 22:46:40    218s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5059.2MB).
[12/29 22:46:40    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:5059.2M, EPOCH TIME: 1735508800.346988
[12/29 22:46:40    218s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:40    218s] Set min layer with default ( 2 )
[12/29 22:46:40    218s] Set max layer with default ( 127 )
[12/29 22:46:40    218s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:40    218s] Min route layer (adjusted) = 2
[12/29 22:46:40    218s] Max route layer (adjusted) = 5
[12/29 22:46:40    218s] [PSP]    Load db... (mem=4.8M)
[12/29 22:46:40    218s] [PSP]    Read data from FE... (mem=4.8M)
[12/29 22:46:40    218s] (I)      Number of ignored instance 0
[12/29 22:46:40    218s] (I)      Number of inbound cells 0
[12/29 22:46:40    218s] (I)      Number of opened ILM blockages 0
[12/29 22:46:40    218s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/29 22:46:40    218s] (I)      numMoveCells=8706, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/29 22:46:40    218s] (I)      cell height: 4140, count: 8706
[12/29 22:46:40    218s] (I)      rowRegion is not equal to core box, resetting core box
[12/29 22:46:40    218s] (I)      rowRegion : (479320, 479320) - (1104920, 1112740)
[12/29 22:46:40    218s] (I)      coreBox   : (479320, 479320) - (1104920, 1116420)
[12/29 22:46:40    218s] [PSP]    Done Read data from FE (cpu=0.007s, mem=4.8M)
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] [PSP]    Done Load db (cpu=0.008s, mem=4.8M)
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] [PSP]    Constructing placeable region... (mem=4.8M)
[12/29 22:46:40    218s] (I)      Constructing bin map
[12/29 22:46:40    218s] (I)      Initialize bin information with width=41400 height=41400
[12/29 22:46:40    218s] (I)      Done constructing bin map
[12/29 22:46:40    218s] [PSP]    Compute region effective width... (mem=4.8M)
[12/29 22:46:40    218s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=4.8M)
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] [PSP]    Done Constructing placeable region (cpu=0.001s, mem=4.8M)
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:40    218s] Validating CTS configuration...
[12/29 22:46:40    218s] Checking module port directions...
[12/29 22:46:40    218s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:40    218s] Non-default CCOpt properties:
[12/29 22:46:40    218s]   Public non-default CCOpt properties:
[12/29 22:46:40    218s]     buffer_cells is set for at least one object
[12/29 22:46:40    218s]     cts_merge_clock_gates is set for at least one object
[12/29 22:46:40    218s]     cts_merge_clock_logic is set for at least one object
[12/29 22:46:40    218s]     route_type is set for at least one object
[12/29 22:46:40    218s]   No private non-default CCOpt properties
[12/29 22:46:40    218s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:40    218s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:46:40    218s] eee: pegSigSF=1.070000
[12/29 22:46:40    218s] Initializing multi-corner resistance tables ...
[12/29 22:46:40    218s] eee: Grid unit RC data computation started
[12/29 22:46:40    218s] eee: Grid unit RC data computation completed
[12/29 22:46:40    218s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[12/29 22:46:40    218s] eee: l=2 avDens=0.094084 usedTrk=4251.522694 availTrk=45188.657881 sigTrk=4251.522694
[12/29 22:46:40    218s] eee: l=3 avDens=0.150828 usedTrk=4596.825951 availTrk=30477.237577 sigTrk=4596.825951
[12/29 22:46:40    218s] eee: l=4 avDens=0.061633 usedTrk=1763.072076 availTrk=28606.019516 sigTrk=1763.072076
[12/29 22:46:40    218s] eee: l=5 avDens=0.168796 usedTrk=986.606184 availTrk=5844.960545 sigTrk=986.606184
[12/29 22:46:40    218s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:46:40    218s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:46:40    218s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.314408 uaWl=1.000000 uaWlH=0.142300 aWlH=0.000000 lMod=0 pMax=0.842000 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:46:40    218s] eee: NetCapCache creation started. (Current Mem: 5061.750M) 
[12/29 22:46:40    218s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5061.750M) 
[12/29 22:46:40    218s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:46:40    218s] eee: Metal Layers Info:
[12/29 22:46:40    218s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:40    218s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:46:40    218s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:40    218s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:46:40    218s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:46:40    218s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:46:40    218s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:46:40    218s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:46:40    218s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:40    218s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:46:40    218s] Route type trimming info:
[12/29 22:46:40    218s]   No route type modifications were made.
[12/29 22:46:40    218s] End AAE Lib Interpolated Model. (MEM=5061.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:46:40    218s] (I)      Filtering out regions for small cell: CLKBUFX2
[12/29 22:46:40    218s] Accumulated time to calculate placeable region: 0.000247
[12/29 22:46:40    218s] (I)      Filtering out regions for small cell: BUFX8
[12/29 22:46:40    218s] Accumulated time to calculate placeable region: 0.000275
[12/29 22:46:40    218s] (I)      Filtering out regions for small cell: CLKBUFX8
[12/29 22:46:40    218s] Accumulated time to calculate placeable region: 0.000292
[12/29 22:46:40    218s] (I)      Filtering out regions for small cell: BUFX16
[12/29 22:46:40    218s] Accumulated time to calculate placeable region: 0.000307
[12/29 22:46:40    218s] (I)      Filtering out regions for small cell: CLKBUFX4
[12/29 22:46:40    218s] Accumulated time to calculate placeable region: 0.00035
[12/29 22:46:40    218s] (I)      Filtering out regions for small cell: BUFX4
[12/29 22:46:40    218s] Accumulated time to calculate placeable region: 0.000365
[12/29 22:46:40    218s] (I)      Filtering out regions for small cell: BUFX2
[12/29 22:46:40    218s] Accumulated time to calculate placeable region: 0.000411
[12/29 22:46:40    218s] Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 2 of 7 cells
[12/29 22:46:40    218s] Original list had 7 cells:
[12/29 22:46:40    218s] BUFX16 CLKBUFX8 BUFX8 CLKBUFX4 BUFX4 CLKBUFX2 BUFX2 
[12/29 22:46:40    218s] New trimmed list has 5 cells:
[12/29 22:46:40    218s] BUFX16 CLKBUFX8 CLKBUFX4 CLKBUFX2 BUFX2 
[12/29 22:46:40    218s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[12/29 22:46:40    218s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/29 22:46:40    218s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree prog_clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[12/29 22:46:40    218s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/29 22:46:40    218s] Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/29 22:46:40    218s] Non-default CCOpt properties:
[12/29 22:46:40    218s]   Public non-default CCOpt properties:
[12/29 22:46:40    218s]     cts_merge_clock_gates: true (default: false)
[12/29 22:46:40    218s]     cts_merge_clock_logic: true (default: false)
[12/29 22:46:40    218s]     route_type (leaf): default_route_type_leaf (default: default)
[12/29 22:46:40    218s]     route_type (top): default_route_type_nonleaf (default: default)
[12/29 22:46:40    218s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/29 22:46:40    218s]   No private non-default CCOpt properties
[12/29 22:46:40    218s] For power domain auto-default:
[12/29 22:46:40    218s]   Buffers:     BUFX16 CLKBUFX8 CLKBUFX4 CLKBUFX2 BUFX2
[12/29 22:46:40    218s]   Inverters:   
[12/29 22:46:40    218s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 396210.420um^2
[12/29 22:46:40    218s] Top Routing info:
[12/29 22:46:40    218s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/29 22:46:40    218s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/29 22:46:40    218s] Trunk Routing info:
[12/29 22:46:40    218s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/29 22:46:40    218s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/29 22:46:40    218s] Leaf Routing info:
[12/29 22:46:40    218s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/29 22:46:40    218s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/29 22:46:40    218s] For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/29 22:46:40    218s]   Slew time target (leaf):    0.255ns
[12/29 22:46:40    218s]   Slew time target (trunk):   0.255ns
[12/29 22:46:40    218s]   Slew time target (top):     0.255ns (Note: no nets are considered top nets in this clock tree)
[12/29 22:46:40    218s]   Buffer unit delay: 0.224ns
[12/29 22:46:40    218s]   Buffer max distance: 1201.518um
[12/29 22:46:40    218s] Fastest wire driving cells and distances:
[12/29 22:46:40    218s]   Buffer    : {lib_cell:BUFX16, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=1201.518um, saturatedSlew=0.187ns, speed=3578.076um per ns, cellArea=31.700um^2 per 1000um}
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Logic Sizing Table:
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] ----------------------------------------------------------
[12/29 22:46:40    218s] Cell    Instance count    Source    Eligible library cells
[12/29 22:46:40    218s] ----------------------------------------------------------
[12/29 22:46:40    218s]   (empty table)
[12/29 22:46:40    218s] ----------------------------------------------------------
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/29 22:46:40    218s]  Created from constraint modes: {[]}
[12/29 22:46:40    218s]   Sources:                     pin clk[0]
[12/29 22:46:40    218s]   Total number of sinks:       20
[12/29 22:46:40    218s]   Delay constrained sinks:     20
[12/29 22:46:40    218s]   Constrains:                  default
[12/29 22:46:40    218s]   Non-leaf sinks:              0
[12/29 22:46:40    218s]   Ignore pins:                 0
[12/29 22:46:40    218s]  Timing corner MAX_DELAY:setup.late:
[12/29 22:46:40    218s]   Skew target:                 0.224ns
[12/29 22:46:40    218s] Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/29 22:46:40    218s]  Created from constraint modes: {[]}
[12/29 22:46:40    218s]   Sources:                     pin prog_clk[0]
[12/29 22:46:40    218s]   Total number of sinks:       1458
[12/29 22:46:40    218s]   Delay constrained sinks:     1458
[12/29 22:46:40    218s]   Constrains:                  default
[12/29 22:46:40    218s]   Non-leaf sinks:              0
[12/29 22:46:40    218s]   Ignore pins:                 0
[12/29 22:46:40    218s]  Timing corner MAX_DELAY:setup.late:
[12/29 22:46:40    218s]   Skew target:                 0.224ns
[12/29 22:46:40    218s] Primary reporting skew groups are:
[12/29 22:46:40    218s] skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Constraint summary
[12/29 22:46:40    218s] ==================
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Transition constraints are active in the following delay corners:
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] MAX_DELAY:setup.late
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Cap constraints are active in the following delay corners:
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] MAX_DELAY:setup.late
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Transition constraint summary:
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] ----------------------------------------------------------------------------------------------
[12/29 22:46:40    218s] Delay corner                      Target (ns)    Num pins    Target source       Clock tree(s)
[12/29 22:46:40    218s] ----------------------------------------------------------------------------------------------
[12/29 22:46:40    218s] MAX_DELAY:setup.late (primary)         -            -               -                  -
[12/29 22:46:40    218s]               -                      0.255            4      auto computed       all
[12/29 22:46:40    218s]               -                      0.150         1478      liberty explicit    all
[12/29 22:46:40    218s] ----------------------------------------------------------------------------------------------
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Capacitance constraint summary:
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] ------------------------------------------------------------------------------------------------------
[12/29 22:46:40    218s] Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/29 22:46:40    218s] ------------------------------------------------------------------------------------------------------
[12/29 22:46:40    218s] MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/29 22:46:40    218s]               -                     0.106          2        library_or_sdc_constraint    all
[12/29 22:46:40    218s] ------------------------------------------------------------------------------------------------------
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Clock DAG hash initial state: 8561512261502641931 12007250529417496125
[12/29 22:46:40    218s] CTS services accumulated run-time stats initial state:
[12/29 22:46:40    218s]   delay calculator: calls=1241, total_wall_time=0.027s, mean_wall_time=0.021ms
[12/29 22:46:40    218s]   steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:40    218s] Clock DAG stats initial state:
[12/29 22:46:40    218s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:40    218s]   sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:40    218s]   misc counts      : r=2, pp=0, mci=0
[12/29 22:46:40    218s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:40    218s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:40    218s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:46:40    218s] UM:*                                                                   InitialState
[12/29 22:46:40    218s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/29 22:46:40    218s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Layer information for route type default_route_type_leaf:
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] --------------------------------------------------------------------
[12/29 22:46:40    218s] Layer    Preferred    Route    Res.          Cap.          RC
[12/29 22:46:40    218s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/29 22:46:40    218s] --------------------------------------------------------------------
[12/29 22:46:40    218s] met1     N            H          0.893         0.177         0.158
[12/29 22:46:40    218s] met2     N            V          0.893         0.182         0.163
[12/29 22:46:40    218s] met3     Y            H          0.157         0.297         0.047
[12/29 22:46:40    218s] met4     Y            V          0.157         0.264         0.041
[12/29 22:46:40    218s] met5     N            H          0.018         0.294         0.005
[12/29 22:46:40    218s] --------------------------------------------------------------------
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/29 22:46:40    218s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Layer information for route type default_route_type_nonleaf:
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] --------------------------------------------------------------------
[12/29 22:46:40    218s] Layer    Preferred    Route    Res.          Cap.          RC
[12/29 22:46:40    218s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/29 22:46:40    218s] --------------------------------------------------------------------
[12/29 22:46:40    218s] met1     N            H          0.893         0.244         0.218
[12/29 22:46:40    218s] met2     N            V          0.893         0.245         0.219
[12/29 22:46:40    218s] met3     Y            H          0.157         0.356         0.056
[12/29 22:46:40    218s] met4     Y            V          0.157         0.327         0.051
[12/29 22:46:40    218s] met5     N            H          0.018         0.309         0.006
[12/29 22:46:40    218s] --------------------------------------------------------------------
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/29 22:46:40    218s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Layer information for route type default_route_type_nonleaf:
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] --------------------------------------------------------------------
[12/29 22:46:40    218s] Layer    Preferred    Route    Res.          Cap.          RC
[12/29 22:46:40    218s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/29 22:46:40    218s] --------------------------------------------------------------------
[12/29 22:46:40    218s] met1     N            H          0.893         0.177         0.158
[12/29 22:46:40    218s] met2     N            V          0.893         0.182         0.163
[12/29 22:46:40    218s] met3     Y            H          0.157         0.297         0.047
[12/29 22:46:40    218s] met4     Y            V          0.157         0.264         0.041
[12/29 22:46:40    218s] met5     N            H          0.018         0.294         0.005
[12/29 22:46:40    218s] --------------------------------------------------------------------
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Via selection for estimated routes (rule default):
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] ----------------------------------------------------------------
[12/29 22:46:40    218s] Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/29 22:46:40    218s] Range                    (Ohm)    (fF)     (fs)     Only
[12/29 22:46:40    218s] ----------------------------------------------------------------
[12/29 22:46:40    218s] met1-met2    M1M2_PR     4.500    0.051    0.230    false
[12/29 22:46:40    218s] met2-met3    M2M3_PR     3.410    0.054    0.183    false
[12/29 22:46:40    218s] met3-met4    M3M4_PR     3.410    0.046    0.156    false
[12/29 22:46:40    218s] met4-met5    M4M5_PR     0.380    0.230    0.087    false
[12/29 22:46:40    218s] ----------------------------------------------------------------
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/29 22:46:40    218s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/29 22:46:40    218s] Type 'man IMPCCOPT-2314' for more detail.
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Ideal and dont_touch net fanout counts:
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] -----------------------------------------------------------
[12/29 22:46:40    218s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/29 22:46:40    218s] -----------------------------------------------------------
[12/29 22:46:40    218s]       1            10                      0
[12/29 22:46:40    218s]      11           100                      1
[12/29 22:46:40    218s]     101          1000                      0
[12/29 22:46:40    218s]    1001         10000                      1
[12/29 22:46:40    218s]   10001           +                        0
[12/29 22:46:40    218s] -----------------------------------------------------------
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] Top ideal and dont_touch nets by fanout:
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] ------------------------
[12/29 22:46:40    218s] Net name       Fanout ()
[12/29 22:46:40    218s] ------------------------
[12/29 22:46:40    218s] prog_clk[0]      1458
[12/29 22:46:40    218s] clk[0]             20
[12/29 22:46:40    218s] ------------------------
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] 
[12/29 22:46:40    218s] No dont_touch hnets found in the clock tree
[12/29 22:46:40    218s] No dont_touch hpins found in the clock network.
[12/29 22:46:40    218s] Checking for illegal sizes of clock logic instances...
[12/29 22:46:40    218s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] Filtering reasons for cell type: buffer
[12/29 22:46:41    218s] =======================================
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] ------------------------------------------------------------------
[12/29 22:46:41    218s] Clock trees    Power domain    Reason              Library cells
[12/29 22:46:41    218s] ------------------------------------------------------------------
[12/29 22:46:41    218s] all            auto-default    Library trimming    { BUFX4 BUFX8 }
[12/29 22:46:41    218s] ------------------------------------------------------------------
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] Filtering reasons for cell type: inverter
[12/29 22:46:41    218s] =========================================
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] ------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:41    218s] Clock trees    Power domain    Reason                         Library cells
[12/29 22:46:41    218s] ------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:41    218s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX1 INVX16 INVX2 INVX4 INVX8 }
[12/29 22:46:41    218s] ------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.9)
[12/29 22:46:41    218s] CCOpt configuration status: all checks passed.
[12/29 22:46:41    218s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/29 22:46:41    218s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/29 22:46:41    218s]   No exclusion drivers are needed.
[12/29 22:46:41    218s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/29 22:46:41    218s] Antenna diode management...
[12/29 22:46:41    218s]   Found 0 antenna diodes in the clock trees.
[12/29 22:46:41    218s]   
[12/29 22:46:41    218s] Antenna diode management done.
[12/29 22:46:41    218s] Adding driver cells for primary IOs...
[12/29 22:46:41    218s] Adding driver cells for primary IOs done.
[12/29 22:46:41    218s] Adding driver cells for primary IOs...
[12/29 22:46:41    218s] Adding driver cells for primary IOs done.
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] ----------------------------------------------------------------------------------------------
[12/29 22:46:41    218s] CCOpt reported the following when adding drivers below input ports and above output ports     
[12/29 22:46:41    218s] ----------------------------------------------------------------------------------------------
[12/29 22:46:41    218s]   (empty table)
[12/29 22:46:41    218s] ----------------------------------------------------------------------------------------------
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] Adding driver cell for primary IO roots...
[12/29 22:46:41    218s] Adding driver cell for primary IO roots done.
[12/29 22:46:41    218s] Maximizing clock DAG abstraction...
[12/29 22:46:41    218s]   Removing clock DAG drivers
[12/29 22:46:41    218s] Maximizing clock DAG abstraction done.
[12/29 22:46:41    218s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.7 real=0:00:01.4)
[12/29 22:46:41    218s] Synthesizing clock trees...
[12/29 22:46:41    218s]   Preparing To Balance...
[12/29 22:46:41    218s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/29 22:46:41    218s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6925.0M, EPOCH TIME: 1735508801.220552
[12/29 22:46:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    218s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.025, REAL:0.009, MEM:6925.0M, EPOCH TIME: 1735508801.229565
[12/29 22:46:41    218s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:41    218s]   Leaving CCOpt scope - Initializing placement interface...
[12/29 22:46:41    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:6925.0M, EPOCH TIME: 1735508801.229816
[12/29 22:46:41    218s] Processing tracks to init pin-track alignment.
[12/29 22:46:41    218s] z: 2, totalTracks: 1
[12/29 22:46:41    218s] z: 4, totalTracks: 1
[12/29 22:46:41    218s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:41    218s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6925.0M, EPOCH TIME: 1735508801.232736
[12/29 22:46:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:41    218s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:41    218s] OPERPROF:     Starting CMU at level 3, MEM:6925.0M, EPOCH TIME: 1735508801.236192
[12/29 22:46:41    218s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:6925.0M, EPOCH TIME: 1735508801.236784
[12/29 22:46:41    218s] 
[12/29 22:46:41    218s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:41    218s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.005, MEM:6925.0M, EPOCH TIME: 1735508801.237405
[12/29 22:46:41    218s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6925.0M, EPOCH TIME: 1735508801.237445
[12/29 22:46:41    218s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6925.0M, EPOCH TIME: 1735508801.237588
[12/29 22:46:41    218s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6925.0MB).
[12/29 22:46:41    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.009, MEM:6925.0M, EPOCH TIME: 1735508801.238336
[12/29 22:46:41    218s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:41    218s]   Merging duplicate siblings in DAG...
[12/29 22:46:41    218s]     Clock DAG hash before merging: 8561512261502641931 12007250529417496125
[12/29 22:46:41    218s]     CTS services accumulated run-time stats before merging:
[12/29 22:46:41    218s]       delay calculator: calls=1241, total_wall_time=0.027s, mean_wall_time=0.021ms
[12/29 22:46:41    218s]       steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:41    218s]     Clock DAG stats before merging:
[12/29 22:46:41    218s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:41    218s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:41    218s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:41    218s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:41    218s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:41    218s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:46:41    218s] UM:*                                                                   before merging
[12/29 22:46:41    218s]     Resynthesising clock tree into netlist...
[12/29 22:46:41    218s]       Reset timing graph...
[12/29 22:46:41    218s] Ignoring AAE DB Resetting ...
[12/29 22:46:41    218s]       Reset timing graph done.
[12/29 22:46:41    218s]     Resynthesising clock tree into netlist done.
[12/29 22:46:41    218s]     Merging duplicate clock dag driver clones in DAG...
[12/29 22:46:41    218s]     Merging duplicate clock dag driver clones in DAG done.
[12/29 22:46:41    218s]     
[12/29 22:46:41    218s]     Disconnecting clock tree from netlist...
[12/29 22:46:41    218s]     Disconnecting clock tree from netlist done.
[12/29 22:46:41    218s]   Merging duplicate siblings in DAG done.
[12/29 22:46:41    218s]   Applying movement limits...
[12/29 22:46:41    218s]   Applying movement limits done.
[12/29 22:46:41    218s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:41    218s]   CCOpt::Phase::Construction...
[12/29 22:46:41    218s]   Stage::Clustering...
[12/29 22:46:41    218s]   Clustering...
[12/29 22:46:41    218s]     Clock DAG hash before 'Clustering': 8561512261502641931 12007250529417496125
[12/29 22:46:41    218s]     CTS services accumulated run-time stats before 'Clustering':
[12/29 22:46:41    218s]       delay calculator: calls=1241, total_wall_time=0.027s, mean_wall_time=0.021ms
[12/29 22:46:41    218s]       steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:41    218s]     Initialize for clustering...
[12/29 22:46:41    218s]     Clock DAG hash before clustering: 8561512261502641931 12007250529417496125
[12/29 22:46:41    218s]     CTS services accumulated run-time stats before clustering:
[12/29 22:46:41    218s]       delay calculator: calls=1241, total_wall_time=0.027s, mean_wall_time=0.021ms
[12/29 22:46:41    218s]       steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:41    218s]     Clock DAG stats before clustering:
[12/29 22:46:41    218s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:41    218s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:41    218s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:41    218s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:41    218s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:41    218s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:46:41    218s] UM:*                                                                   before clustering
[12/29 22:46:41    218s]     Computing max distances from locked parents...
[12/29 22:46:41    218s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/29 22:46:41    218s]     Computing max distances from locked parents done.
[12/29 22:46:41    218s]     Computing optimal clock node locations...
[12/29 22:46:41    218s]     : End AAE Lib Interpolated Model. (MEM=6925 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:46:41    218s] ...20% ...40% ...60% ...80% ...100% 
[12/29 22:46:41    218s]     Optimal path computation stats:
[12/29 22:46:41    218s]       Successful          : 0
[12/29 22:46:41    218s]       Unsuccessful        : 0
[12/29 22:46:41    218s]       Immovable           : 2
[12/29 22:46:41    218s]       lockedParentLocation: 0
[12/29 22:46:41    218s]       Region hash         : 9b63d8a4eba3eebd
[12/29 22:46:41    218s]     Unsuccessful details:
[12/29 22:46:41    218s]     
[12/29 22:46:41    218s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:41    218s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:41    218s]     Bottom-up phase...
[12/29 22:46:41    218s]     Clustering bottom-up starting from leaves...
[12/29 22:46:41    218s]       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 22:46:41    218s]       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:41    218s]       Clustering clock_tree prog_clk[0]...
[12/29 22:46:41    218s] Clustering clock_tree clk[0]...
[12/29 22:46:41    219s]       Clustering clock_tree prog_clk[0] done.
[12/29 22:46:41    219s] Clustering clock_tree clk[0] done.
[12/29 22:46:41    219s]     Clustering bottom-up starting from leaves done.
[12/29 22:46:41    219s]     Rebuilding the clock tree after clustering...
[12/29 22:46:41    219s]     Rebuilding the clock tree after clustering done.
[12/29 22:46:41    219s]     Clock DAG hash after bottom-up phase: 8561512261502641931 12007250529417496125
[12/29 22:46:41    219s]     CTS services accumulated run-time stats after bottom-up phase:
[12/29 22:46:41    219s]       delay calculator: calls=1243, total_wall_time=0.027s, mean_wall_time=0.021ms
[12/29 22:46:41    219s]       steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:41    219s]     Clock DAG stats after bottom-up phase:
[12/29 22:46:41    219s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:41    219s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:41    219s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:41    219s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:41    219s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:41    219s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:46:41    219s] UM:*                                                                   after bottom-up phase
[12/29 22:46:41    219s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/29 22:46:41    219s]     Legalizing clock trees...
[12/29 22:46:41    219s]     Resynthesising clock tree into netlist...
[12/29 22:46:41    219s]       Reset timing graph...
[12/29 22:46:41    219s] Ignoring AAE DB Resetting ...
[12/29 22:46:41    219s]       Reset timing graph done.
[12/29 22:46:41    219s]     Resynthesising clock tree into netlist done.
[12/29 22:46:41    219s]     Commiting net attributes....
[12/29 22:46:41    219s]     Commiting net attributes. done.
[12/29 22:46:41    219s]     Leaving CCOpt scope - ClockRefiner...
[12/29 22:46:41    219s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6973.2M, EPOCH TIME: 1735508801.534771
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.021, REAL:0.008, MEM:6877.2M, EPOCH TIME: 1735508801.542978
[12/29 22:46:41    219s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:46:41    219s]     Assigned high priority to 1478 instances.
[12/29 22:46:41    219s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/29 22:46:41    219s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/29 22:46:41    219s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6877.2M, EPOCH TIME: 1735508801.562494
[12/29 22:46:41    219s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6877.2M, EPOCH TIME: 1735508801.562588
[12/29 22:46:41    219s] Processing tracks to init pin-track alignment.
[12/29 22:46:41    219s] z: 2, totalTracks: 1
[12/29 22:46:41    219s] z: 4, totalTracks: 1
[12/29 22:46:41    219s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:41    219s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6877.2M, EPOCH TIME: 1735508801.565676
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:41    219s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:41    219s] OPERPROF:       Starting CMU at level 4, MEM:6877.2M, EPOCH TIME: 1735508801.568610
[12/29 22:46:41    219s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:6877.2M, EPOCH TIME: 1735508801.569187
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:41    219s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.004, MEM:6877.2M, EPOCH TIME: 1735508801.569918
[12/29 22:46:41    219s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6877.2M, EPOCH TIME: 1735508801.569969
[12/29 22:46:41    219s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6877.2M, EPOCH TIME: 1735508801.570094
[12/29 22:46:41    219s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6877.2MB).
[12/29 22:46:41    219s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:6877.2M, EPOCH TIME: 1735508801.570832
[12/29 22:46:41    219s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.011, REAL:0.008, MEM:6877.2M, EPOCH TIME: 1735508801.570860
[12/29 22:46:41    219s] TDRefine: refinePlace mode is spiral
[12/29 22:46:41    219s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.6
[12/29 22:46:41    219s] OPERPROF: Starting Refine-Place at level 1, MEM:6877.2M, EPOCH TIME: 1735508801.570955
[12/29 22:46:41    219s] *** Starting refinePlace (0:03:39 mem=6877.2M) ***
[12/29 22:46:41    219s] Total net bbox length = 3.162e+05 (1.618e+05 1.544e+05) (ext = 5.519e+04)
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:41    219s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:41    219s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:41    219s] Set min layer with default ( 2 )
[12/29 22:46:41    219s] Set max layer with default ( 127 )
[12/29 22:46:41    219s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:41    219s] Min route layer (adjusted) = 2
[12/29 22:46:41    219s] Max route layer (adjusted) = 5
[12/29 22:46:41    219s] Set min layer with default ( 2 )
[12/29 22:46:41    219s] Set max layer with default ( 127 )
[12/29 22:46:41    219s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:41    219s] Min route layer (adjusted) = 2
[12/29 22:46:41    219s] Max route layer (adjusted) = 5
[12/29 22:46:41    219s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6877.2M, EPOCH TIME: 1735508801.580043
[12/29 22:46:41    219s] Starting refinePlace ...
[12/29 22:46:41    219s] Set min layer with default ( 2 )
[12/29 22:46:41    219s] Set max layer with default ( 127 )
[12/29 22:46:41    219s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:41    219s] Min route layer (adjusted) = 2
[12/29 22:46:41    219s] Max route layer (adjusted) = 5
[12/29 22:46:41    219s] One DDP V2 for no tweak run.
[12/29 22:46:41    219s] Set min layer with default ( 2 )
[12/29 22:46:41    219s] Set max layer with default ( 127 )
[12/29 22:46:41    219s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:41    219s] Min route layer (adjusted) = 2
[12/29 22:46:41    219s] Max route layer (adjusted) = 5
[12/29 22:46:41    219s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:46:41    219s] DDP markSite nrRow 153 nrJob 153
[12/29 22:46:41    219s]   Spread Effort: high, standalone mode, useDDP on.
[12/29 22:46:41    219s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=6877.2MB) @(0:03:39 - 0:03:39).
[12/29 22:46:41    219s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:41    219s] wireLenOptFixPriorityInst 1478 inst fixed
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s]  === Spiral for Logical I: (movable: 8706) ===
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s]  Info: 0 filler has been deleted!
[12/29 22:46:41    219s] Move report: legalization moves 8 insts, mean move: 1.96 um, max move: 4.14 um spiral
[12/29 22:46:41    219s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_2/g34): (713.00, 1009.24) --> (708.86, 1009.24)
[12/29 22:46:41    219s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:46:41    219s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:46:41    219s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=6845.2MB) @(0:03:39 - 0:03:40).
[12/29 22:46:41    219s] Move report: Detail placement moves 8 insts, mean move: 1.96 um, max move: 4.14 um 
[12/29 22:46:41    219s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_2/g34): (713.00, 1009.24) --> (708.86, 1009.24)
[12/29 22:46:41    219s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 6845.2MB
[12/29 22:46:41    219s] Statistics of distance of Instance movement in refine placement:
[12/29 22:46:41    219s]   maximum (X+Y) =         4.14 um
[12/29 22:46:41    219s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_2/g34) with max move: (713, 1009.24) -> (708.86, 1009.24)
[12/29 22:46:41    219s]   mean    (X+Y) =         1.96 um
[12/29 22:46:41    219s] Summary Report:
[12/29 22:46:41    219s] Instances move: 8 (out of 8706 movable)
[12/29 22:46:41    219s] Instances flipped: 0
[12/29 22:46:41    219s] Mean displacement: 1.96 um
[12/29 22:46:41    219s] Max displacement: 4.14 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_6_in_2/g34) (713, 1009.24) -> (708.86, 1009.24)
[12/29 22:46:41    219s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
[12/29 22:46:41    219s] 	Violation at original loc: Overlapping with other instance
[12/29 22:46:41    219s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:46:41    219s] Total instances moved : 8
[12/29 22:46:41    219s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.310, REAL:0.169, MEM:6845.2M, EPOCH TIME: 1735508801.749256
[12/29 22:46:41    219s] Total net bbox length = 3.162e+05 (1.618e+05 1.544e+05) (ext = 5.519e+04)
[12/29 22:46:41    219s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 6845.2MB
[12/29 22:46:41    219s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=6845.2MB) @(0:03:39 - 0:03:40).
[12/29 22:46:41    219s] *** Finished refinePlace (0:03:40 mem=6845.2M) ***
[12/29 22:46:41    219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.6
[12/29 22:46:41    219s] OPERPROF: Finished Refine-Place at level 1, CPU:0.322, REAL:0.182, MEM:6845.2M, EPOCH TIME: 1735508801.752565
[12/29 22:46:41    219s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6845.2M, EPOCH TIME: 1735508801.752636
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8706).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.026, REAL:0.011, MEM:6877.2M, EPOCH TIME: 1735508801.763720
[12/29 22:46:41    219s]     ClockRefiner summary
[12/29 22:46:41    219s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/29 22:46:41    219s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[12/29 22:46:41    219s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/29 22:46:41    219s]     Revert refine place priority changes on 0 instances.
[12/29 22:46:41    219s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:46:41    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:6877.2M, EPOCH TIME: 1735508801.783776
[12/29 22:46:41    219s] Processing tracks to init pin-track alignment.
[12/29 22:46:41    219s] z: 2, totalTracks: 1
[12/29 22:46:41    219s] z: 4, totalTracks: 1
[12/29 22:46:41    219s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:41    219s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6877.2M, EPOCH TIME: 1735508801.786956
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:41    219s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:41    219s] OPERPROF:     Starting CMU at level 3, MEM:6877.2M, EPOCH TIME: 1735508801.790575
[12/29 22:46:41    219s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:6877.2M, EPOCH TIME: 1735508801.791268
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:41    219s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.005, MEM:6877.2M, EPOCH TIME: 1735508801.791864
[12/29 22:46:41    219s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6877.2M, EPOCH TIME: 1735508801.791913
[12/29 22:46:41    219s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6877.2M, EPOCH TIME: 1735508801.792033
[12/29 22:46:41    219s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6877.2MB).
[12/29 22:46:41    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.009, MEM:6877.2M, EPOCH TIME: 1735508801.792791
[12/29 22:46:41    219s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.3)
[12/29 22:46:41    219s]     Disconnecting clock tree from netlist...
[12/29 22:46:41    219s]     Disconnecting clock tree from netlist done.
[12/29 22:46:41    219s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/29 22:46:41    219s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6877.2M, EPOCH TIME: 1735508801.794446
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.022, REAL:0.008, MEM:6877.2M, EPOCH TIME: 1735508801.802904
[12/29 22:46:41    219s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:41    219s]     Leaving CCOpt scope - Initializing placement interface...
[12/29 22:46:41    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:6877.2M, EPOCH TIME: 1735508801.803180
[12/29 22:46:41    219s] Processing tracks to init pin-track alignment.
[12/29 22:46:41    219s] z: 2, totalTracks: 1
[12/29 22:46:41    219s] z: 4, totalTracks: 1
[12/29 22:46:41    219s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:41    219s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6877.2M, EPOCH TIME: 1735508801.806327
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:41    219s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:41    219s] OPERPROF:     Starting CMU at level 3, MEM:6877.2M, EPOCH TIME: 1735508801.811702
[12/29 22:46:41    219s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:6877.2M, EPOCH TIME: 1735508801.812250
[12/29 22:46:41    219s] 
[12/29 22:46:41    219s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:41    219s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.007, MEM:6877.2M, EPOCH TIME: 1735508801.812870
[12/29 22:46:41    219s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6877.2M, EPOCH TIME: 1735508801.812920
[12/29 22:46:41    219s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6877.2M, EPOCH TIME: 1735508801.813040
[12/29 22:46:41    219s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6877.2MB).
[12/29 22:46:41    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.011, MEM:6877.2M, EPOCH TIME: 1735508801.813751
[12/29 22:46:41    219s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:41    219s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 22:46:41    219s] End AAE Lib Interpolated Model. (MEM=6877.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:46:41    219s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:41    219s]     
[12/29 22:46:41    219s]     Clock tree legalization - Histogram:
[12/29 22:46:41    219s]     ====================================
[12/29 22:46:41    219s]     
[12/29 22:46:41    219s]     --------------------------------
[12/29 22:46:41    219s]     Movement (um)    Number of cells
[12/29 22:46:41    219s]     --------------------------------
[12/29 22:46:41    219s]       (empty table)
[12/29 22:46:41    219s]     --------------------------------
[12/29 22:46:41    219s]     
[12/29 22:46:41    219s]     
[12/29 22:46:41    219s]     Clock tree legalization - There are no Movements:
[12/29 22:46:41    219s]     =================================================
[12/29 22:46:41    219s]     
[12/29 22:46:41    219s]     ---------------------------------------------
[12/29 22:46:41    219s]     Movement (um)    Desired     Achieved    Node
[12/29 22:46:41    219s]                      location    location    
[12/29 22:46:41    219s]     ---------------------------------------------
[12/29 22:46:41    219s]       (empty table)
[12/29 22:46:41    219s]     ---------------------------------------------
[12/29 22:46:41    219s]     
[12/29 22:46:41    219s]     Legalizing clock trees done. (took cpu=0:00:00.5 real=0:00:00.3)
[12/29 22:46:41    219s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 22:46:41    219s]     Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:41    219s]     Clock DAG hash after 'Clustering': 8561512261502641931 12007250529417496125
[12/29 22:46:41    219s]     CTS services accumulated run-time stats after 'Clustering':
[12/29 22:46:41    219s]       delay calculator: calls=1247, total_wall_time=0.027s, mean_wall_time=0.021ms
[12/29 22:46:41    219s]       steiner router: calls=1243, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:41    219s]     Clock DAG stats after 'Clustering':
[12/29 22:46:41    219s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:41    219s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:41    219s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:41    219s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:41    219s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:41    219s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:41    219s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:41    219s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:41    219s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:41    219s]     Clock DAG net violations after 'Clustering':
[12/29 22:46:41    219s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:41    219s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/29 22:46:41    219s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:41    219s]     Primary reporting skew groups after 'Clustering':
[12/29 22:46:41    219s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:41    219s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:41    219s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:41    219s]     Skew group summary after 'Clustering':
[12/29 22:46:41    219s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:41    219s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:41    219s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:41    219s]   Clustering done. (took cpu=0:00:00.8 real=0:00:00.5)
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   Post-Clustering Statistics Report
[12/29 22:46:41    219s]   =================================
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   Fanout Statistics:
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   --------------------------------------------------------------------------------------
[12/29 22:46:41    219s]   Net Type    Count    Mean       Min.      Max.      Std. Dev.    Fanout
[12/29 22:46:41    219s]                        Fanout     Fanout    Fanout    Fanout       Distribution
[12/29 22:46:41    219s]   --------------------------------------------------------------------------------------
[12/29 22:46:41    219s]   Trunk         1        2.000       2          2        0.000     {1 <= 2}
[12/29 22:46:41    219s]   Leaf          2      739.000      20       1458     1016.820     {1 <= 307, 1 <= 1459}
[12/29 22:46:41    219s]   --------------------------------------------------------------------------------------
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   Clustering Failure Statistics:
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   --------------------------------
[12/29 22:46:41    219s]   Net Type    Clusters    Clusters
[12/29 22:46:41    219s]               Tried       Failed
[12/29 22:46:41    219s]   --------------------------------
[12/29 22:46:41    219s]     (empty table)
[12/29 22:46:41    219s]   --------------------------------
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   Clustering Partition Statistics:
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   ----------------------------------------------------------------------------------
[12/29 22:46:41    219s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[12/29 22:46:41    219s]               Fraction    Fraction    Count        Size    Size    Size    Size
[12/29 22:46:41    219s]   ----------------------------------------------------------------------------------
[12/29 22:46:41    219s]     (empty table)
[12/29 22:46:41    219s]   ----------------------------------------------------------------------------------
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   Longest 5 runtime clustering solutions:
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   ----------------------------------------------------------------------------------
[12/29 22:46:41    219s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[12/29 22:46:41    219s]   ----------------------------------------------------------------------------------
[12/29 22:46:41    219s]   19758.603     1458        0                  1          prog_clk[0]    prog_clk[0]
[12/29 22:46:41    219s]   15492.976      20         0                  1          clk[0]         clk[0]
[12/29 22:46:41    219s]   ----------------------------------------------------------------------------------
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   Longest 10 runtime per clock tree:
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   ------------------------------------------------------------------------------------
[12/29 22:46:41    219s]   Wall Time    Mean         Min          Max          Std. Dev    Count    Clock Tree
[12/29 22:46:41    219s]   ------------------------------------------------------------------------------------
[12/29 22:46:41    219s]   19758.603    19758.603    19758.603    19758.603     0.000         1     prog_clk[0]
[12/29 22:46:41    219s]   15492.976    15492.976    15492.976    15492.976     0.000         1     clk[0]
[12/29 22:46:41    219s]   ------------------------------------------------------------------------------------
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   Bottom-up runtime statistics:
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   --------------------------------------------------------
[12/29 22:46:41    219s]   Mean         Min          Max          Std. Dev    Count
[12/29 22:46:41    219s]   --------------------------------------------------------
[12/29 22:46:41    219s]   17625.789    15492.976    19758.603    3016.254       2
[12/29 22:46:41    219s]   --------------------------------------------------------
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   
[12/29 22:46:41    219s]   Looking for fanout violations...
[12/29 22:46:41    219s]   Looking for fanout violations done.
[12/29 22:46:41    219s]   CongRepair After Initial Clustering...
[12/29 22:46:41    219s]   Reset timing graph...
[12/29 22:46:41    219s] Ignoring AAE DB Resetting ...
[12/29 22:46:41    219s]   Reset timing graph done.
[12/29 22:46:41    219s]   Leaving CCOpt scope - Early Global Route...
[12/29 22:46:41    219s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:7021.6M, EPOCH TIME: 1735508801.854719
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] Cell fpga_top LLGs are deleted
[12/29 22:46:41    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:41    219s] # Resetting pin-track-align track data.
[12/29 22:46:41    219s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.024, REAL:0.009, MEM:6877.6M, EPOCH TIME: 1735508801.863309
[12/29 22:46:41    219s]   Clock implementation routing...
[12/29 22:46:41    219s] Net route status summary:
[12/29 22:46:41    219s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:41    219s]   Non-clock: 11495 (unrouted=2707, trialRouted=8788, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2675, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:41    219s]     Routing using eGR only...
[12/29 22:46:41    219s]       Early Global Route - eGR only step...
[12/29 22:46:41    219s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[12/29 22:46:41    219s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[12/29 22:46:41    219s] (ccopt eGR): Start to route 2 all nets
[12/29 22:46:41    219s] Running pre-eGR process
[12/29 22:46:41    219s] [PSP]    Started Early Global Route ( Curr Mem: 6.60 MB )
[12/29 22:46:41    219s] (I)      Initializing eGR engine (clean)
[12/29 22:46:41    219s] Set min layer with default ( 2 )
[12/29 22:46:41    219s] Set max layer with default ( 127 )
[12/29 22:46:41    219s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:41    219s] Min route layer (adjusted) = 2
[12/29 22:46:41    219s] Max route layer (adjusted) = 5
[12/29 22:46:41    219s] (I)      clean place blk overflow:
[12/29 22:46:41    219s] (I)      H : enabled 1.00 0
[12/29 22:46:41    219s] (I)      V : enabled 1.00 0
[12/29 22:46:41    219s] (I)      Initializing eGR engine (clean)
[12/29 22:46:41    219s] Set min layer with default ( 2 )
[12/29 22:46:41    219s] Set max layer with default ( 127 )
[12/29 22:46:41    219s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:41    219s] Min route layer (adjusted) = 2
[12/29 22:46:41    219s] Max route layer (adjusted) = 5
[12/29 22:46:41    219s] (I)      clean place blk overflow:
[12/29 22:46:41    219s] (I)      H : enabled 1.00 0
[12/29 22:46:41    219s] (I)      V : enabled 1.00 0
[12/29 22:46:41    219s] [PSP]    Started Early Global Route kernel ( Curr Mem: 6.60 MB )
[12/29 22:46:41    219s] (I)      Running eGR Cong Clean flow
[12/29 22:46:41    219s] (I)      # wire layers (front) : 6
[12/29 22:46:41    219s] (I)      # wire layers (back)  : 0
[12/29 22:46:41    219s] (I)      min wire layer : 1
[12/29 22:46:41    219s] (I)      max wire layer : 5
[12/29 22:46:41    219s] (I)      # cut layers (front) : 5
[12/29 22:46:41    219s] (I)      # cut layers (back)  : 0
[12/29 22:46:41    219s] (I)      min cut layer : 1
[12/29 22:46:41    219s] (I)      max cut layer : 4
[12/29 22:46:41    219s] (I)      ================================ Layers ================================
[12/29 22:46:41    219s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:41    219s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:46:41    219s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:41    219s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:46:41    219s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:46:41    219s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:41    219s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:46:41    219s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:41    219s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:46:41    219s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:41    219s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:46:41    219s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:41    219s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:46:41    219s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:46:41    219s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:41    219s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:46:41    219s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:46:41    219s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:41    219s] (I)      Started Import and model ( Curr Mem: 6.60 MB )
[12/29 22:46:41    219s] (I)      == Non-default Options ==
[12/29 22:46:41    219s] (I)      Clean congestion better                            : true
[12/29 22:46:41    219s] (I)      Estimate vias on DPT layer                         : true
[12/29 22:46:41    219s] (I)      Rerouting rounds                                   : 10
[12/29 22:46:41    219s] (I)      Clean congestion layer assignment rounds           : 3
[12/29 22:46:41    219s] (I)      Layer constraints as soft constraints              : true
[12/29 22:46:41    219s] (I)      Soft top layer                                     : true
[12/29 22:46:41    219s] (I)      Skip prospective layer relax nets                  : true
[12/29 22:46:41    219s] (I)      Better NDR handling                                : true
[12/29 22:46:41    219s] (I)      Improved NDR modeling in LA                        : true
[12/29 22:46:41    219s] (I)      Routing cost fix for NDR handling                  : true
[12/29 22:46:41    219s] (I)      Block tracks for preroutes                         : true
[12/29 22:46:41    219s] (I)      Assign IRoute by net group key                     : true
[12/29 22:46:41    219s] (I)      Block unroutable channels                          : true
[12/29 22:46:41    219s] (I)      Block unroutable channels 3D                       : true
[12/29 22:46:41    219s] (I)      Bound layer relaxed segment wl                     : true
[12/29 22:46:41    219s] (I)      Blocked pin reach length threshold                 : 2
[12/29 22:46:41    219s] (I)      Check blockage within NDR space in TA              : true
[12/29 22:46:41    219s] (I)      Skip must join for term with via pillar            : true
[12/29 22:46:41    219s] (I)      Model find APA for IO pin                          : true
[12/29 22:46:41    219s] (I)      On pin location for off pin term                   : true
[12/29 22:46:41    219s] (I)      Handle EOL spacing                                 : true
[12/29 22:46:41    219s] (I)      Merge PG vias by gap                               : true
[12/29 22:46:41    219s] (I)      Maximum routing layer                              : 5
[12/29 22:46:41    219s] (I)      Top routing layer                                  : 5
[12/29 22:46:41    219s] (I)      Ignore routing layer                               : true
[12/29 22:46:41    219s] (I)      Route selected nets only                           : true
[12/29 22:46:41    219s] (I)      Refine MST                                         : true
[12/29 22:46:41    219s] (I)      Honor PRL                                          : true
[12/29 22:46:41    219s] (I)      Strong congestion aware                            : true
[12/29 22:46:41    219s] (I)      Improved initial location for IRoutes              : true
[12/29 22:46:41    219s] (I)      Multi panel TA                                     : true
[12/29 22:46:41    219s] (I)      Penalize wire overlap                              : true
[12/29 22:46:41    219s] (I)      Expand small instance blockage                     : true
[12/29 22:46:41    219s] (I)      Reduce via in TA                                   : true
[12/29 22:46:41    219s] (I)      SS-aware routing                                   : true
[12/29 22:46:41    219s] (I)      Improve tree edge sharing                          : true
[12/29 22:46:41    219s] (I)      Improve 2D via estimation                          : true
[12/29 22:46:41    219s] (I)      Refine Steiner tree                                : true
[12/29 22:46:41    219s] (I)      Build spine tree                                   : true
[12/29 22:46:41    219s] (I)      Model pass through capacity                        : true
[12/29 22:46:41    219s] (I)      Extend blockages by a half GCell                   : true
[12/29 22:46:41    219s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[12/29 22:46:41    219s] (I)      Consider pin shapes                                : true
[12/29 22:46:41    219s] (I)      Consider pin shapes for all nodes                  : true
[12/29 22:46:41    219s] (I)      Consider NR APA                                    : true
[12/29 22:46:41    219s] (I)      Consider IO pin shape                              : true
[12/29 22:46:41    219s] (I)      Fix pin connection bug                             : true
[12/29 22:46:41    219s] (I)      Consider layer RC for local wires                  : true
[12/29 22:46:41    219s] (I)      Honor layer constraint                             : true
[12/29 22:46:41    219s] (I)      Route to clock mesh pin                            : true
[12/29 22:46:41    219s] (I)      LA-aware pin escape length                         : 2
[12/29 22:46:41    219s] (I)      Connect multiple ports                             : true
[12/29 22:46:41    219s] (I)      Split for must join                                : true
[12/29 22:46:41    219s] (I)      Number of threads                                  : 8
[12/29 22:46:41    219s] (I)      Routing effort level                               : 10000
[12/29 22:46:41    219s] (I)      Prefer layer length threshold                      : 8
[12/29 22:46:41    219s] (I)      Overflow penalty cost                              : 10
[12/29 22:46:41    219s] (I)      A-star cost                                        : 0.300000
[12/29 22:46:41    219s] (I)      Misalignment cost                                  : 10.000000
[12/29 22:46:41    219s] (I)      Threshold for short IRoute                         : 6
[12/29 22:46:41    219s] (I)      Via cost during post routing                       : 1.000000
[12/29 22:46:41    219s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/29 22:46:41    219s] (I)      Source-to-sink ratio                               : 0.300000
[12/29 22:46:41    219s] (I)      Scenic ratio bound                                 : 3.000000
[12/29 22:46:41    219s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/29 22:46:41    219s] (I)      Net layer relax scenic ratio                       : 1.250000
[12/29 22:46:41    219s] (I)      Layer demotion scenic scale                        : 1.000000
[12/29 22:46:41    219s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/29 22:46:41    219s] (I)      PG-aware similar topology routing                  : true
[12/29 22:46:41    219s] (I)      Maze routing via cost fix                          : true
[12/29 22:46:41    219s] (I)      Apply PRL on PG terms                              : true
[12/29 22:46:41    219s] (I)      Apply PRL on obs objects                           : true
[12/29 22:46:41    219s] (I)      Handle range-type spacing rules                    : true
[12/29 22:46:41    219s] (I)      PG gap threshold multiplier                        : 10.000000
[12/29 22:46:41    219s] (I)      Parallel spacing query fix                         : true
[12/29 22:46:41    219s] (I)      Force source to root IR                            : true
[12/29 22:46:41    219s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/29 22:46:41    219s] (I)      Multi-pass Schedule                                : {{} {} {}}
[12/29 22:46:41    219s] (I)      Route tie net to shape                             : auto
[12/29 22:46:41    219s] (I)      Do not relax to DPT layer                          : true
[12/29 22:46:41    219s] (I)      No DPT in post routing                             : true
[12/29 22:46:41    219s] (I)      Modeling PG via merging fix                        : true
[12/29 22:46:41    219s] (I)      Shield aware TA                                    : true
[12/29 22:46:41    219s] (I)      Strong shield aware TA                             : true
[12/29 22:46:41    219s] (I)      Overflow calculation fix in LA                     : true
[12/29 22:46:41    219s] (I)      Post routing fix                                   : true
[12/29 22:46:41    219s] (I)      Strong post routing                                : true
[12/29 22:46:41    219s] (I)      Violation on path threshold                        : 1
[12/29 22:46:41    219s] (I)      Pass through capacity modeling                     : true
[12/29 22:46:41    219s] (I)      Read layer and via RC                              : true
[12/29 22:46:41    219s] (I)      Select the non-relaxed segments in post routing stage : true
[12/29 22:46:41    219s] (I)      Select term pin box for io pin                     : true
[12/29 22:46:41    219s] (I)      Penalize NDR sharing                               : true
[12/29 22:46:41    219s] (I)      Enable special modeling                            : false
[12/29 22:46:41    219s] (I)      Keep fixed segments                                : true
[12/29 22:46:41    219s] (I)      Reorder net groups by key                          : true
[12/29 22:46:41    219s] (I)      Increase net scenic ratio                          : true
[12/29 22:46:41    219s] (I)      Method to set GCell size                           : row
[12/29 22:46:41    219s] (I)      Connect multiple ports and must join fix           : true
[12/29 22:46:41    219s] (I)      Avoid high resistance layers                       : true
[12/29 22:46:41    219s] (I)      Segment length threshold                           : 1
[12/29 22:46:41    219s] (I)      Model find APA for IO pin fix                      : true
[12/29 22:46:41    219s] (I)      Avoid connecting non-metal layers                  : true
[12/29 22:46:41    219s] (I)      Use track pitch for NDR                            : true
[12/29 22:46:41    219s] (I)      Decide max and min layer to relax with layer difference : true
[12/29 22:46:41    219s] (I)      Handle non-default track width                     : false
[12/29 22:46:41    219s] (I)      Block unroutable channels fix                      : true
[12/29 22:46:41    219s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:46:41    219s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:46:41    219s] (I)      ============== Pin Summary ==============
[12/29 22:46:41    219s] (I)      +-------+--------+---------+------------+
[12/29 22:46:41    219s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:46:41    219s] (I)      +-------+--------+---------+------------+
[12/29 22:46:41    219s] (I)      |     1 |  31078 |   98.91 |        Pin |
[12/29 22:46:41    219s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:46:41    219s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:46:41    219s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:46:41    219s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:46:41    219s] (I)      +-------+--------+---------+------------+
[12/29 22:46:41    219s] (I)      Custom ignore net properties:
[12/29 22:46:41    219s] (I)      1 : NotLegal
[12/29 22:46:41    219s] (I)      2 : NotSelected
[12/29 22:46:41    219s] (I)      Default ignore net properties:
[12/29 22:46:41    219s] (I)      1 : Special
[12/29 22:46:41    219s] (I)      2 : Analog
[12/29 22:46:41    219s] (I)      3 : Fixed
[12/29 22:46:41    219s] (I)      4 : Skipped
[12/29 22:46:41    219s] (I)      5 : MixedSignal
[12/29 22:46:41    219s] (I)      Prerouted net properties:
[12/29 22:46:41    219s] (I)      1 : NotLegal
[12/29 22:46:41    219s] (I)      2 : Special
[12/29 22:46:41    219s] (I)      3 : Analog
[12/29 22:46:41    219s] (I)      4 : Fixed
[12/29 22:46:41    219s] (I)      5 : Skipped
[12/29 22:46:41    219s] (I)      6 : MixedSignal
[12/29 22:46:41    219s] [NR-eGR] Early global route reroute 2 out of 8822 routable nets
[12/29 22:46:41    219s] (I)      Use row-based GCell size
[12/29 22:46:41    219s] (I)      Use row-based GCell align
[12/29 22:46:41    219s] (I)      layer 0 area = 83000
[12/29 22:46:41    219s] (I)      layer 1 area = 67600
[12/29 22:46:41    219s] (I)      layer 2 area = 240000
[12/29 22:46:41    219s] (I)      layer 3 area = 240000
[12/29 22:46:41    219s] (I)      layer 4 area = 4000000
[12/29 22:46:41    219s] (I)      GCell unit size   : 4140
[12/29 22:46:41    219s] (I)      GCell multiplier  : 1
[12/29 22:46:41    219s] (I)      GCell row height  : 4140
[12/29 22:46:41    219s] (I)      Actual row height : 4140
[12/29 22:46:41    219s] (I)      GCell align ref   : 479320 479320
[12/29 22:46:41    219s] [NR-eGR] Track table information for default rule: 
[12/29 22:46:41    219s] [NR-eGR] met1 has single uniform track structure
[12/29 22:46:41    219s] [NR-eGR] met2 has single uniform track structure
[12/29 22:46:41    219s] [NR-eGR] met3 has single uniform track structure
[12/29 22:46:41    219s] [NR-eGR] met4 has single uniform track structure
[12/29 22:46:41    219s] [NR-eGR] met5 has single uniform track structure
[12/29 22:46:41    219s] (I)      ============== Default via ===============
[12/29 22:46:41    219s] (I)      +---+------------------+-----------------+
[12/29 22:46:41    219s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:46:41    219s] (I)      +---+------------------+-----------------+
[12/29 22:46:41    219s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:46:41    219s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:46:41    219s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:46:41    219s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:46:41    219s] (I)      +---+------------------+-----------------+
[12/29 22:46:41    219s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:46:41    219s] [NR-eGR] Read 12559 PG shapes
[12/29 22:46:41    219s] [NR-eGR] Read 0 clock shapes
[12/29 22:46:41    219s] [NR-eGR] Read 0 other shapes
[12/29 22:46:41    219s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:46:41    219s] [NR-eGR] #Instance Blockages : 107148
[12/29 22:46:41    219s] [NR-eGR] #PG Blockages       : 12559
[12/29 22:46:41    219s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:46:41    219s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:46:41    219s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:46:41    219s] [NR-eGR] #Other Blockages    : 0
[12/29 22:46:41    219s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:46:41    219s] [NR-eGR] #prerouted nets         : 0
[12/29 22:46:41    219s] [NR-eGR] #prerouted special nets : 0
[12/29 22:46:41    219s] [NR-eGR] #prerouted wires        : 0
[12/29 22:46:41    219s] [NR-eGR] Read 8822 nets ( ignored 8820 )
[12/29 22:46:41    219s] (I)        Front-side 8822 ( ignored 8820 )
[12/29 22:46:41    219s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:46:41    219s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:46:41    219s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[12/29 22:46:41    219s] [NR-eGR] #via pillars        : 0
[12/29 22:46:41    219s] [NR-eGR] #must join all port : 0
[12/29 22:46:41    219s] [NR-eGR] #multiple ports     : 0
[12/29 22:46:41    219s] [NR-eGR] #has must join      : 0
[12/29 22:46:41    219s] (I)      Reading macro buffers
[12/29 22:46:41    219s] (I)      Number of macro buffers: 0
[12/29 22:46:41    219s] (I)      ======= RC Report: Rule 0 ========
[12/29 22:46:41    219s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[12/29 22:46:41    219s] (I)      ----------------------------------
[12/29 22:46:41    219s] (I)        met2         0.893        0.245 
[12/29 22:46:41    219s] (I)        met3         0.157        0.356 
[12/29 22:46:41    219s] (I)        met4         0.157        0.327 
[12/29 22:46:41    219s] (I)        met5         0.018        0.309 
[12/29 22:46:41    219s] (I)      ======= RC Report: Rule 1 ========
[12/29 22:46:41    219s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[12/29 22:46:41    219s] (I)      ----------------------------------
[12/29 22:46:41    219s] (I)        met2         0.893        0.182 
[12/29 22:46:41    219s] (I)        met3         0.157        0.297 
[12/29 22:46:41    219s] (I)        met4         0.157        0.264 
[12/29 22:46:41    219s] (I)        met5         0.018        0.294 
[12/29 22:46:41    219s] (I)      early_global_route_priority property id does not exist.
[12/29 22:46:41    219s] (I)      Read Num Blocks=121639  Num Prerouted Wires=0  Num CS=0
[12/29 22:46:41    219s] (I)      Layer 1 (V) : #blockages 28105 : #preroutes 0
[12/29 22:46:41    219s] (I)      Layer 2 (H) : #blockages 73062 : #preroutes 0
[12/29 22:46:42    219s] (I)      Layer 3 (V) : #blockages 14488 : #preroutes 0
[12/29 22:46:42    219s] (I)      Layer 4 (H) : #blockages 5654 : #preroutes 0
[12/29 22:46:42    219s] (I)      Moved 2 terms for better access 
[12/29 22:46:42    219s] (I)      Number of ignored nets                =   8820
[12/29 22:46:42    219s] (I)      Number of connected nets              =      0
[12/29 22:46:42    219s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:46:42    219s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:46:42    219s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:46:42    219s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:46:42    219s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:46:42    219s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:46:42    219s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:46:42    219s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[12/29 22:46:42    219s] (I)      Ndr track 0 does not exist
[12/29 22:46:42    219s] (I)      Ndr track 0 does not exist
[12/29 22:46:42    219s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:46:42    219s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:46:42    219s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:46:42    219s] (I)      Site width          :   460  (dbu)
[12/29 22:46:42    219s] (I)      Row height          :  4140  (dbu)
[12/29 22:46:42    219s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:46:42    219s] (I)      GCell width         :  4140  (dbu)
[12/29 22:46:42    219s] (I)      GCell height        :  4140  (dbu)
[12/29 22:46:42    219s] (I)      Grid                :   382   385     5
[12/29 22:46:42    219s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:46:42    219s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:46:42    219s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:46:42    219s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:46:42    219s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:46:42    219s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:46:42    219s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:46:42    219s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:46:42    219s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:46:42    219s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:46:42    219s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:46:42    219s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:46:42    219s] (I)      --------------------------------------------------------
[12/29 22:46:42    219s] 
[12/29 22:46:42    219s] [NR-eGR] ============ Routing rule table ============
[12/29 22:46:42    219s] [NR-eGR] Rule id: 0  Nets: 1
[12/29 22:46:42    219s] [NR-eGR] Rule id: 1  Nets: 1
[12/29 22:46:42    219s] [NR-eGR] ========================================
[12/29 22:46:42    219s] [NR-eGR] 
[12/29 22:46:42    219s] (I)      ======== NDR :  =========
[12/29 22:46:42    219s] (I)      +--------------+--------+
[12/29 22:46:42    219s] (I)      |           ID |      0 |
[12/29 22:46:42    219s] (I)      |         Name |        |
[12/29 22:46:42    219s] (I)      |      Default |    yes |
[12/29 22:46:42    219s] (I)      |  Clk Special |     no |
[12/29 22:46:42    219s] (I)      | Hard spacing |     no |
[12/29 22:46:42    219s] (I)      |    NDR track | (none) |
[12/29 22:46:42    219s] (I)      |      NDR via | (none) |
[12/29 22:46:42    219s] (I)      |  Extra space |      0 |
[12/29 22:46:42    219s] (I)      |      Shields |      0 |
[12/29 22:46:42    219s] (I)      |   Demand (H) |      1 |
[12/29 22:46:42    219s] (I)      |   Demand (V) |      1 |
[12/29 22:46:42    219s] (I)      |        #Nets |      1 |
[12/29 22:46:42    219s] (I)      +--------------+--------+
[12/29 22:46:42    219s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    219s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:42    219s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    219s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:46:42    219s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:46:42    219s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:46:42    219s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:46:42    219s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    219s] (I)      ======== NDR :  =========
[12/29 22:46:42    219s] (I)      +--------------+--------+
[12/29 22:46:42    219s] (I)      |           ID |      1 |
[12/29 22:46:42    219s] (I)      |         Name |        |
[12/29 22:46:42    219s] (I)      |      Default |     no |
[12/29 22:46:42    219s] (I)      |  Clk Special |     no |
[12/29 22:46:42    219s] (I)      | Hard spacing |     no |
[12/29 22:46:42    219s] (I)      |    NDR track | (none) |
[12/29 22:46:42    219s] (I)      |      NDR via | (none) |
[12/29 22:46:42    219s] (I)      |  Extra space |      1 |
[12/29 22:46:42    219s] (I)      |      Shields |      0 |
[12/29 22:46:42    219s] (I)      |   Demand (H) |      2 |
[12/29 22:46:42    219s] (I)      |   Demand (V) |      2 |
[12/29 22:46:42    219s] (I)      |        #Nets |      1 |
[12/29 22:46:42    219s] (I)      +--------------+--------+
[12/29 22:46:42    219s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    219s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:42    219s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    219s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/29 22:46:42    219s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:42    219s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:42    219s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/29 22:46:42    219s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    219s] (I)      =============== Blocked Tracks ===============
[12/29 22:46:42    219s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:42    219s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:46:42    219s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:42    219s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:46:42    219s] (I)      |     2 | 1325555 |   647918 |        48.88% |
[12/29 22:46:42    219s] (I)      |     3 |  999312 |   480812 |        48.11% |
[12/29 22:46:42    219s] (I)      |     4 |  991375 |   558682 |        56.35% |
[12/29 22:46:42    219s] (I)      |     5 |  166170 |    94653 |        56.96% |
[12/29 22:46:42    219s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:42    219s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 6.62 MB )
[12/29 22:46:42    219s] (I)      Delete wires for 2 nets (async)
[12/29 22:46:42    219s] (I)      Reset routing kernel
[12/29 22:46:42    219s] (I)      Started Global Routing ( Curr Mem: 6.62 MB )
[12/29 22:46:42    219s] (I)      totalPins=1482  totalGlobalPin=1446 (97.57%)
[12/29 22:46:42    219s] (I)      ================= Net Group Info =================
[12/29 22:46:42    219s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:42    219s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:46:42    219s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:42    219s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[12/29 22:46:42    219s] (I)      |  2 |              1 |      met2(2) |   met5(5) |
[12/29 22:46:42    219s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:42    219s] (I)      total 2D Cap : 956302 = (519129 H, 437173 V)
[12/29 22:46:42    219s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[12/29 22:46:42    219s] (I)      #blocked GCells = 65191
[12/29 22:46:42    219s] (I)      #regions = 460
[12/29 22:46:42    219s] (I)      Adjusted 1 GCells for pin access
[12/29 22:46:42    219s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[12/29 22:46:42    219s] (I)      
[12/29 22:46:42    219s] (I)      ============  Phase 1a Route ============
[12/29 22:46:42    219s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/29 22:46:42    219s] (I)      Usage: 67 = (18 H, 49 V) = (0.00% H, 0.01% V) = (7.452e+01um H, 2.029e+02um V)
[12/29 22:46:42    219s] (I)      
[12/29 22:46:42    219s] (I)      ============  Phase 1b Route ============
[12/29 22:46:42    219s] (I)      Usage: 67 = (18 H, 49 V) = (0.00% H, 0.01% V) = (7.452e+01um H, 2.029e+02um V)
[12/29 22:46:42    219s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.773800e+02um
[12/29 22:46:42    219s] (I)      
[12/29 22:46:42    219s] (I)      ============  Phase 1c Route ============
[12/29 22:46:42    219s] (I)      Level2 Grid: 77 x 77
[12/29 22:46:42    219s] (I)      Usage: 67 = (18 H, 49 V) = (0.00% H, 0.01% V) = (7.452e+01um H, 2.029e+02um V)
[12/29 22:46:42    219s] (I)      
[12/29 22:46:42    219s] (I)      ============  Phase 1d Route ============
[12/29 22:46:42    219s] (I)      Usage: 67 = (18 H, 49 V) = (0.00% H, 0.01% V) = (7.452e+01um H, 2.029e+02um V)
[12/29 22:46:42    219s] (I)      
[12/29 22:46:42    219s] (I)      ============  Phase 1e Route ============
[12/29 22:46:42    219s] (I)      Usage: 67 = (18 H, 49 V) = (0.00% H, 0.01% V) = (7.452e+01um H, 2.029e+02um V)
[12/29 22:46:42    219s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.773800e+02um
[12/29 22:46:42    219s] (I)      
[12/29 22:46:42    219s] (I)      ============  Phase 1f Route ============
[12/29 22:46:42    219s] (I)      Usage: 67 = (18 H, 49 V) = (0.00% H, 0.01% V) = (7.452e+01um H, 2.029e+02um V)
[12/29 22:46:42    219s] (I)      
[12/29 22:46:42    219s] (I)      ============  Phase 1g Route ============
[12/29 22:46:42    219s] (I)      Usage: 67 = (18 H, 49 V) = (0.00% H, 0.01% V) = (7.452e+01um H, 2.029e+02um V)
[12/29 22:46:42    219s] (I)      
[12/29 22:46:42    219s] (I)      ============  Phase 1h Route ============
[12/29 22:46:42    219s] (I)      Usage: 67 = (18 H, 49 V) = (0.00% H, 0.01% V) = (7.452e+01um H, 2.029e+02um V)
[12/29 22:46:42    219s] (I)      
[12/29 22:46:42    219s] (I)      ============  Phase 1l Route ============
[12/29 22:46:42    220s] (I)      total 2D Cap : 1728865 = (590351 H, 1138514 V)
[12/29 22:46:42    220s] (I)      total 2D Demand : 224 = (80 H, 144 V)
[12/29 22:46:42    220s] (I)      #blocked GCells = 63387
[12/29 22:46:42    220s] (I)      #regions = 3
[12/29 22:46:42    220s] (I)      Adjusted 0 GCells for pin access
[12/29 22:46:42    220s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[12/29 22:46:42    220s] (I)      
[12/29 22:46:42    220s] (I)      ============  Phase 1a Route ============
[12/29 22:46:42    220s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 8
[12/29 22:46:42    220s] (I)      Usage: 2908 = (1317 H, 1591 V) = (0.22% H, 0.14% V) = (5.452e+03um H, 6.587e+03um V)
[12/29 22:46:42    220s] (I)      
[12/29 22:46:42    220s] (I)      ============  Phase 1b Route ============
[12/29 22:46:42    220s] (I)      Usage: 2908 = (1317 H, 1591 V) = (0.22% H, 0.14% V) = (5.452e+03um H, 6.587e+03um V)
[12/29 22:46:42    220s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.203912e+04um
[12/29 22:46:42    220s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/29 22:46:42    220s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:46:42    220s] (I)      
[12/29 22:46:42    220s] (I)      ============  Phase 1c Route ============
[12/29 22:46:42    220s] (I)      Level2 Grid: 77 x 77
[12/29 22:46:42    220s] (I)      Usage: 2908 = (1317 H, 1591 V) = (0.22% H, 0.14% V) = (5.452e+03um H, 6.587e+03um V)
[12/29 22:46:42    220s] (I)      
[12/29 22:46:42    220s] (I)      ============  Phase 1d Route ============
[12/29 22:46:42    220s] (I)      Usage: 2908 = (1317 H, 1591 V) = (0.22% H, 0.14% V) = (5.452e+03um H, 6.587e+03um V)
[12/29 22:46:42    220s] (I)      
[12/29 22:46:42    220s] (I)      ============  Phase 1e Route ============
[12/29 22:46:42    220s] (I)      Usage: 2908 = (1317 H, 1591 V) = (0.22% H, 0.14% V) = (5.452e+03um H, 6.587e+03um V)
[12/29 22:46:42    220s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.203912e+04um
[12/29 22:46:42    220s] (I)      
[12/29 22:46:42    220s] (I)      ============  Phase 1f Route ============
[12/29 22:46:42    220s] (I)      Usage: 2908 = (1317 H, 1591 V) = (0.22% H, 0.14% V) = (5.452e+03um H, 6.587e+03um V)
[12/29 22:46:42    220s] (I)      
[12/29 22:46:42    220s] (I)      ============  Phase 1g Route ============
[12/29 22:46:42    220s] (I)      Usage: 2896 = (1316 H, 1580 V) = (0.22% H, 0.14% V) = (5.448e+03um H, 6.541e+03um V)
[12/29 22:46:42    220s] (I)      
[12/29 22:46:42    220s] (I)      ============  Phase 1h Route ============
[12/29 22:46:42    220s] (I)      Usage: 2897 = (1315 H, 1582 V) = (0.22% H, 0.14% V) = (5.444e+03um H, 6.549e+03um V)
[12/29 22:46:42    220s] (I)      
[12/29 22:46:42    220s] (I)      ============  Phase 1l Route ============
[12/29 22:46:42    220s] (I)      
[12/29 22:46:42    220s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:46:42    220s] [NR-eGR]                        OverCon           OverCon            
[12/29 22:46:42    220s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/29 22:46:42    220s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/29 22:46:42    220s] [NR-eGR] ---------------------------------------------------------------
[12/29 22:46:42    220s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:42    220s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:42    220s] [NR-eGR]    met3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:42    220s] [NR-eGR]    met4 ( 4)         7( 0.01%)         3( 0.00%)   ( 0.01%) 
[12/29 22:46:42    220s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:42    220s] [NR-eGR] ---------------------------------------------------------------
[12/29 22:46:42    220s] [NR-eGR]        Total         7( 0.00%)         3( 0.00%)   ( 0.00%) 
[12/29 22:46:42    220s] [NR-eGR] 
[12/29 22:46:42    220s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.21 sec, Curr Mem: 6.62 MB )
[12/29 22:46:42    220s] (I)      Updating congestion map
[12/29 22:46:42    220s] (I)      total 2D Cap : 1744430 = (595682 H, 1148748 V)
[12/29 22:46:42    220s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/29 22:46:42    220s] (I)      Running track assignment and export wires
[12/29 22:46:42    220s] (I)      ============= Track Assignment ============
[12/29 22:46:42    220s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.61 MB )
[12/29 22:46:42    220s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:46:42    220s] (I)      Run Multi-thread track assignment
[12/29 22:46:42    220s] (I)      Finished Track Assignment (8T) ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 6.65 MB )
[12/29 22:46:42    220s] (I)      Started Export ( Curr Mem: 6.65 MB )
[12/29 22:46:42    220s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:46:42    220s] [NR-eGR] Total eGR-routed clock nets wire length: 12801um, number of vias: 4018
[12/29 22:46:42    220s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:42    220s] [NR-eGR] Report for selected net(s) only.
[12/29 22:46:42    220s] [NR-eGR]               Length (um)  Vias 
[12/29 22:46:42    220s] [NR-eGR] --------------------------------
[12/29 22:46:42    220s] [NR-eGR]  met1  (1H)             0  1478 
[12/29 22:46:42    220s] [NR-eGR]  met2  (2V)          5385  1895 
[12/29 22:46:42    220s] [NR-eGR]  met3  (3H)          5013   357 
[12/29 22:46:42    220s] [NR-eGR]  met4  (4V)          1536   288 
[12/29 22:46:42    220s] [NR-eGR]  met5  (5H)           867     0 
[12/29 22:46:42    220s] [NR-eGR] --------------------------------
[12/29 22:46:42    220s] [NR-eGR]        Total        12801  4018 
[12/29 22:46:42    220s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:42    220s] [NR-eGR] Total half perimeter of net bounding box: 1495um
[12/29 22:46:42    220s] [NR-eGR] Total length: 12801um, number of vias: 4018
[12/29 22:46:42    220s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:42    220s] [NR-eGR] Total routed clock nets wire length: 12801um, number of vias: 4018
[12/29 22:46:42    220s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:42    220s] [NR-eGR]               Length (um)   Vias 
[12/29 22:46:42    220s] [NR-eGR] ---------------------------------
[12/29 22:46:42    220s] [NR-eGR]  met1  (1H)             0  29600 
[12/29 22:46:42    220s] [NR-eGR]  met2  (2V)        175789  40867 
[12/29 22:46:42    220s] [NR-eGR]  met3  (3H)        189344   7674 
[12/29 22:46:42    220s] [NR-eGR]  met4  (4V)         40611   6065 
[12/29 22:46:42    220s] [NR-eGR]  met5  (5H)         20508      0 
[12/29 22:46:42    220s] [NR-eGR] ---------------------------------
[12/29 22:46:42    220s] [NR-eGR]        Total       426252  84206 
[12/29 22:46:42    220s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:42    220s] [NR-eGR] Total half perimeter of net bounding box: 316200um
[12/29 22:46:42    220s] [NR-eGR] Total length: 426252um, number of vias: 84206
[12/29 22:46:42    220s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:42    220s] (I)      == Layer wire length by net rule ==
[12/29 22:46:42    220s] (I)                     Default 
[12/29 22:46:42    220s] (I)      -----------------------
[12/29 22:46:42    220s] (I)       met1  (1H)        0um 
[12/29 22:46:42    220s] (I)       met2  (2V)   175789um 
[12/29 22:46:42    220s] (I)       met3  (3H)   189344um 
[12/29 22:46:42    220s] (I)       met4  (4V)    40611um 
[12/29 22:46:42    220s] (I)       met5  (5H)    20508um 
[12/29 22:46:42    220s] (I)      -----------------------
[12/29 22:46:42    220s] (I)             Total  426252um 
[12/29 22:46:42    220s] (I)      == Layer via count by net rule ==
[12/29 22:46:42    220s] (I)                    Default 
[12/29 22:46:42    220s] (I)      ----------------------
[12/29 22:46:42    220s] (I)       met1  (1H)     29600 
[12/29 22:46:42    220s] (I)       met2  (2V)     40867 
[12/29 22:46:42    220s] (I)       met3  (3H)      7674 
[12/29 22:46:42    220s] (I)       met4  (4V)      6065 
[12/29 22:46:42    220s] (I)       met5  (5H)         0 
[12/29 22:46:42    220s] (I)      ----------------------
[12/29 22:46:42    220s] (I)             Total    84206 
[12/29 22:46:42    220s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 6.64 MB )
[12/29 22:46:42    220s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:42    220s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.57 sec, Real: 0.42 sec, Curr Mem: 6.64 MB )
[12/29 22:46:42    220s] [NR-eGR] Finished Early Global Route ( CPU: 0.58 sec, Real: 0.42 sec, Curr Mem: 6.60 MB )
[12/29 22:46:42    220s] (I)      ========================================= Runtime Summary ==========================================
[12/29 22:46:42    220s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[12/29 22:46:42    220s] (I)      ----------------------------------------------------------------------------------------------------
[12/29 22:46:42    220s] (I)       Early Global Route                             100.00%  641.12 sec  641.55 sec  0.42 sec  0.58 sec 
[12/29 22:46:42    220s] (I)       +-Early Global Route kernel                     98.70%  641.13 sec  641.55 sec  0.42 sec  0.57 sec 
[12/29 22:46:42    220s] (I)       | +-Import and model                            28.91%  641.13 sec  641.25 sec  0.12 sec  0.12 sec 
[12/29 22:46:42    220s] (I)       | | +-Create place DB                            5.45%  641.13 sec  641.15 sec  0.02 sec  0.02 sec 
[12/29 22:46:42    220s] (I)       | | | +-Import place data                        5.41%  641.13 sec  641.15 sec  0.02 sec  0.02 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Read instances and placement           1.45%  641.13 sec  641.14 sec  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Read nets                              3.79%  641.14 sec  641.15 sec  0.02 sec  0.02 sec 
[12/29 22:46:42    220s] (I)       | | +-Create route DB                           20.49%  641.15 sec  641.24 sec  0.09 sec  0.09 sec 
[12/29 22:46:42    220s] (I)       | | | +-Import route data (8T)                  20.28%  641.15 sec  641.24 sec  0.09 sec  0.09 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Read blockages ( Layer 2-5 )           2.56%  641.16 sec  641.18 sec  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Read routing blockages               0.00%  641.16 sec  641.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Read instance blockages              1.87%  641.16 sec  641.17 sec  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Read PG blockages                    0.38%  641.17 sec  641.17 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  641.17 sec  641.17 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Read clock blockages                 0.01%  641.17 sec  641.18 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Read other blockages                 0.01%  641.18 sec  641.18 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Read halo blockages                  0.01%  641.18 sec  641.18 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Read boundary cut boxes              0.00%  641.18 sec  641.18 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Read blackboxes                        0.00%  641.18 sec  641.18 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Read prerouted                         0.02%  641.18 sec  641.18 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Read nets                              0.05%  641.18 sec  641.18 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Set up via pillars                     0.00%  641.18 sec  641.18 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Set up RC info                         0.10%  641.18 sec  641.18 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Initialize 3D grid graph               1.02%  641.18 sec  641.18 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Model blockage capacity               13.44%  641.18 sec  641.24 sec  0.06 sec  0.06 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Initialize 3D capacity              12.80%  641.18 sec  641.24 sec  0.05 sec  0.05 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Move terms for access (8T)             0.17%  641.24 sec  641.24 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | +-Read aux data                              0.00%  641.24 sec  641.24 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | +-Others data preparation                    0.01%  641.24 sec  641.24 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | +-Create route kernel                        2.46%  641.24 sec  641.25 sec  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | +-Global Routing                              50.35%  641.25 sec  641.47 sec  0.21 sec  0.33 sec 
[12/29 22:46:42    220s] (I)       | | +-Initialization                             0.59%  641.25 sec  641.26 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | +-Net group 1                               11.23%  641.26 sec  641.30 sec  0.05 sec  0.09 sec 
[12/29 22:46:42    220s] (I)       | | | +-Generate topology (8T)                   1.55%  641.26 sec  641.26 sec  0.01 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1a                                 0.67%  641.27 sec  641.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Pattern routing (8T)                   0.21%  641.27 sec  641.27 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.37%  641.27 sec  641.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1b                                 0.85%  641.28 sec  641.28 sec  0.00 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Monotonic routing (8T)                 0.70%  641.28 sec  641.28 sec  0.00 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1c                                 0.52%  641.28 sec  641.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Two level Routing                      0.48%  641.28 sec  641.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Two Level Routing (Regular)          0.10%  641.28 sec  641.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Two Level Routing (Strong)           0.11%  641.28 sec  641.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1d                                 3.56%  641.28 sec  641.30 sec  0.02 sec  0.06 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Detoured routing (8T)                  3.52%  641.28 sec  641.30 sec  0.01 sec  0.06 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1e                                 0.18%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Route legalization                     0.03%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1f                                 0.65%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Congestion clean                       0.61%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1g                                 0.25%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Post Routing                           0.21%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1h                                 0.29%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Post Routing                           0.25%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1l                                 0.10%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Layer assignment (8T)                  0.05%  641.30 sec  641.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | +-Net group 2                               37.29%  641.30 sec  641.46 sec  0.16 sec  0.23 sec 
[12/29 22:46:42    220s] (I)       | | | +-Generate topology (8T)                  21.36%  641.30 sec  641.40 sec  0.09 sec  0.09 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1a                                 1.58%  641.41 sec  641.42 sec  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Pattern routing (8T)                   0.24%  641.41 sec  641.41 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.33%  641.41 sec  641.41 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Add via demand to 2D                   0.74%  641.41 sec  641.42 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1b                                 0.60%  641.42 sec  641.42 sec  0.00 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Monotonic routing (8T)                 0.31%  641.42 sec  641.42 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1c                                 0.49%  641.42 sec  641.42 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Two level Routing                      0.46%  641.42 sec  641.42 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Two Level Routing (Regular)          0.11%  641.42 sec  641.42 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Two Level Routing (Strong)           0.11%  641.42 sec  641.42 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1d                                 4.99%  641.42 sec  641.44 sec  0.02 sec  0.09 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Detoured routing (8T)                  4.95%  641.42 sec  641.44 sec  0.02 sec  0.09 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1e                                 0.19%  641.44 sec  641.44 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Route legalization                     0.05%  641.44 sec  641.44 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  641.44 sec  641.44 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1f                                 0.17%  641.44 sec  641.44 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Congestion clean                       0.13%  641.44 sec  641.44 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1g                                 1.20%  641.44 sec  641.45 sec  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Post Routing                           1.16%  641.44 sec  641.45 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1h                                 1.06%  641.45 sec  641.45 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Post Routing                           1.02%  641.45 sec  641.45 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Phase 1l                                 1.88%  641.45 sec  641.46 sec  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | | | | +-Layer assignment (8T)                  0.37%  641.46 sec  641.46 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | +-Export cong map                              4.17%  641.47 sec  641.49 sec  0.02 sec  0.02 sec 
[12/29 22:46:42    220s] (I)       | | +-Export 2D cong map                         1.42%  641.48 sec  641.48 sec  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)       | +-Extract Global 3D Wires                      0.02%  641.49 sec  641.49 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | +-Track Assignment (8T)                        7.31%  641.49 sec  641.52 sec  0.03 sec  0.05 sec 
[12/29 22:46:42    220s] (I)       | | +-Initialization                             0.01%  641.49 sec  641.49 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | +-Track Assignment Kernel                    7.06%  641.49 sec  641.52 sec  0.03 sec  0.05 sec 
[12/29 22:46:42    220s] (I)       | | +-Free Memory                                0.00%  641.52 sec  641.52 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | +-Export                                       6.81%  641.52 sec  641.55 sec  0.03 sec  0.04 sec 
[12/29 22:46:42    220s] (I)       | | +-Export DB wires                            1.10%  641.52 sec  641.52 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Export all nets (8T)                     0.88%  641.52 sec  641.52 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | | +-Set wire vias (8T)                       0.12%  641.52 sec  641.52 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | | +-Report wirelength                          3.74%  641.52 sec  641.54 sec  0.02 sec  0.02 sec 
[12/29 22:46:42    220s] (I)       | | +-Update net boxes                           1.81%  641.54 sec  641.55 sec  0.01 sec  0.02 sec 
[12/29 22:46:42    220s] (I)       | | +-Update timing                              0.00%  641.55 sec  641.55 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)       | +-Postprocess design                           0.07%  641.55 sec  641.55 sec  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)      ======================= Summary by functions ========================
[12/29 22:46:42    220s] (I)       Lv  Step                                      %      Real       CPU 
[12/29 22:46:42    220s] (I)      ---------------------------------------------------------------------
[12/29 22:46:42    220s] (I)        0  Early Global Route                  100.00%  0.42 sec  0.58 sec 
[12/29 22:46:42    220s] (I)        1  Early Global Route kernel            98.70%  0.42 sec  0.57 sec 
[12/29 22:46:42    220s] (I)        2  Global Routing                       50.35%  0.21 sec  0.33 sec 
[12/29 22:46:42    220s] (I)        2  Import and model                     28.91%  0.12 sec  0.12 sec 
[12/29 22:46:42    220s] (I)        2  Track Assignment (8T)                 7.31%  0.03 sec  0.05 sec 
[12/29 22:46:42    220s] (I)        2  Export                                6.81%  0.03 sec  0.04 sec 
[12/29 22:46:42    220s] (I)        2  Export cong map                       4.17%  0.02 sec  0.02 sec 
[12/29 22:46:42    220s] (I)        2  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        3  Net group 2                          37.29%  0.16 sec  0.23 sec 
[12/29 22:46:42    220s] (I)        3  Create route DB                      20.49%  0.09 sec  0.09 sec 
[12/29 22:46:42    220s] (I)        3  Net group 1                          11.23%  0.05 sec  0.09 sec 
[12/29 22:46:42    220s] (I)        3  Track Assignment Kernel               7.06%  0.03 sec  0.05 sec 
[12/29 22:46:42    220s] (I)        3  Create place DB                       5.45%  0.02 sec  0.02 sec 
[12/29 22:46:42    220s] (I)        3  Report wirelength                     3.74%  0.02 sec  0.02 sec 
[12/29 22:46:42    220s] (I)        3  Create route kernel                   2.46%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        3  Update net boxes                      1.81%  0.01 sec  0.02 sec 
[12/29 22:46:42    220s] (I)        3  Export 2D cong map                    1.42%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        3  Export DB wires                       1.10%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        3  Initialization                        0.59%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        4  Generate topology (8T)               22.90%  0.10 sec  0.09 sec 
[12/29 22:46:42    220s] (I)        4  Import route data (8T)               20.28%  0.09 sec  0.09 sec 
[12/29 22:46:42    220s] (I)        4  Phase 1d                              8.55%  0.04 sec  0.15 sec 
[12/29 22:46:42    220s] (I)        4  Import place data                     5.41%  0.02 sec  0.02 sec 
[12/29 22:46:42    220s] (I)        4  Phase 1a                              2.25%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        4  Phase 1l                              1.99%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        4  Phase 1b                              1.45%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        4  Phase 1g                              1.45%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        4  Phase 1h                              1.35%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        4  Phase 1c                              1.01%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        4  Export all nets (8T)                  0.88%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        4  Phase 1f                              0.82%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        4  Phase 1e                              0.37%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        4  Set wire vias (8T)                    0.12%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Model blockage capacity              13.44%  0.06 sec  0.06 sec 
[12/29 22:46:42    220s] (I)        5  Detoured routing (8T)                 8.47%  0.04 sec  0.15 sec 
[12/29 22:46:42    220s] (I)        5  Read nets                             3.84%  0.02 sec  0.02 sec 
[12/29 22:46:42    220s] (I)        5  Post Routing                          2.63%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        5  Read blockages ( Layer 2-5 )          2.56%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        5  Read instances and placement          1.45%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        5  Initialize 3D grid graph              1.02%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Monotonic routing (8T)                1.01%  0.00 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        5  Two level Routing                     0.94%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Congestion clean                      0.75%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Add via demand to 2D                  0.74%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Pattern Routing Avoiding Blockages    0.70%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Pattern routing (8T)                  0.45%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Layer assignment (8T)                 0.42%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Move terms for access (8T)            0.17%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Set up RC info                        0.10%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Route legalization                    0.08%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        6  Initialize 3D capacity               12.80%  0.05 sec  0.05 sec 
[12/29 22:46:42    220s] (I)        6  Read instance blockages               1.87%  0.01 sec  0.01 sec 
[12/29 22:46:42    220s] (I)        6  Read PG blockages                     0.38%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        6  Two Level Routing (Strong)            0.22%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        6  Two Level Routing (Regular)           0.20%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        6  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] (I)        7  Allocate memory for PG via list       0.05%  0.00 sec  0.00 sec 
[12/29 22:46:42    220s] Running post-eGR process
[12/29 22:46:42    220s]       Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.5)
[12/29 22:46:42    220s]     Routing using eGR only done.
[12/29 22:46:42    220s] Net route status summary:
[12/29 22:46:42    220s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:42    220s]   Non-clock: 11495 (unrouted=2707, trialRouted=8788, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2675, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:42    220s] 
[12/29 22:46:42    220s] CCOPT: Done with clock implementation routing.
[12/29 22:46:42    220s] 
[12/29 22:46:42    220s]   Clock implementation routing done.
[12/29 22:46:42    220s]   Fixed 2 wires.
[12/29 22:46:42    220s]   CCOpt: Starting congestion repair using flow wrapper...
[12/29 22:46:42    220s]     Congestion Repair...
[12/29 22:46:42    220s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:03:40.3/0:14:44.9 (0.2), mem = 6879.2M
[12/29 22:46:42    220s] Info: Enable timing driven in postCTS congRepair.
[12/29 22:46:42    220s] 
[12/29 22:46:42    220s] *** Start incrementalPlace ***
[12/29 22:46:42    220s] User Input Parameters:
[12/29 22:46:42    220s] - Congestion Driven    : On
[12/29 22:46:42    220s] - Timing Driven        : On
[12/29 22:46:42    220s] - Area-Violation Based : On
[12/29 22:46:42    220s] - Start Rollback Level : -5
[12/29 22:46:42    220s] - Legalized            : On
[12/29 22:46:42    220s] - Window Based         : Off
[12/29 22:46:42    220s] - eDen incr mode       : Off
[12/29 22:46:42    220s] - Small incr mode      : Off
[12/29 22:46:42    220s] 
[12/29 22:46:42    220s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:6879.2M, EPOCH TIME: 1735508802.389410
[12/29 22:46:42    220s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:6879.2M, EPOCH TIME: 1735508802.389457
[12/29 22:46:42    220s] no activity file in design. spp won't run.
[12/29 22:46:42    220s] Effort level <high> specified for reg2reg path_group
[12/29 22:46:42    220s] Effort level <high> specified for tdgp_reg2reg_default path_group
[12/29 22:46:42    220s] No Views given, use default active views for adaptive view pruning
[12/29 22:46:42    220s] Active views:
[12/29 22:46:42    220s]   VIEW_SETUP
[12/29 22:46:42    220s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:6930.7M, EPOCH TIME: 1735508802.579968
[12/29 22:46:42    220s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:6930.7M, EPOCH TIME: 1735508802.584629
[12/29 22:46:42    220s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:6930.7M, EPOCH TIME: 1735508802.584703
[12/29 22:46:42    220s] Starting Early Global Route congestion estimation: mem = 6930.7M
[12/29 22:46:42    220s] (I)      Initializing eGR engine (regular)
[12/29 22:46:42    220s] Set min layer with default ( 2 )
[12/29 22:46:42    220s] Set max layer with default ( 127 )
[12/29 22:46:42    220s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:42    220s] Min route layer (adjusted) = 2
[12/29 22:46:42    220s] Max route layer (adjusted) = 5
[12/29 22:46:42    220s] (I)      clean place blk overflow:
[12/29 22:46:42    220s] (I)      H : enabled 1.00 0
[12/29 22:46:42    220s] (I)      V : enabled 1.00 0
[12/29 22:46:42    220s] (I)      Initializing eGR engine (regular)
[12/29 22:46:42    220s] Set min layer with default ( 2 )
[12/29 22:46:42    220s] Set max layer with default ( 127 )
[12/29 22:46:42    220s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:42    220s] Min route layer (adjusted) = 2
[12/29 22:46:42    220s] Max route layer (adjusted) = 5
[12/29 22:46:42    220s] (I)      clean place blk overflow:
[12/29 22:46:42    220s] (I)      H : enabled 1.00 0
[12/29 22:46:42    220s] (I)      V : enabled 1.00 0
[12/29 22:46:42    220s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.70 MB )
[12/29 22:46:42    220s] (I)      Running eGR Regular flow
[12/29 22:46:42    220s] (I)      # wire layers (front) : 6
[12/29 22:46:42    220s] (I)      # wire layers (back)  : 0
[12/29 22:46:42    220s] (I)      min wire layer : 1
[12/29 22:46:42    220s] (I)      max wire layer : 5
[12/29 22:46:42    220s] (I)      # cut layers (front) : 5
[12/29 22:46:42    220s] (I)      # cut layers (back)  : 0
[12/29 22:46:42    220s] (I)      min cut layer : 1
[12/29 22:46:42    220s] (I)      max cut layer : 4
[12/29 22:46:42    220s] (I)      ================================ Layers ================================
[12/29 22:46:42    220s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:42    220s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:46:42    220s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:42    220s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:46:42    220s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:46:42    220s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:42    220s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:46:42    220s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:42    220s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:46:42    220s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:42    220s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:46:42    220s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:42    220s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:46:42    220s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:46:42    220s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:42    220s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:46:42    220s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:46:42    220s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:42    220s] (I)      Started Import and model ( Curr Mem: 6.70 MB )
[12/29 22:46:42    221s] (I)      == Non-default Options ==
[12/29 22:46:42    221s] (I)      Maximum routing layer                              : 5
[12/29 22:46:42    221s] (I)      Top routing layer                                  : 5
[12/29 22:46:42    221s] (I)      Number of threads                                  : 8
[12/29 22:46:42    221s] (I)      Route tie net to shape                             : auto
[12/29 22:46:42    221s] (I)      Use non-blocking free Dbs wires                    : false
[12/29 22:46:42    221s] (I)      Method to set GCell size                           : row
[12/29 22:46:42    221s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:46:42    221s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:46:42    221s] (I)      ============== Pin Summary ==============
[12/29 22:46:42    221s] (I)      +-------+--------+---------+------------+
[12/29 22:46:42    221s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:46:42    221s] (I)      +-------+--------+---------+------------+
[12/29 22:46:42    221s] (I)      |     1 |  31078 |   98.91 |        Pin |
[12/29 22:46:42    221s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:46:42    221s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:46:42    221s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:46:42    221s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:46:42    221s] (I)      +-------+--------+---------+------------+
[12/29 22:46:42    221s] (I)      Custom ignore net properties:
[12/29 22:46:42    221s] (I)      1 : NotLegal
[12/29 22:46:42    221s] (I)      Default ignore net properties:
[12/29 22:46:42    221s] (I)      1 : Special
[12/29 22:46:42    221s] (I)      2 : Analog
[12/29 22:46:42    221s] (I)      3 : Fixed
[12/29 22:46:42    221s] (I)      4 : Skipped
[12/29 22:46:42    221s] (I)      5 : MixedSignal
[12/29 22:46:42    221s] (I)      Prerouted net properties:
[12/29 22:46:42    221s] (I)      1 : NotLegal
[12/29 22:46:42    221s] (I)      2 : Special
[12/29 22:46:42    221s] (I)      3 : Analog
[12/29 22:46:42    221s] (I)      4 : Fixed
[12/29 22:46:42    221s] (I)      5 : Skipped
[12/29 22:46:42    221s] (I)      6 : MixedSignal
[12/29 22:46:42    221s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:46:42    221s] (I)      Use row-based GCell size
[12/29 22:46:42    221s] (I)      Use row-based GCell align
[12/29 22:46:42    221s] (I)      layer 0 area = 83000
[12/29 22:46:42    221s] (I)      layer 1 area = 67600
[12/29 22:46:42    221s] (I)      layer 2 area = 240000
[12/29 22:46:42    221s] (I)      layer 3 area = 240000
[12/29 22:46:42    221s] (I)      layer 4 area = 4000000
[12/29 22:46:42    221s] (I)      GCell unit size   : 4140
[12/29 22:46:42    221s] (I)      GCell multiplier  : 1
[12/29 22:46:42    221s] (I)      GCell row height  : 4140
[12/29 22:46:42    221s] (I)      Actual row height : 4140
[12/29 22:46:42    221s] (I)      GCell align ref   : 479320 479320
[12/29 22:46:42    221s] [NR-eGR] Track table information for default rule: 
[12/29 22:46:42    221s] [NR-eGR] met1 has single uniform track structure
[12/29 22:46:42    221s] [NR-eGR] met2 has single uniform track structure
[12/29 22:46:42    221s] [NR-eGR] met3 has single uniform track structure
[12/29 22:46:42    221s] [NR-eGR] met4 has single uniform track structure
[12/29 22:46:42    221s] [NR-eGR] met5 has single uniform track structure
[12/29 22:46:42    221s] (I)      ============== Default via ===============
[12/29 22:46:42    221s] (I)      +---+------------------+-----------------+
[12/29 22:46:42    221s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:46:42    221s] (I)      +---+------------------+-----------------+
[12/29 22:46:42    221s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:46:42    221s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:46:42    221s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:46:42    221s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:46:42    221s] (I)      +---+------------------+-----------------+
[12/29 22:46:42    221s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:46:42    221s] [NR-eGR] Read 6281 PG shapes
[12/29 22:46:42    221s] [NR-eGR] Read 0 clock shapes
[12/29 22:46:42    221s] [NR-eGR] Read 0 other shapes
[12/29 22:46:42    221s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:46:42    221s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:46:42    221s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:46:42    221s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:46:42    221s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:46:42    221s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:46:42    221s] [NR-eGR] #Other Blockages    : 0
[12/29 22:46:42    221s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:46:42    221s] [NR-eGR] #prerouted nets         : 2
[12/29 22:46:42    221s] [NR-eGR] #prerouted special nets : 0
[12/29 22:46:42    221s] [NR-eGR] #prerouted wires        : 5109
[12/29 22:46:42    221s] [NR-eGR] Read 8822 nets ( ignored 2 )
[12/29 22:46:42    221s] (I)        Front-side 8822 ( ignored 2 )
[12/29 22:46:42    221s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:46:42    221s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:46:42    221s] **WARN: (EMS-27):	Message (IMPPSP-1501) has exceeded the current message display limit of 20.
[12/29 22:46:42    221s] To increase the message display limit, refer to the product command reference manual.
[12/29 22:46:42    221s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[12/29 22:46:42    221s] (I)      Reading macro buffers
[12/29 22:46:42    221s] (I)      Number of macro buffers: 0
[12/29 22:46:42    221s] (I)      early_global_route_priority property id does not exist.
[12/29 22:46:42    221s] (I)      Read Num Blocks=52067  Num Prerouted Wires=5109  Num CS=0
[12/29 22:46:42    221s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 3269
[12/29 22:46:42    221s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 1120
[12/29 22:46:42    221s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 583
[12/29 22:46:42    221s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 137
[12/29 22:46:42    221s] (I)      Number of ignored nets                =      2
[12/29 22:46:42    221s] (I)      Number of connected nets              =      0
[12/29 22:46:42    221s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[12/29 22:46:42    221s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:46:42    221s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:46:42    221s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:46:42    221s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:46:42    221s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:46:42    221s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:46:42    221s] (I)      Ndr track 0 does not exist
[12/29 22:46:42    221s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:46:42    221s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:46:42    221s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:46:42    221s] (I)      Site width          :   460  (dbu)
[12/29 22:46:42    221s] (I)      Row height          :  4140  (dbu)
[12/29 22:46:42    221s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:46:42    221s] (I)      GCell width         :  4140  (dbu)
[12/29 22:46:42    221s] (I)      GCell height        :  4140  (dbu)
[12/29 22:46:42    221s] (I)      Grid                :   382   385     5
[12/29 22:46:42    221s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:46:42    221s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:46:42    221s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:46:42    221s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:46:42    221s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:46:42    221s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:46:42    221s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:46:42    221s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:46:42    221s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:46:42    221s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:46:42    221s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:46:42    221s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:46:42    221s] (I)      --------------------------------------------------------
[12/29 22:46:42    221s] 
[12/29 22:46:42    221s] [NR-eGR] ============ Routing rule table ============
[12/29 22:46:42    221s] [NR-eGR] Rule id: 0  Nets: 8788
[12/29 22:46:42    221s] [NR-eGR] ========================================
[12/29 22:46:42    221s] [NR-eGR] 
[12/29 22:46:42    221s] (I)      ======== NDR :  =========
[12/29 22:46:42    221s] (I)      +--------------+--------+
[12/29 22:46:42    221s] (I)      |           ID |      0 |
[12/29 22:46:42    221s] (I)      |         Name |        |
[12/29 22:46:42    221s] (I)      |      Default |    yes |
[12/29 22:46:42    221s] (I)      |  Clk Special |     no |
[12/29 22:46:42    221s] (I)      | Hard spacing |     no |
[12/29 22:46:42    221s] (I)      |    NDR track | (none) |
[12/29 22:46:42    221s] (I)      |      NDR via | (none) |
[12/29 22:46:42    221s] (I)      |  Extra space |      0 |
[12/29 22:46:42    221s] (I)      |      Shields |      0 |
[12/29 22:46:42    221s] (I)      |   Demand (H) |      1 |
[12/29 22:46:42    221s] (I)      |   Demand (V) |      1 |
[12/29 22:46:42    221s] (I)      |        #Nets |   8788 |
[12/29 22:46:42    221s] (I)      +--------------+--------+
[12/29 22:46:42    221s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    221s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:42    221s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    221s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:46:42    221s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:46:42    221s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:46:42    221s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:46:42    221s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    221s] (I)      ======== NDR :  =========
[12/29 22:46:42    221s] (I)      +--------------+--------+
[12/29 22:46:42    221s] (I)      |           ID |      1 |
[12/29 22:46:42    221s] (I)      |         Name |        |
[12/29 22:46:42    221s] (I)      |      Default |     no |
[12/29 22:46:42    221s] (I)      |  Clk Special |     no |
[12/29 22:46:42    221s] (I)      | Hard spacing |     no |
[12/29 22:46:42    221s] (I)      |    NDR track | (none) |
[12/29 22:46:42    221s] (I)      |      NDR via | (none) |
[12/29 22:46:42    221s] (I)      |  Extra space |      1 |
[12/29 22:46:42    221s] (I)      |      Shields |      0 |
[12/29 22:46:42    221s] (I)      |   Demand (H) |      2 |
[12/29 22:46:42    221s] (I)      |   Demand (V) |      2 |
[12/29 22:46:42    221s] (I)      |        #Nets |      0 |
[12/29 22:46:42    221s] (I)      +--------------+--------+
[12/29 22:46:42    221s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    221s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:42    221s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    221s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/29 22:46:42    221s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:42    221s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:42    221s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/29 22:46:42    221s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:42    221s] (I)      =============== Blocked Tracks ===============
[12/29 22:46:42    221s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:42    221s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:46:42    221s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:42    221s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:46:42    221s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:46:42    221s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:46:42    221s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:46:42    221s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:46:42    221s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:42    221s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 6.71 MB )
[12/29 22:46:42    221s] (I)      Reset routing kernel
[12/29 22:46:42    221s] (I)      Started Global Routing ( Curr Mem: 6.71 MB )
[12/29 22:46:42    221s] (I)      totalPins=28429  totalGlobalPin=28257 (99.39%)
[12/29 22:46:42    221s] (I)      ================= Net Group Info =================
[12/29 22:46:42    221s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:42    221s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:46:42    221s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:42    221s] (I)      |  1 |           8788 |      met2(2) |   met5(5) |
[12/29 22:46:42    221s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:42    221s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:46:42    221s] (I)      total 2D Demand : 5985 = (2437 H, 3548 V)
[12/29 22:46:42    221s] (I)      #blocked GCells = 64770
[12/29 22:46:42    221s] (I)      #regions = 4
[12/29 22:46:42    221s] (I)      Adjusted 0 GCells for pin access
[12/29 22:46:42    221s] [NR-eGR] Layer group 1: route 8788 net(s) in layer range [2, 5]
[12/29 22:46:42    221s] (I)      
[12/29 22:46:42    221s] (I)      ============  Phase 1a Route ============
[12/29 22:46:42    221s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 107
[12/29 22:46:42    221s] (I)      Usage: 95343 = (47789 H, 47554 V) = (8.21% H, 4.24% V) = (1.978e+05um H, 1.969e+05um V)
[12/29 22:46:42    221s] (I)      
[12/29 22:46:42    221s] (I)      ============  Phase 1b Route ============
[12/29 22:46:42    221s] (I)      Usage: 95476 = (47804 H, 47672 V) = (8.21% H, 4.25% V) = (1.979e+05um H, 1.974e+05um V)
[12/29 22:46:42    221s] (I)      Overflow of layer group 1: 1.35% H + 0.06% V. EstWL: 3.952706e+05um
[12/29 22:46:42    221s] (I)      Congestion metric : 4.26%H 0.22%V, 4.48%HV
[12/29 22:46:42    221s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:46:42    221s] (I)      
[12/29 22:46:42    221s] (I)      ============  Phase 1c Route ============
[12/29 22:46:42    221s] (I)      Level2 Grid: 77 x 77
[12/29 22:46:42    221s] (I)      Usage: 95871 = (47976 H, 47895 V) = (8.24% H, 4.27% V) = (1.986e+05um H, 1.983e+05um V)
[12/29 22:46:42    221s] (I)      
[12/29 22:46:42    221s] (I)      ============  Phase 1d Route ============
[12/29 22:46:42    221s] (I)      Usage: 96326 = (48073 H, 48253 V) = (8.26% H, 4.30% V) = (1.990e+05um H, 1.998e+05um V)
[12/29 22:46:42    221s] (I)      
[12/29 22:46:42    221s] (I)      ============  Phase 1e Route ============
[12/29 22:46:42    221s] (I)      Usage: 96326 = (48073 H, 48253 V) = (8.26% H, 4.30% V) = (1.990e+05um H, 1.998e+05um V)
[12/29 22:46:42    221s] [NR-eGR] Early Global Route overflow of layer group 1: 1.12% H + 0.00% V. EstWL: 3.987896e+05um
[12/29 22:46:42    221s] (I)      
[12/29 22:46:42    221s] (I)      ============  Phase 1l Route ============
[12/29 22:46:42    221s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:46:42    221s] (I)      Layer  2:     691695     48893         0      600246      719946    (45.47%) 
[12/29 22:46:42    221s] (I)      Layer  3:     511966     94067      7335      465485      530049    (46.76%) 
[12/29 22:46:42    221s] (I)      Layer  4:     433320     24156       309      505753      481708    (51.22%) 
[12/29 22:46:42    221s] (I)      Layer  5:      71304      5460        58       92980       72942    (56.04%) 
[12/29 22:46:42    221s] (I)      Total:       1708285    172576      7702     1664464     1804643    (47.98%) 
[12/29 22:46:42    221s] (I)      
[12/29 22:46:42    221s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:46:42    221s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/29 22:46:42    221s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:46:42    221s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[12/29 22:46:42    221s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:46:42    221s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:42    221s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:42    221s] [NR-eGR]    met3 ( 3)      2979( 3.81%)       260( 0.33%)         8( 0.01%)   ( 4.16%) 
[12/29 22:46:42    221s] [NR-eGR]    met4 ( 4)       182( 0.25%)         2( 0.00%)         0( 0.00%)   ( 0.26%) 
[12/29 22:46:42    221s] [NR-eGR]    met5 ( 5)        58( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[12/29 22:46:42    221s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:46:42    221s] [NR-eGR]        Total      3219( 1.09%)       262( 0.09%)         8( 0.00%)   ( 1.19%) 
[12/29 22:46:42    221s] [NR-eGR] 
[12/29 22:46:42    221s] (I)      Finished Global Routing ( CPU: 0.55 sec, Real: 0.22 sec, Curr Mem: 6.72 MB )
[12/29 22:46:42    221s] (I)      Updating congestion map
[12/29 22:46:42    221s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:46:42    221s] [NR-eGR] Overflow after Early Global Route 2.84% H + 0.00% V
[12/29 22:46:42    221s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.33 sec, Curr Mem: 6.71 MB )
[12/29 22:46:42    221s] Early Global Route congestion estimation runtime: 0.33 seconds, mem = 6945.4M
[12/29 22:46:42    221s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.666, REAL:0.333, MEM:6945.4M, EPOCH TIME: 1735508802.917690
[12/29 22:46:42    221s] OPERPROF: Starting HotSpotCal at level 1, MEM:6945.4M, EPOCH TIME: 1735508802.917735
[12/29 22:46:42    221s] [hotspot] +------------+---------------+---------------+
[12/29 22:46:42    221s] [hotspot] |            |   max hotspot | total hotspot |
[12/29 22:46:42    221s] [hotspot] +------------+---------------+---------------+
[12/29 22:46:42    221s] [hotspot] | normalized |          3.28 |         35.28 |
[12/29 22:46:42    221s] [hotspot] +------------+---------------+---------------+
[12/29 22:46:42    221s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.28, normalized total congestion hotspot area = 35.28 (area is in unit of 4 std-cell row bins)
[12/29 22:46:42    221s] [hotspot] max/total 3.28/35.28, big hotspot (>10) total 0.00
[12/29 22:46:42    221s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/29 22:46:42    221s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:42    221s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[12/29 22:46:42    221s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:42    221s] [hotspot] |  1  |   798.10   665.62   864.34   731.86 |        3.28   | grid_clb_1__1_/logical_til... |
[12/29 22:46:42    221s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:42    221s] [hotspot] |  2  |   798.10   500.02   864.34   566.26 |        2.62   | grid_clb_1__1_/logical_til... |
[12/29 22:46:42    221s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:42    221s] [hotspot] |  3  |   764.98   764.98   831.22   831.22 |        2.62   | grid_clb_1__1_/logical_til... |
[12/29 22:46:42    221s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:42    221s] [hotspot] |  4  |   764.98   897.46   831.22   963.70 |        2.10   | grid_clb_1__1_/logical_til... |
[12/29 22:46:42    221s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:42    221s] [hotspot] |  5  |   599.38   698.74   665.62   764.98 |        1.84   | grid_clb_1__1_/logical_til... |
[12/29 22:46:42    221s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:42    221s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:46:42    221s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:46:42    221s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:46:42    221s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:46:42    221s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:46:42    221s] Top 5 hotspots total area: 12.46
[12/29 22:46:42    221s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.012, REAL:0.007, MEM:6945.4M, EPOCH TIME: 1735508802.924829
[12/29 22:46:42    221s] 
[12/29 22:46:42    221s] === incrementalPlace Internal Loop 1 ===
[12/29 22:46:43    221s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:46:43    221s] UM:*                                                                   incrNP_iter_start
[12/29 22:46:43    221s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[12/29 22:46:43    221s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:6945.4M, EPOCH TIME: 1735508803.001224
[12/29 22:46:43    221s] Processing tracks to init pin-track alignment.
[12/29 22:46:43    221s] z: 2, totalTracks: 1
[12/29 22:46:43    221s] z: 4, totalTracks: 1
[12/29 22:46:43    221s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:43    221s] Cell fpga_top LLGs are deleted
[12/29 22:46:43    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:43    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:43    221s] # Building fpga_top llgBox search-tree.
[12/29 22:46:43    221s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6945.4M, EPOCH TIME: 1735508803.004871
[12/29 22:46:43    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:43    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:43    221s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6945.4M, EPOCH TIME: 1735508803.005013
[12/29 22:46:43    221s] Max number of tech site patterns supported in site array is 256.
[12/29 22:46:43    221s] Core basic site is CoreSite
[12/29 22:46:43    221s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:46:43    221s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:46:43    221s] Fast DP-INIT is on for default
[12/29 22:46:43    221s] Keep-away cache is enable on metals: 1-5
[12/29 22:46:43    221s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:46:43    221s] Atter site array init, number of instance map data is 0.
[12/29 22:46:43    221s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.008, MEM:6945.4M, EPOCH TIME: 1735508803.013090
[12/29 22:46:43    221s] 
[12/29 22:46:43    221s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:43    221s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:43    221s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.010, MEM:6945.4M, EPOCH TIME: 1735508803.014416
[12/29 22:46:43    221s] OPERPROF:   Starting post-place ADS at level 2, MEM:6945.4M, EPOCH TIME: 1735508803.014466
[12/29 22:46:43    221s] ADSU 0.365 -> 0.366. site 208080.000 -> 207619.200. GS 33.120
[12/29 22:46:43    221s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.015, REAL:0.015, MEM:6945.4M, EPOCH TIME: 1735508803.029145
[12/29 22:46:43    221s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:6945.4M, EPOCH TIME: 1735508803.030472
[12/29 22:46:43    221s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:6945.4M, EPOCH TIME: 1735508803.030745
[12/29 22:46:43    221s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:6945.4M, EPOCH TIME: 1735508803.030784
[12/29 22:46:43    221s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.003, REAL:0.002, MEM:6945.4M, EPOCH TIME: 1735508803.032383
[12/29 22:46:43    221s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:6945.4M, EPOCH TIME: 1735508803.034287
[12/29 22:46:43    221s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:6945.4M, EPOCH TIME: 1735508803.034495
[12/29 22:46:43    221s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:6945.4M, EPOCH TIME: 1735508803.034923
[12/29 22:46:43    221s] no activity file in design. spp won't run.
[12/29 22:46:43    221s] [spp] 0
[12/29 22:46:43    221s] [adp] 0:1:1:3
[12/29 22:46:43    221s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:6945.4M, EPOCH TIME: 1735508803.036254
[12/29 22:46:43    221s] SP #FI/SF FL/PI 0/0 7228/1478
[12/29 22:46:43    221s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.044, REAL:0.036, MEM:6945.4M, EPOCH TIME: 1735508803.036976
[12/29 22:46:43    221s] PP off. flexM 0
[12/29 22:46:43    221s] OPERPROF: Starting CDPad at level 1, MEM:6945.4M, EPOCH TIME: 1735508803.043652
[12/29 22:46:43    221s] 3DP is on.
[12/29 22:46:43    221s] 3DP OF M2 0.005, M4 0.004. Diff 0, Offset 0
[12/29 22:46:43    221s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/29 22:46:43    222s] CDPadU 0.713 -> 0.713. R=0.366, N=8706, GS=4.140
[12/29 22:46:43    222s] OPERPROF: Finished CDPad at level 1, CPU:0.226, REAL:0.050, MEM:6945.4M, EPOCH TIME: 1735508803.093770
[12/29 22:46:43    222s] OPERPROF: Starting InitSKP at level 1, MEM:6945.4M, EPOCH TIME: 1735508803.093839
[12/29 22:46:43    222s] no activity file in design. spp won't run.
[12/29 22:46:43    222s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:46:43    222s] #################################################################################
[12/29 22:46:43    222s] # Design Stage: PreRoute
[12/29 22:46:43    222s] # Design Name: fpga_top
[12/29 22:46:43    222s] # Design Mode: 130nm
[12/29 22:46:43    222s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:46:43    222s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:46:43    222s] # Signoff Settings: SI Off 
[12/29 22:46:43    222s] #################################################################################
[12/29 22:46:43    222s] Extraction called for design 'fpga_top' of instances=8758 and nets=11497 using extraction engine 'preRoute' .
[12/29 22:46:43    222s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:46:43    222s] RC Extraction called in multi-corner(1) mode.
[12/29 22:46:43    222s] RCMode: PreRoute
[12/29 22:46:43    222s]       RC Corner Indexes            0   
[12/29 22:46:43    222s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:46:43    222s] Resistance Scaling Factor    : 1.00000 
[12/29 22:46:43    222s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:46:43    222s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:46:43    222s] Shrink Factor                : 1.00000
[12/29 22:46:43    222s] Using Quantus QRC technology file ...
[12/29 22:46:43    222s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:43    222s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:46:43    222s] eee: pegSigSF=1.070000
[12/29 22:46:43    222s] Initializing multi-corner resistance tables ...
[12/29 22:46:43    222s] eee: Grid unit RC data computation started
[12/29 22:46:43    222s] eee: Grid unit RC data computation completed
[12/29 22:46:43    222s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[12/29 22:46:43    222s] eee: l=2 avDens=0.093964 usedTrk=4246.106519 availTrk=45188.657881 sigTrk=4246.106519
[12/29 22:46:43    222s] eee: l=3 avDens=0.150550 usedTrk=4588.360374 availTrk=30477.237577 sigTrk=4588.360374
[12/29 22:46:43    222s] eee: l=4 avDens=0.061904 usedTrk=1770.827634 availTrk=28606.019516 sigTrk=1770.827634
[12/29 22:46:43    222s] eee: l=5 avDens=0.169368 usedTrk=989.947851 availTrk=5844.960545 sigTrk=989.947851
[12/29 22:46:43    222s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:46:43    222s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:46:43    222s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.316104 uaWl=1.000000 uaWlH=0.142000 aWlH=0.000000 lMod=0 pMax=0.842000 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:46:43    222s] eee: NetCapCache creation started. (Current Mem: 6935.445M) 
[12/29 22:46:43    222s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6943.445M) 
[12/29 22:46:43    222s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:46:43    222s] eee: Metal Layers Info:
[12/29 22:46:43    222s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:43    222s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:46:43    222s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:43    222s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:46:43    222s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:46:43    222s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:46:43    222s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:46:43    222s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:46:43    222s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:43    222s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:46:43    222s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 6943.445M)
[12/29 22:46:43    222s] Calculate delays in BcWc mode...
[12/29 22:46:43    222s] Topological Sorting (REAL = 0:00:00.0, MEM = 6948.5M, InitMEM = 6948.5M)
[12/29 22:46:43    222s] Start delay calculation (fullDC) (8 T). (MEM=3308.28)
[12/29 22:46:43    222s] End AAE Lib Interpolated Model. (MEM=6959.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:46:43    224s] Total number of fetched objects 10790
[12/29 22:46:43    224s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/29 22:46:43    224s] End delay calculation. (MEM=3372.03 CPU=0:00:01.4 REAL=0:00:00.0)
[12/29 22:46:43    224s] End delay calculation (fullDC). (MEM=3372.03 CPU=0:00:01.7 REAL=0:00:00.0)
[12/29 22:46:43    224s] *** CDM Built up (cpu=0:00:02.1  real=0:00:00.0  mem= 7379.5M) ***
[12/29 22:46:44    224s] no activity file in design. spp won't run.
[12/29 22:46:44    225s] *** Finished SKP initialization (cpu=0:00:03.2, real=0:00:01.0)***
[12/29 22:46:44    225s] OPERPROF: Finished InitSKP at level 1, CPU:3.172, REAL:1.209, MEM:7587.5M, EPOCH TIME: 1735508804.302663
[12/29 22:46:44    225s] NP #FI/FS/SF FL/PI: 0/52/0 8706/1478
[12/29 22:46:44    225s] no activity file in design. spp won't run.
[12/29 22:46:44    225s] 
[12/29 22:46:44    225s] AB Est...
[12/29 22:46:44    225s] OPERPROF: Starting NP-Place at level 1, MEM:7587.5M, EPOCH TIME: 1735508804.316363
[12/29 22:46:44    225s] OPERPROF: Finished NP-Place at level 1, CPU:0.059, REAL:0.043, MEM:7587.5M, EPOCH TIME: 1735508804.359781
[12/29 22:46:44    225s] Iteration  4: Skipped, with CDP Off
[12/29 22:46:44    225s] 
[12/29 22:46:44    225s] AB Est...
[12/29 22:46:44    225s] OPERPROF: Starting NP-Place at level 1, MEM:7619.5M, EPOCH TIME: 1735508804.374219
[12/29 22:46:44    225s] OPERPROF: Finished NP-Place at level 1, CPU:0.028, REAL:0.014, MEM:7587.5M, EPOCH TIME: 1735508804.387810
[12/29 22:46:44    225s] Iteration  5: Skipped, with CDP Off
[12/29 22:46:44    225s] 
[12/29 22:46:44    225s] AB Est...
[12/29 22:46:44    225s] OPERPROF: Starting NP-Place at level 1, MEM:7619.5M, EPOCH TIME: 1735508804.400538
[12/29 22:46:44    225s] OPERPROF: Finished NP-Place at level 1, CPU:0.034, REAL:0.014, MEM:7587.5M, EPOCH TIME: 1735508804.414995
[12/29 22:46:44    225s] Iteration  6: Skipped, with CDP Off
[12/29 22:46:44    225s] 
[12/29 22:46:44    225s] AB Est...
[12/29 22:46:44    225s] OPERPROF: Starting NP-Place at level 1, MEM:7619.5M, EPOCH TIME: 1735508804.425416
[12/29 22:46:44    225s] AB param 77.6% (6752/8706).
[12/29 22:46:44    225s] OPERPROF: Finished NP-Place at level 1, CPU:0.033, REAL:0.017, MEM:7587.5M, EPOCH TIME: 1735508804.442450
[12/29 22:46:44    225s] AB WA 0.78. HSB #SP 0
[12/29 22:46:44    225s] AB Full.
[12/29 22:46:44    225s] OPERPROF: Starting NP-Place at level 1, MEM:7715.5M, EPOCH TIME: 1735508804.486259
[12/29 22:46:44    225s] SKP will use view:
[12/29 22:46:44    225s]   VIEW_SETUP
[12/29 22:46:44    226s] Iteration  7: Total net bbox = 2.791e+05 (1.47e+05 1.32e+05)
[12/29 22:46:44    226s]               Est.  stn bbox = 3.799e+05 (1.95e+05 1.85e+05)
[12/29 22:46:44    226s]               cpu = 0:00:01.3 real = 0:00:00.0 mem = 7428.5M
[12/29 22:46:44    226s] OPERPROF: Finished NP-Place at level 1, CPU:1.334, REAL:0.372, MEM:7332.5M, EPOCH TIME: 1735508804.857862
[12/29 22:46:44    226s] Legalizing MH Cells... 0 / 0 (level 5) on fpga_top
[12/29 22:46:44    226s] MH packer: No MH instances from GP
[12/29 22:46:44    226s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:46:44    226s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=7204.5M, DRC: 0)
[12/29 22:46:44    226s] no activity file in design. spp won't run.
[12/29 22:46:44    226s] NP #FI/FS/SF FL/PI: 0/52/0 8706/1478
[12/29 22:46:44    226s] no activity file in design. spp won't run.
[12/29 22:46:44    227s] OPERPROF: Starting NP-Place at level 1, MEM:7300.5M, EPOCH TIME: 1735508804.903587
[12/29 22:46:45    230s] Iteration  8: Total net bbox = 2.894e+05 (1.52e+05 1.38e+05)
[12/29 22:46:45    230s]               Est.  stn bbox = 3.915e+05 (2.00e+05 1.91e+05)
[12/29 22:46:45    230s]               cpu = 0:00:03.7 real = 0:00:01.0 mem = 7426.5M
[12/29 22:46:45    230s] OPERPROF: Finished NP-Place at level 1, CPU:3.715, REAL:0.941, MEM:7330.5M, EPOCH TIME: 1735508805.844933
[12/29 22:46:45    230s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[12/29 22:46:45    230s] MH packer: No MH instances from GP
[12/29 22:46:45    230s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:46:45    230s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=7202.5M, DRC: 0)
[12/29 22:46:45    230s] no activity file in design. spp won't run.
[12/29 22:46:45    230s] NP #FI/FS/SF FL/PI: 0/52/0 8706/1478
[12/29 22:46:45    230s] no activity file in design. spp won't run.
[12/29 22:46:45    230s] OPERPROF: Starting NP-Place at level 1, MEM:7298.5M, EPOCH TIME: 1735508805.890529
[12/29 22:46:48    241s] Iteration  9: Total net bbox = 3.124e+05 (1.63e+05 1.50e+05)
[12/29 22:46:48    241s]               Est.  stn bbox = 4.136e+05 (2.11e+05 2.02e+05)
[12/29 22:46:48    241s]               cpu = 0:00:10.4 real = 0:00:03.0 mem = 7429.7M
[12/29 22:46:48    241s] OPERPROF: Finished NP-Place at level 1, CPU:10.431, REAL:2.184, MEM:7333.7M, EPOCH TIME: 1735508808.074546
[12/29 22:46:48    241s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[12/29 22:46:48    241s] MH packer: No MH instances from GP
[12/29 22:46:48    241s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:46:48    241s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=7205.7M, DRC: 0)
[12/29 22:46:48    241s] no activity file in design. spp won't run.
[12/29 22:46:48    241s] NP #FI/FS/SF FL/PI: 0/52/0 8706/1478
[12/29 22:46:48    241s] no activity file in design. spp won't run.
[12/29 22:46:48    241s] OPERPROF: Starting NP-Place at level 1, MEM:7301.7M, EPOCH TIME: 1735508808.117827
[12/29 22:46:48    241s] GP RA stats: MHOnly 0 nrInst 8706 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/29 22:46:48    245s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:7558.7M, EPOCH TIME: 1735508808.984217
[12/29 22:46:48    245s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:7558.7M, EPOCH TIME: 1735508808.984407
[12/29 22:46:48    245s] Iteration 10: Total net bbox = 3.118e+05 (1.61e+05 1.51e+05)
[12/29 22:46:48    245s]               Est.  stn bbox = 4.106e+05 (2.07e+05 2.03e+05)
[12/29 22:46:48    245s]               cpu = 0:00:04.2 real = 0:00:00.0 mem = 7462.7M
[12/29 22:46:48    245s] OPERPROF: Finished NP-Place at level 1, CPU:4.170, REAL:0.869, MEM:7334.7M, EPOCH TIME: 1735508808.987236
[12/29 22:46:48    245s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[12/29 22:46:48    245s] MH packer: No MH instances from GP
[12/29 22:46:48    245s] 0 (out of 0) MH cells were successfully legalized.
[12/29 22:46:48    245s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=7206.7M, DRC: 0)
[12/29 22:46:48    245s] Move report: Timing Driven Placement moves 8706 insts, mean move: 12.83 um, max move: 73.48 um 
[12/29 22:46:48    245s] 	Max move on inst (cby_0__1_/mux_right_ipin_4/INVX4_0_): (525.78, 760.84) --> (557.86, 719.43)
[12/29 22:46:49    245s] no activity file in design. spp won't run.
[12/29 22:46:49    245s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:7206.7M, EPOCH TIME: 1735508809.001716
[12/29 22:46:49    245s] Saved padding area to DB
[12/29 22:46:49    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:49    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:49    245s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.002, REAL:0.001, MEM:7206.7M, EPOCH TIME: 1735508809.003112
[12/29 22:46:49    245s] 
[12/29 22:46:49    245s] Finished Incremental Placement (cpu=0:00:23.9, real=0:00:07.0, mem=7206.7M)
[12/29 22:46:49    245s] CongRepair sets shifter mode to gplace
[12/29 22:46:49    245s] TDRefine: refinePlace mode is spiral
[12/29 22:46:49    245s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:7206.7M, EPOCH TIME: 1735508809.003299
[12/29 22:46:49    245s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:7206.7M, EPOCH TIME: 1735508809.003334
[12/29 22:46:49    245s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7206.7M, EPOCH TIME: 1735508809.003382
[12/29 22:46:49    245s] Processing tracks to init pin-track alignment.
[12/29 22:46:49    245s] z: 2, totalTracks: 1
[12/29 22:46:49    245s] z: 4, totalTracks: 1
[12/29 22:46:49    245s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:49    245s] Cell fpga_top LLGs are deleted
[12/29 22:46:49    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:49    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:49    245s] # Building fpga_top llgBox search-tree.
[12/29 22:46:49    245s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7206.7M, EPOCH TIME: 1735508809.006841
[12/29 22:46:49    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:49    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:49    245s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:7206.7M, EPOCH TIME: 1735508809.007044
[12/29 22:46:49    245s] Max number of tech site patterns supported in site array is 256.
[12/29 22:46:49    245s] Core basic site is CoreSite
[12/29 22:46:49    245s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:46:49    245s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:46:49    245s] Fast DP-INIT is on for default
[12/29 22:46:49    245s] Keep-away cache is enable on metals: 1-5
[12/29 22:46:49    245s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:46:49    245s] Atter site array init, number of instance map data is 0.
[12/29 22:46:49    245s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.011, REAL:0.006, MEM:7206.7M, EPOCH TIME: 1735508809.013396
[12/29 22:46:49    245s] 
[12/29 22:46:49    245s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:49    245s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:49    245s] 
[12/29 22:46:49    245s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:46:49    245s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.013, REAL:0.008, MEM:7206.7M, EPOCH TIME: 1735508809.014917
[12/29 22:46:49    245s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7206.7M, EPOCH TIME: 1735508809.014967
[12/29 22:46:49    245s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7206.7M, EPOCH TIME: 1735508809.015106
[12/29 22:46:49    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7206.7MB).
[12/29 22:46:49    245s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.017, REAL:0.012, MEM:7206.7M, EPOCH TIME: 1735508809.015844
[12/29 22:46:49    245s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.017, REAL:0.013, MEM:7206.7M, EPOCH TIME: 1735508809.015872
[12/29 22:46:49    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.7
[12/29 22:46:49    245s] OPERPROF:   Starting Refine-Place at level 2, MEM:7206.7M, EPOCH TIME: 1735508809.015958
[12/29 22:46:49    245s] *** Starting refinePlace (0:04:06 mem=7206.7M) ***
[12/29 22:46:49    245s] Total net bbox length = 3.268e+05 (1.705e+05 1.563e+05) (ext = 5.526e+04)
[12/29 22:46:49    245s] 
[12/29 22:46:49    245s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:49    245s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:49    245s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:49    245s] Set min layer with default ( 2 )
[12/29 22:46:49    245s] Set max layer with default ( 127 )
[12/29 22:46:49    245s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:49    245s] Min route layer (adjusted) = 2
[12/29 22:46:49    245s] Max route layer (adjusted) = 5
[12/29 22:46:49    245s] Set min layer with default ( 2 )
[12/29 22:46:49    245s] Set max layer with default ( 127 )
[12/29 22:46:49    245s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:49    245s] Min route layer (adjusted) = 2
[12/29 22:46:49    245s] Max route layer (adjusted) = 5
[12/29 22:46:49    245s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:7206.7M, EPOCH TIME: 1735508809.025954
[12/29 22:46:49    245s] Starting refinePlace ...
[12/29 22:46:49    245s] Set min layer with default ( 2 )
[12/29 22:46:49    245s] Set max layer with default ( 127 )
[12/29 22:46:49    245s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:49    245s] Min route layer (adjusted) = 2
[12/29 22:46:49    245s] Max route layer (adjusted) = 5
[12/29 22:46:49    245s] Set min layer with default ( 2 )
[12/29 22:46:49    245s] Set max layer with default ( 127 )
[12/29 22:46:49    245s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:49    245s] Min route layer (adjusted) = 2
[12/29 22:46:49    245s] Max route layer (adjusted) = 5
[12/29 22:46:49    245s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:46:49    245s] DDP markSite nrRow 153 nrJob 153
[12/29 22:46:49    245s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/29 22:46:49    245s] ** Cut row section cpu time 0:00:00.0.
[12/29 22:46:49    245s]  ** Cut row section real time 0:00:00.0.
[12/29 22:46:49    245s]    Spread Effort: high, pre-route mode, useDDP on.
[12/29 22:46:49    245s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=7174.7MB) @(0:04:06 - 0:04:06).
[12/29 22:46:49    245s] Move report: preRPlace moves 8706 insts, mean move: 0.34 um, max move: 7.52 um 
[12/29 22:46:49    245s] 	Max move on inst (sb_0__1_/mem_right_track_12/DFFRX1_1_): (844.65, 1074.16) --> (839.96, 1071.34)
[12/29 22:46:49    245s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: DFFRX1
[12/29 22:46:49    245s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:7174.7M, EPOCH TIME: 1735508809.077355
[12/29 22:46:49    245s] Tweakage: fix icg 1, fix clk 0.
[12/29 22:46:49    245s] Tweakage: density cost 0, scale 0.4.
[12/29 22:46:49    245s] Tweakage: activity cost 0, scale 1.0.
[12/29 22:46:49    245s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:7306.7M, EPOCH TIME: 1735508809.089946
[12/29 22:46:49    245s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:7306.7M, EPOCH TIME: 1735508809.092806
[12/29 22:46:49    245s] Tweakage perm 206 insts, flip 3286 insts.
[12/29 22:46:49    245s] Tweakage perm 26 insts, flip 157 insts.
[12/29 22:46:49    245s] Tweakage perm 17 insts, flip 20 insts.
[12/29 22:46:49    245s] Tweakage perm 0 insts, flip 1 insts.
[12/29 22:46:49    245s] Tweakage perm 113 insts, flip 755 insts.
[12/29 22:46:49    245s] Tweakage perm 14 insts, flip 53 insts.
[12/29 22:46:49    245s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.245, REAL:0.218, MEM:7306.7M, EPOCH TIME: 1735508809.310952
[12/29 22:46:49    245s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.249, REAL:0.222, MEM:7306.7M, EPOCH TIME: 1735508809.312213
[12/29 22:46:49    245s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.267, REAL:0.238, MEM:7210.7M, EPOCH TIME: 1735508809.314880
[12/29 22:46:49    245s] Move report: Congestion aware Tweak moves 381 insts, mean move: 6.34 um, max move: 28.98 um 
[12/29 22:46:49    245s] 	Max move on inst (cby_1__1_/mux_left_ipin_6/INVX4_0_): (1097.56, 802.24) --> (1068.58, 802.24)
[12/29 22:46:49    245s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.3, real=0:00:00.0, mem=7210.7mb) @(0:04:06 - 0:04:06).
[12/29 22:46:49    246s] 
[12/29 22:46:49    246s]  === Spiral for Logical I: (movable: 8706) ===
[12/29 22:46:49    246s] 
[12/29 22:46:49    246s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:46:49    246s] 
[12/29 22:46:49    246s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:46:49    246s] 
[12/29 22:46:49    246s]  Info: 0 filler has been deleted!
[12/29 22:46:49    246s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:46:49    246s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:46:49    246s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:46:49    246s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=7178.7MB) @(0:04:06 - 0:04:06).
[12/29 22:46:49    246s] Move report: Detail placement moves 8706 insts, mean move: 0.61 um, max move: 29.14 um 
[12/29 22:46:49    246s] 	Max move on inst (cby_1__1_/mux_left_ipin_6/INVX4_0_): (1097.70, 802.23) --> (1068.58, 802.24)
[12/29 22:46:49    246s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 7178.7MB
[12/29 22:46:49    246s] Statistics of distance of Instance movement in refine placement:
[12/29 22:46:49    246s]   maximum (X+Y) =        29.14 um
[12/29 22:46:49    246s]   inst (cby_1__1_/mux_left_ipin_6/INVX4_0_) with max move: (1097.7, 802.226) -> (1068.58, 802.24)
[12/29 22:46:49    246s]   mean    (X+Y) =         0.61 um
[12/29 22:46:49    246s] Summary Report:
[12/29 22:46:49    246s] Instances move: 8706 (out of 8706 movable)
[12/29 22:46:49    246s] Instances flipped: 0
[12/29 22:46:49    246s] Mean displacement: 0.61 um
[12/29 22:46:49    246s] Max displacement: 29.14 um (Instance: cby_1__1_/mux_left_ipin_6/INVX4_0_) (1097.7, 802.226) -> (1068.58, 802.24)
[12/29 22:46:49    246s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[12/29 22:46:49    246s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:46:49    246s] Total instances moved : 8706
[12/29 22:46:49    246s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.666, REAL:0.416, MEM:7178.7M, EPOCH TIME: 1735508809.441758
[12/29 22:46:49    246s] Total net bbox length = 3.216e+05 (1.655e+05 1.561e+05) (ext = 5.534e+04)
[12/29 22:46:49    246s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 7178.7MB
[12/29 22:46:49    246s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=7178.7MB) @(0:04:06 - 0:04:06).
[12/29 22:46:49    246s] *** Finished refinePlace (0:04:06 mem=7178.7M) ***
[12/29 22:46:49    246s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.7
[12/29 22:46:49    246s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.679, REAL:0.429, MEM:7178.7M, EPOCH TIME: 1735508809.445022
[12/29 22:46:49    246s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:7178.7M, EPOCH TIME: 1735508809.445088
[12/29 22:46:49    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8706).
[12/29 22:46:49    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:49    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:49    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:49    246s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.028, REAL:0.012, MEM:7200.7M, EPOCH TIME: 1735508809.457254
[12/29 22:46:49    246s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.725, REAL:0.454, MEM:7200.7M, EPOCH TIME: 1735508809.457328
[12/29 22:46:49    246s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:7200.7M, EPOCH TIME: 1735508809.458095
[12/29 22:46:49    246s] Starting Early Global Route congestion estimation: mem = 7200.7M
[12/29 22:46:49    246s] (I)      Initializing eGR engine (regular)
[12/29 22:46:49    246s] Set min layer with default ( 2 )
[12/29 22:46:49    246s] Set max layer with default ( 127 )
[12/29 22:46:49    246s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:49    246s] Min route layer (adjusted) = 2
[12/29 22:46:49    246s] Max route layer (adjusted) = 5
[12/29 22:46:49    246s] (I)      clean place blk overflow:
[12/29 22:46:49    246s] (I)      H : enabled 1.00 0
[12/29 22:46:49    246s] (I)      V : enabled 1.00 0
[12/29 22:46:49    246s] (I)      Initializing eGR engine (regular)
[12/29 22:46:49    246s] Set min layer with default ( 2 )
[12/29 22:46:49    246s] Set max layer with default ( 127 )
[12/29 22:46:49    246s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:49    246s] Min route layer (adjusted) = 2
[12/29 22:46:49    246s] Max route layer (adjusted) = 5
[12/29 22:46:49    246s] (I)      clean place blk overflow:
[12/29 22:46:49    246s] (I)      H : enabled 1.00 0
[12/29 22:46:49    246s] (I)      V : enabled 1.00 0
[12/29 22:46:49    246s] (I)      Started Early Global Route kernel ( Curr Mem: 6.98 MB )
[12/29 22:46:49    246s] (I)      Running eGR Regular flow
[12/29 22:46:49    246s] (I)      # wire layers (front) : 6
[12/29 22:46:49    246s] (I)      # wire layers (back)  : 0
[12/29 22:46:49    246s] (I)      min wire layer : 1
[12/29 22:46:49    246s] (I)      max wire layer : 5
[12/29 22:46:49    246s] (I)      # cut layers (front) : 5
[12/29 22:46:49    246s] (I)      # cut layers (back)  : 0
[12/29 22:46:49    246s] (I)      min cut layer : 1
[12/29 22:46:49    246s] (I)      max cut layer : 4
[12/29 22:46:49    246s] (I)      ================================ Layers ================================
[12/29 22:46:49    246s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:49    246s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:46:49    246s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:49    246s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:46:49    246s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:46:49    246s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:49    246s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:46:49    246s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:49    246s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:46:49    246s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:49    246s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:46:49    246s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:49    246s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:46:49    246s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:46:49    246s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:49    246s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:46:49    246s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:46:49    246s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:49    246s] (I)      Started Import and model ( Curr Mem: 6.98 MB )
[12/29 22:46:49    246s] (I)      == Non-default Options ==
[12/29 22:46:49    246s] (I)      Maximum routing layer                              : 5
[12/29 22:46:49    246s] (I)      Top routing layer                                  : 5
[12/29 22:46:49    246s] (I)      Number of threads                                  : 8
[12/29 22:46:49    246s] (I)      Route tie net to shape                             : auto
[12/29 22:46:49    246s] (I)      Use non-blocking free Dbs wires                    : false
[12/29 22:46:49    246s] (I)      Method to set GCell size                           : row
[12/29 22:46:49    246s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:46:49    246s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:46:49    246s] (I)      ============== Pin Summary ==============
[12/29 22:46:49    246s] (I)      +-------+--------+---------+------------+
[12/29 22:46:49    246s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:46:49    246s] (I)      +-------+--------+---------+------------+
[12/29 22:46:49    246s] (I)      |     1 |  31078 |   98.91 |        Pin |
[12/29 22:46:49    246s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:46:49    246s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:46:49    246s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:46:49    246s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:46:49    246s] (I)      +-------+--------+---------+------------+
[12/29 22:46:49    246s] (I)      Custom ignore net properties:
[12/29 22:46:49    246s] (I)      1 : NotLegal
[12/29 22:46:49    246s] (I)      Default ignore net properties:
[12/29 22:46:49    246s] (I)      1 : Special
[12/29 22:46:49    246s] (I)      2 : Analog
[12/29 22:46:49    246s] (I)      3 : Fixed
[12/29 22:46:49    246s] (I)      4 : Skipped
[12/29 22:46:49    246s] (I)      5 : MixedSignal
[12/29 22:46:49    246s] (I)      Prerouted net properties:
[12/29 22:46:49    246s] (I)      1 : NotLegal
[12/29 22:46:49    246s] (I)      2 : Special
[12/29 22:46:49    246s] (I)      3 : Analog
[12/29 22:46:49    246s] (I)      4 : Fixed
[12/29 22:46:49    246s] (I)      5 : Skipped
[12/29 22:46:49    246s] (I)      6 : MixedSignal
[12/29 22:46:49    246s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:46:49    246s] (I)      Use row-based GCell size
[12/29 22:46:49    246s] (I)      Use row-based GCell align
[12/29 22:46:49    246s] (I)      layer 0 area = 83000
[12/29 22:46:49    246s] (I)      layer 1 area = 67600
[12/29 22:46:49    246s] (I)      layer 2 area = 240000
[12/29 22:46:49    246s] (I)      layer 3 area = 240000
[12/29 22:46:49    246s] (I)      layer 4 area = 4000000
[12/29 22:46:49    246s] (I)      GCell unit size   : 4140
[12/29 22:46:49    246s] (I)      GCell multiplier  : 1
[12/29 22:46:49    246s] (I)      GCell row height  : 4140
[12/29 22:46:49    246s] (I)      Actual row height : 4140
[12/29 22:46:49    246s] (I)      GCell align ref   : 479320 479320
[12/29 22:46:49    246s] [NR-eGR] Track table information for default rule: 
[12/29 22:46:49    246s] [NR-eGR] met1 has single uniform track structure
[12/29 22:46:49    246s] [NR-eGR] met2 has single uniform track structure
[12/29 22:46:49    246s] [NR-eGR] met3 has single uniform track structure
[12/29 22:46:49    246s] [NR-eGR] met4 has single uniform track structure
[12/29 22:46:49    246s] [NR-eGR] met5 has single uniform track structure
[12/29 22:46:49    246s] (I)      ============== Default via ===============
[12/29 22:46:49    246s] (I)      +---+------------------+-----------------+
[12/29 22:46:49    246s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:46:49    246s] (I)      +---+------------------+-----------------+
[12/29 22:46:49    246s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:46:49    246s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:46:49    246s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:46:49    246s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:46:49    246s] (I)      +---+------------------+-----------------+
[12/29 22:46:49    246s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:46:49    246s] [NR-eGR] Read 6281 PG shapes
[12/29 22:46:49    246s] [NR-eGR] Read 0 clock shapes
[12/29 22:46:49    246s] [NR-eGR] Read 0 other shapes
[12/29 22:46:49    246s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:46:49    246s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:46:49    246s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:46:49    246s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:46:49    246s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:46:49    246s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:46:49    246s] [NR-eGR] #Other Blockages    : 0
[12/29 22:46:49    246s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:46:49    246s] [NR-eGR] #prerouted nets         : 2
[12/29 22:46:49    246s] [NR-eGR] #prerouted special nets : 0
[12/29 22:46:49    246s] [NR-eGR] #prerouted wires        : 5109
[12/29 22:46:49    246s] [NR-eGR] Read 8822 nets ( ignored 2 )
[12/29 22:46:49    246s] (I)        Front-side 8822 ( ignored 2 )
[12/29 22:46:49    246s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:46:49    246s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:46:49    246s] (I)      Reading macro buffers
[12/29 22:46:49    246s] (I)      Number of macro buffers: 0
[12/29 22:46:49    246s] (I)      early_global_route_priority property id does not exist.
[12/29 22:46:49    246s] (I)      Read Num Blocks=52067  Num Prerouted Wires=5109  Num CS=0
[12/29 22:46:49    246s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 3269
[12/29 22:46:49    246s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 1120
[12/29 22:46:49    246s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 583
[12/29 22:46:49    246s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 137
[12/29 22:46:49    246s] (I)      Number of ignored nets                =      2
[12/29 22:46:49    246s] (I)      Number of connected nets              =      0
[12/29 22:46:49    246s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[12/29 22:46:49    246s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:46:49    246s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:46:49    246s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:46:49    246s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:46:49    246s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:46:49    246s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:46:49    246s] (I)      Ndr track 0 does not exist
[12/29 22:46:49    246s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:46:49    246s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:46:49    246s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:46:49    246s] (I)      Site width          :   460  (dbu)
[12/29 22:46:49    246s] (I)      Row height          :  4140  (dbu)
[12/29 22:46:49    246s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:46:49    246s] (I)      GCell width         :  4140  (dbu)
[12/29 22:46:49    246s] (I)      GCell height        :  4140  (dbu)
[12/29 22:46:49    246s] (I)      Grid                :   382   385     5
[12/29 22:46:49    246s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:46:49    246s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:46:49    246s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:46:49    246s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:46:49    246s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:46:49    246s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:46:49    246s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:46:49    246s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:46:49    246s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:46:49    246s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:46:49    246s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:46:49    246s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:46:49    246s] (I)      --------------------------------------------------------
[12/29 22:46:49    246s] 
[12/29 22:46:49    246s] [NR-eGR] ============ Routing rule table ============
[12/29 22:46:49    246s] [NR-eGR] Rule id: 0  Nets: 8788
[12/29 22:46:49    246s] [NR-eGR] ========================================
[12/29 22:46:49    246s] [NR-eGR] 
[12/29 22:46:49    246s] (I)      ======== NDR :  =========
[12/29 22:46:49    246s] (I)      +--------------+--------+
[12/29 22:46:49    246s] (I)      |           ID |      0 |
[12/29 22:46:49    246s] (I)      |         Name |        |
[12/29 22:46:49    246s] (I)      |      Default |    yes |
[12/29 22:46:49    246s] (I)      |  Clk Special |     no |
[12/29 22:46:49    246s] (I)      | Hard spacing |     no |
[12/29 22:46:49    246s] (I)      |    NDR track | (none) |
[12/29 22:46:49    246s] (I)      |      NDR via | (none) |
[12/29 22:46:49    246s] (I)      |  Extra space |      0 |
[12/29 22:46:49    246s] (I)      |      Shields |      0 |
[12/29 22:46:49    246s] (I)      |   Demand (H) |      1 |
[12/29 22:46:49    246s] (I)      |   Demand (V) |      1 |
[12/29 22:46:49    246s] (I)      |        #Nets |   8788 |
[12/29 22:46:49    246s] (I)      +--------------+--------+
[12/29 22:46:49    246s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:49    246s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:49    246s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:49    246s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:46:49    246s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:46:49    246s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:46:49    246s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:46:49    246s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:49    246s] (I)      ======== NDR :  =========
[12/29 22:46:49    246s] (I)      +--------------+--------+
[12/29 22:46:49    246s] (I)      |           ID |      1 |
[12/29 22:46:49    246s] (I)      |         Name |        |
[12/29 22:46:49    246s] (I)      |      Default |     no |
[12/29 22:46:49    246s] (I)      |  Clk Special |     no |
[12/29 22:46:49    246s] (I)      | Hard spacing |     no |
[12/29 22:46:49    246s] (I)      |    NDR track | (none) |
[12/29 22:46:49    246s] (I)      |      NDR via | (none) |
[12/29 22:46:49    246s] (I)      |  Extra space |      1 |
[12/29 22:46:49    246s] (I)      |      Shields |      0 |
[12/29 22:46:49    246s] (I)      |   Demand (H) |      2 |
[12/29 22:46:49    246s] (I)      |   Demand (V) |      2 |
[12/29 22:46:49    246s] (I)      |        #Nets |      0 |
[12/29 22:46:49    246s] (I)      +--------------+--------+
[12/29 22:46:49    246s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:49    246s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:49    246s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:49    246s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/29 22:46:49    246s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:49    246s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:49    246s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/29 22:46:49    246s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:49    246s] (I)      =============== Blocked Tracks ===============
[12/29 22:46:49    246s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:49    246s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:46:49    246s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:49    246s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:46:49    246s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:46:49    246s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:46:49    246s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:46:49    246s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:46:49    246s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:49    246s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 6.99 MB )
[12/29 22:46:49    246s] (I)      Reset routing kernel
[12/29 22:46:49    246s] (I)      Started Global Routing ( Curr Mem: 6.99 MB )
[12/29 22:46:49    246s] (I)      totalPins=28429  totalGlobalPin=28303 (99.56%)
[12/29 22:46:49    246s] (I)      ================= Net Group Info =================
[12/29 22:46:49    246s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:49    246s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:46:49    246s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:49    246s] (I)      |  1 |           8788 |      met2(2) |   met5(5) |
[12/29 22:46:49    246s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:49    246s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:46:49    246s] (I)      total 2D Demand : 5963 = (2437 H, 3526 V)
[12/29 22:46:49    246s] (I)      #blocked GCells = 64770
[12/29 22:46:49    246s] (I)      #regions = 4
[12/29 22:46:49    246s] (I)      Adjusted 0 GCells for pin access
[12/29 22:46:49    246s] [NR-eGR] Layer group 1: route 8788 net(s) in layer range [2, 5]
[12/29 22:46:49    246s] (I)      
[12/29 22:46:49    246s] (I)      ============  Phase 1a Route ============
[12/29 22:46:49    246s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 106
[12/29 22:46:49    246s] (I)      Usage: 96387 = (48030 H, 48357 V) = (8.25% H, 4.31% V) = (1.988e+05um H, 2.002e+05um V)
[12/29 22:46:49    246s] (I)      
[12/29 22:46:49    246s] (I)      ============  Phase 1b Route ============
[12/29 22:46:49    246s] (I)      Usage: 96527 = (48050 H, 48477 V) = (8.26% H, 4.32% V) = (1.989e+05um H, 2.007e+05um V)
[12/29 22:46:49    246s] (I)      Overflow of layer group 1: 1.36% H + 0.06% V. EstWL: 3.996218e+05um
[12/29 22:46:49    246s] (I)      Congestion metric : 4.26%H 0.22%V, 4.48%HV
[12/29 22:46:49    246s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:46:49    246s] (I)      
[12/29 22:46:49    246s] (I)      ============  Phase 1c Route ============
[12/29 22:46:49    246s] (I)      Level2 Grid: 77 x 77
[12/29 22:46:49    246s] (I)      Usage: 96922 = (48219 H, 48703 V) = (8.28% H, 4.34% V) = (1.996e+05um H, 2.016e+05um V)
[12/29 22:46:49    246s] (I)      
[12/29 22:46:49    246s] (I)      ============  Phase 1d Route ============
[12/29 22:46:49    246s] (I)      Usage: 97417 = (48316 H, 49101 V) = (8.30% H, 4.38% V) = (2.000e+05um H, 2.033e+05um V)
[12/29 22:46:49    246s] (I)      
[12/29 22:46:49    246s] (I)      ============  Phase 1e Route ============
[12/29 22:46:49    246s] (I)      Usage: 97417 = (48316 H, 49101 V) = (8.30% H, 4.38% V) = (2.000e+05um H, 2.033e+05um V)
[12/29 22:46:49    246s] [NR-eGR] Early Global Route overflow of layer group 1: 1.14% H + 0.00% V. EstWL: 4.033064e+05um
[12/29 22:46:49    246s] (I)      
[12/29 22:46:49    246s] (I)      ============  Phase 1l Route ============
[12/29 22:46:49    247s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:46:49    247s] (I)      Layer  2:     691695     50171         0      600246      719946    (45.47%) 
[12/29 22:46:49    247s] (I)      Layer  3:     511966     94721      7196      465485      530049    (46.76%) 
[12/29 22:46:49    247s] (I)      Layer  4:     433320     24532       378      505753      481708    (51.22%) 
[12/29 22:46:49    247s] (I)      Layer  5:      71304      5790        61       92980       72942    (56.04%) 
[12/29 22:46:49    247s] (I)      Total:       1708285    175214      7635     1664464     1804643    (47.98%) 
[12/29 22:46:49    247s] (I)      
[12/29 22:46:49    247s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:46:49    247s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/29 22:46:49    247s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:46:49    247s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-14)    OverCon
[12/29 22:46:49    247s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/29 22:46:49    247s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:49    247s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:49    247s] [NR-eGR]    met3 ( 3)      2931( 3.75%)       278( 0.36%)         6( 0.01%)         1( 0.00%)   ( 4.12%) 
[12/29 22:46:49    247s] [NR-eGR]    met4 ( 4)       211( 0.29%)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[12/29 22:46:49    247s] [NR-eGR]    met5 ( 5)        60( 0.09%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[12/29 22:46:49    247s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/29 22:46:49    247s] [NR-eGR]        Total      3202( 1.09%)       281( 0.10%)         6( 0.00%)         1( 0.00%)   ( 1.19%) 
[12/29 22:46:49    247s] [NR-eGR] 
[12/29 22:46:49    247s] (I)      Finished Global Routing ( CPU: 0.68 sec, Real: 0.24 sec, Curr Mem: 6.99 MB )
[12/29 22:46:49    247s] (I)      Updating congestion map
[12/29 22:46:49    247s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:46:49    247s] [NR-eGR] Overflow after Early Global Route 2.83% H + 0.00% V
[12/29 22:46:49    247s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.79 sec, Real: 0.36 sec, Curr Mem: 6.99 MB )
[12/29 22:46:49    247s] Early Global Route congestion estimation runtime: 0.36 seconds, mem = 7207.8M
[12/29 22:46:49    247s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.799, REAL:0.363, MEM:7207.8M, EPOCH TIME: 1735508809.821210
[12/29 22:46:49    247s] OPERPROF: Starting HotSpotCal at level 1, MEM:7207.8M, EPOCH TIME: 1735508809.821250
[12/29 22:46:49    247s] [hotspot] +------------+---------------+---------------+
[12/29 22:46:49    247s] [hotspot] |            |   max hotspot | total hotspot |
[12/29 22:46:49    247s] [hotspot] +------------+---------------+---------------+
[12/29 22:46:49    247s] [hotspot] | normalized |          4.20 |         31.21 |
[12/29 22:46:49    247s] [hotspot] +------------+---------------+---------------+
[12/29 22:46:49    247s] Local HotSpot Analysis: normalized max congestion hotspot area = 4.20, normalized total congestion hotspot area = 31.21 (area is in unit of 4 std-cell row bins)
[12/29 22:46:49    247s] [hotspot] max/total 4.20/31.21, big hotspot (>10) total 0.00
[12/29 22:46:49    247s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/29 22:46:49    247s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:49    247s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[12/29 22:46:49    247s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:49    247s] [hotspot] |  1  |   864.34   599.38   930.58   665.62 |        4.20   | grid_clb_1__1_/logical_til... |
[12/29 22:46:49    247s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:49    247s] [hotspot] |  2  |   930.58   566.26   996.82   632.50 |        2.75   | grid_clb_1__1_/logical_til... |
[12/29 22:46:49    247s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:49    247s] [hotspot] |  3  |   996.82   831.22  1063.06   897.46 |        2.75   | grid_clb_1__1_/logical_til... |
[12/29 22:46:49    247s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:49    247s] [hotspot] |  4  |   930.58   764.98   996.82   831.22 |        1.84   | grid_clb_1__1_/logical_til... |
[12/29 22:46:49    247s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:49    247s] [hotspot] |  5  |   632.50   632.50   698.74   698.74 |        1.31   | grid_clb_1__1_/logical_til... |
[12/29 22:46:49    247s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:46:49    247s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:46:49    247s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:46:49    247s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:46:49    247s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:46:49    247s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:46:49    247s] Top 5 hotspots total area: 12.85
[12/29 22:46:49    247s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.012, REAL:0.007, MEM:7207.8M, EPOCH TIME: 1735508809.828498
[12/29 22:46:49    247s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:7207.8M, EPOCH TIME: 1735508809.828599
[12/29 22:46:49    247s] Starting Early Global Route wiring: mem = 7207.8M
[12/29 22:46:49    247s] (I)      Running track assignment and export wires
[12/29 22:46:49    247s] (I)      Delete wires for 8788 nets 
[12/29 22:46:49    247s] (I)      ============= Track Assignment ============
[12/29 22:46:49    247s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.99 MB )
[12/29 22:46:49    247s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:46:49    247s] (I)      Run Multi-thread track assignment
[12/29 22:46:49    247s] (I)      Finished Track Assignment (8T) ( CPU: 0.16 sec, Real: 0.03 sec, Curr Mem: 7.01 MB )
[12/29 22:46:49    247s] (I)      Started Export ( Curr Mem: 7.01 MB )
[12/29 22:46:49    247s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:46:49    247s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/29 22:46:49    247s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:49    247s] [NR-eGR]               Length (um)   Vias 
[12/29 22:46:49    247s] [NR-eGR] ---------------------------------
[12/29 22:46:49    247s] [NR-eGR]  met1  (1H)             0  29600 
[12/29 22:46:49    247s] [NR-eGR]  met2  (2V)        181079  40897 
[12/29 22:46:49    247s] [NR-eGR]  met3  (3H)        189552   7834 
[12/29 22:46:49    247s] [NR-eGR]  met4  (4V)         38847   6032 
[12/29 22:46:49    247s] [NR-eGR]  met5  (5H)         21036      0 
[12/29 22:46:49    247s] [NR-eGR] ---------------------------------
[12/29 22:46:49    247s] [NR-eGR]        Total       430515  84363 
[12/29 22:46:49    247s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:49    247s] [NR-eGR] Total half perimeter of net bounding box: 321641um
[12/29 22:46:49    247s] [NR-eGR] Total length: 430515um, number of vias: 84363
[12/29 22:46:49    247s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:49    247s] (I)      == Layer wire length by net rule ==
[12/29 22:46:49    247s] (I)                     Default 
[12/29 22:46:49    247s] (I)      -----------------------
[12/29 22:46:49    247s] (I)       met1  (1H)        0um 
[12/29 22:46:49    247s] (I)       met2  (2V)   181079um 
[12/29 22:46:49    247s] (I)       met3  (3H)   189552um 
[12/29 22:46:49    247s] (I)       met4  (4V)    38847um 
[12/29 22:46:49    247s] (I)       met5  (5H)    21036um 
[12/29 22:46:49    247s] (I)      -----------------------
[12/29 22:46:49    247s] (I)             Total  430515um 
[12/29 22:46:49    247s] (I)      == Layer via count by net rule ==
[12/29 22:46:49    247s] (I)                    Default 
[12/29 22:46:49    247s] (I)      ----------------------
[12/29 22:46:49    247s] (I)       met1  (1H)     29600 
[12/29 22:46:49    247s] (I)       met2  (2V)     40897 
[12/29 22:46:49    247s] (I)       met3  (3H)      7834 
[12/29 22:46:49    247s] (I)       met4  (4V)      6032 
[12/29 22:46:49    247s] (I)       met5  (5H)         0 
[12/29 22:46:49    247s] (I)      ----------------------
[12/29 22:46:49    247s] (I)             Total    84363 
[12/29 22:46:49    247s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.12 sec, Curr Mem: 6.90 MB )
[12/29 22:46:49    247s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:49    247s] (I)      Global routing data unavailable, rerun eGR
[12/29 22:46:49    247s] (I)      Initializing eGR engine (regular)
[12/29 22:46:49    247s] Set min layer with default ( 2 )
[12/29 22:46:49    247s] Set max layer with default ( 127 )
[12/29 22:46:49    247s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:49    247s] Min route layer (adjusted) = 2
[12/29 22:46:49    247s] Max route layer (adjusted) = 5
[12/29 22:46:49    247s] (I)      clean place blk overflow:
[12/29 22:46:49    247s] (I)      H : enabled 1.00 0
[12/29 22:46:49    247s] (I)      V : enabled 1.00 0
[12/29 22:46:49    247s] Early Global Route wiring runtime: 0.17 seconds, mem = 7187.7M
[12/29 22:46:50    247s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.351, REAL:0.171, MEM:7187.7M, EPOCH TIME: 1735508810.000010
[12/29 22:46:50    247s] SKP cleared!
[12/29 22:46:50    247s] 
[12/29 22:46:50    247s] *** Finished incrementalPlace (cpu=0:00:27.1, real=0:00:08.0)***
[12/29 22:46:50    247s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:6979.7M, EPOCH TIME: 1735508810.024838
[12/29 22:46:50    247s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:6979.7M, EPOCH TIME: 1735508810.024927
[12/29 22:46:50    247s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:27.1/0:00:07.6 (3.6), totSession cpu/real = 0:04:07.5/0:14:52.5 (0.3), mem = 6979.7M
[12/29 22:46:50    247s] 
[12/29 22:46:50    247s] =============================================================================================
[12/29 22:46:50    247s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.31-s109_1
[12/29 22:46:50    247s] =============================================================================================
[12/29 22:46:50    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:46:50    247s] ---------------------------------------------------------------------------------------------
[12/29 22:46:50    247s] [ RefinePlace            ]      1   0:00:00.4  (   5.6 % )     0:00:00.4 /  0:00:00.7    1.6
[12/29 22:46:50    247s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[12/29 22:46:50    247s] [ ExtractRC              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.6
[12/29 22:46:50    247s] [ FullDelayCalc          ]      1   0:00:00.6  (   7.5 % )     0:00:00.6 /  0:00:02.1    3.3
[12/29 22:46:50    247s] [ TimingUpdate           ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.3    2.9
[12/29 22:46:50    247s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:46:50    247s] [ MISC                   ]          0:00:06.4  (  84.2 % )     0:00:06.4 /  0:00:24.0    3.7
[12/29 22:46:50    247s] ---------------------------------------------------------------------------------------------
[12/29 22:46:50    247s]  IncrReplace #1 TOTAL               0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:27.1    3.6
[12/29 22:46:50    247s] ---------------------------------------------------------------------------------------------
[12/29 22:46:50    247s] 
[12/29 22:46:50    247s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[12/29 22:46:50    247s]     Congestion Repair done. (took cpu=0:00:27.2 real=0:00:07.7)
[12/29 22:46:50    247s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/29 22:46:50    247s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:46:50    247s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:46:50    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:6979.7M, EPOCH TIME: 1735508810.075463
[12/29 22:46:50    247s] Processing tracks to init pin-track alignment.
[12/29 22:46:50    247s] z: 2, totalTracks: 1
[12/29 22:46:50    247s] z: 4, totalTracks: 1
[12/29 22:46:50    247s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:50    247s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6979.7M, EPOCH TIME: 1735508810.084634
[12/29 22:46:50    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:50    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:50    247s] 
[12/29 22:46:50    247s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:50    247s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:50    247s] OPERPROF:     Starting CMU at level 3, MEM:6979.7M, EPOCH TIME: 1735508810.089872
[12/29 22:46:50    247s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:6979.7M, EPOCH TIME: 1735508810.090496
[12/29 22:46:50    247s] 
[12/29 22:46:50    247s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:50    247s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.006, MEM:6979.7M, EPOCH TIME: 1735508810.091128
[12/29 22:46:50    247s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6979.7M, EPOCH TIME: 1735508810.091167
[12/29 22:46:50    247s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6979.7M, EPOCH TIME: 1735508810.091335
[12/29 22:46:50    247s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6979.7MB).
[12/29 22:46:50    247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.017, MEM:6979.7M, EPOCH TIME: 1735508810.092153
[12/29 22:46:50    247s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:27.9 real=0:00:08.2)
[12/29 22:46:50    247s]   Leaving CCOpt scope - extractRC...
[12/29 22:46:50    247s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/29 22:46:50    247s] Extraction called for design 'fpga_top' of instances=8758 and nets=11497 using extraction engine 'preRoute' .
[12/29 22:46:50    247s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:46:50    247s] RC Extraction called in multi-corner(1) mode.
[12/29 22:46:50    247s] RCMode: PreRoute
[12/29 22:46:50    247s]       RC Corner Indexes            0   
[12/29 22:46:50    247s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:46:50    247s] Resistance Scaling Factor    : 1.00000 
[12/29 22:46:50    247s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:46:50    247s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:46:50    247s] Shrink Factor                : 1.00000
[12/29 22:46:50    247s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:46:50    247s] Using Quantus QRC technology file ...
[12/29 22:46:50    247s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:50    247s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:46:50    247s] eee: pegSigSF=1.070000
[12/29 22:46:50    247s] Initializing multi-corner resistance tables ...
[12/29 22:46:50    247s] eee: Grid unit RC data computation started
[12/29 22:46:50    247s] eee: Grid unit RC data computation completed
[12/29 22:46:50    247s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[12/29 22:46:50    247s] eee: l=2 avDens=0.097571 usedTrk=4373.896862 availTrk=44827.992725 sigTrk=4373.896862
[12/29 22:46:50    247s] eee: l=3 avDens=0.150826 usedTrk=4593.386836 availTrk=30454.867398 sigTrk=4593.386836
[12/29 22:46:50    247s] eee: l=4 avDens=0.060386 usedTrk=1728.214588 availTrk=28619.482854 sigTrk=1728.214588
[12/29 22:46:50    247s] eee: l=5 avDens=0.171100 usedTrk=1002.711378 availTrk=5860.392249 sigTrk=1002.711378
[12/29 22:46:50    247s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:46:50    247s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:46:50    247s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.321681 uaWl=1.000000 uaWlH=0.137600 aWlH=0.000000 lMod=0 pMax=0.841100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:46:50    247s] eee: NetCapCache creation started. (Current Mem: 6979.727M) 
[12/29 22:46:50    247s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6979.727M) 
[12/29 22:46:50    247s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:46:50    247s] eee: Metal Layers Info:
[12/29 22:46:50    247s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:50    247s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:46:50    247s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:50    247s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:46:50    247s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:46:50    247s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:46:50    247s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:46:50    247s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:46:50    247s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:50    247s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:46:50    247s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 6979.727M)
[12/29 22:46:50    247s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/29 22:46:50    247s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:50    247s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 22:46:50    247s] End AAE Lib Interpolated Model. (MEM=6979.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:46:50    247s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Clock DAG hash after clustering cong repair call: 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/29 22:46:50    247s]     delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]     steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]   Clock DAG stats after clustering cong repair call:
[12/29 22:46:50    247s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]     misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]   Clock DAG net violations after clustering cong repair call:
[12/29 22:46:50    247s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/29 22:46:50    247s]     Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]   Primary reporting skew groups after clustering cong repair call:
[12/29 22:46:50    247s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]         min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]         max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]   Skew group summary after clustering cong repair call:
[12/29 22:46:50    247s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]   CongRepair After Initial Clustering done. (took cpu=0:00:28.1 real=0:00:08.4)
[12/29 22:46:50    247s]   Stage::Clustering done. (took cpu=0:00:28.9 real=0:00:08.9)
[12/29 22:46:50    247s]   Stage::DRV Fixing...
[12/29 22:46:50    247s]   Fixing clock tree slew time and max cap violations...
[12/29 22:46:50    247s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/29 22:46:50    247s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/29 22:46:50    247s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/29 22:46:50    247s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Stage::Insertion Delay Reduction...
[12/29 22:46:50    247s]   Removing unnecessary root buffering...
[12/29 22:46:50    247s]     Clock DAG hash before 'Removing unnecessary root buffering': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG hash after 'Removing unnecessary root buffering': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Removing unnecessary root buffering':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Removing unconstrained drivers...
[12/29 22:46:50    247s]     Clock DAG hash before 'Removing unconstrained drivers': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG hash after 'Removing unconstrained drivers': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Removing unconstrained drivers':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Removing unconstrained drivers':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Reducing insertion delay 1...
[12/29 22:46:50    247s]     Clock DAG hash before 'Reducing insertion delay 1': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG hash after 'Reducing insertion delay 1': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Reducing insertion delay 1':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Reducing insertion delay 1':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Removing longest path buffering...
[12/29 22:46:50    247s]     Clock DAG hash before 'Removing longest path buffering': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG hash after 'Removing longest path buffering': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Removing longest path buffering':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Removing longest path buffering':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Removing longest path buffering':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Reducing delay of long paths...
[12/29 22:46:50    247s]     Clock DAG hash before 'Reducing delay of long paths': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG hash after 'Reducing delay of long paths': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Reducing delay of long paths':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Reducing delay of long paths':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Reducing delay of long paths':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Reducing delay of long paths':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:50    247s]   CCOpt::Phase::Construction done. (took cpu=0:00:29.0 real=0:00:09.0)
[12/29 22:46:50    247s]   
[12/29 22:46:50    247s]   
[12/29 22:46:50    247s]   CCOpt::Phase::Implementation...
[12/29 22:46:50    247s]   Stage::Reducing Power...
[12/29 22:46:50    247s]   Improving clock tree routing...
[12/29 22:46:50    247s]     Clock DAG hash before 'Improving clock tree routing': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Iteration 1...
[12/29 22:46:50    247s]     Iteration 1 done.
[12/29 22:46:50    247s]     Clock DAG hash after 'Improving clock tree routing': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Improving clock tree routing':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Improving clock tree routing':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Improving clock tree routing':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Reducing clock tree power 1...
[12/29 22:46:50    247s]     Clock DAG hash before 'Reducing clock tree power 1': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Resizing gates: 
[12/29 22:46:50    247s]     Legalizer releasing space for clock trees
[12/29 22:46:50    247s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/29 22:46:50    247s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]     100% 
[12/29 22:46:50    247s]     Clock DAG hash after 'Reducing clock tree power 1': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Reducing clock tree power 1':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Reducing clock tree power 1':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Reducing clock tree power 2...
[12/29 22:46:50    247s]     Clock DAG hash before 'Reducing clock tree power 2': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Path optimization required 0 stage delay updates 
[12/29 22:46:50    247s]     Clock DAG hash after 'Reducing clock tree power 2': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Reducing clock tree power 2':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Reducing clock tree power 2':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/29 22:46:50    247s]   Stage::Balancing...
[12/29 22:46:50    247s]   Improving subtree skew...
[12/29 22:46:50    247s]     Clock DAG hash before 'Improving subtree skew': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG hash after 'Improving subtree skew': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Improving subtree skew':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Improving subtree skew':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Improving subtree skew':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Improving subtree skew':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   Offloading subtrees by buffering...
[12/29 22:46:50    247s]     Clock DAG hash before 'Offloading subtrees by buffering': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG hash after 'Offloading subtrees by buffering': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after 'Offloading subtrees by buffering':
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after 'Offloading subtrees by buffering':
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after 'Offloading subtrees by buffering':
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]   AdjustingMinPinPIDs for balancing...
[12/29 22:46:50    247s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[12/29 22:46:50    247s]       delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Approximately balancing fragments step...
[12/29 22:46:50    247s]       Clock DAG hash before 'Approximately balancing fragments step': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/29 22:46:50    247s]         delay calculator: calls=1249, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]         steiner router: calls=1244, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]       Resolve constraints - Approximately balancing fragments...
[12/29 22:46:50    247s]       Resolving skew group constraints...
[12/29 22:46:50    247s]         Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/29 22:46:50    247s]       Resolving skew group constraints done.
[12/29 22:46:50    247s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[12/29 22:46:50    247s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/29 22:46:50    247s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]       Approximately balancing fragments...
[12/29 22:46:50    247s]         Moving gates to improve sub-tree skew...
[12/29 22:46:50    247s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/29 22:46:50    247s]             delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]             steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]           Tried: 3 Succeeded: 0
[12/29 22:46:50    247s]           Topology Tried: 0 Succeeded: 0
[12/29 22:46:50    247s]           0 Succeeded with SS ratio
[12/29 22:46:50    247s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/29 22:46:50    247s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/29 22:46:50    247s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/29 22:46:50    247s]             delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]             steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/29 22:46:50    247s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]             misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[12/29 22:46:50    247s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/29 22:46:50    247s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]         Approximately balancing fragments bottom up...
[12/29 22:46:50    247s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/29 22:46:50    247s]             delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]             steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/29 22:46:50    247s]             delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]             steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/29 22:46:50    247s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]             misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[12/29 22:46:50    247s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/29 22:46:50    247s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]         Approximately balancing fragments, wire and cell delays...
[12/29 22:46:50    247s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[12/29 22:46:50    247s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/29 22:46:50    247s]             delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]             steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/29 22:46:50    247s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]             misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/29 22:46:50    247s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/29 22:46:50    247s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/29 22:46:50    247s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]       Approximately balancing fragments done.
[12/29 22:46:50    247s]       Clock DAG hash after 'Approximately balancing fragments step': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/29 22:46:50    247s]         delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]         steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]       Clock DAG stats after 'Approximately balancing fragments step':
[12/29 22:46:50    247s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]         misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       Clock DAG net violations after 'Approximately balancing fragments step':
[12/29 22:46:50    247s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/29 22:46:50    247s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]     Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:50    247s]     Clock DAG hash after Approximately balancing fragments: 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[12/29 22:46:50    247s]       delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Clock DAG stats after Approximately balancing fragments:
[12/29 22:46:50    247s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]     Clock DAG net violations after Approximately balancing fragments:
[12/29 22:46:50    247s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/29 22:46:50    247s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]     Primary reporting skew groups after Approximately balancing fragments:
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]     Skew group summary after Approximately balancing fragments:
[12/29 22:46:50    247s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]     Improving fragments clock skew...
[12/29 22:46:50    247s]       Clock DAG hash before 'Improving fragments clock skew': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/29 22:46:50    247s]         delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]         steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]       Clock DAG hash after 'Improving fragments clock skew': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/29 22:46:50    247s]         delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]         steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]       Clock DAG stats after 'Improving fragments clock skew':
[12/29 22:46:50    247s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    247s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    247s]         misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    247s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    247s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    247s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    247s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    247s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    247s]       Clock DAG net violations after 'Improving fragments clock skew':
[12/29 22:46:50    247s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    247s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/29 22:46:50    247s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    247s]       Primary reporting skew groups after 'Improving fragments clock skew':
[12/29 22:46:50    247s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]             min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]             max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    247s]       Skew group summary after 'Improving fragments clock skew':
[12/29 22:46:50    247s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    247s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]     Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    247s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:50    247s]   Approximately balancing step...
[12/29 22:46:50    247s]     Clock DAG hash before 'Approximately balancing step': 21865392528246420 13127879883598604018
[12/29 22:46:50    247s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/29 22:46:50    247s]       delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    247s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    247s]     Resolve constraints - Approximately balancing...
[12/29 22:46:50    247s]     Resolving skew group constraints...
[12/29 22:46:50    247s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/29 22:46:50    247s]     Resolving skew group constraints done.
[12/29 22:46:50    247s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    247s]     Approximately balancing...
[12/29 22:46:50    247s]       Approximately balancing, wire and cell delays...
[12/29 22:46:50    247s]       Approximately balancing, wire and cell delays, iteration 1...
[12/29 22:46:50    248s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/29 22:46:50    248s]           delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/29 22:46:50    248s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]           sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]           misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[12/29 22:46:50    248s]           Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/29 22:46:50    248s]           Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/29 22:46:50    248s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]     Approximately balancing done.
[12/29 22:46:50    248s]     Clock DAG hash after 'Approximately balancing step': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/29 22:46:50    248s]       delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Clock DAG stats after 'Approximately balancing step':
[12/29 22:46:50    248s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]     Clock DAG net violations after 'Approximately balancing step':
[12/29 22:46:50    248s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/29 22:46:50    248s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]     Primary reporting skew groups after 'Approximately balancing step':
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    248s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]     Skew group summary after 'Approximately balancing step':
[12/29 22:46:50    248s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    248s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]   Approximately balancing paths...
[12/29 22:46:50    248s]     Clock DAG hash before 'Approximately balancing paths': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/29 22:46:50    248s]       delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Added 0 buffers.
[12/29 22:46:50    248s]     Clock DAG hash after 'Approximately balancing paths': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/29 22:46:50    248s]       delay calculator: calls=1257, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Clock DAG stats after 'Approximately balancing paths':
[12/29 22:46:50    248s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]     Clock DAG net violations after 'Approximately balancing paths':
[12/29 22:46:50    248s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/29 22:46:50    248s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]     Skew group summary after 'Approximately balancing paths':
[12/29 22:46:50    248s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]   Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/29 22:46:50    248s]   Stage::Polishing...
[12/29 22:46:50    248s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 22:46:50    248s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]   Clock DAG hash before polishing: 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]   CTS services accumulated run-time stats before polishing:
[12/29 22:46:50    248s]     delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]     steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]   Clock DAG stats before polishing:
[12/29 22:46:50    248s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]     misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]   Clock DAG net violations before polishing:
[12/29 22:46:50    248s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]   Clock DAG primary half-corner transition distribution before polishing:
[12/29 22:46:50    248s]     Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]   Primary reporting skew groups before polishing:
[12/29 22:46:50    248s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    248s]         min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]         max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]   Skew group summary before polishing:
[12/29 22:46:50    248s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    248s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    248s]   
[12/29 22:46:50    248s]   
[12/29 22:46:50    248s]   Merging balancing drivers for power...
[12/29 22:46:50    248s]     Clock DAG hash before 'Merging balancing drivers for power': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Tried: 3 Succeeded: 0
[12/29 22:46:50    248s]     Clock DAG hash after 'Merging balancing drivers for power': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/29 22:46:50    248s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]     Clock DAG net violations after 'Merging balancing drivers for power':
[12/29 22:46:50    248s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/29 22:46:50    248s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    248s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]     Skew group summary after 'Merging balancing drivers for power':
[12/29 22:46:50    248s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:50    248s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]   Improving clock skew...
[12/29 22:46:50    248s]     Clock DAG hash before 'Improving clock skew': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Clock DAG hash after 'Improving clock skew': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Clock DAG stats after 'Improving clock skew':
[12/29 22:46:50    248s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]     Clock DAG net violations after 'Improving clock skew':
[12/29 22:46:50    248s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/29 22:46:50    248s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]     Primary reporting skew groups after 'Improving clock skew':
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]     Skew group summary after 'Improving clock skew':
[12/29 22:46:50    248s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]   Moving gates to reduce wire capacitance...
[12/29 22:46:50    248s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/29 22:46:50    248s]     Iteration 1...
[12/29 22:46:50    248s]       Artificially removing short and long paths...
[12/29 22:46:50    248s]         Clock DAG hash before 'Artificially removing short and long paths': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/29 22:46:50    248s]           delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/29 22:46:50    248s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/29 22:46:50    248s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/29 22:46:50    248s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/29 22:46:50    248s]           delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         Legalizer releasing space for clock trees
[12/29 22:46:50    248s]         Legalizing clock trees...
[12/29 22:46:50    248s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/29 22:46:50    248s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/29 22:46:50    248s]           delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         Moving gates: 
[12/29 22:46:50    248s]         Legalizer releasing space for clock trees
[12/29 22:46:50    248s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/29 22:46:50    248s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]         100% 
[12/29 22:46:50    248s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]     Iteration 1 done.
[12/29 22:46:50    248s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/29 22:46:50    248s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/29 22:46:50    248s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/29 22:46:50    248s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/29 22:46:50    248s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/29 22:46:50    248s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]   Reducing clock tree power 3...
[12/29 22:46:50    248s]     Clock DAG hash before 'Reducing clock tree power 3': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Artificially removing short and long paths...
[12/29 22:46:50    248s]       Clock DAG hash before 'Artificially removing short and long paths': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/29 22:46:50    248s]         delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]         steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]       For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/29 22:46:50    248s]       For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/29 22:46:50    248s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[12/29 22:46:50    248s]     Resizing gates: 
[12/29 22:46:50    248s]     Legalizer releasing space for clock trees
[12/29 22:46:50    248s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/29 22:46:50    248s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]     100% 
[12/29 22:46:50    248s]     Clock DAG hash after 'Reducing clock tree power 3': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/29 22:46:50    248s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]     Clock DAG net violations after 'Reducing clock tree power 3':
[12/29 22:46:50    248s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/29 22:46:50    248s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]     Skew group summary after 'Reducing clock tree power 3':
[12/29 22:46:50    248s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]   Improving insertion delay...
[12/29 22:46:50    248s]     Clock DAG hash before 'Improving insertion delay': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Clock DAG hash after 'Improving insertion delay': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Clock DAG stats after 'Improving insertion delay':
[12/29 22:46:50    248s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]     Clock DAG net violations after 'Improving insertion delay':
[12/29 22:46:50    248s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/29 22:46:50    248s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]     Primary reporting skew groups after 'Improving insertion delay':
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]     Skew group summary after 'Improving insertion delay':
[12/29 22:46:50    248s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]   Wire Opt OverFix...
[12/29 22:46:50    248s]     Clock DAG hash before 'Wire Opt OverFix': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Wire Reduction extra effort...
[12/29 22:46:50    248s]       Clock DAG hash before 'Wire Reduction extra effort': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/29 22:46:50    248s]         delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]         steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/29 22:46:50    248s]       Artificially removing short and long paths...
[12/29 22:46:50    248s]         Clock DAG hash before 'Artificially removing short and long paths': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/29 22:46:50    248s]           delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/29 22:46:50    248s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/29 22:46:50    248s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]       Global shorten wires A0...
[12/29 22:46:50    248s]         Clock DAG hash before 'Global shorten wires A0': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/29 22:46:50    248s]           delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]       Move For Wirelength - core...
[12/29 22:46:50    248s]         Clock DAG hash before 'Move For Wirelength - core': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/29 22:46:50    248s]           delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/29 22:46:50    248s]         Max accepted move=0.000um, total accepted move=0.000um
[12/29 22:46:50    248s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]       Global shorten wires A1...
[12/29 22:46:50    248s]         Clock DAG hash before 'Global shorten wires A1': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/29 22:46:50    248s]           delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]       Move For Wirelength - core...
[12/29 22:46:50    248s]         Clock DAG hash before 'Move For Wirelength - core': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/29 22:46:50    248s]           delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/29 22:46:50    248s]         Max accepted move=0.000um, total accepted move=0.000um
[12/29 22:46:50    248s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]       Global shorten wires B...
[12/29 22:46:50    248s]         Clock DAG hash before 'Global shorten wires B': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/29 22:46:50    248s]           delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]       Move For Wirelength - branch...
[12/29 22:46:50    248s]         Clock DAG hash before 'Move For Wirelength - branch': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/29 22:46:50    248s]           delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]           steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[12/29 22:46:50    248s]         Max accepted move=0.000um, total accepted move=0.000um
[12/29 22:46:50    248s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/29 22:46:50    248s]       Clock DAG hash after 'Wire Reduction extra effort': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/29 22:46:50    248s]         delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]         steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/29 22:46:50    248s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]         misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/29 22:46:50    248s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/29 22:46:50    248s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/29 22:46:50    248s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]             min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]             max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]       Skew group summary after 'Wire Reduction extra effort':
[12/29 22:46:50    248s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]     Optimizing orientation...
[12/29 22:46:50    248s]     FlipOpt...
[12/29 22:46:50    248s]     Disconnecting clock tree from netlist...
[12/29 22:46:50    248s]     Disconnecting clock tree from netlist done.
[12/29 22:46:50    248s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[12/29 22:46:50    248s]     Resynthesising clock tree into netlist...
[12/29 22:46:50    248s]       Reset timing graph...
[12/29 22:46:50    248s] Ignoring AAE DB Resetting ...
[12/29 22:46:50    248s]       Reset timing graph done.
[12/29 22:46:50    248s]     Resynthesising clock tree into netlist done.
[12/29 22:46:50    248s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s]     Clock DAG hash after 'Wire Opt OverFix': 21865392528246420 13127879883598604018
[12/29 22:46:50    248s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/29 22:46:50    248s]       delay calculator: calls=1259, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:50    248s]       steiner router: calls=1252, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:50    248s]     Clock DAG stats after 'Wire Opt OverFix':
[12/29 22:46:50    248s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:50    248s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:50    248s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:50    248s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:50    248s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:50    248s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:50    248s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:50    248s]     Clock DAG net violations after 'Wire Opt OverFix':
[12/29 22:46:50    248s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:50    248s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/29 22:46:50    248s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:50    248s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:50    248s]     Skew group summary after 'Wire Opt OverFix':
[12/29 22:46:50    248s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:50    248s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:50    248s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:50    248s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[12/29 22:46:50    248s]   Stage::Polishing done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/29 22:46:50    248s]   Stage::Updating netlist...
[12/29 22:46:50    248s]   Reset timing graph...
[12/29 22:46:50    248s] Ignoring AAE DB Resetting ...
[12/29 22:46:50    248s]   Reset timing graph done.
[12/29 22:46:50    248s]   Setting non-default rules before calling refine place.
[12/29 22:46:50    248s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/29 22:46:50    248s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7124.2M, EPOCH TIME: 1735508810.779209
[12/29 22:46:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/29 22:46:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:50    248s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.026, REAL:0.011, MEM:6943.2M, EPOCH TIME: 1735508810.790317
[12/29 22:46:50    248s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:50    248s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:46:50    248s]   Leaving CCOpt scope - ClockRefiner...
[12/29 22:46:50    248s]   Assigned high priority to 0 instances.
[12/29 22:46:50    248s]   Soft fixed 0 clock instances.
[12/29 22:46:50    248s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[12/29 22:46:50    248s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[12/29 22:46:50    248s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6943.2M, EPOCH TIME: 1735508810.809798
[12/29 22:46:50    248s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6943.2M, EPOCH TIME: 1735508810.809878
[12/29 22:46:50    248s] Processing tracks to init pin-track alignment.
[12/29 22:46:50    248s] z: 2, totalTracks: 1
[12/29 22:46:50    248s] z: 4, totalTracks: 1
[12/29 22:46:50    248s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:50    248s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6943.2M, EPOCH TIME: 1735508810.812975
[12/29 22:46:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:50    248s] 
[12/29 22:46:50    248s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:50    248s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:50    248s] OPERPROF:       Starting CMU at level 4, MEM:6943.2M, EPOCH TIME: 1735508810.815863
[12/29 22:46:50    248s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:6943.2M, EPOCH TIME: 1735508810.816440
[12/29 22:46:50    248s] 
[12/29 22:46:50    248s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:50    248s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.004, MEM:6943.2M, EPOCH TIME: 1735508810.817055
[12/29 22:46:50    248s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6943.2M, EPOCH TIME: 1735508810.817100
[12/29 22:46:50    248s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6943.2M, EPOCH TIME: 1735508810.817249
[12/29 22:46:50    248s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6943.2MB).
[12/29 22:46:50    248s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.008, MEM:6943.2M, EPOCH TIME: 1735508810.817994
[12/29 22:46:50    248s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.010, REAL:0.008, MEM:6943.2M, EPOCH TIME: 1735508810.818021
[12/29 22:46:50    248s] TDRefine: refinePlace mode is spiral
[12/29 22:46:50    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.8
[12/29 22:46:50    248s] OPERPROF: Starting Refine-Place at level 1, MEM:6943.2M, EPOCH TIME: 1735508810.818100
[12/29 22:46:50    248s] *** Starting refinePlace (0:04:08 mem=6943.2M) ***
[12/29 22:46:50    248s] Total net bbox length = 3.216e+05 (1.655e+05 1.561e+05) (ext = 5.534e+04)
[12/29 22:46:50    248s] 
[12/29 22:46:50    248s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:50    248s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:50    248s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:50    248s] Set min layer with default ( 2 )
[12/29 22:46:50    248s] Set max layer with default ( 127 )
[12/29 22:46:50    248s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:50    248s] Min route layer (adjusted) = 2
[12/29 22:46:50    248s] Max route layer (adjusted) = 5
[12/29 22:46:50    248s] Set min layer with default ( 2 )
[12/29 22:46:50    248s] Set max layer with default ( 127 )
[12/29 22:46:50    248s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:50    248s] Min route layer (adjusted) = 2
[12/29 22:46:50    248s] Max route layer (adjusted) = 5
[12/29 22:46:50    248s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6943.2M, EPOCH TIME: 1735508810.827147
[12/29 22:46:50    248s] Starting refinePlace ...
[12/29 22:46:50    248s] Set min layer with default ( 2 )
[12/29 22:46:50    248s] Set max layer with default ( 127 )
[12/29 22:46:50    248s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:50    248s] Min route layer (adjusted) = 2
[12/29 22:46:50    248s] Max route layer (adjusted) = 5
[12/29 22:46:50    248s] One DDP V2 for no tweak run.
[12/29 22:46:50    248s] Set min layer with default ( 2 )
[12/29 22:46:50    248s] Set max layer with default ( 127 )
[12/29 22:46:50    248s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:50    248s] Min route layer (adjusted) = 2
[12/29 22:46:50    248s] Max route layer (adjusted) = 5
[12/29 22:46:50    248s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:46:50    248s] DDP markSite nrRow 153 nrJob 153
[12/29 22:46:50    248s]   Spread Effort: high, standalone mode, useDDP on.
[12/29 22:46:50    248s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=6943.2MB) @(0:04:08 - 0:04:08).
[12/29 22:46:50    248s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:50    248s] wireLenOptFixPriorityInst 1478 inst fixed
[12/29 22:46:50    248s] 
[12/29 22:46:50    248s]  === Spiral for Logical I: (movable: 8706) ===
[12/29 22:46:50    248s] 
[12/29 22:46:50    248s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:46:50    248s] 
[12/29 22:46:50    248s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:46:50    248s] 
[12/29 22:46:50    248s]  Info: 0 filler has been deleted!
[12/29 22:46:50    248s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:46:50    248s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:46:50    248s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:46:50    248s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=6911.2MB) @(0:04:08 - 0:04:09).
[12/29 22:46:50    248s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:50    248s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 6911.2MB
[12/29 22:46:50    248s] Statistics of distance of Instance movement in refine placement:
[12/29 22:46:50    248s]   maximum (X+Y) =         0.00 um
[12/29 22:46:50    248s]   mean    (X+Y) =         0.00 um
[12/29 22:46:50    248s] Summary Report:
[12/29 22:46:50    248s] Instances move: 0 (out of 8706 movable)
[12/29 22:46:50    248s] Instances flipped: 0
[12/29 22:46:50    248s] Mean displacement: 0.00 um
[12/29 22:46:50    248s] Max displacement: 0.00 um 
[12/29 22:46:50    248s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:46:50    248s] Total instances moved : 0
[12/29 22:46:50    248s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.268, REAL:0.139, MEM:6911.2M, EPOCH TIME: 1735508810.966088
[12/29 22:46:50    248s] Total net bbox length = 3.216e+05 (1.655e+05 1.561e+05) (ext = 5.534e+04)
[12/29 22:46:50    248s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 6911.2MB
[12/29 22:46:50    248s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=6911.2MB) @(0:04:08 - 0:04:09).
[12/29 22:46:50    248s] *** Finished refinePlace (0:04:09 mem=6911.2M) ***
[12/29 22:46:50    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.8
[12/29 22:46:50    248s] OPERPROF: Finished Refine-Place at level 1, CPU:0.280, REAL:0.151, MEM:6911.2M, EPOCH TIME: 1735508810.969420
[12/29 22:46:50    248s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6911.2M, EPOCH TIME: 1735508810.969486
[12/29 22:46:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8706).
[12/29 22:46:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:50    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:50    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:50    248s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.027, REAL:0.011, MEM:6943.2M, EPOCH TIME: 1735508810.980816
[12/29 22:46:50    248s]   ClockRefiner summary
[12/29 22:46:50    248s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/29 22:46:50    248s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[12/29 22:46:50    248s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/29 22:46:50    248s]   Restoring pStatusCts on 0 clock instances.
[12/29 22:46:50    248s]   Revert refine place priority changes on 0 instances.
[12/29 22:46:50    248s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
[12/29 22:46:50    248s]   Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.2)
[12/29 22:46:50    248s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.8 real=0:00:00.7)
[12/29 22:46:50    248s]   CCOpt::Phase::eGRPC...
[12/29 22:46:50    248s]   eGR Post Conditioning...
[12/29 22:46:50    248s]     Clock implementation routing...
[12/29 22:46:50    248s]       Leaving CCOpt scope - Routing Tools...
[12/29 22:46:50    248s] Net route status summary:
[12/29 22:46:50    248s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:50    248s]   Non-clock: 11495 (unrouted=2707, trialRouted=8788, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2675, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:50    248s]       Routing using eGR only...
[12/29 22:46:50    248s]         Early Global Route - eGR only step...
[12/29 22:46:50    248s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[12/29 22:46:50    248s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[12/29 22:46:51    248s] (ccopt eGR): Start to route 2 all nets
[12/29 22:46:51    248s] Running pre-eGR process
[12/29 22:46:51    248s] [PSP]    Started Early Global Route ( Curr Mem: 6.64 MB )
[12/29 22:46:51    248s] (I)      Initializing eGR engine (clean)
[12/29 22:46:51    248s] Set min layer with default ( 2 )
[12/29 22:46:51    248s] Set max layer with default ( 127 )
[12/29 22:46:51    248s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:51    248s] Min route layer (adjusted) = 2
[12/29 22:46:51    248s] Max route layer (adjusted) = 5
[12/29 22:46:51    248s] (I)      clean place blk overflow:
[12/29 22:46:51    248s] (I)      H : enabled 1.00 0
[12/29 22:46:51    248s] (I)      V : enabled 1.00 0
[12/29 22:46:51    248s] (I)      Initializing eGR engine (clean)
[12/29 22:46:51    248s] Set min layer with default ( 2 )
[12/29 22:46:51    248s] Set max layer with default ( 127 )
[12/29 22:46:51    248s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:51    248s] Min route layer (adjusted) = 2
[12/29 22:46:51    248s] Max route layer (adjusted) = 5
[12/29 22:46:51    248s] (I)      clean place blk overflow:
[12/29 22:46:51    248s] (I)      H : enabled 1.00 0
[12/29 22:46:51    248s] (I)      V : enabled 1.00 0
[12/29 22:46:51    248s] [PSP]    Started Early Global Route kernel ( Curr Mem: 6.64 MB )
[12/29 22:46:51    248s] (I)      Running eGR Cong Clean flow
[12/29 22:46:51    248s] (I)      # wire layers (front) : 6
[12/29 22:46:51    248s] (I)      # wire layers (back)  : 0
[12/29 22:46:51    248s] (I)      min wire layer : 1
[12/29 22:46:51    248s] (I)      max wire layer : 5
[12/29 22:46:51    248s] (I)      # cut layers (front) : 5
[12/29 22:46:51    248s] (I)      # cut layers (back)  : 0
[12/29 22:46:51    248s] (I)      min cut layer : 1
[12/29 22:46:51    248s] (I)      max cut layer : 4
[12/29 22:46:51    248s] (I)      ================================ Layers ================================
[12/29 22:46:51    248s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:51    248s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:46:51    248s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:51    248s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:46:51    248s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:46:51    248s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:51    248s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:46:51    248s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:51    248s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:46:51    248s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:51    248s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:46:51    248s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:51    248s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:46:51    248s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:46:51    248s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:51    248s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:46:51    248s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:46:51    248s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:51    248s] (I)      Started Import and model ( Curr Mem: 6.64 MB )
[12/29 22:46:51    248s] (I)      == Non-default Options ==
[12/29 22:46:51    248s] (I)      Clean congestion better                            : true
[12/29 22:46:51    248s] (I)      Estimate vias on DPT layer                         : true
[12/29 22:46:51    248s] (I)      Rerouting rounds                                   : 10
[12/29 22:46:51    248s] (I)      Clean congestion layer assignment rounds           : 3
[12/29 22:46:51    248s] (I)      Layer constraints as soft constraints              : true
[12/29 22:46:51    248s] (I)      Soft top layer                                     : true
[12/29 22:46:51    248s] (I)      Skip prospective layer relax nets                  : true
[12/29 22:46:51    248s] (I)      Better NDR handling                                : true
[12/29 22:46:51    248s] (I)      Improved NDR modeling in LA                        : true
[12/29 22:46:51    248s] (I)      Routing cost fix for NDR handling                  : true
[12/29 22:46:51    248s] (I)      Block tracks for preroutes                         : true
[12/29 22:46:51    248s] (I)      Assign IRoute by net group key                     : true
[12/29 22:46:51    248s] (I)      Block unroutable channels                          : true
[12/29 22:46:51    248s] (I)      Block unroutable channels 3D                       : true
[12/29 22:46:51    248s] (I)      Bound layer relaxed segment wl                     : true
[12/29 22:46:51    248s] (I)      Blocked pin reach length threshold                 : 2
[12/29 22:46:51    248s] (I)      Check blockage within NDR space in TA              : true
[12/29 22:46:51    248s] (I)      Skip must join for term with via pillar            : true
[12/29 22:46:51    248s] (I)      Model find APA for IO pin                          : true
[12/29 22:46:51    248s] (I)      On pin location for off pin term                   : true
[12/29 22:46:51    248s] (I)      Handle EOL spacing                                 : true
[12/29 22:46:51    248s] (I)      Merge PG vias by gap                               : true
[12/29 22:46:51    248s] (I)      Maximum routing layer                              : 5
[12/29 22:46:51    248s] (I)      Top routing layer                                  : 5
[12/29 22:46:51    248s] (I)      Ignore routing layer                               : true
[12/29 22:46:51    248s] (I)      Route selected nets only                           : true
[12/29 22:46:51    248s] (I)      Refine MST                                         : true
[12/29 22:46:51    248s] (I)      Honor PRL                                          : true
[12/29 22:46:51    248s] (I)      Strong congestion aware                            : true
[12/29 22:46:51    248s] (I)      Improved initial location for IRoutes              : true
[12/29 22:46:51    248s] (I)      Multi panel TA                                     : true
[12/29 22:46:51    248s] (I)      Penalize wire overlap                              : true
[12/29 22:46:51    248s] (I)      Expand small instance blockage                     : true
[12/29 22:46:51    248s] (I)      Reduce via in TA                                   : true
[12/29 22:46:51    248s] (I)      SS-aware routing                                   : true
[12/29 22:46:51    248s] (I)      Improve tree edge sharing                          : true
[12/29 22:46:51    248s] (I)      Improve 2D via estimation                          : true
[12/29 22:46:51    248s] (I)      Refine Steiner tree                                : true
[12/29 22:46:51    248s] (I)      Build spine tree                                   : true
[12/29 22:46:51    248s] (I)      Model pass through capacity                        : true
[12/29 22:46:51    248s] (I)      Extend blockages by a half GCell                   : true
[12/29 22:46:51    248s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[12/29 22:46:51    248s] (I)      Consider pin shapes                                : true
[12/29 22:46:51    248s] (I)      Consider pin shapes for all nodes                  : true
[12/29 22:46:51    248s] (I)      Consider NR APA                                    : true
[12/29 22:46:51    248s] (I)      Consider IO pin shape                              : true
[12/29 22:46:51    248s] (I)      Fix pin connection bug                             : true
[12/29 22:46:51    248s] (I)      Consider layer RC for local wires                  : true
[12/29 22:46:51    248s] (I)      Honor layer constraint                             : true
[12/29 22:46:51    248s] (I)      Route to clock mesh pin                            : true
[12/29 22:46:51    248s] (I)      LA-aware pin escape length                         : 2
[12/29 22:46:51    248s] (I)      Connect multiple ports                             : true
[12/29 22:46:51    248s] (I)      Split for must join                                : true
[12/29 22:46:51    248s] (I)      Number of threads                                  : 8
[12/29 22:46:51    248s] (I)      Routing effort level                               : 10000
[12/29 22:46:51    248s] (I)      Prefer layer length threshold                      : 8
[12/29 22:46:51    248s] (I)      Overflow penalty cost                              : 10
[12/29 22:46:51    248s] (I)      A-star cost                                        : 0.300000
[12/29 22:46:51    248s] (I)      Misalignment cost                                  : 10.000000
[12/29 22:46:51    248s] (I)      Threshold for short IRoute                         : 6
[12/29 22:46:51    248s] (I)      Via cost during post routing                       : 1.000000
[12/29 22:46:51    248s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/29 22:46:51    248s] (I)      Source-to-sink ratio                               : 0.300000
[12/29 22:46:51    248s] (I)      Scenic ratio bound                                 : 3.000000
[12/29 22:46:51    248s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/29 22:46:51    248s] (I)      Net layer relax scenic ratio                       : 1.250000
[12/29 22:46:51    248s] (I)      Layer demotion scenic scale                        : 1.000000
[12/29 22:46:51    248s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/29 22:46:51    248s] (I)      PG-aware similar topology routing                  : true
[12/29 22:46:51    248s] (I)      Maze routing via cost fix                          : true
[12/29 22:46:51    248s] (I)      Apply PRL on PG terms                              : true
[12/29 22:46:51    248s] (I)      Apply PRL on obs objects                           : true
[12/29 22:46:51    248s] (I)      Handle range-type spacing rules                    : true
[12/29 22:46:51    248s] (I)      PG gap threshold multiplier                        : 10.000000
[12/29 22:46:51    248s] (I)      Parallel spacing query fix                         : true
[12/29 22:46:51    248s] (I)      Force source to root IR                            : true
[12/29 22:46:51    248s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/29 22:46:51    248s] (I)      Multi-pass Schedule                                : {{} {} {}}
[12/29 22:46:51    248s] (I)      Route tie net to shape                             : auto
[12/29 22:46:51    248s] (I)      Do not relax to DPT layer                          : true
[12/29 22:46:51    248s] (I)      No DPT in post routing                             : true
[12/29 22:46:51    248s] (I)      Modeling PG via merging fix                        : true
[12/29 22:46:51    248s] (I)      Shield aware TA                                    : true
[12/29 22:46:51    248s] (I)      Strong shield aware TA                             : true
[12/29 22:46:51    248s] (I)      Overflow calculation fix in LA                     : true
[12/29 22:46:51    248s] (I)      Post routing fix                                   : true
[12/29 22:46:51    248s] (I)      Strong post routing                                : true
[12/29 22:46:51    248s] (I)      Violation on path threshold                        : 1
[12/29 22:46:51    248s] (I)      Pass through capacity modeling                     : true
[12/29 22:46:51    248s] (I)      Read layer and via RC                              : true
[12/29 22:46:51    248s] (I)      Select the non-relaxed segments in post routing stage : true
[12/29 22:46:51    248s] (I)      Select term pin box for io pin                     : true
[12/29 22:46:51    248s] (I)      Penalize NDR sharing                               : true
[12/29 22:46:51    248s] (I)      Enable special modeling                            : false
[12/29 22:46:51    248s] (I)      Keep fixed segments                                : true
[12/29 22:46:51    248s] (I)      Reorder net groups by key                          : true
[12/29 22:46:51    248s] (I)      Increase net scenic ratio                          : true
[12/29 22:46:51    248s] (I)      Method to set GCell size                           : row
[12/29 22:46:51    248s] (I)      Connect multiple ports and must join fix           : true
[12/29 22:46:51    248s] (I)      Avoid high resistance layers                       : true
[12/29 22:46:51    248s] (I)      Segment length threshold                           : 1
[12/29 22:46:51    248s] (I)      Model find APA for IO pin fix                      : true
[12/29 22:46:51    248s] (I)      Avoid connecting non-metal layers                  : true
[12/29 22:46:51    248s] (I)      Use track pitch for NDR                            : true
[12/29 22:46:51    248s] (I)      Decide max and min layer to relax with layer difference : true
[12/29 22:46:51    248s] (I)      Handle non-default track width                     : false
[12/29 22:46:51    248s] (I)      Block unroutable channels fix                      : true
[12/29 22:46:51    248s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:46:51    248s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:46:51    248s] (I)      ============== Pin Summary ==============
[12/29 22:46:51    248s] (I)      +-------+--------+---------+------------+
[12/29 22:46:51    248s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:46:51    248s] (I)      +-------+--------+---------+------------+
[12/29 22:46:51    248s] (I)      |     1 |  31078 |   98.91 |        Pin |
[12/29 22:46:51    248s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:46:51    248s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:46:51    248s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:46:51    248s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:46:51    248s] (I)      +-------+--------+---------+------------+
[12/29 22:46:51    248s] (I)      Custom ignore net properties:
[12/29 22:46:51    248s] (I)      1 : NotLegal
[12/29 22:46:51    248s] (I)      2 : NotSelected
[12/29 22:46:51    248s] (I)      Default ignore net properties:
[12/29 22:46:51    248s] (I)      1 : Special
[12/29 22:46:51    248s] (I)      2 : Analog
[12/29 22:46:51    248s] (I)      3 : Fixed
[12/29 22:46:51    248s] (I)      4 : Skipped
[12/29 22:46:51    248s] (I)      5 : MixedSignal
[12/29 22:46:51    248s] (I)      Prerouted net properties:
[12/29 22:46:51    248s] (I)      1 : NotLegal
[12/29 22:46:51    248s] (I)      2 : Special
[12/29 22:46:51    248s] (I)      3 : Analog
[12/29 22:46:51    248s] (I)      4 : Fixed
[12/29 22:46:51    248s] (I)      5 : Skipped
[12/29 22:46:51    248s] (I)      6 : MixedSignal
[12/29 22:46:51    248s] [NR-eGR] Early global route reroute 2 out of 8822 routable nets
[12/29 22:46:51    248s] (I)      Use row-based GCell size
[12/29 22:46:51    248s] (I)      Use row-based GCell align
[12/29 22:46:51    248s] (I)      layer 0 area = 83000
[12/29 22:46:51    248s] (I)      layer 1 area = 67600
[12/29 22:46:51    248s] (I)      layer 2 area = 240000
[12/29 22:46:51    248s] (I)      layer 3 area = 240000
[12/29 22:46:51    248s] (I)      layer 4 area = 4000000
[12/29 22:46:51    248s] (I)      GCell unit size   : 4140
[12/29 22:46:51    248s] (I)      GCell multiplier  : 1
[12/29 22:46:51    248s] (I)      GCell row height  : 4140
[12/29 22:46:51    248s] (I)      Actual row height : 4140
[12/29 22:46:51    248s] (I)      GCell align ref   : 479320 479320
[12/29 22:46:51    248s] [NR-eGR] Track table information for default rule: 
[12/29 22:46:51    248s] [NR-eGR] met1 has single uniform track structure
[12/29 22:46:51    248s] [NR-eGR] met2 has single uniform track structure
[12/29 22:46:51    248s] [NR-eGR] met3 has single uniform track structure
[12/29 22:46:51    248s] [NR-eGR] met4 has single uniform track structure
[12/29 22:46:51    248s] [NR-eGR] met5 has single uniform track structure
[12/29 22:46:51    248s] (I)      ============== Default via ===============
[12/29 22:46:51    248s] (I)      +---+------------------+-----------------+
[12/29 22:46:51    248s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:46:51    248s] (I)      +---+------------------+-----------------+
[12/29 22:46:51    248s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:46:51    248s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:46:51    248s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:46:51    248s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:46:51    248s] (I)      +---+------------------+-----------------+
[12/29 22:46:51    248s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:46:51    248s] [NR-eGR] Read 12559 PG shapes
[12/29 22:46:51    248s] [NR-eGR] Read 0 clock shapes
[12/29 22:46:51    248s] [NR-eGR] Read 0 other shapes
[12/29 22:46:51    248s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:46:51    248s] [NR-eGR] #Instance Blockages : 107148
[12/29 22:46:51    248s] [NR-eGR] #PG Blockages       : 12559
[12/29 22:46:51    248s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:46:51    248s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:46:51    248s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:46:51    248s] [NR-eGR] #Other Blockages    : 0
[12/29 22:46:51    248s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:46:51    248s] [NR-eGR] #prerouted nets         : 0
[12/29 22:46:51    248s] [NR-eGR] #prerouted special nets : 0
[12/29 22:46:51    248s] [NR-eGR] #prerouted wires        : 0
[12/29 22:46:51    248s] [NR-eGR] Read 8822 nets ( ignored 8820 )
[12/29 22:46:51    248s] (I)        Front-side 8822 ( ignored 8820 )
[12/29 22:46:51    248s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:46:51    248s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:46:51    248s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[12/29 22:46:51    248s] [NR-eGR] #via pillars        : 0
[12/29 22:46:51    248s] [NR-eGR] #must join all port : 0
[12/29 22:46:51    248s] [NR-eGR] #multiple ports     : 0
[12/29 22:46:51    248s] [NR-eGR] #has must join      : 0
[12/29 22:46:51    248s] (I)      Reading macro buffers
[12/29 22:46:51    248s] (I)      Number of macro buffers: 0
[12/29 22:46:51    248s] (I)      ======= RC Report: Rule 0 ========
[12/29 22:46:51    248s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[12/29 22:46:51    248s] (I)      ----------------------------------
[12/29 22:46:51    248s] (I)        met2         0.893        0.245 
[12/29 22:46:51    248s] (I)        met3         0.157        0.356 
[12/29 22:46:51    248s] (I)        met4         0.157        0.327 
[12/29 22:46:51    248s] (I)        met5         0.018        0.309 
[12/29 22:46:51    248s] (I)      ======= RC Report: Rule 1 ========
[12/29 22:46:51    248s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[12/29 22:46:51    248s] (I)      ----------------------------------
[12/29 22:46:51    248s] (I)        met2         0.893        0.182 
[12/29 22:46:51    248s] (I)        met3         0.157        0.297 
[12/29 22:46:51    248s] (I)        met4         0.157        0.264 
[12/29 22:46:51    248s] (I)        met5         0.018        0.294 
[12/29 22:46:51    248s] (I)      early_global_route_priority property id does not exist.
[12/29 22:46:51    248s] (I)      Read Num Blocks=121639  Num Prerouted Wires=0  Num CS=0
[12/29 22:46:51    248s] (I)      Layer 1 (V) : #blockages 28105 : #preroutes 0
[12/29 22:46:51    248s] (I)      Layer 2 (H) : #blockages 73062 : #preroutes 0
[12/29 22:46:51    248s] (I)      Layer 3 (V) : #blockages 14488 : #preroutes 0
[12/29 22:46:51    248s] (I)      Layer 4 (H) : #blockages 5654 : #preroutes 0
[12/29 22:46:51    248s] (I)      Moved 2 terms for better access 
[12/29 22:46:51    248s] (I)      Number of ignored nets                =   8820
[12/29 22:46:51    248s] (I)      Number of connected nets              =      0
[12/29 22:46:51    248s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:46:51    248s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:46:51    248s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:46:51    248s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:46:51    248s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:46:51    248s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:46:51    248s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:46:51    248s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[12/29 22:46:51    248s] (I)      Ndr track 0 does not exist
[12/29 22:46:51    248s] (I)      Ndr track 0 does not exist
[12/29 22:46:51    248s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:46:51    248s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:46:51    248s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:46:51    248s] (I)      Site width          :   460  (dbu)
[12/29 22:46:51    248s] (I)      Row height          :  4140  (dbu)
[12/29 22:46:51    248s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:46:51    248s] (I)      GCell width         :  4140  (dbu)
[12/29 22:46:51    248s] (I)      GCell height        :  4140  (dbu)
[12/29 22:46:51    248s] (I)      Grid                :   382   385     5
[12/29 22:46:51    248s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:46:51    248s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:46:51    248s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:46:51    248s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:46:51    248s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:46:51    248s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:46:51    248s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:46:51    248s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:46:51    248s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:46:51    248s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:46:51    248s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:46:51    248s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:46:51    248s] (I)      --------------------------------------------------------
[12/29 22:46:51    248s] 
[12/29 22:46:51    248s] [NR-eGR] ============ Routing rule table ============
[12/29 22:46:51    248s] [NR-eGR] Rule id: 0  Nets: 1
[12/29 22:46:51    248s] [NR-eGR] Rule id: 1  Nets: 1
[12/29 22:46:51    248s] [NR-eGR] ========================================
[12/29 22:46:51    248s] [NR-eGR] 
[12/29 22:46:51    248s] (I)      ======== NDR :  =========
[12/29 22:46:51    248s] (I)      +--------------+--------+
[12/29 22:46:51    248s] (I)      |           ID |      0 |
[12/29 22:46:51    248s] (I)      |         Name |        |
[12/29 22:46:51    248s] (I)      |      Default |    yes |
[12/29 22:46:51    248s] (I)      |  Clk Special |     no |
[12/29 22:46:51    248s] (I)      | Hard spacing |     no |
[12/29 22:46:51    248s] (I)      |    NDR track | (none) |
[12/29 22:46:51    248s] (I)      |      NDR via | (none) |
[12/29 22:46:51    248s] (I)      |  Extra space |      0 |
[12/29 22:46:51    248s] (I)      |      Shields |      0 |
[12/29 22:46:51    248s] (I)      |   Demand (H) |      1 |
[12/29 22:46:51    248s] (I)      |   Demand (V) |      1 |
[12/29 22:46:51    248s] (I)      |        #Nets |      1 |
[12/29 22:46:51    248s] (I)      +--------------+--------+
[12/29 22:46:51    248s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:51    248s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:51    248s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:51    248s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:46:51    248s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:46:51    248s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:46:51    248s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:46:51    248s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:51    248s] (I)      ======== NDR :  =========
[12/29 22:46:51    248s] (I)      +--------------+--------+
[12/29 22:46:51    248s] (I)      |           ID |      1 |
[12/29 22:46:51    248s] (I)      |         Name |        |
[12/29 22:46:51    248s] (I)      |      Default |     no |
[12/29 22:46:51    248s] (I)      |  Clk Special |     no |
[12/29 22:46:51    248s] (I)      | Hard spacing |     no |
[12/29 22:46:51    248s] (I)      |    NDR track | (none) |
[12/29 22:46:51    248s] (I)      |      NDR via | (none) |
[12/29 22:46:51    248s] (I)      |  Extra space |      1 |
[12/29 22:46:51    248s] (I)      |      Shields |      0 |
[12/29 22:46:51    248s] (I)      |   Demand (H) |      2 |
[12/29 22:46:51    248s] (I)      |   Demand (V) |      2 |
[12/29 22:46:51    248s] (I)      |        #Nets |      1 |
[12/29 22:46:51    248s] (I)      +--------------+--------+
[12/29 22:46:51    248s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:51    248s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:51    248s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:51    248s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/29 22:46:51    248s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:51    248s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:51    248s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/29 22:46:51    248s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:51    248s] (I)      =============== Blocked Tracks ===============
[12/29 22:46:51    248s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:51    248s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:46:51    248s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:51    248s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:46:51    248s] (I)      |     2 | 1325555 |   647918 |        48.88% |
[12/29 22:46:51    248s] (I)      |     3 |  999312 |   480812 |        48.11% |
[12/29 22:46:51    248s] (I)      |     4 |  991375 |   558682 |        56.35% |
[12/29 22:46:51    248s] (I)      |     5 |  166170 |    94653 |        56.96% |
[12/29 22:46:51    248s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:51    248s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 6.65 MB )
[12/29 22:46:51    248s] (I)      Delete wires for 2 nets (async)
[12/29 22:46:51    248s] (I)      Reset routing kernel
[12/29 22:46:51    248s] (I)      Started Global Routing ( Curr Mem: 6.65 MB )
[12/29 22:46:51    248s] (I)      totalPins=1482  totalGlobalPin=1482 (100.00%)
[12/29 22:46:51    248s] (I)      ================= Net Group Info =================
[12/29 22:46:51    248s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:51    248s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:46:51    248s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:51    248s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[12/29 22:46:51    248s] (I)      |  2 |              1 |      met2(2) |   met5(5) |
[12/29 22:46:51    248s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:51    248s] (I)      total 2D Cap : 956302 = (519129 H, 437173 V)
[12/29 22:46:51    248s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[12/29 22:46:51    248s] (I)      #blocked GCells = 65191
[12/29 22:46:51    248s] (I)      #regions = 460
[12/29 22:46:51    248s] (I)      Adjusted 1 GCells for pin access
[12/29 22:46:51    248s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1a Route ============
[12/29 22:46:51    248s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/29 22:46:51    248s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1b Route ============
[12/29 22:46:51    248s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:51    248s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1c Route ============
[12/29 22:46:51    248s] (I)      Level2 Grid: 77 x 77
[12/29 22:46:51    248s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1d Route ============
[12/29 22:46:51    248s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1e Route ============
[12/29 22:46:51    248s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:51    248s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1f Route ============
[12/29 22:46:51    248s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1g Route ============
[12/29 22:46:51    248s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1h Route ============
[12/29 22:46:51    248s] (I)      Usage: 74 = (29 H, 45 V) = (0.01% H, 0.01% V) = (1.201e+02um H, 1.863e+02um V)
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1l Route ============
[12/29 22:46:51    248s] (I)      total 2D Cap : 1728865 = (590351 H, 1138514 V)
[12/29 22:46:51    248s] (I)      total 2D Demand : 191 = (90 H, 101 V)
[12/29 22:46:51    248s] (I)      #blocked GCells = 63387
[12/29 22:46:51    248s] (I)      #regions = 3
[12/29 22:46:51    248s] (I)      Adjusted 0 GCells for pin access
[12/29 22:46:51    248s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1a Route ============
[12/29 22:46:51    248s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 15
[12/29 22:46:51    248s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1b Route ============
[12/29 22:46:51    248s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:51    248s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.052802e+04um
[12/29 22:46:51    248s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/29 22:46:51    248s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1c Route ============
[12/29 22:46:51    248s] (I)      Level2 Grid: 77 x 77
[12/29 22:46:51    248s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:51    248s] (I)      
[12/29 22:46:51    248s] (I)      ============  Phase 1d Route ============
[12/29 22:46:51    249s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:51    249s] (I)      
[12/29 22:46:51    249s] (I)      ============  Phase 1e Route ============
[12/29 22:46:51    249s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:51    249s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.052802e+04um
[12/29 22:46:51    249s] (I)      
[12/29 22:46:51    249s] (I)      ============  Phase 1f Route ============
[12/29 22:46:51    249s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:51    249s] (I)      
[12/29 22:46:51    249s] (I)      ============  Phase 1g Route ============
[12/29 22:46:51    249s] (I)      Usage: 2539 = (1039 H, 1500 V) = (0.18% H, 0.13% V) = (4.301e+03um H, 6.210e+03um V)
[12/29 22:46:51    249s] (I)      
[12/29 22:46:51    249s] (I)      ============  Phase 1h Route ============
[12/29 22:46:51    249s] (I)      Usage: 2539 = (1039 H, 1500 V) = (0.18% H, 0.13% V) = (4.301e+03um H, 6.210e+03um V)
[12/29 22:46:51    249s] (I)      
[12/29 22:46:51    249s] (I)      ============  Phase 1l Route ============
[12/29 22:46:51    249s] (I)      
[12/29 22:46:51    249s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:46:51    249s] [NR-eGR]                        OverCon           OverCon            
[12/29 22:46:51    249s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/29 22:46:51    249s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/29 22:46:51    249s] [NR-eGR] ---------------------------------------------------------------
[12/29 22:46:51    249s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:51    249s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:51    249s] [NR-eGR]    met3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:51    249s] [NR-eGR]    met4 ( 4)         2( 0.00%)         2( 0.00%)   ( 0.01%) 
[12/29 22:46:51    249s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:51    249s] [NR-eGR] ---------------------------------------------------------------
[12/29 22:46:51    249s] [NR-eGR]        Total         2( 0.00%)         2( 0.00%)   ( 0.00%) 
[12/29 22:46:51    249s] [NR-eGR] 
[12/29 22:46:51    249s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.16 sec, Curr Mem: 6.65 MB )
[12/29 22:46:51    249s] (I)      Updating congestion map
[12/29 22:46:51    249s] (I)      total 2D Cap : 1744430 = (595682 H, 1148748 V)
[12/29 22:46:51    249s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/29 22:46:51    249s] (I)      Running track assignment and export wires
[12/29 22:46:51    249s] (I)      ============= Track Assignment ============
[12/29 22:46:51    249s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.65 MB )
[12/29 22:46:51    249s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:46:51    249s] (I)      Run Multi-thread track assignment
[12/29 22:46:51    249s] (I)      Finished Track Assignment (8T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 6.68 MB )
[12/29 22:46:51    249s] (I)      Started Export ( Curr Mem: 6.68 MB )
[12/29 22:46:51    249s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:46:51    249s] [NR-eGR] Total eGR-routed clock nets wire length: 11292um, number of vias: 3688
[12/29 22:46:51    249s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:51    249s] [NR-eGR] Report for selected net(s) only.
[12/29 22:46:51    249s] [NR-eGR]               Length (um)  Vias 
[12/29 22:46:51    249s] [NR-eGR] --------------------------------
[12/29 22:46:51    249s] [NR-eGR]  met1  (1H)             0  1478 
[12/29 22:46:51    249s] [NR-eGR]  met2  (2V)          5569  1803 
[12/29 22:46:51    249s] [NR-eGR]  met3  (3H)          4319   246 
[12/29 22:46:51    249s] [NR-eGR]  met4  (4V)          1088   161 
[12/29 22:46:51    249s] [NR-eGR]  met5  (5H)           316     0 
[12/29 22:46:51    249s] [NR-eGR] --------------------------------
[12/29 22:46:51    249s] [NR-eGR]        Total        11292  3688 
[12/29 22:46:51    249s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:51    249s] [NR-eGR] Total half perimeter of net bounding box: 1491um
[12/29 22:46:51    249s] [NR-eGR] Total length: 11292um, number of vias: 3688
[12/29 22:46:51    249s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:51    249s] [NR-eGR] Total routed clock nets wire length: 11292um, number of vias: 3688
[12/29 22:46:51    249s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:51    249s] [NR-eGR]               Length (um)   Vias 
[12/29 22:46:51    249s] [NR-eGR] ---------------------------------
[12/29 22:46:51    249s] [NR-eGR]  met1  (1H)             0  29600 
[12/29 22:46:51    249s] [NR-eGR]  met2  (2V)        181263  40805 
[12/29 22:46:51    249s] [NR-eGR]  met3  (3H)        188859   7723 
[12/29 22:46:51    249s] [NR-eGR]  met4  (4V)         38399   5905 
[12/29 22:46:51    249s] [NR-eGR]  met5  (5H)         20486      0 
[12/29 22:46:51    249s] [NR-eGR] ---------------------------------
[12/29 22:46:51    249s] [NR-eGR]        Total       429006  84033 
[12/29 22:46:51    249s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:51    249s] [NR-eGR] Total half perimeter of net bounding box: 321641um
[12/29 22:46:51    249s] [NR-eGR] Total length: 429006um, number of vias: 84033
[12/29 22:46:51    249s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:51    249s] (I)      == Layer wire length by net rule ==
[12/29 22:46:51    249s] (I)                     Default 
[12/29 22:46:51    249s] (I)      -----------------------
[12/29 22:46:51    249s] (I)       met1  (1H)        0um 
[12/29 22:46:51    249s] (I)       met2  (2V)   181263um 
[12/29 22:46:51    249s] (I)       met3  (3H)   188859um 
[12/29 22:46:51    249s] (I)       met4  (4V)    38399um 
[12/29 22:46:51    249s] (I)       met5  (5H)    20486um 
[12/29 22:46:51    249s] (I)      -----------------------
[12/29 22:46:51    249s] (I)             Total  429006um 
[12/29 22:46:51    249s] (I)      == Layer via count by net rule ==
[12/29 22:46:51    249s] (I)                    Default 
[12/29 22:46:51    249s] (I)      ----------------------
[12/29 22:46:51    249s] (I)       met1  (1H)     29600 
[12/29 22:46:51    249s] (I)       met2  (2V)     40805 
[12/29 22:46:51    249s] (I)       met3  (3H)      7723 
[12/29 22:46:51    249s] (I)       met4  (4V)      5905 
[12/29 22:46:51    249s] (I)       met5  (5H)         0 
[12/29 22:46:51    249s] (I)      ----------------------
[12/29 22:46:51    249s] (I)             Total    84033 
[12/29 22:46:51    249s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 6.68 MB )
[12/29 22:46:51    249s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:51    249s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.35 sec, Curr Mem: 6.68 MB )
[12/29 22:46:51    249s] [NR-eGR] Finished Early Global Route ( CPU: 0.53 sec, Real: 0.36 sec, Curr Mem: 6.64 MB )
[12/29 22:46:51    249s] (I)      ========================================= Runtime Summary ==========================================
[12/29 22:46:51    249s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[12/29 22:46:51    249s] (I)      ----------------------------------------------------------------------------------------------------
[12/29 22:46:51    249s] (I)       Early Global Route                             100.00%  650.24 sec  650.59 sec  0.36 sec  0.53 sec 
[12/29 22:46:51    249s] (I)       +-Early Global Route kernel                     98.65%  650.24 sec  650.59 sec  0.35 sec  0.53 sec 
[12/29 22:46:51    249s] (I)       | +-Import and model                            32.89%  650.24 sec  650.36 sec  0.12 sec  0.12 sec 
[12/29 22:46:51    249s] (I)       | | +-Create place DB                            6.23%  650.24 sec  650.26 sec  0.02 sec  0.02 sec 
[12/29 22:46:51    249s] (I)       | | | +-Import place data                        6.18%  650.24 sec  650.26 sec  0.02 sec  0.02 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Read instances and placement           1.74%  650.24 sec  650.25 sec  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Read nets                              4.23%  650.25 sec  650.26 sec  0.02 sec  0.02 sec 
[12/29 22:46:51    249s] (I)       | | +-Create route DB                           23.51%  650.26 sec  650.35 sec  0.08 sec  0.09 sec 
[12/29 22:46:51    249s] (I)       | | | +-Import route data (8T)                  23.27%  650.26 sec  650.35 sec  0.08 sec  0.08 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Read blockages ( Layer 2-5 )           3.10%  650.27 sec  650.28 sec  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Read routing blockages               0.00%  650.27 sec  650.27 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Read instance blockages              2.24%  650.27 sec  650.28 sec  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Read PG blockages                    0.46%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Read clock blockages                 0.01%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Read other blockages                 0.01%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Read halo blockages                  0.01%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Read boundary cut boxes              0.00%  650.28 sec  650.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Read blackboxes                        0.00%  650.28 sec  650.29 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Read prerouted                         0.02%  650.29 sec  650.29 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Read nets                              0.05%  650.29 sec  650.29 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Set up via pillars                     0.00%  650.29 sec  650.29 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Set up RC info                         0.12%  650.29 sec  650.29 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Initialize 3D grid graph               0.93%  650.29 sec  650.29 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Model blockage capacity               15.55%  650.29 sec  650.35 sec  0.06 sec  0.06 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Initialize 3D capacity              14.75%  650.29 sec  650.34 sec  0.05 sec  0.05 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Move terms for access (8T)             0.20%  650.35 sec  650.35 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | +-Read aux data                              0.00%  650.35 sec  650.35 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | +-Others data preparation                    0.01%  650.35 sec  650.35 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | +-Create route kernel                        2.56%  650.35 sec  650.36 sec  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | +-Global Routing                              44.52%  650.36 sec  650.52 sec  0.16 sec  0.30 sec 
[12/29 22:46:51    249s] (I)       | | +-Initialization                             0.69%  650.36 sec  650.36 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | +-Net group 1                               11.73%  650.36 sec  650.40 sec  0.04 sec  0.09 sec 
[12/29 22:46:51    249s] (I)       | | | +-Generate topology (8T)                   0.08%  650.36 sec  650.36 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1a                                 0.97%  650.37 sec  650.37 sec  0.00 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Pattern routing (8T)                   0.41%  650.37 sec  650.37 sec  0.00 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.45%  650.37 sec  650.37 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1b                                 0.85%  650.37 sec  650.38 sec  0.00 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Monotonic routing (8T)                 0.68%  650.37 sec  650.38 sec  0.00 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1c                                 0.60%  650.38 sec  650.38 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Two level Routing                      0.55%  650.38 sec  650.38 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Two Level Routing (Regular)          0.12%  650.38 sec  650.38 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Two Level Routing (Strong)           0.13%  650.38 sec  650.38 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1d                                 4.41%  650.38 sec  650.40 sec  0.02 sec  0.06 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Detoured routing (8T)                  4.34%  650.38 sec  650.40 sec  0.02 sec  0.06 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1e                                 0.21%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Route legalization                     0.04%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1f                                 0.81%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Congestion clean                       0.76%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1g                                 0.39%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Post Routing                           0.34%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1h                                 0.35%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Post Routing                           0.30%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1l                                 0.13%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Layer assignment (8T)                  0.06%  650.40 sec  650.40 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | +-Net group 2                               30.62%  650.40 sec  650.51 sec  0.11 sec  0.20 sec 
[12/29 22:46:51    249s] (I)       | | | +-Generate topology (8T)                  12.26%  650.40 sec  650.45 sec  0.04 sec  0.04 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1a                                 1.75%  650.46 sec  650.47 sec  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Pattern routing (8T)                   0.36%  650.46 sec  650.46 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.39%  650.46 sec  650.46 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Add via demand to 2D                   0.67%  650.46 sec  650.47 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1b                                 0.68%  650.47 sec  650.47 sec  0.00 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Monotonic routing (8T)                 0.36%  650.47 sec  650.47 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1c                                 0.62%  650.47 sec  650.47 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Two level Routing                      0.57%  650.47 sec  650.47 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Two Level Routing (Regular)          0.13%  650.47 sec  650.47 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Two Level Routing (Strong)           0.14%  650.47 sec  650.47 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1d                                 6.48%  650.47 sec  650.49 sec  0.02 sec  0.11 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Detoured routing (8T)                  6.42%  650.47 sec  650.49 sec  0.02 sec  0.11 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1e                                 0.22%  650.49 sec  650.49 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Route legalization                     0.06%  650.49 sec  650.49 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  650.49 sec  650.49 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1f                                 0.22%  650.49 sec  650.50 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Congestion clean                       0.17%  650.50 sec  650.50 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1g                                 1.14%  650.50 sec  650.50 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Post Routing                           1.09%  650.50 sec  650.50 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1h                                 0.95%  650.50 sec  650.50 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Post Routing                           0.90%  650.50 sec  650.50 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Phase 1l                                 2.32%  650.50 sec  650.51 sec  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | | +-Layer assignment (8T)                  0.48%  650.51 sec  650.51 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | +-Export cong map                              4.85%  650.52 sec  650.53 sec  0.02 sec  0.02 sec 
[12/29 22:46:51    249s] (I)       | | +-Export 2D cong map                         1.67%  650.53 sec  650.53 sec  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | +-Extract Global 3D Wires                      0.06%  650.54 sec  650.54 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | +-Track Assignment (8T)                        6.14%  650.54 sec  650.56 sec  0.02 sec  0.04 sec 
[12/29 22:46:51    249s] (I)       | | +-Initialization                             0.01%  650.54 sec  650.54 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | +-Track Assignment Kernel                    5.82%  650.54 sec  650.56 sec  0.02 sec  0.04 sec 
[12/29 22:46:51    249s] (I)       | | +-Free Memory                                0.00%  650.56 sec  650.56 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | +-Export                                       8.71%  650.56 sec  650.59 sec  0.03 sec  0.04 sec 
[12/29 22:46:51    249s] (I)       | | +-Export DB wires                            1.35%  650.56 sec  650.56 sec  0.00 sec  0.01 sec 
[12/29 22:46:51    249s] (I)       | | | +-Export all nets (8T)                     1.06%  650.56 sec  650.56 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | | +-Set wire vias (8T)                       0.16%  650.56 sec  650.56 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | | +-Report wirelength                          5.03%  650.56 sec  650.58 sec  0.02 sec  0.02 sec 
[12/29 22:46:51    249s] (I)       | | +-Update net boxes                           2.10%  650.58 sec  650.59 sec  0.01 sec  0.02 sec 
[12/29 22:46:51    249s] (I)       | | +-Update timing                              0.00%  650.59 sec  650.59 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)       | +-Postprocess design                           0.10%  650.59 sec  650.59 sec  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)      ======================= Summary by functions ========================
[12/29 22:46:51    249s] (I)       Lv  Step                                      %      Real       CPU 
[12/29 22:46:51    249s] (I)      ---------------------------------------------------------------------
[12/29 22:46:51    249s] (I)        0  Early Global Route                  100.00%  0.36 sec  0.53 sec 
[12/29 22:46:51    249s] (I)        1  Early Global Route kernel            98.65%  0.35 sec  0.53 sec 
[12/29 22:46:51    249s] (I)        2  Global Routing                       44.52%  0.16 sec  0.30 sec 
[12/29 22:46:51    249s] (I)        2  Import and model                     32.89%  0.12 sec  0.12 sec 
[12/29 22:46:51    249s] (I)        2  Export                                8.71%  0.03 sec  0.04 sec 
[12/29 22:46:51    249s] (I)        2  Track Assignment (8T)                 6.14%  0.02 sec  0.04 sec 
[12/29 22:46:51    249s] (I)        2  Export cong map                       4.85%  0.02 sec  0.02 sec 
[12/29 22:46:51    249s] (I)        2  Postprocess design                    0.10%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        2  Extract Global 3D Wires               0.06%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        3  Net group 2                          30.62%  0.11 sec  0.20 sec 
[12/29 22:46:51    249s] (I)        3  Create route DB                      23.51%  0.08 sec  0.09 sec 
[12/29 22:46:51    249s] (I)        3  Net group 1                          11.73%  0.04 sec  0.09 sec 
[12/29 22:46:51    249s] (I)        3  Create place DB                       6.23%  0.02 sec  0.02 sec 
[12/29 22:46:51    249s] (I)        3  Track Assignment Kernel               5.82%  0.02 sec  0.04 sec 
[12/29 22:46:51    249s] (I)        3  Report wirelength                     5.03%  0.02 sec  0.02 sec 
[12/29 22:46:51    249s] (I)        3  Create route kernel                   2.56%  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        3  Update net boxes                      2.10%  0.01 sec  0.02 sec 
[12/29 22:46:51    249s] (I)        3  Export 2D cong map                    1.67%  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        3  Export DB wires                       1.35%  0.00 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        3  Initialization                        0.70%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        4  Import route data (8T)               23.27%  0.08 sec  0.08 sec 
[12/29 22:46:51    249s] (I)        4  Generate topology (8T)               12.34%  0.04 sec  0.04 sec 
[12/29 22:46:51    249s] (I)        4  Phase 1d                             10.88%  0.04 sec  0.16 sec 
[12/29 22:46:51    249s] (I)        4  Import place data                     6.18%  0.02 sec  0.02 sec 
[12/29 22:46:51    249s] (I)        4  Phase 1a                              2.72%  0.01 sec  0.02 sec 
[12/29 22:46:51    249s] (I)        4  Phase 1l                              2.44%  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        4  Phase 1g                              1.54%  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        4  Phase 1b                              1.52%  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        4  Phase 1h                              1.30%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        4  Phase 1c                              1.22%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        4  Export all nets (8T)                  1.06%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        4  Phase 1f                              1.02%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        4  Phase 1e                              0.43%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        4  Set wire vias (8T)                    0.16%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Model blockage capacity              15.55%  0.06 sec  0.06 sec 
[12/29 22:46:51    249s] (I)        5  Detoured routing (8T)                10.77%  0.04 sec  0.16 sec 
[12/29 22:46:51    249s] (I)        5  Read nets                             4.29%  0.02 sec  0.02 sec 
[12/29 22:46:51    249s] (I)        5  Read blockages ( Layer 2-5 )          3.10%  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        5  Post Routing                          2.63%  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        5  Read instances and placement          1.74%  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        5  Two level Routing                     1.12%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Monotonic routing (8T)                1.05%  0.00 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        5  Initialize 3D grid graph              0.93%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Congestion clean                      0.92%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Pattern Routing Avoiding Blockages    0.83%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Pattern routing (8T)                  0.77%  0.00 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        5  Add via demand to 2D                  0.67%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Layer assignment (8T)                 0.55%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Move terms for access (8T)            0.20%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Set up RC info                        0.12%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Route legalization                    0.10%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        6  Initialize 3D capacity               14.75%  0.05 sec  0.05 sec 
[12/29 22:46:51    249s] (I)        6  Read instance blockages               2.24%  0.01 sec  0.01 sec 
[12/29 22:46:51    249s] (I)        6  Read PG blockages                     0.46%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        6  Two Level Routing (Strong)            0.27%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        6  Two Level Routing (Regular)           0.24%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        6  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] (I)        7  Allocate memory for PG via list       0.06%  0.00 sec  0.00 sec 
[12/29 22:46:51    249s] Running post-eGR process
[12/29 22:46:51    249s]         Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.4)
[12/29 22:46:51    249s]       Routing using eGR only done.
[12/29 22:46:51    249s] Net route status summary:
[12/29 22:46:51    249s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:51    249s]   Non-clock: 11495 (unrouted=2707, trialRouted=8788, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2675, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s] CCOPT: Done with clock implementation routing.
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:00.4)
[12/29 22:46:51    249s]     Clock implementation routing done.
[12/29 22:46:51    249s]     Leaving CCOpt scope - extractRC...
[12/29 22:46:51    249s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/29 22:46:51    249s] Extraction called for design 'fpga_top' of instances=8758 and nets=11497 using extraction engine 'preRoute' .
[12/29 22:46:51    249s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:46:51    249s] RC Extraction called in multi-corner(1) mode.
[12/29 22:46:51    249s] RCMode: PreRoute
[12/29 22:46:51    249s]       RC Corner Indexes            0   
[12/29 22:46:51    249s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:46:51    249s] Resistance Scaling Factor    : 1.00000 
[12/29 22:46:51    249s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:46:51    249s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:46:51    249s] Shrink Factor                : 1.00000
[12/29 22:46:51    249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:46:51    249s] Using Quantus QRC technology file ...
[12/29 22:46:51    249s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:51    249s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:46:51    249s] eee: pegSigSF=1.070000
[12/29 22:46:51    249s] Initializing multi-corner resistance tables ...
[12/29 22:46:51    249s] eee: Grid unit RC data computation started
[12/29 22:46:51    249s] eee: Grid unit RC data computation completed
[12/29 22:46:51    249s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[12/29 22:46:51    249s] eee: l=2 avDens=0.097670 usedTrk=4378.330905 availTrk=44827.992725 sigTrk=4378.330905
[12/29 22:46:51    249s] eee: l=3 avDens=0.150276 usedTrk=4576.626092 availTrk=30454.867398 sigTrk=4576.626092
[12/29 22:46:51    249s] eee: l=4 avDens=0.059867 usedTrk=1717.395265 availTrk=28686.799927 sigTrk=1717.395265
[12/29 22:46:51    249s] eee: l=5 avDens=0.168831 usedTrk=989.413552 availTrk=5860.392249 sigTrk=989.413552
[12/29 22:46:51    249s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:46:51    249s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:46:51    249s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.317341 uaWl=1.000000 uaWlH=0.137600 aWlH=0.000000 lMod=0 pMax=0.841100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:46:51    249s] eee: NetCapCache creation started. (Current Mem: 6940.773M) 
[12/29 22:46:51    249s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6940.773M) 
[12/29 22:46:51    249s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:46:51    249s] eee: Metal Layers Info:
[12/29 22:46:51    249s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:51    249s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:46:51    249s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:51    249s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:46:51    249s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:46:51    249s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:46:51    249s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:46:51    249s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:46:51    249s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:51    249s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:46:51    249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 6940.773M)
[12/29 22:46:51    249s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/29 22:46:51    249s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:51    249s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:46:51    249s]     Leaving CCOpt scope - Initializing placement interface...
[12/29 22:46:51    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:6940.8M, EPOCH TIME: 1735508811.541587
[12/29 22:46:51    249s] Processing tracks to init pin-track alignment.
[12/29 22:46:51    249s] z: 2, totalTracks: 1
[12/29 22:46:51    249s] z: 4, totalTracks: 1
[12/29 22:46:51    249s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:51    249s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6940.8M, EPOCH TIME: 1735508811.546014
[12/29 22:46:51    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:51    249s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:51    249s] OPERPROF:     Starting CMU at level 3, MEM:6940.8M, EPOCH TIME: 1735508811.550054
[12/29 22:46:51    249s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:6940.8M, EPOCH TIME: 1735508811.550861
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:51    249s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.006, MEM:6940.8M, EPOCH TIME: 1735508811.551665
[12/29 22:46:51    249s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6940.8M, EPOCH TIME: 1735508811.551710
[12/29 22:46:51    249s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6940.8M, EPOCH TIME: 1735508811.551853
[12/29 22:46:51    249s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6940.8MB).
[12/29 22:46:51    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.012, MEM:6940.8M, EPOCH TIME: 1735508811.553663
[12/29 22:46:51    249s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]     Legalizer reserving space for clock trees
[12/29 22:46:51    249s]     Calling post conditioning for eGRPC...
[12/29 22:46:51    249s]       eGRPC...
[12/29 22:46:51    249s]         eGRPC active optimizations:
[12/29 22:46:51    249s]          - Move Down
[12/29 22:46:51    249s]          - Downsizing before DRV sizing
[12/29 22:46:51    249s]          - DRV fixing with sizing
[12/29 22:46:51    249s]          - Move to fanout
[12/29 22:46:51    249s]          - Cloning
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         Currently running CTS, using active skew data
[12/29 22:46:51    249s]         Loading clock net RC data...
[12/29 22:46:51    249s]         Preprocessing clock nets...
[12/29 22:46:51    249s]         Nets initialized for optimization: Seen: 2 Attempted: 2 Successful: 0 Unsuccessful: 2 Invalid: 0
[12/29 22:46:51    249s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]         ProEngine running disconnected to DB
[12/29 22:46:51    249s]         Disconnecting...
[12/29 22:46:51    249s]         Disconnecting Clock Trees
[12/29 22:46:51    249s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]         Reset bufferability constraints...
[12/29 22:46:51    249s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/29 22:46:51    249s]         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 22:46:51    249s] End AAE Lib Interpolated Model. (MEM=6940.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:46:51    249s]         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]         Clock DAG hash eGRPC initial state: 21865392528246420 13127879883598604018
[12/29 22:46:51    249s]         CTS services accumulated run-time stats eGRPC initial state:
[12/29 22:46:51    249s]           delay calculator: calls=1261, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:51    249s]           steiner router: calls=1253, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:51    249s]         Clock DAG stats eGRPC initial state:
[12/29 22:46:51    249s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:51    249s]           sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:51    249s]           misc counts      : r=2, pp=0, mci=0
[12/29 22:46:51    249s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:51    249s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:51    249s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:51    249s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:51    249s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:51    249s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:51    249s]         Clock DAG net violations eGRPC initial state:
[12/29 22:46:51    249s]           Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:51    249s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/29 22:46:51    249s]           Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:51    249s]         Primary reporting skew groups eGRPC initial state:
[12/29 22:46:51    249s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:51    249s]               min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:51    249s]               max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:51    249s]         Skew group summary eGRPC initial state:
[12/29 22:46:51    249s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:51    249s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:51    249s]         eGRPC Moving buffers...
[12/29 22:46:51    249s]           Clock DAG hash before 'eGRPC Moving buffers': 21865392528246420 13127879883598604018
[12/29 22:46:51    249s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/29 22:46:51    249s]             delay calculator: calls=1261, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:51    249s]             steiner router: calls=1253, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:51    249s]           Violation analysis...
[12/29 22:46:51    249s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]           Clock DAG hash after 'eGRPC Moving buffers': 21865392528246420 13127879883598604018
[12/29 22:46:51    249s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/29 22:46:51    249s]             delay calculator: calls=1261, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:51    249s]             steiner router: calls=1253, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:51    249s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/29 22:46:51    249s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:51    249s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:51    249s]             misc counts      : r=2, pp=0, mci=0
[12/29 22:46:51    249s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:51    249s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:51    249s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:51    249s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:51    249s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:51    249s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:51    249s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/29 22:46:51    249s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:51    249s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/29 22:46:51    249s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:51    249s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/29 22:46:51    249s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:51    249s]                 min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:51    249s]                 max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:51    249s]           Skew group summary after 'eGRPC Moving buffers':
[12/29 22:46:51    249s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:51    249s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:51    249s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:51    249s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/29 22:46:51    249s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 21865392528246420 13127879883598604018
[12/29 22:46:51    249s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/29 22:46:51    249s]             delay calculator: calls=1261, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:51    249s]             steiner router: calls=1253, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:51    249s]           Modifying slew-target multiplier from 1 to 0.9
[12/29 22:46:51    249s]           Artificially removing short and long paths...
[12/29 22:46:51    249s]             Clock DAG hash before 'Artificially removing short and long paths': 21865392528246420 13127879883598604018
[12/29 22:46:51    249s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/29 22:46:51    249s]               delay calculator: calls=1261, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:51    249s]               steiner router: calls=1253, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:51    249s]             For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/29 22:46:51    249s]             For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[12/29 22:46:51    249s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:51    249s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]           Downsizing prefiltering...
[12/29 22:46:51    249s]           Downsizing prefiltering done.
[12/29 22:46:51    249s]           Prefiltering Summary : numPassedPreFiltering = 2, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[12/29 22:46:51    249s]           Downsizing Pass 0...
[12/29 22:46:51    249s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[12/29 22:46:51    249s]           Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]           Downsizing Pass Summary 0, attempted = 0, resized = 0, running total = 0
[12/29 22:46:51    249s]           DoDownSizing Summary : numSized = 0
[12/29 22:46:51    249s]           Reverting slew-target multiplier from 0.9 to 1
[12/29 22:46:51    249s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 21865392528246420 13127879883598604018
[12/29 22:46:51    249s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/29 22:46:51    249s]             delay calculator: calls=1261, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:51    249s]             steiner router: calls=1253, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:51    249s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/29 22:46:51    249s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:51    249s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:51    249s]             misc counts      : r=2, pp=0, mci=0
[12/29 22:46:51    249s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:51    249s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:51    249s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:51    249s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:51    249s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:51    249s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:51    249s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/29 22:46:51    249s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:51    249s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/29 22:46:51    249s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:51    249s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/29 22:46:51    249s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:51    249s]                 min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:51    249s]                 max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:51    249s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/29 22:46:51    249s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:51    249s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:51    249s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:51    249s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]         eGRPC Fixing DRVs...
[12/29 22:46:51    249s]           Clock DAG hash before 'eGRPC Fixing DRVs': 21865392528246420 13127879883598604018
[12/29 22:46:51    249s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/29 22:46:51    249s]             delay calculator: calls=1261, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:51    249s]             steiner router: calls=1253, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:51    249s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/29 22:46:51    249s]           CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/29 22:46:51    249s]           
[12/29 22:46:51    249s]           Statistics: Fix DRVs (cell sizing):
[12/29 22:46:51    249s]           ===================================
[12/29 22:46:51    249s]           
[12/29 22:46:51    249s]           Cell changes by Net Type:
[12/29 22:46:51    249s]           
[12/29 22:46:51    249s]           -------------------------------------------------------------------------------------------------
[12/29 22:46:51    249s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/29 22:46:51    249s]           -------------------------------------------------------------------------------------------------
[12/29 22:46:51    249s]           top                0            0           0            0                    0                0
[12/29 22:46:51    249s]           trunk              0            0           0            0                    0                0
[12/29 22:46:51    249s]           leaf               0            0           0            0                    0                0
[12/29 22:46:51    249s]           -------------------------------------------------------------------------------------------------
[12/29 22:46:51    249s]           Total              0            0           0            0                    0                0
[12/29 22:46:51    249s]           -------------------------------------------------------------------------------------------------
[12/29 22:46:51    249s]           
[12/29 22:46:51    249s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/29 22:46:51    249s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/29 22:46:51    249s]           
[12/29 22:46:51    249s]           Clock DAG hash after 'eGRPC Fixing DRVs': 21865392528246420 13127879883598604018
[12/29 22:46:51    249s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/29 22:46:51    249s]             delay calculator: calls=1261, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:51    249s]             steiner router: calls=1253, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:51    249s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/29 22:46:51    249s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:51    249s]             sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:51    249s]             misc counts      : r=2, pp=0, mci=0
[12/29 22:46:51    249s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:51    249s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:51    249s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:51    249s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:51    249s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:51    249s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:51    249s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/29 22:46:51    249s]             Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:51    249s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/29 22:46:51    249s]             Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:51    249s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/29 22:46:51    249s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:51    249s]                 min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:51    249s]                 max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:51    249s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/29 22:46:51    249s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:51    249s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:51    249s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:51    249s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         Slew Diagnostics: After DRV fixing
[12/29 22:46:51    249s]         ==================================
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         Global Causes:
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         -------------------------------------
[12/29 22:46:51    249s]         Cause
[12/29 22:46:51    249s]         -------------------------------------
[12/29 22:46:51    249s]         DRV fixing with buffering is disabled
[12/29 22:46:51    249s]         -------------------------------------
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         Top 5 overslews:
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         ---------------------------------
[12/29 22:46:51    249s]         Overslew    Causes    Driving Pin
[12/29 22:46:51    249s]         ---------------------------------
[12/29 22:46:51    249s]           (empty table)
[12/29 22:46:51    249s]         ---------------------------------
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         -------------------
[12/29 22:46:51    249s]         Cause    Occurences
[12/29 22:46:51    249s]         -------------------
[12/29 22:46:51    249s]           (empty table)
[12/29 22:46:51    249s]         -------------------
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         Violation diagnostics counts from the 0 nodes that have violations:
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         -------------------
[12/29 22:46:51    249s]         Cause    Occurences
[12/29 22:46:51    249s]         -------------------
[12/29 22:46:51    249s]           (empty table)
[12/29 22:46:51    249s]         -------------------
[12/29 22:46:51    249s]         
[12/29 22:46:51    249s]         Reconnecting optimized routes...
[12/29 22:46:51    249s]         Reset timing graph...
[12/29 22:46:51    249s] Ignoring AAE DB Resetting ...
[12/29 22:46:51    249s]         Reset timing graph done.
[12/29 22:46:51    249s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]         Violation analysis...
[12/29 22:46:51    249s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s]         Clock instances to consider for cloning: 0
[12/29 22:46:51    249s]         Reset timing graph...
[12/29 22:46:51    249s] Ignoring AAE DB Resetting ...
[12/29 22:46:51    249s]         Reset timing graph done.
[12/29 22:46:51    249s]         Set dirty flag on 0 instances, 0 nets
[12/29 22:46:51    249s]         Clock DAG hash before routing clock trees: 21865392528246420 13127879883598604018
[12/29 22:46:51    249s]         CTS services accumulated run-time stats before routing clock trees:
[12/29 22:46:51    249s]           delay calculator: calls=1261, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:51    249s]           steiner router: calls=1253, total_wall_time=0.011s, mean_wall_time=0.009ms
[12/29 22:46:51    249s]         Clock DAG stats before routing clock trees:
[12/29 22:46:51    249s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:51    249s]           sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:51    249s]           misc counts      : r=2, pp=0, mci=0
[12/29 22:46:51    249s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:51    249s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:51    249s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:51    249s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:51    249s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:51    249s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:51    249s]         Clock DAG net violations before routing clock trees:
[12/29 22:46:51    249s]           Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:51    249s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/29 22:46:51    249s]           Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:51    249s]         Primary reporting skew groups before routing clock trees:
[12/29 22:46:51    249s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:51    249s]               min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:51    249s]               max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:51    249s]         Skew group summary before routing clock trees:
[12/29 22:46:51    249s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:51    249s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:51    249s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:51    249s]       eGRPC done.
[12/29 22:46:51    249s]     Calling post conditioning for eGRPC done.
[12/29 22:46:51    249s]   eGR Post Conditioning done.
[12/29 22:46:51    249s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/29 22:46:51    249s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/29 22:46:51    249s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7037.1M, EPOCH TIME: 1735508811.665837
[12/29 22:46:51    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.024, REAL:0.009, MEM:6941.1M, EPOCH TIME: 1735508811.674692
[12/29 22:46:51    249s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:51    249s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:46:51    249s]   Leaving CCOpt scope - ClockRefiner...
[12/29 22:46:51    249s]   Assigned high priority to 0 instances.
[12/29 22:46:51    249s]   Soft fixed 0 clock instances.
[12/29 22:46:51    249s]   Performing Single Pass Refine Place.
[12/29 22:46:51    249s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/29 22:46:51    249s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:6941.1M, EPOCH TIME: 1735508811.693858
[12/29 22:46:51    249s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6941.1M, EPOCH TIME: 1735508811.693953
[12/29 22:46:51    249s] Processing tracks to init pin-track alignment.
[12/29 22:46:51    249s] z: 2, totalTracks: 1
[12/29 22:46:51    249s] z: 4, totalTracks: 1
[12/29 22:46:51    249s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:51    249s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6941.1M, EPOCH TIME: 1735508811.697441
[12/29 22:46:51    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:51    249s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:51    249s] OPERPROF:       Starting CMU at level 4, MEM:6941.1M, EPOCH TIME: 1735508811.700581
[12/29 22:46:51    249s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.001, MEM:6941.1M, EPOCH TIME: 1735508811.701219
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:51    249s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.007, REAL:0.004, MEM:6941.1M, EPOCH TIME: 1735508811.701833
[12/29 22:46:51    249s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6941.1M, EPOCH TIME: 1735508811.701873
[12/29 22:46:51    249s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:6941.1M, EPOCH TIME: 1735508811.702034
[12/29 22:46:51    249s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6941.1MB).
[12/29 22:46:51    249s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.011, REAL:0.009, MEM:6941.1M, EPOCH TIME: 1735508811.702772
[12/29 22:46:51    249s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.011, REAL:0.009, MEM:6941.1M, EPOCH TIME: 1735508811.702809
[12/29 22:46:51    249s] TDRefine: refinePlace mode is spiral
[12/29 22:46:51    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.9
[12/29 22:46:51    249s] OPERPROF: Starting Refine-Place at level 1, MEM:6941.1M, EPOCH TIME: 1735508811.702929
[12/29 22:46:51    249s] *** Starting refinePlace (0:04:10 mem=6941.1M) ***
[12/29 22:46:51    249s] Total net bbox length = 3.216e+05 (1.655e+05 1.561e+05) (ext = 5.534e+04)
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:51    249s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:51    249s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:51    249s] Set min layer with default ( 2 )
[12/29 22:46:51    249s] Set max layer with default ( 127 )
[12/29 22:46:51    249s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:51    249s] Min route layer (adjusted) = 2
[12/29 22:46:51    249s] Max route layer (adjusted) = 5
[12/29 22:46:51    249s] Set min layer with default ( 2 )
[12/29 22:46:51    249s] Set max layer with default ( 127 )
[12/29 22:46:51    249s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:51    249s] Min route layer (adjusted) = 2
[12/29 22:46:51    249s] Max route layer (adjusted) = 5
[12/29 22:46:51    249s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:6941.1M, EPOCH TIME: 1735508811.712504
[12/29 22:46:51    249s] Starting refinePlace ...
[12/29 22:46:51    249s] Set min layer with default ( 2 )
[12/29 22:46:51    249s] Set max layer with default ( 127 )
[12/29 22:46:51    249s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:51    249s] Min route layer (adjusted) = 2
[12/29 22:46:51    249s] Max route layer (adjusted) = 5
[12/29 22:46:51    249s] One DDP V2 for no tweak run.
[12/29 22:46:51    249s] Set min layer with default ( 2 )
[12/29 22:46:51    249s] Set max layer with default ( 127 )
[12/29 22:46:51    249s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:51    249s] Min route layer (adjusted) = 2
[12/29 22:46:51    249s] Max route layer (adjusted) = 5
[12/29 22:46:51    249s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:46:51    249s] DDP markSite nrRow 153 nrJob 153
[12/29 22:46:51    249s]   Spread Effort: high, standalone mode, useDDP on.
[12/29 22:46:51    249s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=6941.1MB) @(0:04:10 - 0:04:10).
[12/29 22:46:51    249s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:51    249s] wireLenOptFixPriorityInst 1478 inst fixed
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s]  === Spiral for Logical I: (movable: 8706) ===
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:46:51    249s] 
[12/29 22:46:51    249s]  Info: 0 filler has been deleted!
[12/29 22:46:51    249s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:46:51    249s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:46:51    249s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:46:51    249s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=6909.1MB) @(0:04:10 - 0:04:10).
[12/29 22:46:51    249s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:46:51    249s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 6909.1MB
[12/29 22:46:51    249s] Statistics of distance of Instance movement in refine placement:
[12/29 22:46:51    249s]   maximum (X+Y) =         0.00 um
[12/29 22:46:51    249s]   mean    (X+Y) =         0.00 um
[12/29 22:46:51    249s] Summary Report:
[12/29 22:46:51    249s] Instances move: 0 (out of 8706 movable)
[12/29 22:46:51    249s] Instances flipped: 0
[12/29 22:46:51    249s] Mean displacement: 0.00 um
[12/29 22:46:51    249s] Max displacement: 0.00 um 
[12/29 22:46:51    249s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:46:51    249s] Total instances moved : 0
[12/29 22:46:51    249s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.271, REAL:0.132, MEM:6909.1M, EPOCH TIME: 1735508811.844638
[12/29 22:46:51    249s] Total net bbox length = 3.216e+05 (1.655e+05 1.561e+05) (ext = 5.534e+04)
[12/29 22:46:51    249s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 6909.1MB
[12/29 22:46:51    249s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=6909.1MB) @(0:04:10 - 0:04:10).
[12/29 22:46:51    249s] *** Finished refinePlace (0:04:10 mem=6909.1M) ***
[12/29 22:46:51    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.9
[12/29 22:46:51    249s] OPERPROF: Finished Refine-Place at level 1, CPU:0.284, REAL:0.145, MEM:6909.1M, EPOCH TIME: 1735508811.848338
[12/29 22:46:51    249s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6909.1M, EPOCH TIME: 1735508811.848407
[12/29 22:46:51    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8706).
[12/29 22:46:51    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:51    249s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.027, REAL:0.011, MEM:6941.1M, EPOCH TIME: 1735508811.859439
[12/29 22:46:51    249s]   ClockRefiner summary
[12/29 22:46:51    249s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/29 22:46:51    249s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[12/29 22:46:51    249s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1478).
[12/29 22:46:51    249s]   Restoring pStatusCts on 0 clock instances.
[12/29 22:46:51    249s]   Revert refine place priority changes on 0 instances.
[12/29 22:46:51    249s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
[12/29 22:46:51    249s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.3 real=0:00:00.9)
[12/29 22:46:51    249s]   CCOpt::Phase::Routing...
[12/29 22:46:51    249s]   Clock implementation routing...
[12/29 22:46:51    249s]     Leaving CCOpt scope - Routing Tools...
[12/29 22:46:51    249s] Net route status summary:
[12/29 22:46:51    249s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:51    249s]   Non-clock: 11495 (unrouted=2707, trialRouted=8788, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2675, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:51    249s]     Routing using eGR in eGR->NR Step...
[12/29 22:46:51    249s]       Early Global Route - eGR->Nr High Frequency step...
[12/29 22:46:51    249s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[12/29 22:46:51    249s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[12/29 22:46:51    249s] (ccopt eGR): Start to route 2 all nets
[12/29 22:46:51    249s] Running pre-eGR process
[12/29 22:46:51    249s] [PSP]    Started Early Global Route ( Curr Mem: 6.64 MB )
[12/29 22:46:51    249s] (I)      Initializing eGR engine (clean)
[12/29 22:46:51    249s] Set min layer with default ( 2 )
[12/29 22:46:51    249s] Set max layer with default ( 127 )
[12/29 22:46:51    249s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:51    249s] Min route layer (adjusted) = 2
[12/29 22:46:51    249s] Max route layer (adjusted) = 5
[12/29 22:46:51    249s] (I)      clean place blk overflow:
[12/29 22:46:51    249s] (I)      H : enabled 1.00 0
[12/29 22:46:51    249s] (I)      V : enabled 1.00 0
[12/29 22:46:51    249s] (I)      Initializing eGR engine (clean)
[12/29 22:46:51    249s] Set min layer with default ( 2 )
[12/29 22:46:51    249s] Set max layer with default ( 127 )
[12/29 22:46:51    249s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:51    249s] Min route layer (adjusted) = 2
[12/29 22:46:51    249s] Max route layer (adjusted) = 5
[12/29 22:46:51    249s] (I)      clean place blk overflow:
[12/29 22:46:51    249s] (I)      H : enabled 1.00 0
[12/29 22:46:51    249s] (I)      V : enabled 1.00 0
[12/29 22:46:51    249s] [PSP]    Started Early Global Route kernel ( Curr Mem: 6.64 MB )
[12/29 22:46:51    249s] (I)      Running eGR Cong Clean flow
[12/29 22:46:51    249s] (I)      # wire layers (front) : 6
[12/29 22:46:51    249s] (I)      # wire layers (back)  : 0
[12/29 22:46:51    249s] (I)      min wire layer : 1
[12/29 22:46:51    249s] (I)      max wire layer : 5
[12/29 22:46:51    249s] (I)      # cut layers (front) : 5
[12/29 22:46:51    249s] (I)      # cut layers (back)  : 0
[12/29 22:46:51    249s] (I)      min cut layer : 1
[12/29 22:46:51    249s] (I)      max cut layer : 4
[12/29 22:46:51    249s] (I)      ================================ Layers ================================
[12/29 22:46:51    249s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:51    249s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:46:51    249s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:51    249s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:46:51    249s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:46:51    249s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:51    249s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:46:51    249s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:51    249s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:46:51    249s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:51    249s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:46:51    249s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:51    249s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:46:51    249s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:46:51    249s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:51    249s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:46:51    249s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:46:51    249s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:51    249s] (I)      Started Import and model ( Curr Mem: 6.64 MB )
[12/29 22:46:51    249s] (I)      == Non-default Options ==
[12/29 22:46:51    249s] (I)      Clean congestion better                            : true
[12/29 22:46:51    249s] (I)      Estimate vias on DPT layer                         : true
[12/29 22:46:51    249s] (I)      Rerouting rounds                                   : 10
[12/29 22:46:51    249s] (I)      Clean congestion layer assignment rounds           : 3
[12/29 22:46:51    249s] (I)      Layer constraints as soft constraints              : true
[12/29 22:46:51    249s] (I)      Soft top layer                                     : true
[12/29 22:46:51    249s] (I)      Skip prospective layer relax nets                  : true
[12/29 22:46:51    249s] (I)      Better NDR handling                                : true
[12/29 22:46:51    249s] (I)      Improved NDR modeling in LA                        : true
[12/29 22:46:51    249s] (I)      Routing cost fix for NDR handling                  : true
[12/29 22:46:51    249s] (I)      Block tracks for preroutes                         : true
[12/29 22:46:51    249s] (I)      Assign IRoute by net group key                     : true
[12/29 22:46:51    249s] (I)      Block unroutable channels                          : true
[12/29 22:46:51    249s] (I)      Block unroutable channels 3D                       : true
[12/29 22:46:51    249s] (I)      Bound layer relaxed segment wl                     : true
[12/29 22:46:51    249s] (I)      Blocked pin reach length threshold                 : 2
[12/29 22:46:51    249s] (I)      Check blockage within NDR space in TA              : true
[12/29 22:46:51    249s] (I)      Skip must join for term with via pillar            : true
[12/29 22:46:51    249s] (I)      Model find APA for IO pin                          : true
[12/29 22:46:51    249s] (I)      On pin location for off pin term                   : true
[12/29 22:46:51    249s] (I)      Handle EOL spacing                                 : true
[12/29 22:46:51    249s] (I)      Merge PG vias by gap                               : true
[12/29 22:46:51    249s] (I)      Maximum routing layer                              : 5
[12/29 22:46:51    249s] (I)      Top routing layer                                  : 5
[12/29 22:46:51    249s] (I)      Ignore routing layer                               : true
[12/29 22:46:51    249s] (I)      Route selected nets only                           : true
[12/29 22:46:51    249s] (I)      Refine MST                                         : true
[12/29 22:46:51    249s] (I)      Honor PRL                                          : true
[12/29 22:46:51    249s] (I)      Strong congestion aware                            : true
[12/29 22:46:51    249s] (I)      Improved initial location for IRoutes              : true
[12/29 22:46:51    249s] (I)      Multi panel TA                                     : true
[12/29 22:46:51    249s] (I)      Penalize wire overlap                              : true
[12/29 22:46:51    249s] (I)      Expand small instance blockage                     : true
[12/29 22:46:51    249s] (I)      Reduce via in TA                                   : true
[12/29 22:46:51    249s] (I)      SS-aware routing                                   : true
[12/29 22:46:51    249s] (I)      Improve tree edge sharing                          : true
[12/29 22:46:51    249s] (I)      Improve 2D via estimation                          : true
[12/29 22:46:51    249s] (I)      Refine Steiner tree                                : true
[12/29 22:46:51    249s] (I)      Build spine tree                                   : true
[12/29 22:46:51    249s] (I)      Model pass through capacity                        : true
[12/29 22:46:51    249s] (I)      Extend blockages by a half GCell                   : true
[12/29 22:46:51    249s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[12/29 22:46:51    249s] (I)      Consider pin shapes                                : true
[12/29 22:46:51    249s] (I)      Consider pin shapes for all nodes                  : true
[12/29 22:46:51    249s] (I)      Consider NR APA                                    : true
[12/29 22:46:51    249s] (I)      Consider IO pin shape                              : true
[12/29 22:46:51    249s] (I)      Fix pin connection bug                             : true
[12/29 22:46:51    249s] (I)      Consider layer RC for local wires                  : true
[12/29 22:46:51    249s] (I)      Honor layer constraint                             : true
[12/29 22:46:51    249s] (I)      Route to clock mesh pin                            : true
[12/29 22:46:51    249s] (I)      LA-aware pin escape length                         : 2
[12/29 22:46:51    249s] (I)      Connect multiple ports                             : true
[12/29 22:46:51    249s] (I)      Split for must join                                : true
[12/29 22:46:51    249s] (I)      Number of threads                                  : 8
[12/29 22:46:51    249s] (I)      Routing effort level                               : 10000
[12/29 22:46:51    249s] (I)      Prefer layer length threshold                      : 8
[12/29 22:46:51    249s] (I)      Overflow penalty cost                              : 10
[12/29 22:46:51    249s] (I)      A-star cost                                        : 0.300000
[12/29 22:46:51    249s] (I)      Misalignment cost                                  : 10.000000
[12/29 22:46:51    249s] (I)      Threshold for short IRoute                         : 6
[12/29 22:46:51    249s] (I)      Via cost during post routing                       : 1.000000
[12/29 22:46:51    249s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/29 22:46:51    249s] (I)      Source-to-sink ratio                               : 0.300000
[12/29 22:46:51    249s] (I)      Scenic ratio bound                                 : 3.000000
[12/29 22:46:51    249s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/29 22:46:51    249s] (I)      Net layer relax scenic ratio                       : 1.250000
[12/29 22:46:51    249s] (I)      Layer demotion scenic scale                        : 1.000000
[12/29 22:46:51    249s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/29 22:46:51    249s] (I)      PG-aware similar topology routing                  : true
[12/29 22:46:51    249s] (I)      Maze routing via cost fix                          : true
[12/29 22:46:51    249s] (I)      Apply PRL on PG terms                              : true
[12/29 22:46:51    249s] (I)      Apply PRL on obs objects                           : true
[12/29 22:46:51    249s] (I)      Handle range-type spacing rules                    : true
[12/29 22:46:51    249s] (I)      PG gap threshold multiplier                        : 10.000000
[12/29 22:46:51    249s] (I)      Parallel spacing query fix                         : true
[12/29 22:46:51    249s] (I)      Force source to root IR                            : true
[12/29 22:46:51    249s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/29 22:46:51    249s] (I)      Multi-pass Schedule                                : {{} {} {}}
[12/29 22:46:51    249s] (I)      Route tie net to shape                             : auto
[12/29 22:46:51    249s] (I)      Do not relax to DPT layer                          : true
[12/29 22:46:51    249s] (I)      No DPT in post routing                             : true
[12/29 22:46:51    249s] (I)      Modeling PG via merging fix                        : true
[12/29 22:46:51    249s] (I)      Shield aware TA                                    : true
[12/29 22:46:51    249s] (I)      Strong shield aware TA                             : true
[12/29 22:46:51    249s] (I)      Overflow calculation fix in LA                     : true
[12/29 22:46:51    249s] (I)      Post routing fix                                   : true
[12/29 22:46:51    249s] (I)      Strong post routing                                : true
[12/29 22:46:51    249s] (I)      Violation on path threshold                        : 1
[12/29 22:46:51    249s] (I)      Pass through capacity modeling                     : true
[12/29 22:46:51    249s] (I)      Read layer and via RC                              : true
[12/29 22:46:51    249s] (I)      Select the non-relaxed segments in post routing stage : true
[12/29 22:46:51    249s] (I)      Select term pin box for io pin                     : true
[12/29 22:46:51    249s] (I)      Penalize NDR sharing                               : true
[12/29 22:46:51    249s] (I)      Enable special modeling                            : false
[12/29 22:46:51    249s] (I)      Keep fixed segments                                : true
[12/29 22:46:51    249s] (I)      Reorder net groups by key                          : true
[12/29 22:46:51    249s] (I)      Increase net scenic ratio                          : true
[12/29 22:46:51    249s] (I)      Method to set GCell size                           : row
[12/29 22:46:51    249s] (I)      Connect multiple ports and must join fix           : true
[12/29 22:46:51    249s] (I)      Avoid high resistance layers                       : true
[12/29 22:46:51    249s] (I)      Segment length threshold                           : 1
[12/29 22:46:51    249s] (I)      Model find APA for IO pin fix                      : true
[12/29 22:46:51    249s] (I)      Avoid connecting non-metal layers                  : true
[12/29 22:46:51    249s] (I)      Use track pitch for NDR                            : true
[12/29 22:46:51    249s] (I)      Decide max and min layer to relax with layer difference : true
[12/29 22:46:51    249s] (I)      Handle non-default track width                     : false
[12/29 22:46:51    249s] (I)      Block unroutable channels fix                      : true
[12/29 22:46:51    249s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:46:51    249s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:46:51    249s] (I)      ============== Pin Summary ==============
[12/29 22:46:51    249s] (I)      +-------+--------+---------+------------+
[12/29 22:46:51    249s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:46:51    249s] (I)      +-------+--------+---------+------------+
[12/29 22:46:51    249s] (I)      |     1 |  31078 |   98.91 |        Pin |
[12/29 22:46:51    249s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:46:51    249s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:46:51    249s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:46:51    249s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:46:51    249s] (I)      +-------+--------+---------+------------+
[12/29 22:46:51    249s] (I)      Custom ignore net properties:
[12/29 22:46:51    249s] (I)      1 : NotLegal
[12/29 22:46:51    249s] (I)      2 : NotSelected
[12/29 22:46:51    249s] (I)      Default ignore net properties:
[12/29 22:46:51    249s] (I)      1 : Special
[12/29 22:46:51    249s] (I)      2 : Analog
[12/29 22:46:51    249s] (I)      3 : Fixed
[12/29 22:46:51    249s] (I)      4 : Skipped
[12/29 22:46:51    249s] (I)      5 : MixedSignal
[12/29 22:46:51    249s] (I)      Prerouted net properties:
[12/29 22:46:51    249s] (I)      1 : NotLegal
[12/29 22:46:51    249s] (I)      2 : Special
[12/29 22:46:51    249s] (I)      3 : Analog
[12/29 22:46:51    249s] (I)      4 : Fixed
[12/29 22:46:51    249s] (I)      5 : Skipped
[12/29 22:46:51    249s] (I)      6 : MixedSignal
[12/29 22:46:51    249s] [NR-eGR] Early global route reroute 2 out of 8822 routable nets
[12/29 22:46:51    249s] (I)      Use row-based GCell size
[12/29 22:46:51    249s] (I)      Use row-based GCell align
[12/29 22:46:51    249s] (I)      layer 0 area = 83000
[12/29 22:46:51    249s] (I)      layer 1 area = 67600
[12/29 22:46:51    249s] (I)      layer 2 area = 240000
[12/29 22:46:51    249s] (I)      layer 3 area = 240000
[12/29 22:46:51    249s] (I)      layer 4 area = 4000000
[12/29 22:46:51    249s] (I)      GCell unit size   : 4140
[12/29 22:46:51    249s] (I)      GCell multiplier  : 1
[12/29 22:46:51    249s] (I)      GCell row height  : 4140
[12/29 22:46:51    249s] (I)      Actual row height : 4140
[12/29 22:46:51    249s] (I)      GCell align ref   : 479320 479320
[12/29 22:46:51    249s] [NR-eGR] Track table information for default rule: 
[12/29 22:46:51    249s] [NR-eGR] met1 has single uniform track structure
[12/29 22:46:51    249s] [NR-eGR] met2 has single uniform track structure
[12/29 22:46:51    249s] [NR-eGR] met3 has single uniform track structure
[12/29 22:46:51    249s] [NR-eGR] met4 has single uniform track structure
[12/29 22:46:51    249s] [NR-eGR] met5 has single uniform track structure
[12/29 22:46:51    249s] (I)      ============== Default via ===============
[12/29 22:46:51    249s] (I)      +---+------------------+-----------------+
[12/29 22:46:51    249s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:46:51    249s] (I)      +---+------------------+-----------------+
[12/29 22:46:51    249s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:46:51    249s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:46:51    249s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:46:51    249s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:46:51    249s] (I)      +---+------------------+-----------------+
[12/29 22:46:51    249s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:46:51    249s] [NR-eGR] Read 12559 PG shapes
[12/29 22:46:51    249s] [NR-eGR] Read 0 clock shapes
[12/29 22:46:51    249s] [NR-eGR] Read 0 other shapes
[12/29 22:46:51    249s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:46:51    249s] [NR-eGR] #Instance Blockages : 107148
[12/29 22:46:51    249s] [NR-eGR] #PG Blockages       : 12559
[12/29 22:46:51    249s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:46:51    249s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:46:51    249s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:46:51    249s] [NR-eGR] #Other Blockages    : 0
[12/29 22:46:51    249s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:46:51    249s] [NR-eGR] #prerouted nets         : 0
[12/29 22:46:51    249s] [NR-eGR] #prerouted special nets : 0
[12/29 22:46:51    249s] [NR-eGR] #prerouted wires        : 0
[12/29 22:46:51    249s] [NR-eGR] Read 8822 nets ( ignored 8820 )
[12/29 22:46:51    249s] (I)        Front-side 8822 ( ignored 8820 )
[12/29 22:46:51    249s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:46:51    249s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:46:51    249s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[12/29 22:46:51    249s] [NR-eGR] #via pillars        : 0
[12/29 22:46:51    249s] [NR-eGR] #must join all port : 0
[12/29 22:46:51    249s] [NR-eGR] #multiple ports     : 0
[12/29 22:46:51    249s] [NR-eGR] #has must join      : 0
[12/29 22:46:51    249s] (I)      Reading macro buffers
[12/29 22:46:51    249s] (I)      Number of macro buffers: 0
[12/29 22:46:51    249s] (I)      ======= RC Report: Rule 0 ========
[12/29 22:46:51    249s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[12/29 22:46:51    249s] (I)      ----------------------------------
[12/29 22:46:51    249s] (I)        met2         0.893        0.245 
[12/29 22:46:51    249s] (I)        met3         0.157        0.356 
[12/29 22:46:51    249s] (I)        met4         0.157        0.327 
[12/29 22:46:51    249s] (I)        met5         0.018        0.309 
[12/29 22:46:51    249s] (I)      ======= RC Report: Rule 1 ========
[12/29 22:46:51    249s] (I)       Layer  Res (ohm/um)  Cap (fF/um) 
[12/29 22:46:51    249s] (I)      ----------------------------------
[12/29 22:46:51    249s] (I)        met2         0.893        0.182 
[12/29 22:46:51    249s] (I)        met3         0.157        0.297 
[12/29 22:46:51    249s] (I)        met4         0.157        0.264 
[12/29 22:46:51    249s] (I)        met5         0.018        0.294 
[12/29 22:46:51    249s] (I)      early_global_route_priority property id does not exist.
[12/29 22:46:51    249s] (I)      Read Num Blocks=121639  Num Prerouted Wires=0  Num CS=0
[12/29 22:46:51    250s] (I)      Layer 1 (V) : #blockages 28105 : #preroutes 0
[12/29 22:46:51    250s] (I)      Layer 2 (H) : #blockages 73062 : #preroutes 0
[12/29 22:46:52    250s] (I)      Layer 3 (V) : #blockages 14488 : #preroutes 0
[12/29 22:46:52    250s] (I)      Layer 4 (H) : #blockages 5654 : #preroutes 0
[12/29 22:46:52    250s] (I)      Moved 2 terms for better access 
[12/29 22:46:52    250s] (I)      Number of ignored nets                =   8820
[12/29 22:46:52    250s] (I)      Number of connected nets              =      0
[12/29 22:46:52    250s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/29 22:46:52    250s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:46:52    250s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:46:52    250s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:46:52    250s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:46:52    250s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:46:52    250s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:46:52    250s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[12/29 22:46:52    250s] (I)      Ndr track 0 does not exist
[12/29 22:46:52    250s] (I)      Ndr track 0 does not exist
[12/29 22:46:52    250s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:46:52    250s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:46:52    250s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:46:52    250s] (I)      Site width          :   460  (dbu)
[12/29 22:46:52    250s] (I)      Row height          :  4140  (dbu)
[12/29 22:46:52    250s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:46:52    250s] (I)      GCell width         :  4140  (dbu)
[12/29 22:46:52    250s] (I)      GCell height        :  4140  (dbu)
[12/29 22:46:52    250s] (I)      Grid                :   382   385     5
[12/29 22:46:52    250s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:46:52    250s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:46:52    250s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:46:52    250s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:46:52    250s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:46:52    250s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:46:52    250s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:46:52    250s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:46:52    250s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:46:52    250s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:46:52    250s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:46:52    250s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:46:52    250s] (I)      --------------------------------------------------------
[12/29 22:46:52    250s] 
[12/29 22:46:52    250s] [NR-eGR] ============ Routing rule table ============
[12/29 22:46:52    250s] [NR-eGR] Rule id: 0  Nets: 1
[12/29 22:46:52    250s] [NR-eGR] Rule id: 1  Nets: 1
[12/29 22:46:52    250s] [NR-eGR] ========================================
[12/29 22:46:52    250s] [NR-eGR] 
[12/29 22:46:52    250s] (I)      ======== NDR :  =========
[12/29 22:46:52    250s] (I)      +--------------+--------+
[12/29 22:46:52    250s] (I)      |           ID |      0 |
[12/29 22:46:52    250s] (I)      |         Name |        |
[12/29 22:46:52    250s] (I)      |      Default |    yes |
[12/29 22:46:52    250s] (I)      |  Clk Special |     no |
[12/29 22:46:52    250s] (I)      | Hard spacing |     no |
[12/29 22:46:52    250s] (I)      |    NDR track | (none) |
[12/29 22:46:52    250s] (I)      |      NDR via | (none) |
[12/29 22:46:52    250s] (I)      |  Extra space |      0 |
[12/29 22:46:52    250s] (I)      |      Shields |      0 |
[12/29 22:46:52    250s] (I)      |   Demand (H) |      1 |
[12/29 22:46:52    250s] (I)      |   Demand (V) |      1 |
[12/29 22:46:52    250s] (I)      |        #Nets |      1 |
[12/29 22:46:52    250s] (I)      +--------------+--------+
[12/29 22:46:52    250s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:52    250s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:52    250s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:52    250s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:46:52    250s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:46:52    250s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:46:52    250s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:46:52    250s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:52    250s] (I)      ======== NDR :  =========
[12/29 22:46:52    250s] (I)      +--------------+--------+
[12/29 22:46:52    250s] (I)      |           ID |      1 |
[12/29 22:46:52    250s] (I)      |         Name |        |
[12/29 22:46:52    250s] (I)      |      Default |     no |
[12/29 22:46:52    250s] (I)      |  Clk Special |     no |
[12/29 22:46:52    250s] (I)      | Hard spacing |     no |
[12/29 22:46:52    250s] (I)      |    NDR track | (none) |
[12/29 22:46:52    250s] (I)      |      NDR via | (none) |
[12/29 22:46:52    250s] (I)      |  Extra space |      1 |
[12/29 22:46:52    250s] (I)      |      Shields |      0 |
[12/29 22:46:52    250s] (I)      |   Demand (H) |      2 |
[12/29 22:46:52    250s] (I)      |   Demand (V) |      2 |
[12/29 22:46:52    250s] (I)      |        #Nets |      1 |
[12/29 22:46:52    250s] (I)      +--------------+--------+
[12/29 22:46:52    250s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:52    250s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:52    250s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:52    250s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/29 22:46:52    250s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:52    250s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:52    250s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/29 22:46:52    250s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:52    250s] (I)      =============== Blocked Tracks ===============
[12/29 22:46:52    250s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:52    250s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:46:52    250s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:52    250s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:46:52    250s] (I)      |     2 | 1325555 |   647918 |        48.88% |
[12/29 22:46:52    250s] (I)      |     3 |  999312 |   480812 |        48.11% |
[12/29 22:46:52    250s] (I)      |     4 |  991375 |   558682 |        56.35% |
[12/29 22:46:52    250s] (I)      |     5 |  166170 |    94653 |        56.96% |
[12/29 22:46:52    250s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:52    250s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 6.65 MB )
[12/29 22:46:52    250s] (I)      Delete wires for 2 nets (async)
[12/29 22:46:52    250s] (I)      Reset routing kernel
[12/29 22:46:52    250s] (I)      Started Global Routing ( Curr Mem: 6.65 MB )
[12/29 22:46:52    250s] (I)      totalPins=1482  totalGlobalPin=1482 (100.00%)
[12/29 22:46:52    250s] (I)      ================= Net Group Info =================
[12/29 22:46:52    250s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:52    250s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:46:52    250s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:52    250s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[12/29 22:46:52    250s] (I)      |  2 |              1 |      met2(2) |   met5(5) |
[12/29 22:46:52    250s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:52    250s] (I)      total 2D Cap : 956302 = (519129 H, 437173 V)
[12/29 22:46:52    250s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[12/29 22:46:52    250s] (I)      #blocked GCells = 65191
[12/29 22:46:52    250s] (I)      #regions = 460
[12/29 22:46:52    250s] (I)      Adjusted 1 GCells for pin access
[12/29 22:46:52    250s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1a Route ============
[12/29 22:46:52    250s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/29 22:46:52    250s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1b Route ============
[12/29 22:46:52    250s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:52    250s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1c Route ============
[12/29 22:46:52    250s] (I)      Level2 Grid: 77 x 77
[12/29 22:46:52    250s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1d Route ============
[12/29 22:46:52    250s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1e Route ============
[12/29 22:46:52    250s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:52    250s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.063600e+02um
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1f Route ============
[12/29 22:46:52    250s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1g Route ============
[12/29 22:46:52    250s] (I)      Usage: 74 = (28 H, 46 V) = (0.01% H, 0.01% V) = (1.159e+02um H, 1.904e+02um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1h Route ============
[12/29 22:46:52    250s] (I)      Usage: 74 = (29 H, 45 V) = (0.01% H, 0.01% V) = (1.201e+02um H, 1.863e+02um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1l Route ============
[12/29 22:46:52    250s] (I)      total 2D Cap : 1728865 = (590351 H, 1138514 V)
[12/29 22:46:52    250s] (I)      total 2D Demand : 191 = (90 H, 101 V)
[12/29 22:46:52    250s] (I)      #blocked GCells = 63387
[12/29 22:46:52    250s] (I)      #regions = 3
[12/29 22:46:52    250s] (I)      Adjusted 0 GCells for pin access
[12/29 22:46:52    250s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1a Route ============
[12/29 22:46:52    250s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 15
[12/29 22:46:52    250s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1b Route ============
[12/29 22:46:52    250s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:52    250s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.052802e+04um
[12/29 22:46:52    250s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/29 22:46:52    250s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1c Route ============
[12/29 22:46:52    250s] (I)      Level2 Grid: 77 x 77
[12/29 22:46:52    250s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1d Route ============
[12/29 22:46:52    250s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1e Route ============
[12/29 22:46:52    250s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:52    250s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.052802e+04um
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1f Route ============
[12/29 22:46:52    250s] (I)      Usage: 2543 = (1042 H, 1501 V) = (0.18% H, 0.13% V) = (4.314e+03um H, 6.214e+03um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1g Route ============
[12/29 22:46:52    250s] (I)      Usage: 2539 = (1039 H, 1500 V) = (0.18% H, 0.13% V) = (4.301e+03um H, 6.210e+03um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1h Route ============
[12/29 22:46:52    250s] (I)      Usage: 2539 = (1039 H, 1500 V) = (0.18% H, 0.13% V) = (4.301e+03um H, 6.210e+03um V)
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] (I)      ============  Phase 1l Route ============
[12/29 22:46:52    250s] (I)      
[12/29 22:46:52    250s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:46:52    250s] [NR-eGR]                        OverCon           OverCon            
[12/29 22:46:52    250s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/29 22:46:52    250s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/29 22:46:52    250s] [NR-eGR] ---------------------------------------------------------------
[12/29 22:46:52    250s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:52    250s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:52    250s] [NR-eGR]    met3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:52    250s] [NR-eGR]    met4 ( 4)         2( 0.00%)         2( 0.00%)   ( 0.01%) 
[12/29 22:46:52    250s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:52    250s] [NR-eGR] ---------------------------------------------------------------
[12/29 22:46:52    250s] [NR-eGR]        Total         2( 0.00%)         2( 0.00%)   ( 0.00%) 
[12/29 22:46:52    250s] [NR-eGR] 
[12/29 22:46:52    250s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.16 sec, Curr Mem: 6.65 MB )
[12/29 22:46:52    250s] (I)      Updating congestion map
[12/29 22:46:52    250s] (I)      total 2D Cap : 1744430 = (595682 H, 1148748 V)
[12/29 22:46:52    250s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/29 22:46:52    250s] (I)      Running track assignment and export wires
[12/29 22:46:52    250s] (I)      ============= Track Assignment ============
[12/29 22:46:52    250s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.65 MB )
[12/29 22:46:52    250s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:46:52    250s] (I)      Run Multi-thread track assignment
[12/29 22:46:52    250s] (I)      Finished Track Assignment (8T) ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 6.68 MB )
[12/29 22:46:52    250s] (I)      Started Export ( Curr Mem: 6.68 MB )
[12/29 22:46:52    250s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:46:52    250s] [NR-eGR] Total eGR-routed clock nets wire length: 11292um, number of vias: 3688
[12/29 22:46:52    250s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:52    250s] [NR-eGR] Report for selected net(s) only.
[12/29 22:46:52    250s] [NR-eGR]               Length (um)  Vias 
[12/29 22:46:52    250s] [NR-eGR] --------------------------------
[12/29 22:46:52    250s] [NR-eGR]  met1  (1H)             0  1478 
[12/29 22:46:52    250s] [NR-eGR]  met2  (2V)          5569  1803 
[12/29 22:46:52    250s] [NR-eGR]  met3  (3H)          4319   246 
[12/29 22:46:52    250s] [NR-eGR]  met4  (4V)          1088   161 
[12/29 22:46:52    250s] [NR-eGR]  met5  (5H)           316     0 
[12/29 22:46:52    250s] [NR-eGR] --------------------------------
[12/29 22:46:52    250s] [NR-eGR]        Total        11292  3688 
[12/29 22:46:52    250s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:52    250s] [NR-eGR] Total half perimeter of net bounding box: 1491um
[12/29 22:46:52    250s] [NR-eGR] Total length: 11292um, number of vias: 3688
[12/29 22:46:52    250s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:52    250s] [NR-eGR] Total routed clock nets wire length: 11292um, number of vias: 3688
[12/29 22:46:52    250s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:52    250s] [NR-eGR]               Length (um)   Vias 
[12/29 22:46:52    250s] [NR-eGR] ---------------------------------
[12/29 22:46:52    250s] [NR-eGR]  met1  (1H)             0  29600 
[12/29 22:46:52    250s] [NR-eGR]  met2  (2V)        181263  40805 
[12/29 22:46:52    250s] [NR-eGR]  met3  (3H)        188859   7723 
[12/29 22:46:52    250s] [NR-eGR]  met4  (4V)         38399   5905 
[12/29 22:46:52    250s] [NR-eGR]  met5  (5H)         20486      0 
[12/29 22:46:52    250s] [NR-eGR] ---------------------------------
[12/29 22:46:52    250s] [NR-eGR]        Total       429006  84033 
[12/29 22:46:52    250s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:52    250s] [NR-eGR] Total half perimeter of net bounding box: 321641um
[12/29 22:46:52    250s] [NR-eGR] Total length: 429006um, number of vias: 84033
[12/29 22:46:52    250s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:52    250s] (I)      == Layer wire length by net rule ==
[12/29 22:46:52    250s] (I)                     Default 
[12/29 22:46:52    250s] (I)      -----------------------
[12/29 22:46:52    250s] (I)       met1  (1H)        0um 
[12/29 22:46:52    250s] (I)       met2  (2V)   181263um 
[12/29 22:46:52    250s] (I)       met3  (3H)   188859um 
[12/29 22:46:52    250s] (I)       met4  (4V)    38399um 
[12/29 22:46:52    250s] (I)       met5  (5H)    20486um 
[12/29 22:46:52    250s] (I)      -----------------------
[12/29 22:46:52    250s] (I)             Total  429006um 
[12/29 22:46:52    250s] (I)      == Layer via count by net rule ==
[12/29 22:46:52    250s] (I)                    Default 
[12/29 22:46:52    250s] (I)      ----------------------
[12/29 22:46:52    250s] (I)       met1  (1H)     29600 
[12/29 22:46:52    250s] (I)       met2  (2V)     40805 
[12/29 22:46:52    250s] (I)       met3  (3H)      7723 
[12/29 22:46:52    250s] (I)       met4  (4V)      5905 
[12/29 22:46:52    250s] (I)       met5  (5H)         0 
[12/29 22:46:52    250s] (I)      ----------------------
[12/29 22:46:52    250s] (I)             Total    84033 
[12/29 22:46:52    250s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 6.68 MB )
[12/29 22:46:52    250s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:52    250s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.36 sec, Curr Mem: 6.68 MB )
[12/29 22:46:52    250s] [NR-eGR] Finished Early Global Route ( CPU: 0.54 sec, Real: 0.36 sec, Curr Mem: 6.64 MB )
[12/29 22:46:52    250s] (I)      ========================================= Runtime Summary ==========================================
[12/29 22:46:52    250s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[12/29 22:46:52    250s] (I)      ----------------------------------------------------------------------------------------------------
[12/29 22:46:52    250s] (I)       Early Global Route                             100.00%  651.11 sec  651.48 sec  0.36 sec  0.54 sec 
[12/29 22:46:52    250s] (I)       +-Early Global Route kernel                     98.64%  651.12 sec  651.47 sec  0.36 sec  0.54 sec 
[12/29 22:46:52    250s] (I)       | +-Import and model                            32.40%  651.12 sec  651.24 sec  0.12 sec  0.12 sec 
[12/29 22:46:52    250s] (I)       | | +-Create place DB                            6.14%  651.12 sec  651.14 sec  0.02 sec  0.02 sec 
[12/29 22:46:52    250s] (I)       | | | +-Import place data                        6.09%  651.12 sec  651.14 sec  0.02 sec  0.02 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Read instances and placement           1.81%  651.12 sec  651.13 sec  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Read nets                              4.11%  651.13 sec  651.14 sec  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | +-Create route DB                           23.12%  651.14 sec  651.23 sec  0.08 sec  0.09 sec 
[12/29 22:46:52    250s] (I)       | | | +-Import route data (8T)                  22.86%  651.14 sec  651.23 sec  0.08 sec  0.08 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Read blockages ( Layer 2-5 )           3.05%  651.15 sec  651.16 sec  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Read routing blockages               0.00%  651.15 sec  651.15 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Read instance blockages              2.20%  651.15 sec  651.16 sec  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Read PG blockages                    0.47%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Read clock blockages                 0.01%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Read other blockages                 0.01%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Read halo blockages                  0.01%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Read boundary cut boxes              0.00%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Read blackboxes                        0.00%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Read prerouted                         0.02%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Read nets                              0.06%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Set up via pillars                     0.00%  651.16 sec  651.16 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Set up RC info                         0.11%  651.17 sec  651.17 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Initialize 3D grid graph               0.93%  651.17 sec  651.17 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Model blockage capacity               15.28%  651.17 sec  651.22 sec  0.06 sec  0.06 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Initialize 3D capacity              14.41%  651.17 sec  651.22 sec  0.05 sec  0.05 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Move terms for access (8T)             0.24%  651.22 sec  651.23 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | +-Read aux data                              0.00%  651.23 sec  651.23 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | +-Others data preparation                    0.01%  651.23 sec  651.23 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | +-Create route kernel                        2.57%  651.23 sec  651.24 sec  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | +-Global Routing                              42.89%  651.24 sec  651.39 sec  0.16 sec  0.29 sec 
[12/29 22:46:52    250s] (I)       | | +-Initialization                             0.54%  651.24 sec  651.24 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | +-Net group 1                               11.02%  651.24 sec  651.28 sec  0.04 sec  0.09 sec 
[12/29 22:46:52    250s] (I)       | | | +-Generate topology (8T)                   0.05%  651.24 sec  651.24 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1a                                 0.91%  651.25 sec  651.25 sec  0.00 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Pattern routing (8T)                   0.38%  651.25 sec  651.25 sec  0.00 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.43%  651.25 sec  651.25 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1b                                 0.73%  651.25 sec  651.26 sec  0.00 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Monotonic routing (8T)                 0.57%  651.25 sec  651.25 sec  0.00 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1c                                 0.59%  651.26 sec  651.26 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Two level Routing                      0.55%  651.26 sec  651.26 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Two Level Routing (Regular)          0.11%  651.26 sec  651.26 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Two Level Routing (Strong)           0.13%  651.26 sec  651.26 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1d                                 4.09%  651.26 sec  651.27 sec  0.01 sec  0.05 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Detoured routing (8T)                  4.03%  651.26 sec  651.27 sec  0.01 sec  0.05 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1e                                 0.21%  651.27 sec  651.27 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Route legalization                     0.04%  651.27 sec  651.27 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  651.27 sec  651.27 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1f                                 0.96%  651.27 sec  651.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Congestion clean                       0.91%  651.27 sec  651.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1g                                 0.29%  651.28 sec  651.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Post Routing                           0.25%  651.28 sec  651.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1h                                 0.29%  651.28 sec  651.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Post Routing                           0.24%  651.28 sec  651.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1l                                 0.12%  651.28 sec  651.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Layer assignment (8T)                  0.06%  651.28 sec  651.28 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | +-Net group 2                               29.87%  651.28 sec  651.39 sec  0.11 sec  0.20 sec 
[12/29 22:46:52    250s] (I)       | | | +-Generate topology (8T)                  11.95%  651.28 sec  651.32 sec  0.04 sec  0.04 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1a                                 1.73%  651.34 sec  651.34 sec  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Pattern routing (8T)                   0.38%  651.34 sec  651.34 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.38%  651.34 sec  651.34 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Add via demand to 2D                   0.65%  651.34 sec  651.34 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1b                                 0.72%  651.34 sec  651.35 sec  0.00 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Monotonic routing (8T)                 0.41%  651.34 sec  651.34 sec  0.00 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1c                                 0.58%  651.35 sec  651.35 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Two level Routing                      0.54%  651.35 sec  651.35 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Two Level Routing (Regular)          0.13%  651.35 sec  651.35 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Two Level Routing (Strong)           0.13%  651.35 sec  651.35 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1d                                 6.19%  651.35 sec  651.37 sec  0.02 sec  0.10 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Detoured routing (8T)                  6.13%  651.35 sec  651.37 sec  0.02 sec  0.10 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1e                                 0.22%  651.37 sec  651.37 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Route legalization                     0.06%  651.37 sec  651.37 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  651.37 sec  651.37 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1f                                 0.20%  651.37 sec  651.37 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Congestion clean                       0.15%  651.37 sec  651.37 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1g                                 1.09%  651.37 sec  651.38 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Post Routing                           1.04%  651.37 sec  651.38 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1h                                 0.91%  651.38 sec  651.38 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Post Routing                           0.86%  651.38 sec  651.38 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Phase 1l                                 2.24%  651.38 sec  651.39 sec  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | | | | +-Layer assignment (8T)                  0.49%  651.38 sec  651.39 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | +-Export cong map                              5.66%  651.39 sec  651.41 sec  0.02 sec  0.02 sec 
[12/29 22:46:52    250s] (I)       | | +-Export 2D cong map                         2.58%  651.40 sec  651.41 sec  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)       | +-Extract Global 3D Wires                      0.02%  651.41 sec  651.41 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | +-Track Assignment (8T)                        8.59%  651.41 sec  651.45 sec  0.03 sec  0.06 sec 
[12/29 22:46:52    250s] (I)       | | +-Initialization                             0.01%  651.41 sec  651.41 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | +-Track Assignment Kernel                    8.21%  651.42 sec  651.44 sec  0.03 sec  0.06 sec 
[12/29 22:46:52    250s] (I)       | | +-Free Memory                                0.00%  651.45 sec  651.45 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | +-Export                                       7.77%  651.45 sec  651.47 sec  0.03 sec  0.04 sec 
[12/29 22:46:52    250s] (I)       | | +-Export DB wires                            1.10%  651.45 sec  651.45 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Export all nets (8T)                     0.81%  651.45 sec  651.45 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | | +-Set wire vias (8T)                       0.17%  651.45 sec  651.45 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | | +-Report wirelength                          4.17%  651.45 sec  651.47 sec  0.02 sec  0.02 sec 
[12/29 22:46:52    250s] (I)       | | +-Update net boxes                           2.28%  651.47 sec  651.47 sec  0.01 sec  0.02 sec 
[12/29 22:46:52    250s] (I)       | | +-Update timing                              0.00%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)       | +-Postprocess design                           0.11%  651.47 sec  651.47 sec  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)      ======================= Summary by functions ========================
[12/29 22:46:52    250s] (I)       Lv  Step                                      %      Real       CPU 
[12/29 22:46:52    250s] (I)      ---------------------------------------------------------------------
[12/29 22:46:52    250s] (I)        0  Early Global Route                  100.00%  0.36 sec  0.54 sec 
[12/29 22:46:52    250s] (I)        1  Early Global Route kernel            98.64%  0.36 sec  0.54 sec 
[12/29 22:46:52    250s] (I)        2  Global Routing                       42.89%  0.16 sec  0.29 sec 
[12/29 22:46:52    250s] (I)        2  Import and model                     32.40%  0.12 sec  0.12 sec 
[12/29 22:46:52    250s] (I)        2  Track Assignment (8T)                 8.59%  0.03 sec  0.06 sec 
[12/29 22:46:52    250s] (I)        2  Export                                7.77%  0.03 sec  0.04 sec 
[12/29 22:46:52    250s] (I)        2  Export cong map                       5.66%  0.02 sec  0.02 sec 
[12/29 22:46:52    250s] (I)        2  Postprocess design                    0.11%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        3  Net group 2                          29.87%  0.11 sec  0.20 sec 
[12/29 22:46:52    250s] (I)        3  Create route DB                      23.12%  0.08 sec  0.09 sec 
[12/29 22:46:52    250s] (I)        3  Net group 1                          11.02%  0.04 sec  0.09 sec 
[12/29 22:46:52    250s] (I)        3  Track Assignment Kernel               8.21%  0.03 sec  0.06 sec 
[12/29 22:46:52    250s] (I)        3  Create place DB                       6.14%  0.02 sec  0.02 sec 
[12/29 22:46:52    250s] (I)        3  Report wirelength                     4.17%  0.02 sec  0.02 sec 
[12/29 22:46:52    250s] (I)        3  Export 2D cong map                    2.58%  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        3  Create route kernel                   2.57%  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        3  Update net boxes                      2.28%  0.01 sec  0.02 sec 
[12/29 22:46:52    250s] (I)        3  Export DB wires                       1.10%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        3  Initialization                        0.55%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        4  Import route data (8T)               22.86%  0.08 sec  0.08 sec 
[12/29 22:46:52    250s] (I)        4  Generate topology (8T)               12.00%  0.04 sec  0.04 sec 
[12/29 22:46:52    250s] (I)        4  Phase 1d                             10.28%  0.04 sec  0.16 sec 
[12/29 22:46:52    250s] (I)        4  Import place data                     6.09%  0.02 sec  0.02 sec 
[12/29 22:46:52    250s] (I)        4  Phase 1a                              2.64%  0.01 sec  0.02 sec 
[12/29 22:46:52    250s] (I)        4  Phase 1l                              2.36%  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        4  Phase 1b                              1.45%  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        4  Phase 1g                              1.39%  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        4  Phase 1h                              1.20%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        4  Phase 1c                              1.18%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        4  Phase 1f                              1.16%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        4  Export all nets (8T)                  0.81%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        4  Phase 1e                              0.43%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        4  Set wire vias (8T)                    0.17%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Model blockage capacity              15.28%  0.06 sec  0.06 sec 
[12/29 22:46:52    250s] (I)        5  Detoured routing (8T)                10.17%  0.04 sec  0.16 sec 
[12/29 22:46:52    250s] (I)        5  Read nets                             4.17%  0.02 sec  0.02 sec 
[12/29 22:46:52    250s] (I)        5  Read blockages ( Layer 2-5 )          3.05%  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        5  Post Routing                          2.39%  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        5  Read instances and placement          1.81%  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        5  Two level Routing                     1.09%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Congestion clean                      1.07%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Monotonic routing (8T)                0.98%  0.00 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        5  Initialize 3D grid graph              0.93%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Pattern Routing Avoiding Blockages    0.81%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Pattern routing (8T)                  0.76%  0.00 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        5  Add via demand to 2D                  0.65%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Layer assignment (8T)                 0.55%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Move terms for access (8T)            0.24%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Set up RC info                        0.11%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Route legalization                    0.10%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        5  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        6  Initialize 3D capacity               14.41%  0.05 sec  0.05 sec 
[12/29 22:46:52    250s] (I)        6  Read instance blockages               2.20%  0.01 sec  0.01 sec 
[12/29 22:46:52    250s] (I)        6  Read PG blockages                     0.47%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        6  Two Level Routing (Strong)            0.26%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        6  Two Level Routing (Regular)           0.24%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        6  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] (I)        7  Allocate memory for PG via list       0.06%  0.00 sec  0.00 sec 
[12/29 22:46:52    250s] Running post-eGR process
[12/29 22:46:52    250s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.6 real=0:00:00.4)
[12/29 22:46:52    250s]     Routing using eGR in eGR->NR Step done.
[12/29 22:46:52    250s]     Routing using NR in eGR->NR Step...
[12/29 22:46:52    250s] 
[12/29 22:46:52    250s] CCOPT: Preparing to route 2 clock nets with NanoRoute.
[12/29 22:46:52    250s]   All net are default rule.
[12/29 22:46:52    250s]   Preferred NanoRoute mode settings: Current
[12/29 22:46:52    250s]       Clock detailed routing...
[12/29 22:46:52    250s]         NanoRoute...
[12/29 22:46:52    250s] #% Begin globalDetailRoute (date=12/29 22:46:52, mem=3212.5M)
[12/29 22:46:52    250s] 
[12/29 22:46:52    250s] globalDetailRoute
[12/29 22:46:52    250s] 
[12/29 22:46:52    250s] #Start globalDetailRoute on Sun Dec 29 22:46:52 2024
[12/29 22:46:52    250s] #
[12/29 22:46:52    250s] ### Time Record (globalDetailRoute) is installed.
[12/29 22:46:52    250s] ### Time Record (Pre Callback) is installed.
[12/29 22:46:52    250s] ### Time Record (Pre Callback) is uninstalled.
[12/29 22:46:52    250s] ### Time Record (DB Import) is installed.
[12/29 22:46:52    250s] ### Time Record (Timing Data Generation) is installed.
[12/29 22:46:52    250s] ### Time Record (Timing Data Generation) is uninstalled.
[12/29 22:46:52    250s] ### info: trigger incremental cell import ( 121 new cells ).
[12/29 22:46:52    250s] ### info: trigger incremental reloading library data ( #cell = 121 ).
[12/29 22:46:52    250s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[12/29 22:46:52    250s] #WARNING (NRDB-2054) CELL_VIEW sky130_fd_io__top_ground_hvc_wpad,abstract LAYER met2 has an illegal 0 width or height rectangle.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 22:46:52    250s] ### Net info: total nets: 11497
[12/29 22:46:52    250s] ### Net info: dirty nets: 0
[12/29 22:46:52    250s] ### Net info: marked as disconnected nets: 0
[12/29 22:46:52    250s] #WARNING (NRDB-665) NET clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.0000 0.0000 1584.2400 1596.2000 ).
[12/29 22:46:52    250s] #WARNING (NRDB-665) NET prog_clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.0000 0.0000 1584.2400 1596.2000 ).
[12/29 22:46:52    250s] ### Net info: fully routed nets: 2
[12/29 22:46:52    250s] ### Net info: trivial (< 2 pins) nets: 2675
[12/29 22:46:52    250s] ### Net info: unrouted nets: 8820
[12/29 22:46:52    250s] ### Net info: re-extraction nets: 0
[12/29 22:46:52    250s] ### Net info: selected nets: 2
[12/29 22:46:52    250s] ### Net info: ignored nets: 0
[12/29 22:46:52    250s] ### Net info: skip routing nets: 0
[12/29 22:46:52    250s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:52    250s] ### import design signature (2): route=1020112396 fixed_route=1867987037 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1469378480 dirty_area=0 del_dirty_area=0 cell=772651813 placement=375811260 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1867987037 sns=1867987037 ppa_info=1337361697
[12/29 22:46:52    250s] ### Time Record (DB Import) is uninstalled.
[12/29 22:46:52    250s] #NanoRoute Version 23.31-s109_1 NR240401-0735/23_11-UB
[12/29 22:46:52    250s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:52    250s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:52    250s] ### Before assign design signature (3): route=1020112396 fixed_route=1867987037 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1469378480 dirty_area=0 del_dirty_area=0 cell=772651813 placement=375811260 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=1069576481 routing_via=1 timing=1867987037 sns=1867987037 ppa_info=1337361697
[12/29 22:46:52    250s] #
[12/29 22:46:52    250s] #Wire/Via statistics before line assignment ...
[12/29 22:46:52    250s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 22:46:52    250s] #
[12/29 22:46:52    250s] #  Routing Statistics
[12/29 22:46:52    250s] #
[12/29 22:46:52    250s] #-------------+-----------+-----+
[12/29 22:46:52    250s] #  Layer      | Length(um)| Vias|
[12/29 22:46:52    250s] #-------------+-----------+-----+
[12/29 22:46:52    250s] #  poly ( 0H) |          0|    0|
[12/29 22:46:52    250s] #  met1 ( 1H) |          0| 1478|
[12/29 22:46:52    250s] #  met2 ( 2V) |       5569| 1803|
[12/29 22:46:52    250s] #  met3 ( 3H) |       4319|  246|
[12/29 22:46:52    250s] #  met4 ( 4V) |       1088|  161|
[12/29 22:46:52    250s] #  met5 ( 5H) |        316|    0|
[12/29 22:46:52    250s] #-------------+-----------+-----+
[12/29 22:46:52    250s] #  Total      |      11292| 3688|
[12/29 22:46:52    250s] #-------------+-----------+-----+
[12/29 22:46:52    250s] #
[12/29 22:46:52    250s] # Total half perimeter of net bounding box: 1508 um.
[12/29 22:46:52    250s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:52    250s] ### Time Record (Data Preparation) is installed.
[12/29 22:46:52    250s] #Start routing data preparation on Sun Dec 29 22:46:52 2024
[12/29 22:46:52    250s] #
[12/29 22:46:52    250s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:52    250s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:52    250s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
[12/29 22:46:52    250s] ### Time Record (Cell Pin Access) is installed.
[12/29 22:46:52    250s] #Initial pin access analysis.
[12/29 22:46:52    251s] #Detail pin access analysis.
[12/29 22:46:52    251s] ### Time Record (Cell Pin Access) is uninstalled.
[12/29 22:46:52    251s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 22:46:52    251s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 22:46:52    251s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/29 22:46:52    251s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/29 22:46:52    251s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/29 22:46:52    251s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/29 22:46:52    251s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/29 22:46:52    251s] #pin_access_rlayer=2(met2)
[12/29 22:46:52    251s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/29 22:46:52    251s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/29 22:46:52    251s] #enable_dpt_layer_shield=F
[12/29 22:46:52    251s] #has_line_end_grid=F
[12/29 22:46:52    251s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3236.21 (MB), peak = 4899.24 (MB)
[12/29 22:46:52    251s] #Regenerating Ggrids automatically.
[12/29 22:46:52    251s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/29 22:46:52    251s] #Using automatically generated G-grids.
[12/29 22:46:52    251s] #Done routing data preparation.
[12/29 22:46:52    251s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.81 (MB), peak = 4899.24 (MB)
[12/29 22:46:52    251s] ### Time Record (Data Preparation) is uninstalled.
[12/29 22:46:52    251s] ### Time Record (Data Preparation) is installed.
[12/29 22:46:52    251s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:52    251s] ### Time Record (Data Preparation) is uninstalled.
[12/29 22:46:52    251s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:52    251s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:46:52    251s] eee: pegSigSF=1.070000
[12/29 22:46:52    251s] Initializing multi-corner resistance tables ...
[12/29 22:46:52    251s] eee: Grid unit RC data computation started
[12/29 22:46:52    251s] eee: Grid unit RC data computation completed
[12/29 22:46:52    251s] eee: l=1 avDens=0.102145 usedTrk=2461.024155 availTrk=24093.535421 sigTrk=2461.024155
[12/29 22:46:52    251s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[12/29 22:46:52    251s] eee: l=3 avDens=0.006913 usedTrk=14.826087 availTrk=2144.727022 sigTrk=14.826087
[12/29 22:46:52    251s] eee: l=4 avDens=0.041839 usedTrk=789.884637 availTrk=18879.044108 sigTrk=789.884637
[12/29 22:46:52    251s] eee: l=5 avDens=0.149780 usedTrk=494.586014 availTrk=3302.086238 sigTrk=494.586014
[12/29 22:46:52    251s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:46:52    251s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:46:52    251s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.403297 uaWl=0.000000 uaWlH=0.137600 aWlH=0.000000 lMod=0 pMax=0.841100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:46:52    251s] eee: NetCapCache creation started. (Current Mem: 7059.938M) 
[12/29 22:46:52    251s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 7059.938M) 
[12/29 22:46:52    251s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:46:52    251s] eee: Metal Layers Info:
[12/29 22:46:52    251s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:52    251s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:46:52    251s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:52    251s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:46:52    251s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:46:52    251s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:46:52    251s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:46:52    251s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:46:52    251s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:52    251s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:46:52    251s] ### Successfully loaded pre-route RC model
[12/29 22:46:52    251s] ### Time Record (Line Assignment) is installed.
[12/29 22:46:52    251s] #
[12/29 22:46:52    251s] #Distribution of nets:
[12/29 22:46:52    251s] #  
[12/29 22:46:52    251s] # #pin range           #net       % 
[12/29 22:46:52    251s] #------------------------------------
[12/29 22:46:52    251s] #          2            6876 ( 59.8%)
[12/29 22:46:52    251s] #          3            1138 (  9.9%)
[12/29 22:46:52    251s] #          4             189 (  1.6%)
[12/29 22:46:52    251s] #          5              54 (  0.5%)
[12/29 22:46:52    251s] #          6              94 (  0.8%)
[12/29 22:46:52    251s] #          7              11 (  0.1%)
[12/29 22:46:52    251s] #          8              15 (  0.1%)
[12/29 22:46:52    251s] #          9              42 (  0.4%)
[12/29 22:46:52    251s] #  10  -  19             207 (  1.8%)
[12/29 22:46:52    251s] #  20  -  29              84 (  0.7%)
[12/29 22:46:52    251s] #  30  -  39              57 (  0.5%)
[12/29 22:46:52    251s] #  40  -  49              11 (  0.1%)
[12/29 22:46:52    251s] #  50  -  59               2 (  0.0%)
[12/29 22:46:52    251s] #  60  -  69               8 (  0.1%)
[12/29 22:46:52    251s] #  1400-1499               2 (  0.0%)
[12/29 22:46:52    251s] #     >=2000               0 (  0.0%)
[12/29 22:46:52    251s] #
[12/29 22:46:52    251s] #Total: 11497 nets, 8790 non-trivial nets
[12/29 22:46:52    251s] #                                    #net       % 
[12/29 22:46:52    251s] #-------------------------------------------------
[12/29 22:46:52    251s] #  Fully global routed                  2 ( 0.0%)
[12/29 22:46:52    251s] #  Clock                                2
[12/29 22:46:52    251s] #  Extra space                          1
[12/29 22:46:52    251s] #  Prefer layer range                   2
[12/29 22:46:52    251s] #
[12/29 22:46:52    251s] #Nets in 2 layer ranges:
[12/29 22:46:52    251s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[12/29 22:46:52    251s] #---------------------------------------------------------
[12/29 22:46:52    251s] #               met3             met4           1 (  0.0%)
[12/29 22:46:52    251s] #          *    met3             ----           1 (  0.0%)
[12/29 22:46:52    251s] #
[12/29 22:46:52    251s] #2 nets selected.
[12/29 22:46:52    251s] #
[12/29 22:46:52    251s] ### 
[12/29 22:46:52    251s] ### Net length summary before Line Assignment:
[12/29 22:46:52    251s] ### Layer   H-Len   V-Len         Total       #Up-Via
[12/29 22:46:52    251s] ### -------------------------------------------------
[12/29 22:46:52    251s] ###  met1       0       0       0(  0%)    1478( 40%)
[12/29 22:46:52    251s] ###  met2       0    5569    5569( 49%)    1803( 49%)
[12/29 22:46:52    251s] ###  met3    4318       0    4318( 38%)     250(  7%)
[12/29 22:46:52    251s] ###  met4       0    1088    1088( 10%)     161(  4%)
[12/29 22:46:52    251s] ###  met5     316       0     316(  3%)       0(  0%)
[12/29 22:46:52    251s] ### -------------------------------------------------
[12/29 22:46:52    251s] ###          4634    6657   11292          3692      
[12/29 22:46:52    251s] #
[12/29 22:46:52    251s] #..
[12/29 22:46:52    251s] #
[12/29 22:46:52    251s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --2.23 [8]--
[12/29 22:46:52    251s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.99 [8]--
[12/29 22:46:52    251s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.95 [8]--
[12/29 22:46:53    251s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.93 [8]--
[12/29 22:46:53    251s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --2.29 [8]--
[12/29 22:46:53    251s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.97 [8]--
[12/29 22:46:53    251s] #Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.93 [8]--
[12/29 22:46:53    251s] #Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.94 [8]--
[12/29 22:46:53    251s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.94 [8]--
[12/29 22:46:53    251s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.91 [8]--
[12/29 22:46:53    251s] #Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.90 [8]--
[12/29 22:46:53    251s] #Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:4.8 GB --0.90 [8]--
[12/29 22:46:53    252s] ### 
[12/29 22:46:53    252s] ### Top 3 overlap violations ...
[12/29 22:46:53    252s] ###   Net: prog_clk[0]
[12/29 22:46:53    252s] ###     met2: (708.3300, 439.6710, 708.4700, 440.7890), length: 1.1180, total: 1.1180
[12/29 22:46:53    252s] ###       fixed object
[12/29 22:46:53    252s] ###   Net: prog_clk[0]
[12/29 22:46:53    252s] ###     met3: (708.4010, 439.5200, 708.8140, 439.8200), length: 0.4130, total: 0.4130
[12/29 22:46:53    252s] ###       fixed object
[12/29 22:46:53    252s] ###   Net: clk[0]
[12/29 22:46:53    252s] ###     met3: (514.7410, 439.5200, 514.7490, 439.8200), length: 0.0080, total: 0.0080
[12/29 22:46:53    252s] ###       fixed object
[12/29 22:46:53    252s] ### 
[12/29 22:46:53    252s] ### Net length and overlap summary after Line Assignment:
[12/29 22:46:53    252s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/29 22:46:53    252s] ### --------------------------------------------------------------------------
[12/29 22:46:53    252s] ###  met1      19       0      19(  0%)    1478( 44%)    0(  0%)     0(  0.0%)
[12/29 22:46:53    252s] ###  met2       0    5543    5543( 50%)    1619( 49%)    1( 33%)     1( 77.6%)
[12/29 22:46:53    252s] ###  met3    4299       0    4299( 39%)     194(  6%)    2( 67%)     0( 22.4%)
[12/29 22:46:53    252s] ###  met4       0    1119    1119( 10%)      34(  1%)    0(  0%)     0(  0.0%)
[12/29 22:46:53    252s] ###  met5     143       0     143(  1%)       0(  0%)    0(  0%)     0(  0.0%)
[12/29 22:46:53    252s] ### --------------------------------------------------------------------------
[12/29 22:46:53    252s] ###          4463    6663   11126          3325          3           1        
[12/29 22:46:53    252s] #
[12/29 22:46:53    252s] #Line Assignment statistics:
[12/29 22:46:53    252s] #Cpu time = 00:00:01
[12/29 22:46:53    252s] #Elapsed time = 00:00:00
[12/29 22:46:53    252s] #Increased memory = 7.61 (MB)
[12/29 22:46:53    252s] #Total memory = 3270.48 (MB)
[12/29 22:46:53    252s] #Peak memory = 4899.24 (MB)
[12/29 22:46:53    252s] #End Line Assignment: cpu:00:00:01, real:00:00:00, mem:3.2 GB, peak:4.8 GB --1.36 [8]--
[12/29 22:46:53    252s] ### Time Record (Line Assignment) is uninstalled.
[12/29 22:46:53    252s] ### After assign design signature (4): route=1006720324 fixed_route=1867987037 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1767159609 dirty_area=0 del_dirty_area=0 cell=772651813 placement=378039996 pin_access=1411867574 inst_pattern=1 inst_orient=1 halo=1429581896 via=1069576481 routing_via=1428595675 timing=1867987037 sns=1867987037 ppa_info=1337361697
[12/29 22:46:53    252s] #
[12/29 22:46:53    252s] #Wire/Via statistics after line assignment ...
[12/29 22:46:53    252s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 22:46:53    252s] #
[12/29 22:46:53    252s] #  Routing Statistics
[12/29 22:46:53    252s] #
[12/29 22:46:53    252s] #-------------+-----------+-----+
[12/29 22:46:53    252s] #  Layer      | Length(um)| Vias|
[12/29 22:46:53    252s] #-------------+-----------+-----+
[12/29 22:46:53    252s] #  poly ( 0H) |          0|    0|
[12/29 22:46:53    252s] #  met1 ( 1H) |         20| 1478|
[12/29 22:46:53    252s] #  met2 ( 2V) |       5544| 1619|
[12/29 22:46:53    252s] #  met3 ( 3H) |       4300|  194|
[12/29 22:46:53    252s] #  met4 ( 4V) |       1120|   34|
[12/29 22:46:53    252s] #  met5 ( 5H) |        143|    0|
[12/29 22:46:53    252s] #-------------+-----------+-----+
[12/29 22:46:53    252s] #  Total      |      11127| 3325|
[12/29 22:46:53    252s] #-------------+-----------+-----+
[12/29 22:46:53    252s] #
[12/29 22:46:53    252s] # Total half perimeter of net bounding box: 1508 um.
[12/29 22:46:53    252s] #Routing data preparation, pin analysis, line assignment statistics:
[12/29 22:46:53    252s] #Cpu time = 00:00:01
[12/29 22:46:53    252s] #Elapsed time = 00:00:01
[12/29 22:46:53    252s] #Increased memory = 31.39 (MB)
[12/29 22:46:53    252s] #Total memory = 3253.14 (MB)
[12/29 22:46:53    252s] #Peak memory = 4899.24 (MB)
[12/29 22:46:53    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:53    252s] #Skip comparing routing design signature in db-snapshot flow
[12/29 22:46:53    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:53    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:53    252s] #Using multithreading with 8 threads.
[12/29 22:46:53    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:53    252s] ### Time Record (Detail Routing) is installed.
[12/29 22:46:53    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:53    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:53    252s] ### Time Record (Data Preparation) is installed.
[12/29 22:46:53    252s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "5".
[12/29 22:46:53    252s] ### Time Record (Data Preparation) is uninstalled.
[12/29 22:46:53    252s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 22:46:53    252s] #
[12/29 22:46:53    252s] #Start Detail Routing..
[12/29 22:46:53    252s] #start initial detail routing ...
[12/29 22:46:53    252s] ### Design has 2 dirty nets
[12/29 22:46:53    255s] ### Gcell dirty-map stats: routing = 14.68%, drc-check-only = 1.30%
[12/29 22:46:53    255s] ### Gcell ext dirty-map stats: fill = 1168[3.93%] (met1 = 997[3.35%], met2 = 1074[3.61%], met3 = 927[3.12%], met4 = 215[0.72%], met5 = 41[0.14%]), total gcell = 29756
[12/29 22:46:53    255s] #   number of violations = 0
[12/29 22:46:53    255s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3293.21 (MB), peak = 4899.24 (MB)
[12/29 22:46:53    255s] #Complete Detail Routing.
[12/29 22:46:53    255s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 22:46:53    255s] #
[12/29 22:46:53    255s] #  Routing Statistics
[12/29 22:46:53    255s] #
[12/29 22:46:53    255s] #-------------+-----------+-----+
[12/29 22:46:53    255s] #  Layer      | Length(um)| Vias|
[12/29 22:46:53    255s] #-------------+-----------+-----+
[12/29 22:46:53    255s] #  poly ( 0H) |          0|    0|
[12/29 22:46:53    255s] #  met1 ( 1H) |          5| 1478|
[12/29 22:46:53    255s] #  met2 ( 2V) |       5718|  896|
[12/29 22:46:53    255s] #  met3 ( 3H) |       4177|  191|
[12/29 22:46:53    255s] #  met4 ( 4V) |       1132|   32|
[12/29 22:46:53    255s] #  met5 ( 5H) |        140|    0|
[12/29 22:46:53    255s] #-------------+-----------+-----+
[12/29 22:46:53    255s] #  Total      |      11172| 2597|
[12/29 22:46:53    255s] #-------------+-----------+-----+
[12/29 22:46:53    255s] #
[12/29 22:46:53    255s] # Total half perimeter of net bounding box: 1508 um.
[12/29 22:46:53    255s] #Total number of DRC violations = 0
[12/29 22:46:53    255s] ### Time Record (Detail Routing) is uninstalled.
[12/29 22:46:53    255s] #Cpu time = 00:00:03
[12/29 22:46:53    255s] #Elapsed time = 00:00:01
[12/29 22:46:53    255s] #Increased memory = 9.51 (MB)
[12/29 22:46:53    255s] #Total memory = 3262.65 (MB)
[12/29 22:46:53    255s] #Peak memory = 4899.24 (MB)
[12/29 22:46:53    255s] #detailRoute Statistics:
[12/29 22:46:53    255s] #Cpu time = 00:00:03
[12/29 22:46:53    255s] #Elapsed time = 00:00:01
[12/29 22:46:53    255s] #Increased memory = 9.51 (MB)
[12/29 22:46:53    255s] #Total memory = 3262.65 (MB)
[12/29 22:46:53    255s] #Peak memory = 4899.24 (MB)
[12/29 22:46:53    255s] ### Time Record (DB Export) is installed.
[12/29 22:46:53    255s] ### export design design signature (9): route=864074294 fixed_route=1867987037 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1264752749 dirty_area=0 del_dirty_area=0 cell=772651813 placement=378039996 pin_access=1411867574 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1867987037 sns=1867987037 ppa_info=1337361697
[12/29 22:46:53    255s] ### Time Record (DB Export) is uninstalled.
[12/29 22:46:53    255s] ### Time Record (Post Callback) is installed.
[12/29 22:46:53    255s] ### Time Record (Post Callback) is uninstalled.
[12/29 22:46:53    255s] #
[12/29 22:46:53    255s] #globalDetailRoute statistics:
[12/29 22:46:53    255s] #Cpu time = 00:00:05
[12/29 22:46:53    255s] #Elapsed time = 00:00:02
[12/29 22:46:53    255s] #Increased memory = 53.95 (MB)
[12/29 22:46:53    255s] #Total memory = 3266.41 (MB)
[12/29 22:46:53    255s] #Peak memory = 4899.24 (MB)
[12/29 22:46:53    255s] #Number of warnings = 33
[12/29 22:46:53    255s] #Total number of warnings = 35
[12/29 22:46:53    255s] #Number of fails = 0
[12/29 22:46:53    255s] #Total number of fails = 0
[12/29 22:46:53    255s] #Complete globalDetailRoute on Sun Dec 29 22:46:53 2024
[12/29 22:46:53    255s] #
[12/29 22:46:53    255s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1411867574 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[12/29 22:46:53    255s] ### Time Record (globalDetailRoute) is uninstalled.
[12/29 22:46:53    255s] #
[12/29 22:46:53    255s] #  Scalability Statistics
[12/29 22:46:53    255s] #
[12/29 22:46:53    255s] #-------------------------+---------+-------------+------------+
[12/29 22:46:53    255s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[12/29 22:46:53    255s] #-------------------------+---------+-------------+------------+
[12/29 22:46:53    255s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[12/29 22:46:53    255s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[12/29 22:46:53    255s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[12/29 22:46:53    255s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[12/29 22:46:53    255s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[12/29 22:46:53    255s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[12/29 22:46:53    255s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[12/29 22:46:53    255s] #  Line Assignment        | 00:00:01|     00:00:00|         1.0|
[12/29 22:46:53    255s] #  Detail Routing         | 00:00:03|     00:00:01|         1.0|
[12/29 22:46:53    255s] #  Entire Command         | 00:00:05|     00:00:02|         3.1|
[12/29 22:46:53    255s] #-------------------------+---------+-------------+------------+
[12/29 22:46:53    255s] #
[12/29 22:46:54    255s] #% End globalDetailRoute (date=12/29 22:46:53, total cpu=0:00:05.0, real=0:00:02.0, peak res=3258.9M, current mem=3258.9M)
[12/29 22:46:54    255s]         NanoRoute done. (took cpu=0:00:05.1 real=0:00:01.7)
[12/29 22:46:54    255s]       Clock detailed routing done.
[12/29 22:46:54    255s] Skipping check of guided vs. routed net lengths.
[12/29 22:46:54    255s] Set FIXED routing status on 2 net(s)
[12/29 22:46:54    255s] **WARN: (IMPCCOPT-5043):	Found a non-standard cell pad_prog_clk/gpio (sky130_fd_io__top_gpio_ovtv2). Its placement status will remain as PLACED.
[12/29 22:46:54    255s] **WARN: (IMPCCOPT-5043):	Found a non-standard cell pad_clk/gpio (sky130_fd_io__top_gpio_ovtv2). Its placement status will remain as PLACED.
[12/29 22:46:54    255s]       Route Remaining Unrouted Nets...
[12/29 22:46:54    255s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/29 22:46:54    255s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6973.2M, EPOCH TIME: 1735508814.042493
[12/29 22:46:54    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:54    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:54    255s] Cell fpga_top LLGs are deleted
[12/29 22:46:54    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:54    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:54    255s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:6973.2M, EPOCH TIME: 1735508814.042781
[12/29 22:46:54    255s] [oiLAM] Zs 5, 6
[12/29 22:46:54    255s] ### Creating LA Mngr. totSessionCpu=0:04:16 mem=6973.2M
[12/29 22:46:54    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:16 mem=6973.2M
[12/29 22:46:54    255s] Running pre-eGR process
[12/29 22:46:54    255s] [NR-eGR] Started Early Global Route ( Curr Mem: 6.66 MB )
[12/29 22:46:54    255s] (I)      Initializing eGR engine (regular)
[12/29 22:46:54    255s] Set min layer with default ( 2 )
[12/29 22:46:54    255s] Set max layer with default ( 127 )
[12/29 22:46:54    255s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:54    255s] Min route layer (adjusted) = 2
[12/29 22:46:54    255s] Max route layer (adjusted) = 5
[12/29 22:46:54    255s] (I)      clean place blk overflow:
[12/29 22:46:54    255s] (I)      H : enabled 1.00 0
[12/29 22:46:54    255s] (I)      V : enabled 1.00 0
[12/29 22:46:54    255s] (I)      Initializing eGR engine (regular)
[12/29 22:46:54    255s] Set min layer with default ( 2 )
[12/29 22:46:54    255s] Set max layer with default ( 127 )
[12/29 22:46:54    255s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:46:54    255s] Min route layer (adjusted) = 2
[12/29 22:46:54    255s] Max route layer (adjusted) = 5
[12/29 22:46:54    255s] (I)      clean place blk overflow:
[12/29 22:46:54    255s] (I)      H : enabled 1.00 0
[12/29 22:46:54    255s] (I)      V : enabled 1.00 0
[12/29 22:46:54    255s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.66 MB )
[12/29 22:46:54    255s] (I)      Running eGR Regular flow
[12/29 22:46:54    255s] (I)      # wire layers (front) : 6
[12/29 22:46:54    255s] (I)      # wire layers (back)  : 0
[12/29 22:46:54    255s] (I)      min wire layer : 1
[12/29 22:46:54    255s] (I)      max wire layer : 5
[12/29 22:46:54    255s] (I)      # cut layers (front) : 5
[12/29 22:46:54    255s] (I)      # cut layers (back)  : 0
[12/29 22:46:54    255s] (I)      min cut layer : 1
[12/29 22:46:54    255s] (I)      max cut layer : 4
[12/29 22:46:54    255s] (I)      ================================ Layers ================================
[12/29 22:46:54    255s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:54    255s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:46:54    255s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:54    255s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:46:54    255s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:46:54    255s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:54    255s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:46:54    255s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:46:54    255s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:46:54    255s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:54    255s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:46:54    255s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:46:54    255s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:46:54    255s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:46:54    255s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:54    255s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:46:54    255s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:46:54    255s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:46:54    255s] (I)      Started Import and model ( Curr Mem: 6.66 MB )
[12/29 22:46:54    255s] (I)      == Non-default Options ==
[12/29 22:46:54    255s] (I)      Maximum routing layer                              : 5
[12/29 22:46:54    255s] (I)      Top routing layer                                  : 5
[12/29 22:46:54    255s] (I)      Number of threads                                  : 8
[12/29 22:46:54    255s] (I)      Route tie net to shape                             : auto
[12/29 22:46:54    255s] (I)      Method to set GCell size                           : row
[12/29 22:46:54    255s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:46:54    255s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:46:54    255s] (I)      ============== Pin Summary ==============
[12/29 22:46:54    255s] (I)      +-------+--------+---------+------------+
[12/29 22:46:54    255s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:46:54    255s] (I)      +-------+--------+---------+------------+
[12/29 22:46:54    255s] (I)      |     1 |  31078 |   98.91 |        Pin |
[12/29 22:46:54    255s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:46:54    255s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:46:54    255s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:46:54    255s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:46:54    255s] (I)      +-------+--------+---------+------------+
[12/29 22:46:54    255s] (I)      Custom ignore net properties:
[12/29 22:46:54    255s] (I)      1 : NotLegal
[12/29 22:46:54    255s] (I)      Default ignore net properties:
[12/29 22:46:54    255s] (I)      1 : Special
[12/29 22:46:54    255s] (I)      2 : Analog
[12/29 22:46:54    255s] (I)      3 : Fixed
[12/29 22:46:54    255s] (I)      4 : Skipped
[12/29 22:46:54    255s] (I)      5 : MixedSignal
[12/29 22:46:54    255s] (I)      Prerouted net properties:
[12/29 22:46:54    255s] (I)      1 : NotLegal
[12/29 22:46:54    255s] (I)      2 : Special
[12/29 22:46:54    255s] (I)      3 : Analog
[12/29 22:46:54    255s] (I)      4 : Fixed
[12/29 22:46:54    255s] (I)      5 : Skipped
[12/29 22:46:54    255s] (I)      6 : MixedSignal
[12/29 22:46:54    255s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:46:54    255s] (I)      Use row-based GCell size
[12/29 22:46:54    255s] (I)      Use row-based GCell align
[12/29 22:46:54    255s] (I)      layer 0 area = 83000
[12/29 22:46:54    255s] (I)      layer 1 area = 67600
[12/29 22:46:54    255s] (I)      layer 2 area = 240000
[12/29 22:46:54    255s] (I)      layer 3 area = 240000
[12/29 22:46:54    255s] (I)      layer 4 area = 4000000
[12/29 22:46:54    255s] (I)      GCell unit size   : 4140
[12/29 22:46:54    255s] (I)      GCell multiplier  : 1
[12/29 22:46:54    255s] (I)      GCell row height  : 4140
[12/29 22:46:54    255s] (I)      Actual row height : 4140
[12/29 22:46:54    255s] (I)      GCell align ref   : 479320 479320
[12/29 22:46:54    255s] [NR-eGR] Track table information for default rule: 
[12/29 22:46:54    255s] [NR-eGR] met1 has single uniform track structure
[12/29 22:46:54    255s] [NR-eGR] met2 has single uniform track structure
[12/29 22:46:54    255s] [NR-eGR] met3 has single uniform track structure
[12/29 22:46:54    255s] [NR-eGR] met4 has single uniform track structure
[12/29 22:46:54    255s] [NR-eGR] met5 has single uniform track structure
[12/29 22:46:54    255s] (I)      ============== Default via ===============
[12/29 22:46:54    255s] (I)      +---+------------------+-----------------+
[12/29 22:46:54    255s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:46:54    255s] (I)      +---+------------------+-----------------+
[12/29 22:46:54    255s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:46:54    255s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:46:54    255s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:46:54    255s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:46:54    255s] (I)      +---+------------------+-----------------+
[12/29 22:46:54    255s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:46:54    255s] [NR-eGR] Read 6281 PG shapes
[12/29 22:46:54    255s] [NR-eGR] Read 0 clock shapes
[12/29 22:46:54    255s] [NR-eGR] Read 0 other shapes
[12/29 22:46:54    255s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:46:54    255s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:46:54    255s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:46:54    255s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:46:54    255s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:46:54    255s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:46:54    255s] [NR-eGR] #Other Blockages    : 0
[12/29 22:46:54    255s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:46:54    255s] [NR-eGR] #prerouted nets         : 2
[12/29 22:46:54    255s] [NR-eGR] #prerouted special nets : 0
[12/29 22:46:54    255s] [NR-eGR] #prerouted wires        : 2566
[12/29 22:46:54    255s] [NR-eGR] Read 8822 nets ( ignored 2 )
[12/29 22:46:54    255s] (I)        Front-side 8822 ( ignored 2 )
[12/29 22:46:54    255s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:46:54    255s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:46:54    255s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[12/29 22:46:54    255s] (I)      Reading macro buffers
[12/29 22:46:54    255s] (I)      Number of macro buffers: 0
[12/29 22:46:54    255s] (I)      early_global_route_priority property id does not exist.
[12/29 22:46:54    255s] (I)      Read Num Blocks=52067  Num Prerouted Wires=2566  Num CS=0
[12/29 22:46:54    255s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 1882
[12/29 22:46:54    255s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 562
[12/29 22:46:54    255s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 107
[12/29 22:46:54    255s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 15
[12/29 22:46:54    255s] (I)      Number of ignored nets                =      2
[12/29 22:46:54    255s] (I)      Number of connected nets              =      0
[12/29 22:46:54    255s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[12/29 22:46:54    255s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:46:54    255s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:46:54    255s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:46:54    255s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:46:54    255s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:46:54    255s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:46:54    255s] (I)      Ndr track 0 does not exist
[12/29 22:46:54    255s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:46:54    255s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:46:54    255s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:46:54    255s] (I)      Site width          :   460  (dbu)
[12/29 22:46:54    255s] (I)      Row height          :  4140  (dbu)
[12/29 22:46:54    255s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:46:54    255s] (I)      GCell width         :  4140  (dbu)
[12/29 22:46:54    255s] (I)      GCell height        :  4140  (dbu)
[12/29 22:46:54    255s] (I)      Grid                :   382   385     5
[12/29 22:46:54    255s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:46:54    255s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:46:54    255s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:46:54    255s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:46:54    255s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:46:54    255s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:46:54    255s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:46:54    255s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:46:54    255s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:46:54    255s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:46:54    255s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:46:54    255s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:46:54    255s] (I)      --------------------------------------------------------
[12/29 22:46:54    255s] 
[12/29 22:46:54    255s] [NR-eGR] ============ Routing rule table ============
[12/29 22:46:54    255s] [NR-eGR] Rule id: 0  Nets: 8788
[12/29 22:46:54    255s] [NR-eGR] ========================================
[12/29 22:46:54    255s] [NR-eGR] 
[12/29 22:46:54    255s] (I)      ======== NDR :  =========
[12/29 22:46:54    255s] (I)      +--------------+--------+
[12/29 22:46:54    255s] (I)      |           ID |      0 |
[12/29 22:46:54    255s] (I)      |         Name |        |
[12/29 22:46:54    255s] (I)      |      Default |    yes |
[12/29 22:46:54    255s] (I)      |  Clk Special |     no |
[12/29 22:46:54    255s] (I)      | Hard spacing |     no |
[12/29 22:46:54    255s] (I)      |    NDR track | (none) |
[12/29 22:46:54    255s] (I)      |      NDR via | (none) |
[12/29 22:46:54    255s] (I)      |  Extra space |      0 |
[12/29 22:46:54    255s] (I)      |      Shields |      0 |
[12/29 22:46:54    255s] (I)      |   Demand (H) |      1 |
[12/29 22:46:54    255s] (I)      |   Demand (V) |      1 |
[12/29 22:46:54    255s] (I)      |        #Nets |   8788 |
[12/29 22:46:54    255s] (I)      +--------------+--------+
[12/29 22:46:54    255s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:54    255s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:54    255s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:54    255s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:46:54    255s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:46:54    255s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:46:54    255s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:46:54    255s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:54    255s] (I)      ======== NDR :  =========
[12/29 22:46:54    255s] (I)      +--------------+--------+
[12/29 22:46:54    255s] (I)      |           ID |      1 |
[12/29 22:46:54    255s] (I)      |         Name |        |
[12/29 22:46:54    255s] (I)      |      Default |     no |
[12/29 22:46:54    255s] (I)      |  Clk Special |     no |
[12/29 22:46:54    255s] (I)      | Hard spacing |     no |
[12/29 22:46:54    255s] (I)      |    NDR track | (none) |
[12/29 22:46:54    255s] (I)      |      NDR via | (none) |
[12/29 22:46:54    255s] (I)      |  Extra space |      1 |
[12/29 22:46:54    255s] (I)      |      Shields |      0 |
[12/29 22:46:54    255s] (I)      |   Demand (H) |      2 |
[12/29 22:46:54    255s] (I)      |   Demand (V) |      2 |
[12/29 22:46:54    255s] (I)      |        #Nets |      0 |
[12/29 22:46:54    255s] (I)      +--------------+--------+
[12/29 22:46:54    255s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:54    255s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:46:54    255s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:54    255s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/29 22:46:54    255s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:54    255s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:46:54    255s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/29 22:46:54    255s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:46:54    255s] (I)      =============== Blocked Tracks ===============
[12/29 22:46:54    255s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:54    255s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:46:54    255s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:54    255s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:46:54    255s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:46:54    255s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:46:54    255s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:46:54    255s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:46:54    255s] (I)      +-------+---------+----------+---------------+
[12/29 22:46:54    255s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 6.68 MB )
[12/29 22:46:54    255s] (I)      Delete wires for 8788 nets (async)
[12/29 22:46:54    255s] (I)      Reset routing kernel
[12/29 22:46:54    255s] (I)      Started Global Routing ( Curr Mem: 6.68 MB )
[12/29 22:46:54    255s] (I)      totalPins=28429  totalGlobalPin=28303 (99.56%)
[12/29 22:46:54    255s] (I)      ================= Net Group Info =================
[12/29 22:46:54    255s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:54    255s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:46:54    255s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:54    255s] (I)      |  1 |           8788 |      met2(2) |   met5(5) |
[12/29 22:46:54    255s] (I)      +----+----------------+--------------+-----------+
[12/29 22:46:54    255s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:46:54    255s] (I)      total 2D Demand : 4148 = (1511 H, 2637 V)
[12/29 22:46:54    255s] (I)      #blocked GCells = 64770
[12/29 22:46:54    255s] (I)      #regions = 4
[12/29 22:46:54    255s] (I)      Adjusted 0 GCells for pin access
[12/29 22:46:54    255s] [NR-eGR] Layer group 1: route 8788 net(s) in layer range [2, 5]
[12/29 22:46:54    255s] (I)      
[12/29 22:46:54    255s] (I)      ============  Phase 1a Route ============
[12/29 22:46:54    255s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 106
[12/29 22:46:54    255s] (I)      Usage: 96387 = (48030 H, 48357 V) = (8.25% H, 4.31% V) = (1.988e+05um H, 2.002e+05um V)
[12/29 22:46:54    255s] (I)      
[12/29 22:46:54    255s] (I)      ============  Phase 1b Route ============
[12/29 22:46:54    255s] (I)      Usage: 96528 = (48045 H, 48483 V) = (8.25% H, 4.32% V) = (1.989e+05um H, 2.007e+05um V)
[12/29 22:46:54    255s] (I)      Overflow of layer group 1: 1.32% H + 0.06% V. EstWL: 3.996259e+05um
[12/29 22:46:54    255s] (I)      Congestion metric : 4.16%H 0.22%V, 4.38%HV
[12/29 22:46:54    255s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:46:54    255s] (I)      
[12/29 22:46:54    255s] (I)      ============  Phase 1c Route ============
[12/29 22:46:54    255s] (I)      Level2 Grid: 77 x 77
[12/29 22:46:54    255s] (I)      Usage: 96923 = (48214 H, 48709 V) = (8.28% H, 4.34% V) = (1.996e+05um H, 2.017e+05um V)
[12/29 22:46:54    255s] (I)      
[12/29 22:46:54    255s] (I)      ============  Phase 1d Route ============
[12/29 22:46:54    256s] (I)      Usage: 97377 = (48288 H, 49089 V) = (8.30% H, 4.38% V) = (1.999e+05um H, 2.032e+05um V)
[12/29 22:46:54    256s] (I)      
[12/29 22:46:54    256s] (I)      ============  Phase 1e Route ============
[12/29 22:46:54    256s] (I)      Usage: 97377 = (48288 H, 49089 V) = (8.30% H, 4.38% V) = (1.999e+05um H, 2.032e+05um V)
[12/29 22:46:54    256s] [NR-eGR] Early Global Route overflow of layer group 1: 1.11% H + 0.00% V. EstWL: 4.031408e+05um
[12/29 22:46:54    256s] (I)      
[12/29 22:46:54    256s] (I)      ============  Phase 1l Route ============
[12/29 22:46:54    256s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:46:54    256s] (I)      Layer  2:     691695     50031         0      600246      719946    (45.47%) 
[12/29 22:46:54    256s] (I)      Layer  3:     511966     94504      7294      465485      530049    (46.76%) 
[12/29 22:46:54    256s] (I)      Layer  4:     433320     24401       386      505753      481708    (51.22%) 
[12/29 22:46:54    256s] (I)      Layer  5:      71304      5667        57       92980       72942    (56.04%) 
[12/29 22:46:54    256s] (I)      Total:       1708285    174603      7737     1664464     1804643    (47.98%) 
[12/29 22:46:54    256s] (I)      
[12/29 22:46:54    256s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:46:54    256s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/29 22:46:54    256s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:46:54    256s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[12/29 22:46:54    256s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:46:54    256s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:54    256s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:46:54    256s] [NR-eGR]    met3 ( 3)      2954( 3.78%)       278( 0.36%)         6( 0.01%)   ( 4.15%) 
[12/29 22:46:54    256s] [NR-eGR]    met4 ( 4)       216( 0.30%)         2( 0.00%)         0( 0.00%)   ( 0.30%) 
[12/29 22:46:54    256s] [NR-eGR]    met5 ( 5)        56( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[12/29 22:46:54    256s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:46:54    256s] [NR-eGR]        Total      3226( 1.10%)       280( 0.10%)         6( 0.00%)   ( 1.19%) 
[12/29 22:46:54    256s] [NR-eGR] 
[12/29 22:46:54    256s] (I)      Finished Global Routing ( CPU: 0.71 sec, Real: 0.25 sec, Curr Mem: 6.68 MB )
[12/29 22:46:54    256s] (I)      Updating congestion map
[12/29 22:46:54    256s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:46:54    256s] [NR-eGR] Overflow after Early Global Route 2.87% H + 0.00% V
[12/29 22:46:54    256s] (I)      Running track assignment and export wires
[12/29 22:46:54    256s] (I)      ============= Track Assignment ============
[12/29 22:46:54    256s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.68 MB )
[12/29 22:46:54    256s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:46:54    256s] (I)      Run Multi-thread track assignment
[12/29 22:46:54    256s] (I)      Finished Track Assignment (8T) ( CPU: 0.15 sec, Real: 0.03 sec, Curr Mem: 6.71 MB )
[12/29 22:46:54    256s] (I)      Started Export ( Curr Mem: 6.71 MB )
[12/29 22:46:54    256s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:46:54    256s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/29 22:46:54    256s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:54    256s] [NR-eGR]               Length (um)   Vias 
[12/29 22:46:54    256s] [NR-eGR] ---------------------------------
[12/29 22:46:54    256s] [NR-eGR]  met1  (1H)             5  29600 
[12/29 22:46:54    256s] [NR-eGR]  met2  (2V)        181194  39888 
[12/29 22:46:54    256s] [NR-eGR]  met3  (3H)        188267   7650 
[12/29 22:46:54    256s] [NR-eGR]  met4  (4V)         38670   5837 
[12/29 22:46:54    256s] [NR-eGR]  met5  (5H)         20646      0 
[12/29 22:46:54    256s] [NR-eGR] ---------------------------------
[12/29 22:46:54    256s] [NR-eGR]        Total       428782  82975 
[12/29 22:46:54    256s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:54    256s] [NR-eGR] Total half perimeter of net bounding box: 321641um
[12/29 22:46:54    256s] [NR-eGR] Total length: 428782um, number of vias: 82975
[12/29 22:46:54    256s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:46:54    256s] (I)      == Layer wire length by net rule ==
[12/29 22:46:54    256s] (I)                     Default 
[12/29 22:46:54    256s] (I)      -----------------------
[12/29 22:46:54    256s] (I)       met1  (1H)        5um 
[12/29 22:46:54    256s] (I)       met2  (2V)   181194um 
[12/29 22:46:54    256s] (I)       met3  (3H)   188267um 
[12/29 22:46:54    256s] (I)       met4  (4V)    38670um 
[12/29 22:46:54    256s] (I)       met5  (5H)    20646um 
[12/29 22:46:54    256s] (I)      -----------------------
[12/29 22:46:54    256s] (I)             Total  428782um 
[12/29 22:46:54    256s] (I)      == Layer via count by net rule ==
[12/29 22:46:54    256s] (I)                    Default 
[12/29 22:46:54    256s] (I)      ----------------------
[12/29 22:46:54    256s] (I)       met1  (1H)     29600 
[12/29 22:46:54    256s] (I)       met2  (2V)     39888 
[12/29 22:46:54    256s] (I)       met3  (3H)      7650 
[12/29 22:46:54    256s] (I)       met4  (4V)      5837 
[12/29 22:46:54    256s] (I)       met5  (5H)         0 
[12/29 22:46:54    256s] (I)      ----------------------
[12/29 22:46:54    256s] (I)             Total    82975 
[12/29 22:46:54    256s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.04 sec, Curr Mem: 6.71 MB )
[12/29 22:46:54    256s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:54    256s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.07 sec, Real: 0.44 sec, Curr Mem: 6.71 MB )
[12/29 22:46:54    256s] [NR-eGR] Finished Early Global Route ( CPU: 1.08 sec, Real: 0.44 sec, Curr Mem: 6.66 MB )
[12/29 22:46:54    256s] (I)      ========================================= Runtime Summary ==========================================
[12/29 22:46:54    256s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[12/29 22:46:54    256s] (I)      ----------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s] (I)       Early Global Route                             100.00%  653.26 sec  653.71 sec  0.44 sec  1.08 sec 
[12/29 22:46:54    256s] (I)       +-Early Global Route kernel                     98.47%  653.27 sec  653.70 sec  0.44 sec  1.07 sec 
[12/29 22:46:54    256s] (I)       | +-Import and model                            19.11%  653.27 sec  653.35 sec  0.08 sec  0.09 sec 
[12/29 22:46:54    256s] (I)       | | +-Create place DB                            5.14%  653.27 sec  653.29 sec  0.02 sec  0.02 sec 
[12/29 22:46:54    256s] (I)       | | | +-Import place data                        5.10%  653.27 sec  653.29 sec  0.02 sec  0.02 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Read instances and placement           1.46%  653.27 sec  653.28 sec  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Read nets                              3.46%  653.28 sec  653.29 sec  0.02 sec  0.02 sec 
[12/29 22:46:54    256s] (I)       | | +-Create route DB                           11.29%  653.29 sec  653.34 sec  0.05 sec  0.05 sec 
[12/29 22:46:54    256s] (I)       | | | +-Import route data (8T)                  11.20%  653.29 sec  653.34 sec  0.05 sec  0.05 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Read blockages ( Layer 2-5 )           1.59%  653.30 sec  653.30 sec  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Read routing blockages               0.00%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Read instance blockages              1.03%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Read PG blockages                    0.26%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Read clock blockages                 0.01%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Read other blockages                 0.01%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Read halo blockages                  0.01%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Read boundary cut boxes              0.00%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Read blackboxes                        0.00%  653.30 sec  653.30 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Read prerouted                         0.25%  653.30 sec  653.31 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Read nets                              0.65%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Set up via pillars                     0.02%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Initialize 3D grid graph               0.39%  653.31 sec  653.31 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Model blockage capacity                6.66%  653.31 sec  653.34 sec  0.03 sec  0.03 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Initialize 3D capacity               6.23%  653.31 sec  653.34 sec  0.03 sec  0.03 sec 
[12/29 22:46:54    256s] (I)       | | +-Read aux data                              0.00%  653.34 sec  653.34 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | +-Others data preparation                    0.00%  653.34 sec  653.34 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | +-Create route kernel                        2.22%  653.34 sec  653.35 sec  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)       | +-Global Routing                              56.80%  653.35 sec  653.61 sec  0.25 sec  0.71 sec 
[12/29 22:46:54    256s] (I)       | | +-Initialization                             1.14%  653.35 sec  653.36 sec  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)       | | +-Net group 1                               53.56%  653.36 sec  653.60 sec  0.24 sec  0.69 sec 
[12/29 22:46:54    256s] (I)       | | | +-Generate topology (8T)                   1.77%  653.36 sec  653.37 sec  0.01 sec  0.04 sec 
[12/29 22:46:54    256s] (I)       | | | +-Phase 1a                                 7.46%  653.38 sec  653.42 sec  0.03 sec  0.08 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Pattern routing (8T)                   4.69%  653.38 sec  653.40 sec  0.02 sec  0.07 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.45%  653.40 sec  653.41 sec  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Add via demand to 2D                   1.00%  653.41 sec  653.42 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | +-Phase 1b                                 5.07%  653.42 sec  653.44 sec  0.02 sec  0.05 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Monotonic routing (8T)                 3.39%  653.42 sec  653.43 sec  0.02 sec  0.04 sec 
[12/29 22:46:54    256s] (I)       | | | +-Phase 1c                                 1.54%  653.44 sec  653.45 sec  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Two level Routing                      1.50%  653.44 sec  653.45 sec  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Two Level Routing (Regular)          1.04%  653.44 sec  653.44 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Two Level Routing (Strong)           0.20%  653.45 sec  653.45 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | +-Phase 1d                                22.24%  653.45 sec  653.54 sec  0.10 sec  0.32 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Detoured routing (8T)                 22.16%  653.45 sec  653.54 sec  0.10 sec  0.32 sec 
[12/29 22:46:54    256s] (I)       | | | +-Phase 1e                                 0.78%  653.55 sec  653.55 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Route legalization                     0.64%  653.55 sec  653.55 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | | | +-Legalize Blockage Violations         0.61%  653.55 sec  653.55 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | | +-Phase 1l                                11.06%  653.55 sec  653.60 sec  0.05 sec  0.17 sec 
[12/29 22:46:54    256s] (I)       | | | | +-Layer assignment (8T)                  9.98%  653.55 sec  653.60 sec  0.04 sec  0.17 sec 
[12/29 22:46:54    256s] (I)       | +-Export cong map                              4.80%  653.61 sec  653.63 sec  0.02 sec  0.02 sec 
[12/29 22:46:54    256s] (I)       | | +-Export 2D cong map                         1.39%  653.62 sec  653.63 sec  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)       | +-Extract Global 3D Wires                      0.74%  653.63 sec  653.63 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | +-Track Assignment (8T)                        6.76%  653.63 sec  653.66 sec  0.03 sec  0.15 sec 
[12/29 22:46:54    256s] (I)       | | +-Initialization                             0.16%  653.63 sec  653.63 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | | +-Track Assignment Kernel                    6.33%  653.63 sec  653.66 sec  0.03 sec  0.14 sec 
[12/29 22:46:54    256s] (I)       | | +-Free Memory                                0.00%  653.66 sec  653.66 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | +-Export                                       9.06%  653.66 sec  653.70 sec  0.04 sec  0.10 sec 
[12/29 22:46:54    256s] (I)       | | +-Export DB wires                            3.96%  653.66 sec  653.68 sec  0.02 sec  0.07 sec 
[12/29 22:46:54    256s] (I)       | | | +-Export all nets (8T)                     3.23%  653.66 sec  653.68 sec  0.01 sec  0.05 sec 
[12/29 22:46:54    256s] (I)       | | | +-Set wire vias (8T)                       0.39%  653.68 sec  653.68 sec  0.00 sec  0.01 sec 
[12/29 22:46:54    256s] (I)       | | +-Report wirelength                          3.42%  653.68 sec  653.70 sec  0.02 sec  0.02 sec 
[12/29 22:46:54    256s] (I)       | | +-Update net boxes                           1.50%  653.70 sec  653.70 sec  0.01 sec  0.02 sec 
[12/29 22:46:54    256s] (I)       | | +-Update timing                              0.00%  653.70 sec  653.70 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)       | +-Postprocess design                           0.08%  653.70 sec  653.70 sec  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)      ======================= Summary by functions ========================
[12/29 22:46:54    256s] (I)       Lv  Step                                      %      Real       CPU 
[12/29 22:46:54    256s] (I)      ---------------------------------------------------------------------
[12/29 22:46:54    256s] (I)        0  Early Global Route                  100.00%  0.44 sec  1.08 sec 
[12/29 22:46:54    256s] (I)        1  Early Global Route kernel            98.47%  0.44 sec  1.07 sec 
[12/29 22:46:54    256s] (I)        2  Global Routing                       56.80%  0.25 sec  0.71 sec 
[12/29 22:46:54    256s] (I)        2  Import and model                     19.11%  0.08 sec  0.09 sec 
[12/29 22:46:54    256s] (I)        2  Export                                9.06%  0.04 sec  0.10 sec 
[12/29 22:46:54    256s] (I)        2  Track Assignment (8T)                 6.76%  0.03 sec  0.15 sec 
[12/29 22:46:54    256s] (I)        2  Export cong map                       4.80%  0.02 sec  0.02 sec 
[12/29 22:46:54    256s] (I)        2  Extract Global 3D Wires               0.74%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        2  Postprocess design                    0.08%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        3  Net group 1                          53.56%  0.24 sec  0.69 sec 
[12/29 22:46:54    256s] (I)        3  Create route DB                      11.29%  0.05 sec  0.05 sec 
[12/29 22:46:54    256s] (I)        3  Track Assignment Kernel               6.33%  0.03 sec  0.14 sec 
[12/29 22:46:54    256s] (I)        3  Create place DB                       5.14%  0.02 sec  0.02 sec 
[12/29 22:46:54    256s] (I)        3  Export DB wires                       3.96%  0.02 sec  0.07 sec 
[12/29 22:46:54    256s] (I)        3  Report wirelength                     3.42%  0.02 sec  0.02 sec 
[12/29 22:46:54    256s] (I)        3  Create route kernel                   2.22%  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)        3  Update net boxes                      1.50%  0.01 sec  0.02 sec 
[12/29 22:46:54    256s] (I)        3  Export 2D cong map                    1.39%  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)        3  Initialization                        1.30%  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        4  Phase 1d                             22.24%  0.10 sec  0.32 sec 
[12/29 22:46:54    256s] (I)        4  Import route data (8T)               11.20%  0.05 sec  0.05 sec 
[12/29 22:46:54    256s] (I)        4  Phase 1l                             11.06%  0.05 sec  0.17 sec 
[12/29 22:46:54    256s] (I)        4  Phase 1a                              7.46%  0.03 sec  0.08 sec 
[12/29 22:46:54    256s] (I)        4  Import place data                     5.10%  0.02 sec  0.02 sec 
[12/29 22:46:54    256s] (I)        4  Phase 1b                              5.07%  0.02 sec  0.05 sec 
[12/29 22:46:54    256s] (I)        4  Export all nets (8T)                  3.23%  0.01 sec  0.05 sec 
[12/29 22:46:54    256s] (I)        4  Generate topology (8T)                1.77%  0.01 sec  0.04 sec 
[12/29 22:46:54    256s] (I)        4  Phase 1c                              1.54%  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)        4  Phase 1e                              0.78%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        4  Set wire vias (8T)                    0.39%  0.00 sec  0.01 sec 
[12/29 22:46:54    256s] (I)        5  Detoured routing (8T)                22.16%  0.10 sec  0.32 sec 
[12/29 22:46:54    256s] (I)        5  Layer assignment (8T)                 9.98%  0.04 sec  0.17 sec 
[12/29 22:46:54    256s] (I)        5  Model blockage capacity               6.66%  0.03 sec  0.03 sec 
[12/29 22:46:54    256s] (I)        5  Pattern routing (8T)                  4.69%  0.02 sec  0.07 sec 
[12/29 22:46:54    256s] (I)        5  Read nets                             4.11%  0.02 sec  0.02 sec 
[12/29 22:46:54    256s] (I)        5  Monotonic routing (8T)                3.39%  0.02 sec  0.04 sec 
[12/29 22:46:54    256s] (I)        5  Read blockages ( Layer 2-5 )          1.59%  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)        5  Two level Routing                     1.50%  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)        5  Read instances and placement          1.46%  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)        5  Pattern Routing Avoiding Blockages    1.45%  0.01 sec  0.01 sec 
[12/29 22:46:54    256s] (I)        5  Add via demand to 2D                  1.00%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        5  Route legalization                    0.64%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        5  Initialize 3D grid graph              0.39%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        5  Read prerouted                        0.25%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        5  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        6  Initialize 3D capacity                6.23%  0.03 sec  0.03 sec 
[12/29 22:46:54    256s] (I)        6  Two Level Routing (Regular)           1.04%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        6  Read instance blockages               1.03%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        6  Legalize Blockage Violations          0.61%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        6  Read PG blockages                     0.26%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        6  Two Level Routing (Strong)            0.20%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] (I)        7  Allocate memory for PG via list       0.06%  0.00 sec  0.00 sec 
[12/29 22:46:54    256s] Running post-eGR process
[12/29 22:46:54    256s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.1 real=0:00:00.5)
[12/29 22:46:54    256s]     Routing using NR in eGR->NR Step done.
[12/29 22:46:54    256s] Net route status summary:
[12/29 22:46:54    256s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:54    256s]   Non-clock: 11495 (unrouted=2707, trialRouted=8788, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2675, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:54    256s] 
[12/29 22:46:54    256s] CCOPT: Done with clock implementation routing.
[12/29 22:46:54    256s] 
[12/29 22:46:54    256s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.8 real=0:00:02.6)
[12/29 22:46:54    256s]   Clock implementation routing done.
[12/29 22:46:54    256s]   Leaving CCOpt scope - extractRC...
[12/29 22:46:54    256s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/29 22:46:54    256s] Extraction called for design 'fpga_top' of instances=8758 and nets=11497 using extraction engine 'preRoute' .
[12/29 22:46:54    256s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:46:54    256s] RC Extraction called in multi-corner(1) mode.
[12/29 22:46:54    256s] RCMode: PreRoute
[12/29 22:46:54    256s]       RC Corner Indexes            0   
[12/29 22:46:54    256s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:46:54    256s] Resistance Scaling Factor    : 1.00000 
[12/29 22:46:54    256s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:46:54    256s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:46:54    256s] Shrink Factor                : 1.00000
[12/29 22:46:54    256s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:46:54    256s] Using Quantus QRC technology file ...
[12/29 22:46:54    256s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:46:54    256s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:46:54    256s] eee: pegSigSF=1.070000
[12/29 22:46:54    256s] Initializing multi-corner resistance tables ...
[12/29 22:46:54    256s] eee: Grid unit RC data computation started
[12/29 22:46:54    256s] eee: Grid unit RC data computation completed
[12/29 22:46:54    256s] eee: l=1 avDens=0.102150 usedTrk=2461.146379 availTrk=24093.535421 sigTrk=2461.146379
[12/29 22:46:54    256s] eee: l=2 avDens=0.097633 usedTrk=4376.673679 availTrk=44827.992725 sigTrk=4376.673679
[12/29 22:46:54    256s] eee: l=3 avDens=0.149807 usedTrk=4562.338530 availTrk=30454.867398 sigTrk=4562.338530
[12/29 22:46:54    256s] eee: l=4 avDens=0.060095 usedTrk=1723.930534 availTrk=28686.799927 sigTrk=1723.930534
[12/29 22:46:54    256s] eee: l=5 avDens=0.169491 usedTrk=993.286015 availTrk=5860.392249 sigTrk=993.286015
[12/29 22:46:54    256s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:46:54    256s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:46:54    256s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.324122 uaWl=1.000000 uaWlH=0.139000 aWlH=0.000000 lMod=0 pMax=0.841300 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:46:54    256s] eee: NetCapCache creation started. (Current Mem: 6974.656M) 
[12/29 22:46:54    256s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6974.656M) 
[12/29 22:46:54    256s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:46:54    256s] eee: Metal Layers Info:
[12/29 22:46:54    256s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:54    256s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:46:54    256s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:54    256s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:46:54    256s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:46:54    256s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:46:54    256s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:46:54    256s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:46:54    256s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:46:54    256s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:46:54    256s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 6974.656M)
[12/29 22:46:54    256s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/29 22:46:54    256s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/29 22:46:54    256s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 22:46:54    256s] End AAE Lib Interpolated Model. (MEM=6974.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:46:54    256s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    256s]   Clock DAG hash after routing clock trees: 21865392528246420 13127879883598604018
[12/29 22:46:54    256s]   CTS services accumulated run-time stats after routing clock trees:
[12/29 22:46:54    256s]     delay calculator: calls=1263, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:54    256s]     steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:54    256s]   Clock DAG stats after routing clock trees:
[12/29 22:46:54    256s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:54    256s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:54    256s]     misc counts      : r=2, pp=0, mci=0
[12/29 22:46:54    256s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:54    256s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:54    256s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:54    256s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:54    256s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    256s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    256s]   Clock DAG net violations after routing clock trees:
[12/29 22:46:54    256s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:54    256s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/29 22:46:54    256s]     Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:54    256s]   Primary reporting skew groups after routing clock trees:
[12/29 22:46:54    256s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    256s]         min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    256s]         max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    256s]   Skew group summary after routing clock trees:
[12/29 22:46:54    256s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    256s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    256s]   CCOpt::Phase::Routing done. (took cpu=0:00:07.0 real=0:00:02.8)
[12/29 22:46:54    256s]   CCOpt::Phase::PostConditioning...
[12/29 22:46:54    256s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:46:54    256s]   Leaving CCOpt scope - Initializing placement interface...
[12/29 22:46:54    256s] OPERPROF: Starting DPlace-Init at level 1, MEM:7071.0M, EPOCH TIME: 1735508814.635917
[12/29 22:46:54    256s] Processing tracks to init pin-track alignment.
[12/29 22:46:54    256s] z: 2, totalTracks: 1
[12/29 22:46:54    256s] z: 4, totalTracks: 1
[12/29 22:46:54    256s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:54    256s] Cell fpga_top LLGs are deleted
[12/29 22:46:54    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:54    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:54    256s] # Building fpga_top llgBox search-tree.
[12/29 22:46:54    256s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7071.0M, EPOCH TIME: 1735508814.639135
[12/29 22:46:54    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:54    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:54    256s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7071.0M, EPOCH TIME: 1735508814.639325
[12/29 22:46:54    256s] Max number of tech site patterns supported in site array is 256.
[12/29 22:46:54    256s] Core basic site is CoreSite
[12/29 22:46:54    256s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:46:54    256s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:46:54    256s] Fast DP-INIT is on for default
[12/29 22:46:54    256s] Keep-away cache is enable on metals: 1-5
[12/29 22:46:54    256s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:46:54    256s] Atter site array init, number of instance map data is 0.
[12/29 22:46:54    256s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.013, REAL:0.007, MEM:7071.0M, EPOCH TIME: 1735508814.646417
[12/29 22:46:54    256s] 
[12/29 22:46:54    256s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:54    256s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:54    256s] OPERPROF:     Starting CMU at level 3, MEM:7071.0M, EPOCH TIME: 1735508814.649777
[12/29 22:46:54    256s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:7071.0M, EPOCH TIME: 1735508814.650403
[12/29 22:46:54    256s] 
[12/29 22:46:54    256s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:54    256s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.012, MEM:7071.0M, EPOCH TIME: 1735508814.651074
[12/29 22:46:54    256s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7071.0M, EPOCH TIME: 1735508814.651121
[12/29 22:46:54    256s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7071.0M, EPOCH TIME: 1735508814.651263
[12/29 22:46:54    256s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7071.0MB).
[12/29 22:46:54    256s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.016, MEM:7071.0M, EPOCH TIME: 1735508814.651978
[12/29 22:46:54    256s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    256s]   Removing CTS place status from clock tree and sinks.
[12/29 22:46:54    256s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/29 22:46:54    256s]   Legalizer reserving space for clock trees
[12/29 22:46:54    256s]   PostConditioning...
[12/29 22:46:54    256s]     PostConditioning active optimizations:
[12/29 22:46:54    256s]      - DRV fixing with initial upsizing, sizing and buffering
[12/29 22:46:54    256s]      - Skew fixing with sizing
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     Currently running CTS, using active skew data
[12/29 22:46:54    256s]     ProEngine running partially connected to DB
[12/29 22:46:54    256s]     Reset bufferability constraints...
[12/29 22:46:54    256s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/29 22:46:54    256s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    256s]     PostConditioning Upsizing To Fix DRVs...
[12/29 22:46:54    256s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 21865392528246420 13127879883598604018
[12/29 22:46:54    256s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/29 22:46:54    256s]         delay calculator: calls=1263, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:54    256s]         steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:54    256s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/29 22:46:54    256s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Statistics: Fix DRVs (initial upsizing):
[12/29 22:46:54    256s]       ========================================
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Cell changes by Net Type:
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       top                0            0           0            0                    0                0
[12/29 22:46:54    256s]       trunk              0            0           0            0                    0                0
[12/29 22:46:54    256s]       leaf               0            0           0            0                    0                0
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       Total              0            0           0            0                    0                0
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/29 22:46:54    256s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 21865392528246420 13127879883598604018
[12/29 22:46:54    256s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/29 22:46:54    256s]         delay calculator: calls=1263, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:54    256s]         steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:54    256s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/29 22:46:54    256s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:54    256s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:54    256s]         misc counts      : r=2, pp=0, mci=0
[12/29 22:46:54    256s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:54    256s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:54    256s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:54    256s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:54    256s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    256s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    256s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/29 22:46:54    256s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:54    256s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/29 22:46:54    256s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:54    256s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/29 22:46:54    256s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:54    256s]             min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    256s]             max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    256s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/29 22:46:54    256s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:54    256s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:54    256s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:54    256s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    256s]     Recomputing CTS skew targets...
[12/29 22:46:54    256s]     Resolving skew group constraints...
[12/29 22:46:54    256s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/29 22:46:54    256s]     Resolving skew group constraints done.
[12/29 22:46:54    256s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    256s]     PostConditioning Fixing DRVs...
[12/29 22:46:54    256s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 21865392528246420 13127879883598604018
[12/29 22:46:54    256s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/29 22:46:54    256s]         delay calculator: calls=1263, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:54    256s]         steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:54    256s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/29 22:46:54    256s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Statistics: Fix DRVs (cell sizing):
[12/29 22:46:54    256s]       ===================================
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Cell changes by Net Type:
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       top                0            0           0            0                    0                0
[12/29 22:46:54    256s]       trunk              0            0           0            0                    0                0
[12/29 22:46:54    256s]       leaf               0            0           0            0                    0                0
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       Total              0            0           0            0                    0                0
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/29 22:46:54    256s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 21865392528246420 13127879883598604018
[12/29 22:46:54    256s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/29 22:46:54    256s]         delay calculator: calls=1263, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:54    256s]         steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:54    256s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/29 22:46:54    256s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:54    256s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:54    256s]         misc counts      : r=2, pp=0, mci=0
[12/29 22:46:54    256s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:54    256s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:54    256s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:54    256s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:54    256s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    256s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    256s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/29 22:46:54    256s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:54    256s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/29 22:46:54    256s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:54    256s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/29 22:46:54    256s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:54    256s]             min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    256s]             max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    256s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/29 22:46:54    256s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:54    256s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 22:46:54    256s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:54    256s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    256s]     Buffering to fix DRVs...
[12/29 22:46:54    256s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/29 22:46:54    256s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/29 22:46:54    256s]     Inserted 0 buffers and inverters.
[12/29 22:46:54    256s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/29 22:46:54    256s]     CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/29 22:46:54    256s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 21865392528246420 13127879883598604018
[12/29 22:46:54    256s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/29 22:46:54    256s]       delay calculator: calls=1263, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:54    256s]       steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:54    256s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/29 22:46:54    256s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:54    256s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:54    256s]       misc counts      : r=2, pp=0, mci=0
[12/29 22:46:54    256s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:54    256s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:54    256s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:54    256s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:54    256s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    256s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    256s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/29 22:46:54    256s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:54    256s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/29 22:46:54    256s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:54    256s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/29 22:46:54    256s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    256s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    256s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    256s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/29 22:46:54    256s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    256s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    256s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     Slew Diagnostics: After DRV fixing
[12/29 22:46:54    256s]     ==================================
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     Global Causes:
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     -----
[12/29 22:46:54    256s]     Cause
[12/29 22:46:54    256s]     -----
[12/29 22:46:54    256s]       (empty table)
[12/29 22:46:54    256s]     -----
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     Top 5 overslews:
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     ---------------------------------
[12/29 22:46:54    256s]     Overslew    Causes    Driving Pin
[12/29 22:46:54    256s]     ---------------------------------
[12/29 22:46:54    256s]       (empty table)
[12/29 22:46:54    256s]     ---------------------------------
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     -------------------
[12/29 22:46:54    256s]     Cause    Occurences
[12/29 22:46:54    256s]     -------------------
[12/29 22:46:54    256s]       (empty table)
[12/29 22:46:54    256s]     -------------------
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     -------------------
[12/29 22:46:54    256s]     Cause    Occurences
[12/29 22:46:54    256s]     -------------------
[12/29 22:46:54    256s]       (empty table)
[12/29 22:46:54    256s]     -------------------
[12/29 22:46:54    256s]     
[12/29 22:46:54    256s]     PostConditioning Fixing Skew by cell sizing...
[12/29 22:46:54    256s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 21865392528246420 13127879883598604018
[12/29 22:46:54    256s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/29 22:46:54    256s]         delay calculator: calls=1263, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:54    256s]         steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:54    256s]       Path optimization required 0 stage delay updates 
[12/29 22:46:54    256s]       Resized 0 clock insts to decrease delay.
[12/29 22:46:54    256s]       Fixing short paths with downsize only
[12/29 22:46:54    256s]       Path optimization required 0 stage delay updates 
[12/29 22:46:54    256s]       Resized 0 clock insts to increase delay.
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Statistics: Fix Skew (cell sizing):
[12/29 22:46:54    256s]       ===================================
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Cell changes by Net Type:
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       top                0            0           0            0                    0                0
[12/29 22:46:54    256s]       trunk              0            0           0            0                    0                0
[12/29 22:46:54    256s]       leaf               0            0           0            0                    0                0
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       Total              0            0           0            0                    0                0
[12/29 22:46:54    256s]       -------------------------------------------------------------------------------------------------
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/29 22:46:54    256s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/29 22:46:54    256s]       
[12/29 22:46:54    256s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 21865392528246420 13127879883598604018
[12/29 22:46:54    256s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/29 22:46:54    256s]         delay calculator: calls=1263, total_wall_time=0.027s, mean_wall_time=0.022ms
[12/29 22:46:54    256s]         steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:54    256s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/29 22:46:54    256s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:54    256s]         sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:54    256s]         misc counts      : r=2, pp=0, mci=0
[12/29 22:46:54    256s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:54    256s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:54    256s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:54    256s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:54    256s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    256s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    256s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/29 22:46:54    256s]         Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:54    256s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/29 22:46:54    256s]         Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:54    256s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/29 22:46:54    256s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    256s]             min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    256s]             max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    256s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/29 22:46:54    256s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    256s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    256s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:54    256s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    256s]     Reconnecting optimized routes...
[12/29 22:46:54    256s]     Reset timing graph...
[12/29 22:46:54    256s] Ignoring AAE DB Resetting ...
[12/29 22:46:54    256s]     Reset timing graph done.
[12/29 22:46:54    256s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    256s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/29 22:46:54    256s]     Set dirty flag on 0 instances, 0 nets
[12/29 22:46:54    256s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 22:46:54    256s]   PostConditioning done.
[12/29 22:46:54    256s] Net route status summary:
[12/29 22:46:54    256s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:54    256s]   Non-clock: 11495 (unrouted=2707, trialRouted=8788, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2675, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 22:46:54    256s]   Update timing and DAG stats after post-conditioning...
[12/29 22:46:54    256s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    257s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 22:46:54    257s] End AAE Lib Interpolated Model. (MEM=7070.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:46:54    257s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    257s]   Clock DAG hash after post-conditioning: 21865392528246420 13127879883598604018
[12/29 22:46:54    257s]   CTS services accumulated run-time stats after post-conditioning:
[12/29 22:46:54    257s]     delay calculator: calls=1265, total_wall_time=0.028s, mean_wall_time=0.022ms
[12/29 22:46:54    257s]     steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:54    257s]   Clock DAG stats after post-conditioning:
[12/29 22:46:54    257s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:54    257s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:54    257s]     misc counts      : r=2, pp=0, mci=0
[12/29 22:46:54    257s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:54    257s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:54    257s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:54    257s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:54    257s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    257s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:54    257s]   Clock DAG net violations after post-conditioning:
[12/29 22:46:54    257s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:54    257s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/29 22:46:54    257s]     Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:54    257s]   Primary reporting skew groups after post-conditioning:
[12/29 22:46:54    257s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    257s]         min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    257s]         max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:54    257s]   Skew group summary after post-conditioning:
[12/29 22:46:54    257s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    257s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:54    257s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/29 22:46:54    257s]   Setting CTS place status to fixed for clock tree and sinks.
[12/29 22:46:54    257s]   numClockCells = 3, numClockCellsFixed = 3, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/29 22:46:54    257s]   Post-balance tidy up or trial balance steps...
[12/29 22:46:54    257s]   Clock DAG hash at end of CTS: 21865392528246420 13127879883598604018
[12/29 22:46:54    257s]   CTS services accumulated run-time stats at end of CTS:
[12/29 22:46:54    257s]     delay calculator: calls=1265, total_wall_time=0.028s, mean_wall_time=0.022ms
[12/29 22:46:54    257s]     steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Clock DAG stats at end of CTS:
[12/29 22:46:54    257s]   ==============================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   -------------------------------------------------------
[12/29 22:46:54    257s]   Cell type                 Count    Area     Capacitance
[12/29 22:46:54    257s]   -------------------------------------------------------
[12/29 22:46:54    257s]   Buffers                     0      0.000       0.000
[12/29 22:46:54    257s]   Inverters                   0      0.000       0.000
[12/29 22:46:54    257s]   Integrated Clock Gates      0      0.000       0.000
[12/29 22:46:54    257s]   Discrete Clock Gates        0      0.000       0.000
[12/29 22:46:54    257s]   Clock Logic                 0      0.000       0.000
[12/29 22:46:54    257s]   All                         0      0.000       0.000
[12/29 22:46:54    257s]   -------------------------------------------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Clock DAG miscellaneous counts at end of CTS:
[12/29 22:46:54    257s]   =============================================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   ------------------------------
[12/29 22:46:54    257s]   Type                     Count
[12/29 22:46:54    257s]   ------------------------------
[12/29 22:46:54    257s]   Roots                      2
[12/29 22:46:54    257s]   Preserved Ports            0
[12/29 22:46:54    257s]   Multiple Clock Inputs      0
[12/29 22:46:54    257s]   ------------------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Clock DAG sink counts at end of CTS:
[12/29 22:46:54    257s]   ====================================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   -------------------------
[12/29 22:46:54    257s]   Sink type           Count
[12/29 22:46:54    257s]   -------------------------
[12/29 22:46:54    257s]   Regular             1478
[12/29 22:46:54    257s]   Enable Latch           0
[12/29 22:46:54    257s]   Load Capacitance       0
[12/29 22:46:54    257s]   Antenna Diode          0
[12/29 22:46:54    257s]   Node Sink              0
[12/29 22:46:54    257s]   Total               1478
[12/29 22:46:54    257s]   -------------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Clock DAG wire lengths at end of CTS:
[12/29 22:46:54    257s]   =====================================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   --------------------
[12/29 22:46:54    257s]   Type     Wire Length
[12/29 22:46:54    257s]   --------------------
[12/29 22:46:54    257s]   Top         0.000
[12/29 22:46:54    257s]   Trunk       0.000
[12/29 22:46:54    257s]   Leaf        0.000
[12/29 22:46:54    257s]   Total       0.000
[12/29 22:46:54    257s]   --------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Clock DAG hp wire lengths at end of CTS:
[12/29 22:46:54    257s]   ========================================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   -----------------------
[12/29 22:46:54    257s]   Type     hp Wire Length
[12/29 22:46:54    257s]   -----------------------
[12/29 22:46:54    257s]   Top          0.000
[12/29 22:46:54    257s]   Trunk        0.000
[12/29 22:46:54    257s]   Leaf         0.000
[12/29 22:46:54    257s]   Total        0.000
[12/29 22:46:54    257s]   -----------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Clock DAG capacitances at end of CTS:
[12/29 22:46:54    257s]   =====================================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   --------------------------------
[12/29 22:46:54    257s]   Type     Gate     Wire     Total
[12/29 22:46:54    257s]   --------------------------------
[12/29 22:46:54    257s]   Top      0.000    0.000    0.000
[12/29 22:46:54    257s]   Trunk    0.000    0.000    0.000
[12/29 22:46:54    257s]   Leaf     0.000    0.000    0.000
[12/29 22:46:54    257s]   Total    0.000    0.000    0.000
[12/29 22:46:54    257s]   --------------------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Clock DAG sink capacitances at end of CTS:
[12/29 22:46:54    257s]   ==========================================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   -----------------------------------------------
[12/29 22:46:54    257s]   Total    Average    Std. Dev.    Min      Max
[12/29 22:46:54    257s]   -----------------------------------------------
[12/29 22:46:54    257s]   0.000     0.000       0.000      0.000    0.000
[12/29 22:46:54    257s]   -----------------------------------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Clock DAG net violations at end of CTS:
[12/29 22:46:54    257s]   =======================================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   -----------------------------------------------------------------------------
[12/29 22:46:54    257s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[12/29 22:46:54    257s]   -----------------------------------------------------------------------------
[12/29 22:46:54    257s]   Fanout      -        1       1358          0        1358    [1358]
[12/29 22:46:54    257s]   -----------------------------------------------------------------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/29 22:46:54    257s]   ====================================================================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:54    257s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[12/29 22:46:54    257s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:54    257s]   Leaf        0.255       2       0.000       0.000      0.000    0.000    {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}         -
[12/29 22:46:54    257s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Primary reporting skew groups summary at end of CTS:
[12/29 22:46:54    257s]   ====================================================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:54    257s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[12/29 22:46:54    257s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:54    257s]   MAX_DELAY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.224         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[12/29 22:46:54    257s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Skew group summary at end of CTS:
[12/29 22:46:54    257s]   =================================
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:54    257s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[12/29 22:46:54    257s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:54    257s]   MAX_DELAY:setup.late    clk[0]/CONSTRAINTS         0.000     0.000     0.000       0.224         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[12/29 22:46:54    257s]   MAX_DELAY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.224         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[12/29 22:46:54    257s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Found a total of 0 clock tree pins with a slew violation.
[12/29 22:46:54    257s]   
[12/29 22:46:54    257s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:54    257s] Synthesizing clock trees done.
[12/29 22:46:54    257s] Tidy Up And Update Timing...
[12/29 22:46:54    257s] External - Set all clocks to propagated mode...
[12/29 22:46:54    257s] Innovus updating I/O latencies
[12/29 22:46:55    257s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:46:55    257s] #################################################################################
[12/29 22:46:55    257s] # Design Stage: PreRoute
[12/29 22:46:55    257s] # Design Name: fpga_top
[12/29 22:46:55    257s] # Design Mode: 130nm
[12/29 22:46:55    257s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:46:55    257s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:46:55    257s] # Signoff Settings: SI Off 
[12/29 22:46:55    257s] #################################################################################
[12/29 22:46:55    258s] Topological Sorting (REAL = 0:00:00.0, MEM = 7124.5M, InitMEM = 7124.5M)
[12/29 22:46:55    258s] Start delay calculation (fullDC) (8 T). (MEM=3384.84)
[12/29 22:46:55    258s] End AAE Lib Interpolated Model. (MEM=7136.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:46:55    258s] Total number of fetched objects 10790
[12/29 22:46:55    259s] Total number of fetched objects 10790
[12/29 22:46:55    259s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/29 22:46:55    259s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/29 22:46:55    259s] End delay calculation. (MEM=3468.38 CPU=0:00:00.4 REAL=0:00:00.0)
[12/29 22:46:55    259s] End delay calculation (fullDC). (MEM=3468.38 CPU=0:00:01.0 REAL=0:00:00.0)
[12/29 22:46:55    259s] *** CDM Built up (cpu=0:00:01.5  real=0:00:00.0  mem= 7563.6M) ***
[12/29 22:46:55    259s] Setting all clocks to propagated mode.
[12/29 22:46:55    259s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.5 real=0:00:01.0)
[12/29 22:46:55    259s] Clock DAG hash after update timingGraph: 21865392528246420 13127879883598604018
[12/29 22:46:55    259s] CTS services accumulated run-time stats after update timingGraph:
[12/29 22:46:55    259s]   delay calculator: calls=1265, total_wall_time=0.028s, mean_wall_time=0.022ms
[12/29 22:46:55    259s]   steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:46:55    259s] Clock DAG stats after update timingGraph:
[12/29 22:46:55    259s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 22:46:55    259s]   sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 22:46:55    259s]   misc counts      : r=2, pp=0, mci=0
[12/29 22:46:55    259s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 22:46:55    259s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 22:46:55    259s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 22:46:55    259s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 22:46:55    259s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:55    259s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 22:46:55    259s] Clock DAG net violations after update timingGraph:
[12/29 22:46:55    259s]   Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 22:46:55    259s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/29 22:46:55    259s]   Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 22:46:55    259s] Primary reporting skew groups after update timingGraph:
[12/29 22:46:55    259s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:55    259s]       min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:55    259s]       max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 22:46:55    259s] Skew group summary after update timingGraph:
[12/29 22:46:55    259s]   skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:55    259s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 22:46:55    259s] Logging CTS constraint violations...
[12/29 22:46:55    259s]   Clock tree prog_clk[0] has 1 cts_max_fanout violation.
[12/29 22:46:55    259s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree prog_clk[0] at (708.800,432.483), in power domain auto-default, has 1458 fanout.
[12/29 22:46:55    259s] 
[12/29 22:46:55    259s] Type 'man IMPCCOPT-1157' for more detail.
[12/29 22:46:55    259s] Logging CTS constraint violations done.
[12/29 22:46:55    259s] Tidy Up And Update Timing done. (took cpu=0:00:02.5 real=0:00:01.1)
[12/29 22:46:55    259s] Runtime done. (took cpu=0:00:43.7 real=0:00:17.0)
[12/29 22:46:55    259s] Runtime Report Coverage % = 99.8
[12/29 22:46:55    259s] Runtime Summary
[12/29 22:46:55    259s] ===============
[12/29 22:46:55    259s] Clock Runtime:  (21%) Core CTS           3.71 (Init 1.91, Construction 0.42, Implementation 0.49, eGRPC 0.19, PostConditioning 0.15, Other 0.55)
[12/29 22:46:55    259s] Clock Runtime:  (20%) CTS services       3.56 (RefinePlace 0.60, EarlyGlobalClock 1.00, NanoRoute 1.70, ExtractRC 0.27, TimingAnalysis 0.00)
[12/29 22:46:55    259s] Clock Runtime:  (57%) Other CTS          9.73 (Init 0.57, CongRepair/EGR-DP 8.12, TimingUpdate 1.05, Other 0.00)
[12/29 22:46:55    259s] Clock Runtime: (100%) Total             17.00
[12/29 22:46:55    259s] 
[12/29 22:46:55    259s] 
[12/29 22:46:55    259s] Runtime Summary:
[12/29 22:46:55    259s] ================
[12/29 22:46:55    259s] 
[12/29 22:46:55    259s] --------------------------------------------------------------------------------------------------------------------
[12/29 22:46:55    259s] wall   % time  children  called  name
[12/29 22:46:55    259s] --------------------------------------------------------------------------------------------------------------------
[12/29 22:46:55    259s] 17.04  100.00   17.04      0       
[12/29 22:46:55    259s] 17.04  100.00   17.00      1     Runtime
[12/29 22:46:55    259s]  0.49    2.85    0.00      1     Updating ideal nets and annotations
[12/29 22:46:55    259s]  0.45    2.65    0.45      1     CCOpt::Phase::Initialization
[12/29 22:46:55    259s]  0.45    2.65    0.07      1       Check Prerequisites
[12/29 22:46:55    259s]  0.07    0.43    0.00      1         Leaving CCOpt scope - CheckPlace
[12/29 22:46:55    259s]  1.44    8.44    1.43      1     CCOpt::Phase::PreparingToBalance
[12/29 22:46:55    259s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/29 22:46:55    259s]  0.49    2.88    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/29 22:46:55    259s]  0.08    0.49    0.04      1       Legalization setup
[12/29 22:46:55    259s]  0.04    0.21    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/29 22:46:55    259s]  0.01    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/29 22:46:55    259s]  0.85    5.00    0.00      1       Validating CTS configuration
[12/29 22:46:55    259s]  0.00    0.00    0.00      1         Checking module port directions
[12/29 22:46:55    259s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/29 22:46:55    259s]  0.10    0.60    0.02      1     Preparing To Balance
[12/29 22:46:55    259s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/29 22:46:55    259s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/29 22:46:55    259s]  9.00   52.80    9.00      1     CCOpt::Phase::Construction
[12/29 22:46:55    259s]  8.89   52.16    8.88      1       Stage::Clustering
[12/29 22:46:55    259s]  0.53    3.08    0.50      1         Clustering
[12/29 22:46:55    259s]  0.10    0.56    0.01      1           Initialize for clustering
[12/29 22:46:55    259s]  0.01    0.06    0.00      1             Computing optimal clock node locations
[12/29 22:46:55    259s]  0.11    0.63    0.00      1           Bottom-up phase
[12/29 22:46:55    259s]  0.00    0.00    0.00      1             Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/29 22:46:55    259s]  0.29    1.72    0.28      1           Legalizing clock trees
[12/29 22:46:55    259s]  0.26    1.52    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/29 22:46:55    259s]  0.01    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/29 22:46:55    259s]  0.01    0.06    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/29 22:46:55    259s]  0.00    0.03    0.00      1             Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/29 22:46:55    259s]  0.00    0.01    0.00      1           Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/29 22:46:55    259s]  8.36   49.04    8.33      1         CongRepair After Initial Clustering
[12/29 22:46:55    259s]  8.24   48.35    8.15      1           Leaving CCOpt scope - Early Global Route
[12/29 22:46:55    259s]  0.49    2.90    0.00      1             Early Global Route - eGR only step
[12/29 22:46:55    259s]  7.66   44.93    0.00      1             Congestion Repair
[12/29 22:46:55    259s]  0.08    0.48    0.00      1           Leaving CCOpt scope - extractRC
[12/29 22:46:55    259s]  0.01    0.06    0.00      1           Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/29 22:46:55    259s]  0.04    0.22    0.04      1       Stage::DRV Fixing
[12/29 22:46:55    259s]  0.02    0.12    0.00      1         Fixing clock tree slew time and max cap violations
[12/29 22:46:55    259s]  0.02    0.11    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/29 22:46:55    259s]  0.07    0.41    0.07      1       Stage::Insertion Delay Reduction
[12/29 22:46:55    259s]  0.01    0.06    0.00      1         Removing unnecessary root buffering
[12/29 22:46:55    259s]  0.01    0.06    0.00      1         Removing unconstrained drivers
[12/29 22:46:55    259s]  0.01    0.07    0.00      1         Reducing insertion delay 1
[12/29 22:46:55    259s]  0.01    0.07    0.00      1         Removing longest path buffering
[12/29 22:46:55    259s]  0.02    0.13    0.00      1         Reducing delay of long paths
[12/29 22:46:55    259s]  0.66    3.89    0.66      1     CCOpt::Phase::Implementation
[12/29 22:46:55    259s]  0.05    0.26    0.04      1       Stage::Reducing Power
[12/29 22:46:55    259s]  0.01    0.08    0.00      1         Improving clock tree routing
[12/29 22:46:55    259s]  0.01    0.08    0.00      1         Reducing clock tree power 1
[12/29 22:46:55    259s]  0.00    0.00    0.00      1           Legalizing clock trees
[12/29 22:46:55    259s]  0.02    0.09    0.00      1         Reducing clock tree power 2
[12/29 22:46:55    259s]  0.18    1.08    0.18      1       Stage::Balancing
[12/29 22:46:55    259s]  0.02    0.10    0.00      1         Improving subtree skew
[12/29 22:46:55    259s]  0.02    0.09    0.00      1         Offloading subtrees by buffering
[12/29 22:46:55    259s]  0.10    0.61    0.09      1         AdjustingMinPinPIDs for balancing
[12/29 22:46:55    259s]  0.07    0.40    0.06      1           Approximately balancing fragments step
[12/29 22:46:55    259s]  0.03    0.17    0.00      1             Resolve constraints - Approximately balancing fragments
[12/29 22:46:55    259s]  0.00    0.02    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[12/29 22:46:55    259s]  0.01    0.06    0.00      1             Moving gates to improve sub-tree skew
[12/29 22:46:55    259s]  0.01    0.05    0.00      1             Approximately balancing fragments bottom up
[12/29 22:46:55    259s]  0.01    0.06    0.00      1             Approximately balancing fragments, wire and cell delays
[12/29 22:46:55    259s]  0.02    0.11    0.00      1           Improving fragments clock skew
[12/29 22:46:55    259s]  0.03    0.17    0.02      1         Approximately balancing step
[12/29 22:46:55    259s]  0.01    0.04    0.00      1           Resolve constraints - Approximately balancing
[12/29 22:46:55    259s]  0.01    0.06    0.00      1           Approximately balancing, wire and cell delays
[12/29 22:46:55    259s]  0.02    0.09    0.00      1         Approximately balancing paths
[12/29 22:46:55    259s]  0.22    1.32    0.20      1       Stage::Polishing
[12/29 22:46:55    259s]  0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/29 22:46:55    259s]  0.01    0.06    0.00      1         Merging balancing drivers for power
[12/29 22:46:55    259s]  0.02    0.10    0.00      1         Improving clock skew
[12/29 22:46:55    259s]  0.03    0.20    0.02      1         Moving gates to reduce wire capacitance
[12/29 22:46:55    259s]  0.01    0.04    0.00      1           Artificially removing short and long paths
[12/29 22:46:55    259s]  0.01    0.03    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/29 22:46:55    259s]  0.00    0.00    0.00      1             Legalizing clock trees
[12/29 22:46:55    259s]  0.00    0.02    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/29 22:46:55    259s]  0.00    0.00    0.00      1             Legalizing clock trees
[12/29 22:46:55    259s]  0.03    0.16    0.01      1         Reducing clock tree power 3
[12/29 22:46:55    259s]  0.01    0.04    0.00      1           Artificially removing short and long paths
[12/29 22:46:55    259s]  0.00    0.00    0.00      1           Legalizing clock trees
[12/29 22:46:55    259s]  0.02    0.11    0.00      1         Improving insertion delay
[12/29 22:46:55    259s]  0.09    0.55    0.08      1         Wire Opt OverFix
[12/29 22:46:55    259s]  0.04    0.24    0.02      1           Wire Reduction extra effort
[12/29 22:46:55    259s]  0.01    0.04    0.00      1             Artificially removing short and long paths
[12/29 22:46:55    259s]  0.00    0.02    0.00      1             Global shorten wires A0
[12/29 22:46:55    259s]  0.01    0.04    0.00      2             Move For Wirelength - core
[12/29 22:46:55    259s]  0.00    0.01    0.00      1             Global shorten wires A1
[12/29 22:46:55    259s]  0.00    0.01    0.00      1             Global shorten wires B
[12/29 22:46:55    259s]  0.00    0.01    0.00      1             Move For Wirelength - branch
[12/29 22:46:55    259s]  0.04    0.21    0.04      1           Optimizing orientation
[12/29 22:46:55    259s]  0.04    0.21    0.00      1             FlipOpt
[12/29 22:46:55    259s]  0.21    1.22    0.18      1       Stage::Updating netlist
[12/29 22:46:55    259s]  0.01    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/29 22:46:55    259s]  0.17    1.01    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/29 22:46:55    259s]  0.88    5.16    0.79      1     CCOpt::Phase::eGRPC
[12/29 22:46:55    259s]  0.43    2.52    0.41      1       Leaving CCOpt scope - Routing Tools
[12/29 22:46:55    259s]  0.41    2.43    0.00      1         Early Global Route - eGR only step
[12/29 22:46:55    259s]  0.11    0.62    0.00      1       Leaving CCOpt scope - extractRC
[12/29 22:46:55    259s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/29 22:46:55    259s]  0.00    0.00    0.00      1       Loading clock net RC data
[12/29 22:46:55    259s]  0.00    0.00    0.00      1         Preprocessing clock nets
[12/29 22:46:55    259s]  0.00    0.00    0.00      1       Disconnecting
[12/29 22:46:55    259s]  0.01    0.04    0.01      1       Reset bufferability constraints
[12/29 22:46:55    259s]  0.01    0.04    0.00      1         Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/29 22:46:55    259s]  0.01    0.09    0.00      1       eGRPC Moving buffers
[12/29 22:46:55    259s]  0.00    0.02    0.00      1         Violation analysis
[12/29 22:46:55    259s]  0.03    0.17    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/29 22:46:55    259s]  0.01    0.04    0.00      1         Artificially removing short and long paths
[12/29 22:46:55    259s]  0.00    0.01    0.00      1         Downsizing Pass 0
[12/29 22:46:55    259s]  0.01    0.08    0.00      1       eGRPC Fixing DRVs
[12/29 22:46:55    259s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[12/29 22:46:55    259s]  0.00    0.01    0.00      1       Violation analysis
[12/29 22:46:55    259s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/29 22:46:55    259s]  0.17    0.98    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/29 22:46:55    259s]  2.76   16.17    2.73      1     CCOpt::Phase::Routing
[12/29 22:46:55    259s]  2.64   15.52    2.58      1       Leaving CCOpt scope - Routing Tools
[12/29 22:46:55    259s]  0.42    2.46    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/29 22:46:55    259s]  1.70   10.00    0.00      1         NanoRoute
[12/29 22:46:55    259s]  0.46    2.69    0.00      1         Route Remaining Unrouted Nets
[12/29 22:46:55    259s]  0.08    0.47    0.00      1       Leaving CCOpt scope - extractRC
[12/29 22:46:55    259s]  0.00    0.01    0.00      1       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/29 22:46:55    259s]  0.15    0.87    0.09      1     CCOpt::Phase::PostConditioning
[12/29 22:46:55    259s]  0.02    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/29 22:46:55    259s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/29 22:46:55    259s]  0.02    0.10    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/29 22:46:55    259s]  0.01    0.05    0.00      1       Recomputing CTS skew targets
[12/29 22:46:55    259s]  0.01    0.07    0.00      1       PostConditioning Fixing DRVs
[12/29 22:46:55    259s]  0.02    0.11    0.00      1       Buffering to fix DRVs
[12/29 22:46:55    259s]  0.02    0.11    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/29 22:46:55    259s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[12/29 22:46:55    259s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/29 22:46:55    259s]  0.00    0.01    0.00      1       Clock tree timing engine global stage delay update for MAX_DELAY:setup.late
[12/29 22:46:55    259s]  0.02    0.09    0.00      1     Post-balance tidy up or trial balance steps
[12/29 22:46:55    259s]  1.07    6.27    1.05      1     Tidy Up And Update Timing
[12/29 22:46:55    259s]  1.05    6.14    0.00      1       External - Set all clocks to propagated mode
[12/29 22:46:55    259s] --------------------------------------------------------------------------------------------------------------------
[12/29 22:46:55    259s] 
[12/29 22:46:55    259s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/29 22:46:55    259s] Leaving CCOpt scope - Cleaning up placement interface...
[12/29 22:46:55    259s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:7554.0M, EPOCH TIME: 1735508815.858636
[12/29 22:46:55    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/29 22:46:55    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:55    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:55    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:55    259s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.034, REAL:0.019, MEM:6969.0M, EPOCH TIME: 1735508815.877157
[12/29 22:46:55    259s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:46:55    259s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 22:46:55    259s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:42.5/0:00:16.1 (2.6), totSession cpu/real = 0:04:19.6/0:14:58.4 (0.3), mem = 6969.0M
[12/29 22:46:55    259s] 
[12/29 22:46:55    259s] =============================================================================================
[12/29 22:46:55    259s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.31-s109_1
[12/29 22:46:55    259s] =============================================================================================
[12/29 22:46:55    259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:46:55    259s] ---------------------------------------------------------------------------------------------
[12/29 22:46:55    259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:46:55    259s] [ IncrReplace            ]      1   0:00:06.5  (  40.0 % )     0:00:07.6 /  0:00:27.1    3.6
[12/29 22:46:55    259s] [ RefinePlace            ]      4   0:00:00.9  (   5.6 % )     0:00:00.9 /  0:00:01.6    1.7
[12/29 22:46:55    259s] [ DetailPlaceInit        ]     11   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.2
[12/29 22:46:55    259s] [ EarlyGlobalRoute       ]      5   0:00:02.1  (  13.0 % )     0:00:02.1 /  0:00:03.9    1.8
[12/29 22:46:55    259s] [ DetailRoute            ]      1   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:03.3    6.3
[12/29 22:46:55    259s] [ ExtractRC              ]      4   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.4    1.3
[12/29 22:46:55    259s] [ FullDelayCalc          ]      2   0:00:01.1  (   6.5 % )     0:00:01.1 /  0:00:03.6    3.2
[12/29 22:46:55    259s] [ TimingUpdate           ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.3    2.9
[12/29 22:46:55    259s] [ MISC                   ]          0:00:04.5  (  27.8 % )     0:00:04.5 /  0:00:05.3    1.2
[12/29 22:46:55    259s] ---------------------------------------------------------------------------------------------
[12/29 22:46:55    259s]  CTS #1 TOTAL                       0:00:16.1  ( 100.0 % )     0:00:16.1 /  0:00:42.5    2.6
[12/29 22:46:55    259s] ---------------------------------------------------------------------------------------------
[12/29 22:46:55    259s] 
[12/29 22:46:55    259s] Synthesizing clock trees with CCOpt done.
[12/29 22:46:55    259s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:46:55    259s] UM:*                                                                   cts
[12/29 22:46:55    259s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3228.6M, totSessionCpu=0:04:20 **
[12/29 22:46:55    259s] 
[12/29 22:46:55    259s] Active Setup views: VIEW_SETUP 
[12/29 22:46:55    259s] GigaOpt running with 8 threads.
[12/29 22:46:55    259s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:19.7/0:14:58.5 (0.3), mem = 5399.0M
[12/29 22:46:55    259s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/29 22:46:56    260s] Need call spDPlaceInit before registerPrioInstLoc.
[12/29 22:46:56    260s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/29 22:46:56    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:5436.7M, EPOCH TIME: 1735508816.133160
[12/29 22:46:56    260s] Processing tracks to init pin-track alignment.
[12/29 22:46:56    260s] z: 2, totalTracks: 1
[12/29 22:46:56    260s] z: 4, totalTracks: 1
[12/29 22:46:56    260s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:46:56    260s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5436.7M, EPOCH TIME: 1735508816.136500
[12/29 22:46:56    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:56    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:56    260s] 
[12/29 22:46:56    260s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:46:56    260s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:46:56    260s] OPERPROF:     Starting CMU at level 3, MEM:5436.7M, EPOCH TIME: 1735508816.139642
[12/29 22:46:56    260s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.001, MEM:5436.7M, EPOCH TIME: 1735508816.140274
[12/29 22:46:56    260s] 
[12/29 22:46:56    260s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:46:56    260s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.004, MEM:5436.7M, EPOCH TIME: 1735508816.140872
[12/29 22:46:56    260s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5436.7M, EPOCH TIME: 1735508816.140927
[12/29 22:46:56    260s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5436.7M, EPOCH TIME: 1735508816.141062
[12/29 22:46:56    260s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5436.7MB).
[12/29 22:46:56    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.009, MEM:5436.7M, EPOCH TIME: 1735508816.141827
[12/29 22:46:56    260s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5436.7M, EPOCH TIME: 1735508816.141877
[12/29 22:46:56    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:56    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:56    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:56    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:46:56    260s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.009, MEM:5212.7M, EPOCH TIME: 1735508816.150886
[12/29 22:46:56    260s] 
[12/29 22:46:56    260s] Creating Lib Analyzer ...
[12/29 22:46:56    260s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:46:56    260s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:46:56    260s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:46:56    260s] 
[12/29 22:46:56    260s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:46:56    260s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:20 mem=5218.7M
[12/29 22:46:56    260s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:20 mem=5218.7M
[12/29 22:46:56    260s] Creating Lib Analyzer, finished. 
[12/29 22:46:56    260s] Effort level <high> specified for reg2reg path_group
[12/29 22:46:56    260s] Info: IPO magic value 0x8105BEEF.
[12/29 22:46:56    260s] Info: Using SynthesisEngine executable '/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_'.
[12/29 22:46:56    260s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_')
[12/29 22:46:56    260s]       SynthesisEngine workers will not check out additional licenses.
[12/29 22:47:05    260s] **INFO: Using Advanced Metric Collection system.
[12/29 22:47:05    260s] **optDesign ... cpu = 0:00:01, real = 0:00:10, mem = 3328.1M, totSessionCpu=0:04:21 **
[12/29 22:47:05    260s] #optDebug: { P: 130 W: 1195 FE: standard PE: none LDR: 1}
[12/29 22:47:05    260s] *** optDesign -postCTS ***
[12/29 22:47:05    260s] DRC Margin: user margin 0.0; extra margin 0.2
[12/29 22:47:05    260s] Hold Target Slack: user slack 0
[12/29 22:47:05    260s] Setup Target Slack: user slack 0; extra slack 0.0
[12/29 22:47:05    260s] setUsefulSkewMode -opt_skew_eco_route false
[12/29 22:47:05    260s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5220.7M, EPOCH TIME: 1735508825.531298
[12/29 22:47:05    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:05    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:05    260s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:05    260s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:5220.7M, EPOCH TIME: 1735508825.535224
[12/29 22:47:05    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:05    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:47:05    260s] Deleting Lib Analyzer.
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] TimeStamp Deleting Cell Server End ...
[12/29 22:47:05    260s] Multi-VT timing optimization disabled based on library information.
[12/29 22:47:05    260s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 22:47:05    260s] Summary for sequential cells identification: 
[12/29 22:47:05    260s]   Identified SBFF number: 16
[12/29 22:47:05    260s]   Identified MBFF number: 0
[12/29 22:47:05    260s]   Identified SB Latch number: 2
[12/29 22:47:05    260s]   Identified MB Latch number: 0
[12/29 22:47:05    260s]   Not identified SBFF number: 0
[12/29 22:47:05    260s]   Not identified MBFF number: 0
[12/29 22:47:05    260s]   Not identified SB Latch number: 0
[12/29 22:47:05    260s]   Not identified MB Latch number: 0
[12/29 22:47:05    260s]   Number of sequential cells which are not FFs: 1
[12/29 22:47:05    260s]  Visiting view : VIEW_SETUP
[12/29 22:47:05    260s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 22:47:05    260s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 22:47:05    260s]  Visiting view : VIEW_HOLD
[12/29 22:47:05    260s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 22:47:05    260s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 22:47:05    260s] TLC MultiMap info (StdDelay):
[12/29 22:47:05    260s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 22:47:05    260s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 22:47:05    260s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 22:47:05    260s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 22:47:05    260s]  Setting StdDelay to: 58.5ps
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] TimeStamp Deleting Cell Server End ...
[12/29 22:47:05    260s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5220.7M, EPOCH TIME: 1735508825.580942
[12/29 22:47:05    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:05    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:05    260s] Cell fpga_top LLGs are deleted
[12/29 22:47:05    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:05    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:05    260s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:5214.7M, EPOCH TIME: 1735508825.581594
[12/29 22:47:05    260s] Start to check current routing status for nets...
[12/29 22:47:05    260s] All nets are already routed correctly.
[12/29 22:47:05    260s] End to check current routing status for nets (mem=5214.7M)
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] Creating Lib Analyzer ...
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 22:47:05    260s] Summary for sequential cells identification: 
[12/29 22:47:05    260s]   Identified SBFF number: 16
[12/29 22:47:05    260s]   Identified MBFF number: 0
[12/29 22:47:05    260s]   Identified SB Latch number: 2
[12/29 22:47:05    260s]   Identified MB Latch number: 0
[12/29 22:47:05    260s]   Not identified SBFF number: 0
[12/29 22:47:05    260s]   Not identified MBFF number: 0
[12/29 22:47:05    260s]   Not identified SB Latch number: 0
[12/29 22:47:05    260s]   Not identified MB Latch number: 0
[12/29 22:47:05    260s]   Number of sequential cells which are not FFs: 1
[12/29 22:47:05    260s]  Visiting view : VIEW_SETUP
[12/29 22:47:05    260s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 22:47:05    260s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 22:47:05    260s]  Visiting view : VIEW_HOLD
[12/29 22:47:05    260s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 22:47:05    260s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 22:47:05    260s] TLC MultiMap info (StdDelay):
[12/29 22:47:05    260s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 22:47:05    260s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 22:47:05    260s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 22:47:05    260s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 22:47:05    260s]  Setting StdDelay to: 58.5ps
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 22:47:05    260s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:47:05    260s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:47:05    260s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:47:05    260s] 
[12/29 22:47:05    260s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:47:05    261s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:21 mem=5220.7M
[12/29 22:47:05    261s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:21 mem=5220.7M
[12/29 22:47:05    261s] Creating Lib Analyzer, finished. 
[12/29 22:47:05    261s] #optDebug: Start CG creation (mem=5249.8M)
[12/29 22:47:05    261s]  ...initializing CG 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:05    261s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:05    261s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:05    261s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:05    261s] ToF 1934.1750um
[12/29 22:47:06    261s] (cpu=0:00:00.2, mem=5349.8M)
[12/29 22:47:06    261s]  ...processing cgPrt (cpu=0:00:00.2, mem=5349.8M)
[12/29 22:47:06    261s]  ...processing cgEgp (cpu=0:00:00.2, mem=5349.8M)
[12/29 22:47:06    261s]  ...processing cgPbk (cpu=0:00:00.2, mem=5349.8M)
[12/29 22:47:06    261s]  ...processing cgNrb(cpu=0:00:00.2, mem=5349.8M)
[12/29 22:47:06    261s]  ...processing cgObs (cpu=0:00:00.2, mem=5349.8M)
[12/29 22:47:06    261s]  ...processing cgCon (cpu=0:00:00.2, mem=5349.8M)
[12/29 22:47:06    261s]  ...processing cgPdm (cpu=0:00:00.2, mem=5349.8M)
[12/29 22:47:06    261s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5349.8M)
[12/29 22:47:06    261s] Compute RC Scale Done ...
[12/29 22:47:06    261s] Cell fpga_top LLGs are deleted
[12/29 22:47:06    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:06    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:06    261s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5349.8M, EPOCH TIME: 1735508826.242302
[12/29 22:47:06    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:06    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:06    261s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5349.8M, EPOCH TIME: 1735508826.242534
[12/29 22:47:06    261s] Max number of tech site patterns supported in site array is 256.
[12/29 22:47:06    261s] Core basic site is CoreSite
[12/29 22:47:06    261s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:47:06    261s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:47:06    261s] Fast DP-INIT is on for default
[12/29 22:47:06    261s] Atter site array init, number of instance map data is 0.
[12/29 22:47:06    261s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.013, MEM:5349.8M, EPOCH TIME: 1735508826.256030
[12/29 22:47:06    261s] 
[12/29 22:47:06    261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:06    261s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:06    261s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.022, REAL:0.015, MEM:5349.8M, EPOCH TIME: 1735508826.257543
[12/29 22:47:06    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:06    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:06    261s] Starting delay calculation for Setup views
[12/29 22:47:06    261s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:47:06    261s] #################################################################################
[12/29 22:47:06    261s] # Design Stage: PreRoute
[12/29 22:47:06    261s] # Design Name: fpga_top
[12/29 22:47:06    261s] # Design Mode: 130nm
[12/29 22:47:06    261s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:47:06    261s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:47:06    261s] # Signoff Settings: SI Off 
[12/29 22:47:06    261s] #################################################################################
[12/29 22:47:06    261s] Calculate delays in BcWc mode...
[12/29 22:47:06    261s] Topological Sorting (REAL = 0:00:00.0, MEM = 5347.8M, InitMEM = 5347.8M)
[12/29 22:47:06    261s] Start delay calculation (fullDC) (8 T). (MEM=3399.76)
[12/29 22:47:06    261s] End AAE Lib Interpolated Model. (MEM=5359.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:47:06    263s] Total number of fetched objects 10790
[12/29 22:47:06    263s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:47:06    263s] End delay calculation. (MEM=3473.35 CPU=0:00:01.5 REAL=0:00:00.0)
[12/29 22:47:06    263s] End delay calculation (fullDC). (MEM=3473.35 CPU=0:00:01.8 REAL=0:00:00.0)
[12/29 22:47:06    263s] *** CDM Built up (cpu=0:00:02.1  real=0:00:00.0  mem= 5692.5M) ***
[12/29 22:47:07    264s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:01.0 totSessionCpu=0:04:25 mem=5692.5M)
[12/29 22:47:07    264s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.534%
------------------------------------------------------------------

[12/29 22:47:07    264s] **optDesign ... cpu = 0:00:05, real = 0:00:12, mem = 3425.4M, totSessionCpu=0:04:25 **
[12/29 22:47:07    264s] Begin: Collecting metrics
[12/29 22:47:07    264s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       36.53 | 0:00:01  |        5295 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[12/29 22:47:07    264s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3425.4M, current mem=3425.4M)

[12/29 22:47:07    264s] End: Collecting metrics
[12/29 22:47:07    264s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.2/0:00:11.4 (0.5), totSession cpu/real = 0:04:24.9/0:15:09.9 (0.3), mem = 5294.5M
[12/29 22:47:07    264s] 
[12/29 22:47:07    264s] =============================================================================================
[12/29 22:47:07    264s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.31-s109_1
[12/29 22:47:07    264s] =============================================================================================
[12/29 22:47:07    264s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:07    264s] ---------------------------------------------------------------------------------------------
[12/29 22:47:07    264s] [ ViewPruning            ]      2   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.5    3.2
[12/29 22:47:07    264s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:01.1 /  0:00:03.2    3.1
[12/29 22:47:07    264s] [ MetricReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/29 22:47:07    264s] [ DrvReport              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    2.1
[12/29 22:47:07    264s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:07    264s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.4    1.0
[12/29 22:47:07    264s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:07    264s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:47:07    264s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:47:07    264s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:07    264s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:07    264s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.3 % )     0:00:00.9 /  0:00:03.0    3.2
[12/29 22:47:07    264s] [ FullDelayCalc          ]      1   0:00:00.6  (   4.8 % )     0:00:00.6 /  0:00:02.1    3.8
[12/29 22:47:07    264s] [ TimingUpdate           ]      2   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.7    3.9
[12/29 22:47:07    264s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.7
[12/29 22:47:07    264s] [ MISC                   ]          0:00:09.7  (  84.6 % )     0:00:09.7 /  0:00:01.3    0.1
[12/29 22:47:07    264s] ---------------------------------------------------------------------------------------------
[12/29 22:47:07    264s]  InitOpt #1 TOTAL                   0:00:11.4  ( 100.0 % )     0:00:11.4 /  0:00:05.2    0.5
[12/29 22:47:07    264s] ---------------------------------------------------------------------------------------------
[12/29 22:47:07    264s] 
[12/29 22:47:07    264s] ** INFO : this run is activating low effort ccoptDesign flow
[12/29 22:47:07    264s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:47:07    264s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:25 mem=5294.5M
[12/29 22:47:07    264s] OPERPROF: Starting DPlace-Init at level 1, MEM:5294.5M, EPOCH TIME: 1735508827.434866
[12/29 22:47:07    264s] Processing tracks to init pin-track alignment.
[12/29 22:47:07    264s] z: 2, totalTracks: 1
[12/29 22:47:07    264s] z: 4, totalTracks: 1
[12/29 22:47:07    264s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:47:07    264s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5294.5M, EPOCH TIME: 1735508827.438525
[12/29 22:47:07    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:07    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:07    264s] 
[12/29 22:47:07    264s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:07    264s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:07    264s] 
[12/29 22:47:07    264s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:47:07    264s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5294.5M, EPOCH TIME: 1735508827.442227
[12/29 22:47:07    264s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5294.5M, EPOCH TIME: 1735508827.442275
[12/29 22:47:07    264s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5294.5M, EPOCH TIME: 1735508827.442425
[12/29 22:47:07    264s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5294.5MB).
[12/29 22:47:07    264s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.008, MEM:5294.5M, EPOCH TIME: 1735508827.443192
[12/29 22:47:07    264s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:25 mem=5294.5M
[12/29 22:47:07    264s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5294.5M, EPOCH TIME: 1735508827.451599
[12/29 22:47:07    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:07    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:07    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:07    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:07    264s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.010, MEM:5294.5M, EPOCH TIME: 1735508827.461688
[12/29 22:47:07    264s] OPTC: m4 20.0 50.0 [ 150.0 20.0 50.0 ]
[12/29 22:47:07    264s] OPTC: view 50.0:150.0 [ 0.0500 ]
[12/29 22:47:07    265s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/29 22:47:07    265s] #optDebug: fT-E <X 2 0 0 1>
[12/29 22:47:07    265s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[12/29 22:47:07    265s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -292.5 -useBottleneckAnalyzer -drvRatio 0.4
[12/29 22:47:07    265s] Begin: GigaOpt Route Type Constraints Refinement
[12/29 22:47:07    265s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:25.8/0:15:10.2 (0.3), mem = 5270.5M
[12/29 22:47:07    265s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.10
[12/29 22:47:07    265s] ### Creating RouteCongInterface, started
[12/29 22:47:07    265s] {MMLU 1 1 10307}
[12/29 22:47:07    265s] [oiLAM] Zs 5, 6
[12/29 22:47:07    265s] ### Creating LA Mngr. totSessionCpu=0:04:26 mem=5270.5M
[12/29 22:47:07    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=5270.5M
[12/29 22:47:07    265s] 
[12/29 22:47:07    265s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:47:07    265s] 
[12/29 22:47:07    265s] #optDebug: {0, 1.000}
[12/29 22:47:07    265s] ### Creating RouteCongInterface, finished
[12/29 22:47:07    265s] Updated routing constraints on 0 nets.
[12/29 22:47:07    265s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.10
[12/29 22:47:07    265s] Bottom Preferred Layer:
[12/29 22:47:07    265s] +-------------+------------+----------+
[12/29 22:47:07    265s] |    Layer    |    CLK     |   Rule   |
[12/29 22:47:07    265s] +-------------+------------+----------+
[12/29 22:47:07    265s] | met3 (z=3)  |          1 | default  |
[12/29 22:47:07    265s] +-------------+------------+----------+
[12/29 22:47:07    265s] Via Pillar Rule:
[12/29 22:47:07    265s]     None
[12/29 22:47:07    265s] Finished writing unified metrics of routing constraints.
[12/29 22:47:07    265s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.4), totSession cpu/real = 0:04:25.9/0:15:10.3 (0.3), mem = 5302.5M
[12/29 22:47:07    265s] 
[12/29 22:47:07    265s] =============================================================================================
[12/29 22:47:07    265s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.31-s109_1
[12/29 22:47:07    265s] =============================================================================================
[12/29 22:47:07    265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:07    265s] ---------------------------------------------------------------------------------------------
[12/29 22:47:07    265s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  79.6 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:47:07    265s] [ MISC                   ]          0:00:00.0  (  20.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:07    265s] ---------------------------------------------------------------------------------------------
[12/29 22:47:07    265s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.3
[12/29 22:47:07    265s] ---------------------------------------------------------------------------------------------
[12/29 22:47:07    265s] 
[12/29 22:47:07    265s] End: GigaOpt Route Type Constraints Refinement
[12/29 22:47:07    265s] Begin: Collecting metrics
[12/29 22:47:07    265s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       36.53 | 0:00:01  |        5295 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:00  |        5296 |      |     |
 ----------------------------------------------------------------------------------------- 
[12/29 22:47:07    265s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3427.1M, current mem=3427.1M)

[12/29 22:47:07    265s] End: Collecting metrics
[12/29 22:47:07    266s] Deleting Lib Analyzer.
[12/29 22:47:07    266s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:26.0/0:15:10.4 (0.3), mem = 5295.5M
[12/29 22:47:07    266s] Info: 39 io nets excluded
[12/29 22:47:07    266s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:47:07    266s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:47:07    266s] ### Creating LA Mngr. totSessionCpu=0:04:26 mem=5295.5M
[12/29 22:47:07    266s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=5295.5M
[12/29 22:47:07    266s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/29 22:47:07    266s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.11
[12/29 22:47:07    266s] 
[12/29 22:47:07    266s] Creating Lib Analyzer ...
[12/29 22:47:07    266s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:47:07    266s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:47:07    266s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:47:07    266s] 
[12/29 22:47:07    266s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:47:08    266s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:26 mem=5295.5M
[12/29 22:47:08    266s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:26 mem=5295.5M
[12/29 22:47:08    266s] Creating Lib Analyzer, finished. 
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] Active Setup views: VIEW_SETUP 
[12/29 22:47:08    266s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5295.5M, EPOCH TIME: 1735508828.194207
[12/29 22:47:08    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:08    266s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:08    266s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5295.5M, EPOCH TIME: 1735508828.197758
[12/29 22:47:08    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] [oiPhyDebug] optDemand 1637636488000.00, spDemand 144772488000.00.
[12/29 22:47:08    266s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8758
[12/29 22:47:08    266s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:47:08    266s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:26 mem=5295.5M
[12/29 22:47:08    266s] OPERPROF: Starting DPlace-Init at level 1, MEM:5295.5M, EPOCH TIME: 1735508828.200264
[12/29 22:47:08    266s] Processing tracks to init pin-track alignment.
[12/29 22:47:08    266s] z: 2, totalTracks: 1
[12/29 22:47:08    266s] z: 4, totalTracks: 1
[12/29 22:47:08    266s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:47:08    266s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5295.5M, EPOCH TIME: 1735508828.202880
[12/29 22:47:08    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:08    266s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:47:08    266s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:5295.5M, EPOCH TIME: 1735508828.206044
[12/29 22:47:08    266s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5295.5M, EPOCH TIME: 1735508828.206093
[12/29 22:47:08    266s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5295.5M, EPOCH TIME: 1735508828.206245
[12/29 22:47:08    266s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5295.5MB).
[12/29 22:47:08    266s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:5295.5M, EPOCH TIME: 1735508828.206982
[12/29 22:47:08    266s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:47:08    266s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8758
[12/29 22:47:08    266s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:26 mem=5295.5M
[12/29 22:47:08    266s] ### Creating RouteCongInterface, started
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] #optDebug: {0, 1.000}
[12/29 22:47:08    266s] ### Creating RouteCongInterface, finished
[12/29 22:47:08    266s] {MG  {4 0 40 0.684749} }
[12/29 22:47:08    266s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5685.2M, EPOCH TIME: 1735508828.260807
[12/29 22:47:08    266s] Found 0 hard placement blockage before merging.
[12/29 22:47:08    266s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5685.2M, EPOCH TIME: 1735508828.261002
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] Netlist preparation processing... 
[12/29 22:47:08    266s] Removed 0 instance
[12/29 22:47:08    266s] *info: Marking 0 isolation instances dont touch
[12/29 22:47:08    266s] *info: Marking 0 level shifter instances dont touch
[12/29 22:47:08    266s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:47:08    266s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8758
[12/29 22:47:08    266s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5958.5M, EPOCH TIME: 1735508828.313501
[12/29 22:47:08    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8706).
[12/29 22:47:08    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.029, REAL:0.012, MEM:5306.5M, EPOCH TIME: 1735508828.325979
[12/29 22:47:08    266s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.11
[12/29 22:47:08    266s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.4), totSession cpu/real = 0:04:26.5/0:15:10.8 (0.3), mem = 5306.5M
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] =============================================================================================
[12/29 22:47:08    266s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.31-s109_1
[12/29 22:47:08    266s] =============================================================================================
[12/29 22:47:08    266s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:08    266s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    266s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  45.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:47:08    266s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    266s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.1    2.4
[12/29 22:47:08    266s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.6
[12/29 22:47:08    266s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:47:08    266s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    266s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    5.4
[12/29 22:47:08    266s] [ IncrDelayCalc          ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.1    6.2
[12/29 22:47:08    266s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    266s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    266s] [ MISC                   ]          0:00:00.1  (  31.1 % )     0:00:00.1 /  0:00:00.1    1.2
[12/29 22:47:08    266s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    266s]  SimplifyNetlist #1 TOTAL           0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.4
[12/29 22:47:08    266s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] Begin: Collecting metrics
[12/29 22:47:08    266s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       36.53 | 0:00:01  |        5295 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:00  |        5296 |      |     |
| simplify_netlist      |       |     |             | 0:00:01  |        5306 |      |     |
 ----------------------------------------------------------------------------------------- 
[12/29 22:47:08    266s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3437.4M, current mem=3437.4M)

[12/29 22:47:08    266s] End: Collecting metrics
[12/29 22:47:08    266s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:26.7/0:15:10.9 (0.3), mem = 5306.5M
[12/29 22:47:08    266s] *** Starting optimizing excluded clock nets MEM= 5306.5M) ***
[12/29 22:47:08    266s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5306.5M) ***
[12/29 22:47:08    266s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:26.7/0:15:10.9 (0.3), mem = 5306.5M
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] =============================================================================================
[12/29 22:47:08    266s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 23.31-s109_1
[12/29 22:47:08    266s] =============================================================================================
[12/29 22:47:08    266s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:08    266s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    266s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    266s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    266s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    266s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:26.7/0:15:10.9 (0.3), mem = 5306.5M
[12/29 22:47:08    266s] *** Starting optimizing excluded clock nets MEM= 5306.5M) ***
[12/29 22:47:08    266s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5306.5M) ***
[12/29 22:47:08    266s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:26.7/0:15:10.9 (0.3), mem = 5306.5M
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] =============================================================================================
[12/29 22:47:08    266s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 23.31-s109_1
[12/29 22:47:08    266s] =============================================================================================
[12/29 22:47:08    266s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:08    266s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    266s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    266s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    266s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    266s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] Begin: Collecting metrics
[12/29 22:47:08    266s] 
 ------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | 0.000 |   0 |       36.53 | 0:00:01  |        5295 |    0 |   0 |
| route_type_refinement   |       |     |             | 0:00:00  |        5296 |      |     |
| simplify_netlist        |       |     |             | 0:00:01  |        5306 |      |     |
| excluded_clk_net_fixing |       |     |             | 0:00:00  |        5306 |      |     |
 ------------------------------------------------------------------------------------------- 
[12/29 22:47:08    266s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3437.6M, current mem=3437.6M)

[12/29 22:47:08    266s] End: Collecting metrics
[12/29 22:47:08    266s] Info: Done creating the CCOpt slew target map.
[12/29 22:47:08    266s] Begin: GigaOpt high fanout net optimization
[12/29 22:47:08    266s] GigaOpt HFN: use maxLocalDensity 1.2
[12/29 22:47:08    266s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/29 22:47:08    266s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:26.8/0:15:11.1 (0.3), mem = 5306.5M
[12/29 22:47:08    266s] Info: 39 io nets excluded
[12/29 22:47:08    266s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:47:08    266s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:47:08    266s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.12
[12/29 22:47:08    266s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] Active Setup views: VIEW_SETUP 
[12/29 22:47:08    266s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5306.5M, EPOCH TIME: 1735508828.661084
[12/29 22:47:08    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:08    266s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:08    266s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5306.5M, EPOCH TIME: 1735508828.664622
[12/29 22:47:08    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] [oiPhyDebug] optDemand 1637636488000.00, spDemand 144772488000.00.
[12/29 22:47:08    266s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8758
[12/29 22:47:08    266s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/29 22:47:08    266s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:27 mem=5306.5M
[12/29 22:47:08    266s] OPERPROF: Starting DPlace-Init at level 1, MEM:5306.5M, EPOCH TIME: 1735508828.667117
[12/29 22:47:08    266s] Processing tracks to init pin-track alignment.
[12/29 22:47:08    266s] z: 2, totalTracks: 1
[12/29 22:47:08    266s] z: 4, totalTracks: 1
[12/29 22:47:08    266s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:47:08    266s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5306.5M, EPOCH TIME: 1735508828.669741
[12/29 22:47:08    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:08    266s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:47:08    266s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:5306.5M, EPOCH TIME: 1735508828.672957
[12/29 22:47:08    266s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5306.5M, EPOCH TIME: 1735508828.673005
[12/29 22:47:08    266s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5306.5M, EPOCH TIME: 1735508828.673175
[12/29 22:47:08    266s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5306.5MB).
[12/29 22:47:08    266s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:5306.5M, EPOCH TIME: 1735508828.673896
[12/29 22:47:08    266s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:47:08    266s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8758
[12/29 22:47:08    266s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:27 mem=5306.5M
[12/29 22:47:08    266s] ### Creating RouteCongInterface, started
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/29 22:47:08    266s] 
[12/29 22:47:08    266s] #optDebug: {0, 1.000}
[12/29 22:47:08    266s] ### Creating RouteCongInterface, finished
[12/29 22:47:08    266s] {MG  {4 0 40 0.684749} }
[12/29 22:47:08    267s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:08    267s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:08    267s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:08    267s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:08    267s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:08    267s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:08    267s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:08    267s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:08    267s] AoF 2314.0790um
[12/29 22:47:08    267s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:47:08    267s] Dumping Information for Job ...
[12/29 22:47:08    267s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:47:08    267s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:47:08    267s] [GPS-DRV] Optimizer inputs ============================= 
[12/29 22:47:08    267s] [GPS-DRV] drvFixingStage: Large Scale
[12/29 22:47:08    267s] [GPS-DRV] costLowerBound: 0.1
[12/29 22:47:08    267s] [GPS-DRV] setupTNSCost  : 0
[12/29 22:47:08    267s] [GPS-DRV] maxIter       : 1
[12/29 22:47:08    267s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/29 22:47:08    267s] [GPS-DRV] Optimizer parameters ============================= 
[12/29 22:47:08    267s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/29 22:47:08    267s] [GPS-DRV] maxDensity (design): 0.95
[12/29 22:47:08    267s] [GPS-DRV] maxLocalDensity: 1.2
[12/29 22:47:08    267s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/29 22:47:08    267s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[12/29 22:47:08    267s] [GPS-DRV] isCPECostingOn: false
[12/29 22:47:08    267s] [GPS-DRV] All active and enabled setup views
[12/29 22:47:08    267s] [GPS-DRV]     VIEW_SETUP
[12/29 22:47:08    267s] [GPS-DRV] maxTran off
[12/29 22:47:08    267s] [GPS-DRV] maxCap off
[12/29 22:47:08    267s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/29 22:47:08    267s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/29 22:47:08    267s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/29 22:47:08    267s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5696.2M, EPOCH TIME: 1735508828.832766
[12/29 22:47:08    267s] Found 0 hard placement blockage before merging.
[12/29 22:47:08    267s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5696.2M, EPOCH TIME: 1735508828.832908
[12/29 22:47:08    267s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/29 22:47:08    267s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/29 22:47:08    267s] +---------+---------+--------+--------+------------+--------+
[12/29 22:47:08    267s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/29 22:47:08    267s] +---------+---------+--------+--------+------------+--------+
[12/29 22:47:08    267s] |   36.53%|        -|   0.000|   0.000|   0:00:00.0| 5697.2M|
[12/29 22:47:08    267s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:47:08    267s] Dumping Information for Job ...
[12/29 22:47:08    267s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:47:08    267s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:47:08    267s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:47:08    267s] Dumping Information for Job ...
[12/29 22:47:08    267s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:47:08    267s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:47:08    267s] |   36.53%|        -|   0.000|   0.000|   0:00:00.0| 5705.2M|
[12/29 22:47:08    267s] +---------+---------+--------+--------+------------+--------+
[12/29 22:47:08    267s] 
[12/29 22:47:08    267s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5705.2M) ***
[12/29 22:47:08    267s] 
[12/29 22:47:08    267s] ###############################################################################
[12/29 22:47:08    267s] #
[12/29 22:47:08    267s] #  Large fanout net report:  
[12/29 22:47:08    267s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/29 22:47:08    267s] #     - current density: 36.53
[12/29 22:47:08    267s] #
[12/29 22:47:08    267s] #  List of high fanout nets:
[12/29 22:47:08    267s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/29 22:47:08    267s] #                   - multi-driver net with 2 drivers
[12/29 22:47:08    267s] #                   - Ignored for optimization
[12/29 22:47:08    267s] #
[12/29 22:47:08    267s] ###############################################################################
[12/29 22:47:08    267s] Bottom Preferred Layer:
[12/29 22:47:08    267s] +-------------+------------+----------+
[12/29 22:47:08    267s] |    Layer    |    CLK     |   Rule   |
[12/29 22:47:08    267s] +-------------+------------+----------+
[12/29 22:47:08    267s] | met3 (z=3)  |          1 | default  |
[12/29 22:47:08    267s] +-------------+------------+----------+
[12/29 22:47:08    267s] Via Pillar Rule:
[12/29 22:47:08    267s]     None
[12/29 22:47:08    267s] Finished writing unified metrics of routing constraints.
[12/29 22:47:08    267s] 
[12/29 22:47:08    267s] 
[12/29 22:47:08    267s] =======================================================================
[12/29 22:47:08    267s]                 Reasons for remaining drv violations
[12/29 22:47:08    267s] =======================================================================
[12/29 22:47:08    267s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/29 22:47:08    267s] 
[12/29 22:47:08    267s] HFNFixing failure reasons
[12/29 22:47:08    267s] ------------------------------------------------
[12/29 22:47:08    267s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/29 22:47:08    267s] 
[12/29 22:47:08    267s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:47:08    267s] Total-nets :: 8822, Stn-nets :: 32, ratio :: 0.36273 %, Total-len 428782, Stn-len 0
[12/29 22:47:08    267s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8758
[12/29 22:47:08    267s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5577.2M, EPOCH TIME: 1735508828.901446
[12/29 22:47:08    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8706).
[12/29 22:47:08    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:08    267s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.010, MEM:5309.2M, EPOCH TIME: 1735508828.911934
[12/29 22:47:08    267s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.12
[12/29 22:47:08    267s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.3 (1.8), totSession cpu/real = 0:04:27.4/0:15:11.4 (0.3), mem = 5309.2M
[12/29 22:47:08    267s] 
[12/29 22:47:08    267s] =============================================================================================
[12/29 22:47:08    267s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.31-s109_1
[12/29 22:47:08    267s] =============================================================================================
[12/29 22:47:08    267s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:08    267s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    267s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:47:08    267s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    267s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.1    2.0
[12/29 22:47:08    267s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:47:08    267s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.1    1.7
[12/29 22:47:08    267s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    267s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    2.8
[12/29 22:47:08    267s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    267s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    267s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    267s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    267s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    267s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:08    267s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/29 22:47:08    267s] [ MISC                   ]          0:00:00.2  (  65.0 % )     0:00:00.2 /  0:00:00.4    1.8
[12/29 22:47:08    267s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    267s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.6    1.8
[12/29 22:47:08    267s] ---------------------------------------------------------------------------------------------
[12/29 22:47:08    267s] 
[12/29 22:47:08    267s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/29 22:47:08    267s] End: GigaOpt high fanout net optimization
[12/29 22:47:09    267s] Number of setup views: 1
[12/29 22:47:09    267s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:47:09    267s] Deleting Lib Analyzer.
[12/29 22:47:09    267s] Begin: GigaOpt Global Optimization
[12/29 22:47:09    267s] *info: use new DP (enabled)
[12/29 22:47:09    267s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/29 22:47:09    267s] Info: 39 io nets excluded
[12/29 22:47:09    267s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:47:09    267s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:47:09    267s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:27.5/0:15:11.5 (0.3), mem = 5309.2M
[12/29 22:47:09    267s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.13
[12/29 22:47:09    267s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 22:47:09    267s] 
[12/29 22:47:09    267s] Creating Lib Analyzer ...
[12/29 22:47:09    267s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:47:09    267s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:47:09    267s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:47:09    267s] 
[12/29 22:47:09    267s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:47:09    267s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:28 mem=5309.2M
[12/29 22:47:09    267s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:28 mem=5309.2M
[12/29 22:47:09    267s] Creating Lib Analyzer, finished. 
[12/29 22:47:09    267s] 
[12/29 22:47:09    267s] Active Setup views: VIEW_SETUP 
[12/29 22:47:09    267s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5309.2M, EPOCH TIME: 1735508829.241643
[12/29 22:47:09    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    267s] 
[12/29 22:47:09    267s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:09    267s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:09    267s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5309.2M, EPOCH TIME: 1735508829.245212
[12/29 22:47:09    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    267s] [oiPhyDebug] optDemand 1637636488000.00, spDemand 144772488000.00.
[12/29 22:47:09    267s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8758
[12/29 22:47:09    267s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/29 22:47:09    267s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:28 mem=5309.2M
[12/29 22:47:09    267s] OPERPROF: Starting DPlace-Init at level 1, MEM:5309.2M, EPOCH TIME: 1735508829.247752
[12/29 22:47:09    267s] Processing tracks to init pin-track alignment.
[12/29 22:47:09    267s] z: 2, totalTracks: 1
[12/29 22:47:09    267s] z: 4, totalTracks: 1
[12/29 22:47:09    267s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:47:09    267s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5309.2M, EPOCH TIME: 1735508829.250352
[12/29 22:47:09    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    267s] 
[12/29 22:47:09    267s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:09    267s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:09    267s] 
[12/29 22:47:09    267s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:47:09    267s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:5309.2M, EPOCH TIME: 1735508829.253508
[12/29 22:47:09    267s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5309.2M, EPOCH TIME: 1735508829.253565
[12/29 22:47:09    267s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5309.2M, EPOCH TIME: 1735508829.253725
[12/29 22:47:09    267s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5309.2MB).
[12/29 22:47:09    267s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:5309.2M, EPOCH TIME: 1735508829.254440
[12/29 22:47:09    267s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:47:09    267s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8758
[12/29 22:47:09    267s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:28 mem=5309.2M
[12/29 22:47:09    267s] ### Creating RouteCongInterface, started
[12/29 22:47:09    267s] 
[12/29 22:47:09    267s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:47:09    267s] 
[12/29 22:47:09    267s] #optDebug: {0, 1.000}
[12/29 22:47:09    267s] ### Creating RouteCongInterface, finished
[12/29 22:47:09    267s] {MG  {4 0 40 0.684749} }
[12/29 22:47:09    267s] *info: 39 io nets excluded
[12/29 22:47:09    267s] *info: 2 clock nets excluded
[12/29 22:47:09    267s] *info: 38 multi-driver nets excluded.
[12/29 22:47:09    267s] *info: 854 no-driver nets excluded.
[12/29 22:47:09    267s] *info: 2 nets with fixed/cover wires excluded.
[12/29 22:47:09    267s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5770.9M, EPOCH TIME: 1735508829.422968
[12/29 22:47:09    267s] Found 0 hard placement blockage before merging.
[12/29 22:47:09    267s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5770.9M, EPOCH TIME: 1735508829.423135
[12/29 22:47:09    268s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/29 22:47:09    268s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/29 22:47:09    268s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/29 22:47:09    268s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/29 22:47:09    268s] |   0.000|   0.000|   36.53%|   0:00:00.0| 5775.9M|VIEW_SETUP|       NA| NA                                                 |
[12/29 22:47:09    268s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5775.9M) ***
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5775.9M) ***
[12/29 22:47:09    268s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:47:09    268s] Bottom Preferred Layer:
[12/29 22:47:09    268s] +-------------+------------+----------+
[12/29 22:47:09    268s] |    Layer    |    CLK     |   Rule   |
[12/29 22:47:09    268s] +-------------+------------+----------+
[12/29 22:47:09    268s] | met3 (z=3)  |          1 | default  |
[12/29 22:47:09    268s] +-------------+------------+----------+
[12/29 22:47:09    268s] Via Pillar Rule:
[12/29 22:47:09    268s]     None
[12/29 22:47:09    268s] Finished writing unified metrics of routing constraints.
[12/29 22:47:09    268s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/29 22:47:09    268s] Total-nets :: 8822, Stn-nets :: 32, ratio :: 0.36273 %, Total-len 428782, Stn-len 0
[12/29 22:47:09    268s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8758
[12/29 22:47:09    268s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5647.9M, EPOCH TIME: 1735508829.496130
[12/29 22:47:09    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8706).
[12/29 22:47:09    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.027, REAL:0.013, MEM:5334.9M, EPOCH TIME: 1735508829.508946
[12/29 22:47:09    268s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.13
[12/29 22:47:09    268s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.5 (1.2), totSession cpu/real = 0:04:28.1/0:15:12.0 (0.3), mem = 5334.9M
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] =============================================================================================
[12/29 22:47:09    268s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.31-s109_1
[12/29 22:47:09    268s] =============================================================================================
[12/29 22:47:09    268s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:09    268s] ---------------------------------------------------------------------------------------------
[12/29 22:47:09    268s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:47:09    268s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  35.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:47:09    268s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:09    268s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.1    2.3
[12/29 22:47:09    268s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:47:09    268s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:47:09    268s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:09    268s] [ TransformInit          ]      1   0:00:00.1  (  23.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/29 22:47:09    268s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:09    268s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:09    268s] [ MISC                   ]          0:00:00.1  (  22.9 % )     0:00:00.1 /  0:00:00.2    1.4
[12/29 22:47:09    268s] ---------------------------------------------------------------------------------------------
[12/29 22:47:09    268s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.2
[12/29 22:47:09    268s] ---------------------------------------------------------------------------------------------
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] End: GigaOpt Global Optimization
[12/29 22:47:09    268s] Begin: Collecting metrics
[12/29 22:47:09    268s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.53 | 0:00:01  |        5295 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5296 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        5306 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5306 |      |     |
| global_opt              |           |    2.682 |           |        0 |       36.53 | 0:00:00  |        5335 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:47:09    268s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3451.3M, current mem=3451.3M)

[12/29 22:47:09    268s] End: Collecting metrics
[12/29 22:47:09    268s] *** Timing Is met
[12/29 22:47:09    268s] *** Check timing (0:00:00.0)
[12/29 22:47:09    268s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:47:09    268s] Deleting Lib Analyzer.
[12/29 22:47:09    268s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[12/29 22:47:09    268s] Info: 39 io nets excluded
[12/29 22:47:09    268s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:47:09    268s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:47:09    268s] ### Creating LA Mngr. totSessionCpu=0:04:28 mem=5334.9M
[12/29 22:47:09    268s] ### Creating LA Mngr, finished. totSessionCpu=0:04:28 mem=5334.9M
[12/29 22:47:09    268s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/29 22:47:09    268s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5334.9M, EPOCH TIME: 1735508829.666389
[12/29 22:47:09    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:09    268s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:09    268s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5334.9M, EPOCH TIME: 1735508829.669902
[12/29 22:47:09    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5724.6M, EPOCH TIME: 1735508829.678755
[12/29 22:47:09    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:09    268s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:09    268s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.004, REAL:0.003, MEM:5724.6M, EPOCH TIME: 1735508829.682098
[12/29 22:47:09    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] [oiPhyDebug] optDemand 1637636488000.00, spDemand 144772488000.00.
[12/29 22:47:09    268s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8758
[12/29 22:47:09    268s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:47:09    268s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:28 mem=5724.6M
[12/29 22:47:09    268s] OPERPROF: Starting DPlace-Init at level 1, MEM:5724.6M, EPOCH TIME: 1735508829.684503
[12/29 22:47:09    268s] Processing tracks to init pin-track alignment.
[12/29 22:47:09    268s] z: 2, totalTracks: 1
[12/29 22:47:09    268s] z: 4, totalTracks: 1
[12/29 22:47:09    268s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:47:09    268s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5724.6M, EPOCH TIME: 1735508829.687046
[12/29 22:47:09    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:09    268s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:47:09    268s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:5724.6M, EPOCH TIME: 1735508829.690080
[12/29 22:47:09    268s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5724.6M, EPOCH TIME: 1735508829.690125
[12/29 22:47:09    268s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5724.6M, EPOCH TIME: 1735508829.690267
[12/29 22:47:09    268s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5724.6MB).
[12/29 22:47:09    268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.006, MEM:5724.6M, EPOCH TIME: 1735508829.690993
[12/29 22:47:09    268s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:47:09    268s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8758
[12/29 22:47:09    268s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:28 mem=5724.6M
[12/29 22:47:09    268s] Begin: Area Reclaim Optimization
[12/29 22:47:09    268s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:28.3/0:15:12.2 (0.3), mem = 5724.6M
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] Creating Lib Analyzer ...
[12/29 22:47:09    268s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:47:09    268s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:47:09    268s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:47:09    268s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:29 mem=5726.6M
[12/29 22:47:09    268s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:29 mem=5726.6M
[12/29 22:47:09    268s] Creating Lib Analyzer, finished. 
[12/29 22:47:09    268s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.14
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] Active Setup views: VIEW_SETUP 
[12/29 22:47:09    268s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8758
[12/29 22:47:09    268s] ### Creating RouteCongInterface, started
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:47:09    268s] 
[12/29 22:47:09    268s] #optDebug: {0, 1.000}
[12/29 22:47:09    268s] ### Creating RouteCongInterface, finished
[12/29 22:47:09    268s] {MG  {4 0 40 0.684749} }
[12/29 22:47:09    268s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5726.6M, EPOCH TIME: 1735508829.941392
[12/29 22:47:09    268s] Found 0 hard placement blockage before merging.
[12/29 22:47:09    268s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5726.6M, EPOCH TIME: 1735508829.941552
[12/29 22:47:09    268s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 36.53
[12/29 22:47:09    268s] +---------+---------+--------+--------+------------+--------+
[12/29 22:47:09    268s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/29 22:47:09    268s] +---------+---------+--------+--------+------------+--------+
[12/29 22:47:09    268s] |   36.53%|        -|   0.100|   0.000|   0:00:00.0| 5726.6M|
[12/29 22:47:10    269s] |   36.53%|        3|   0.100|   0.000|   0:00:01.0| 5970.0M|
[12/29 22:47:10    269s] |   36.53%|        1|   0.100|   0.000|   0:00:00.0| 5970.0M|
[12/29 22:47:10    269s] |   36.52%|        1|   0.100|   0.000|   0:00:00.0| 5970.0M|
[12/29 22:47:10    269s] |   36.52%|        1|   0.100|   0.000|   0:00:00.0| 5970.0M|
[12/29 22:47:10    269s] |   36.52%|        1|   0.100|   0.000|   0:00:00.0| 5970.0M|
[12/29 22:47:10    269s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:47:10    269s] |   36.52%|        0|   0.100|   0.000|   0:00:00.0| 5970.0M|
[12/29 22:47:10    270s] |   36.52%|        0|   0.100|   0.000|   0:00:00.0| 5970.0M|
[12/29 22:47:10    270s] |   36.51%|        6|   0.100|   0.000|   0:00:00.0| 5970.0M|
[12/29 22:47:10    270s] |   36.51%|        0|   0.100|   0.000|   0:00:00.0| 5970.0M|
[12/29 22:47:10    270s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:47:10    270s] |   36.51%|        0|   0.100|   0.000|   0:00:00.0| 5970.0M|
[12/29 22:47:10    270s] +---------+---------+--------+--------+------------+--------+
[12/29 22:47:10    270s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 36.51
[12/29 22:47:10    270s] 
[12/29 22:47:10    270s] ** Summary: Restruct = 7 Buffer Deletion = 0 Declone = 0 Resize = 6 **
[12/29 22:47:10    270s] --------------------------------------------------------------
[12/29 22:47:10    270s] |                                   | Total     | Sequential |
[12/29 22:47:10    270s] --------------------------------------------------------------
[12/29 22:47:10    270s] | Num insts resized                 |       6  |       0    |
[12/29 22:47:10    270s] | Num insts undone                  |       0  |       0    |
[12/29 22:47:10    270s] | Num insts Downsized               |       6  |       0    |
[12/29 22:47:10    270s] | Num insts Samesized               |       0  |       0    |
[12/29 22:47:10    270s] | Num insts Upsized                 |       0  |       0    |
[12/29 22:47:10    270s] | Num multiple commits+uncommits    |       0  |       -    |
[12/29 22:47:10    270s] --------------------------------------------------------------
[12/29 22:47:10    270s] Bottom Preferred Layer:
[12/29 22:47:10    270s] +-------------+------------+----------+
[12/29 22:47:10    270s] |    Layer    |    CLK     |   Rule   |
[12/29 22:47:10    270s] +-------------+------------+----------+
[12/29 22:47:10    270s] | met3 (z=3)  |          1 | default  |
[12/29 22:47:10    270s] +-------------+------------+----------+
[12/29 22:47:10    270s] Via Pillar Rule:
[12/29 22:47:10    270s]     None
[12/29 22:47:10    270s] Finished writing unified metrics of routing constraints.
[12/29 22:47:10    270s] 
[12/29 22:47:10    270s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/29 22:47:10    270s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:01.0) **
[12/29 22:47:10    270s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:47:10    270s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8753
[12/29 22:47:10    270s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.14
[12/29 22:47:10    270s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.0/0:00:00.8 (2.5), totSession cpu/real = 0:04:30.4/0:15:13.0 (0.3), mem = 5970.0M
[12/29 22:47:10    270s] 
[12/29 22:47:10    270s] =============================================================================================
[12/29 22:47:10    270s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.31-s109_1
[12/29 22:47:10    270s] =============================================================================================
[12/29 22:47:10    270s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:10    270s] ---------------------------------------------------------------------------------------------
[12/29 22:47:10    270s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:47:10    270s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:47:10    270s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:10    270s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:47:10    270s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:47:10    270s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:10    270s] [ OptimizationStep       ]      1   0:00:00.2  (  19.1 % )     0:00:00.6 /  0:00:01.8    3.1
[12/29 22:47:10    270s] [ OptSingleIteration     ]     10   0:00:00.0  (   5.6 % )     0:00:00.4 /  0:00:01.6    3.9
[12/29 22:47:10    270s] [ OptGetWeight           ]    184   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:10    270s] [ OptEval                ]    184   0:00:00.2  (  25.0 % )     0:00:00.2 /  0:00:01.3    6.0
[12/29 22:47:10    270s] [ OptCommit              ]    184   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    2.4
[12/29 22:47:10    270s] [ PostCommitDelayUpdate  ]    184   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.2    1.8
[12/29 22:47:10    270s] [ IncrDelayCalc          ]     24   0:00:00.1  (  12.2 % )     0:00:00.1 /  0:00:00.2    1.7
[12/29 22:47:10    270s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    3.5
[12/29 22:47:10    270s] [ MISC                   ]          0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/29 22:47:10    270s] ---------------------------------------------------------------------------------------------
[12/29 22:47:10    270s]  AreaOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:02.0    2.5
[12/29 22:47:10    270s] ---------------------------------------------------------------------------------------------
[12/29 22:47:10    270s] 
[12/29 22:47:10    270s] Executing incremental physical updates
[12/29 22:47:10    270s] Executing incremental physical updates
[12/29 22:47:10    270s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8753
[12/29 22:47:10    270s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5842.0M, EPOCH TIME: 1735508830.542469
[12/29 22:47:10    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8701).
[12/29 22:47:10    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:10    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:10    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:10    270s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.012, MEM:5429.0M, EPOCH TIME: 1735508830.554146
[12/29 22:47:10    270s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=5429.03M, totSessionCpu=0:04:30).
[12/29 22:47:10    270s] Begin: Collecting metrics
[12/29 22:47:10    270s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.53 | 0:00:01  |        5295 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5296 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        5306 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5306 |      |     |
| global_opt              |           |    2.682 |           |        0 |       36.53 | 0:00:00  |        5335 |      |     |
| area_reclaiming         |     0.000 |    2.682 |         0 |        0 |       36.51 | 0:00:01  |        5429 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:47:10    270s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3519.0M, current mem=3519.0M)

[12/29 22:47:10    270s] End: Collecting metrics
[12/29 22:47:10    270s] Deleting Lib Analyzer.
[12/29 22:47:10    270s] **INFO: Flow update: Design timing is met.
[12/29 22:47:10    270s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:47:10    270s] **INFO: Flow update: Design timing is met.
[12/29 22:47:10    270s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[12/29 22:47:10    270s] Info: 39 io nets excluded
[12/29 22:47:10    270s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:47:10    270s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:47:10    270s] ### Creating LA Mngr. totSessionCpu=0:04:31 mem=5425.0M
[12/29 22:47:10    270s] ### Creating LA Mngr, finished. totSessionCpu=0:04:31 mem=5425.0M
[12/29 22:47:10    270s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5782.7M, EPOCH TIME: 1735508830.892968
[12/29 22:47:10    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:10    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:10    270s] 
[12/29 22:47:10    270s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:10    270s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:10    270s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5782.7M, EPOCH TIME: 1735508830.896693
[12/29 22:47:10    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:10    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:10    270s] [oiPhyDebug] optDemand 1637556503200.00, spDemand 144692503200.00.
[12/29 22:47:10    270s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8753
[12/29 22:47:10    270s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:47:10    270s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:31 mem=5782.7M
[12/29 22:47:10    270s] OPERPROF: Starting DPlace-Init at level 1, MEM:5782.7M, EPOCH TIME: 1735508830.899349
[12/29 22:47:10    270s] Processing tracks to init pin-track alignment.
[12/29 22:47:10    270s] z: 2, totalTracks: 1
[12/29 22:47:10    270s] z: 4, totalTracks: 1
[12/29 22:47:10    270s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:47:10    270s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5782.7M, EPOCH TIME: 1735508830.902355
[12/29 22:47:10    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:10    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:10    270s] 
[12/29 22:47:10    270s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:10    270s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:10    270s] 
[12/29 22:47:10    270s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:47:10    270s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.003, MEM:5782.7M, EPOCH TIME: 1735508830.905832
[12/29 22:47:10    270s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5782.7M, EPOCH TIME: 1735508830.905882
[12/29 22:47:10    270s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5782.7M, EPOCH TIME: 1735508830.906054
[12/29 22:47:10    270s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5782.7MB).
[12/29 22:47:10    270s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.007, MEM:5782.7M, EPOCH TIME: 1735508830.906780
[12/29 22:47:10    270s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:47:10    270s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8753
[12/29 22:47:10    270s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:31 mem=5814.7M
[12/29 22:47:10    270s] Begin: Area Reclaim Optimization
[12/29 22:47:10    270s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:30.9/0:15:13.4 (0.3), mem = 5814.7M
[12/29 22:47:10    270s] 
[12/29 22:47:10    270s] Creating Lib Analyzer ...
[12/29 22:47:10    270s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:47:10    270s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:47:10    270s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:47:10    270s] 
[12/29 22:47:10    270s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:47:11    271s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:31 mem=5818.7M
[12/29 22:47:11    271s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:31 mem=5818.7M
[12/29 22:47:11    271s] Creating Lib Analyzer, finished. 
[12/29 22:47:11    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.15
[12/29 22:47:11    271s] 
[12/29 22:47:11    271s] Active Setup views: VIEW_SETUP 
[12/29 22:47:11    271s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8753
[12/29 22:47:11    271s] ### Creating RouteCongInterface, started
[12/29 22:47:11    271s] 
[12/29 22:47:11    271s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:47:11    271s] 
[12/29 22:47:11    271s] #optDebug: {0, 1.000}
[12/29 22:47:11    271s] ### Creating RouteCongInterface, finished
[12/29 22:47:11    271s] {MG  {4 0 40 0.684749} }
[12/29 22:47:11    271s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5818.7M, EPOCH TIME: 1735508831.186472
[12/29 22:47:11    271s] Found 0 hard placement blockage before merging.
[12/29 22:47:11    271s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5818.7M, EPOCH TIME: 1735508831.186650
[12/29 22:47:11    271s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 36.51
[12/29 22:47:11    271s] +---------+---------+--------+--------+------------+--------+
[12/29 22:47:11    271s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/29 22:47:11    271s] +---------+---------+--------+--------+------------+--------+
[12/29 22:47:11    271s] |   36.51%|        -|   0.100|   0.000|   0:00:00.0| 5818.7M|
[12/29 22:47:11    271s] |   36.51%|        1|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:47:11    271s] |   36.51%|        1|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:47:11    271s] |   36.51%|        1|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:47:11    272s] |   36.50%|        1|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:47:11    272s] |   36.50%|        1|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:47:11    272s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:47:11    272s] |   36.50%|        0|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:47:11    272s] |   36.50%|        0|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:47:11    272s] |   36.50%|        5|   0.100|   0.000|   0:00:00.0| 5973.4M|
[12/29 22:47:11    272s] |   36.50%|        0|   0.100|   0.000|   0:00:00.0| 5973.4M|
[12/29 22:47:11    272s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:47:11    272s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[12/29 22:47:11    272s] |   36.50%|        0|   0.100|   0.000|   0:00:00.0| 5973.4M|
[12/29 22:47:11    272s] +---------+---------+--------+--------+------------+--------+
[12/29 22:47:11    272s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 36.50
[12/29 22:47:11    272s] 
[12/29 22:47:11    272s] ** Summary: Restruct = 5 Buffer Deletion = 0 Declone = 0 Resize = 5 **
[12/29 22:47:11    272s] --------------------------------------------------------------
[12/29 22:47:11    272s] |                                   | Total     | Sequential |
[12/29 22:47:11    272s] --------------------------------------------------------------
[12/29 22:47:11    272s] | Num insts resized                 |       5  |       0    |
[12/29 22:47:11    272s] | Num insts undone                  |       0  |       0    |
[12/29 22:47:11    272s] | Num insts Downsized               |       5  |       0    |
[12/29 22:47:11    272s] | Num insts Samesized               |       0  |       0    |
[12/29 22:47:11    272s] | Num insts Upsized                 |       0  |       0    |
[12/29 22:47:11    272s] | Num multiple commits+uncommits    |       0  |       -    |
[12/29 22:47:11    272s] --------------------------------------------------------------
[12/29 22:47:11    272s] Bottom Preferred Layer:
[12/29 22:47:11    272s] +-------------+------------+----------+
[12/29 22:47:11    272s] |    Layer    |    CLK     |   Rule   |
[12/29 22:47:11    272s] +-------------+------------+----------+
[12/29 22:47:11    272s] | met3 (z=3)  |          1 | default  |
[12/29 22:47:11    272s] +-------------+------------+----------+
[12/29 22:47:11    272s] Via Pillar Rule:
[12/29 22:47:11    272s]     None
[12/29 22:47:11    272s] Finished writing unified metrics of routing constraints.
[12/29 22:47:11    272s] 
[12/29 22:47:11    272s] Number of times islegalLocAvaiable called = 5 skipped = 0, called in commitmove = 5, skipped in commitmove = 0
[12/29 22:47:11    272s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:01.0) **
[12/29 22:47:11    272s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5973.4M, EPOCH TIME: 1735508831.746732
[12/29 22:47:11    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8696).
[12/29 22:47:11    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:11    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:11    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:11    272s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.011, MEM:5973.4M, EPOCH TIME: 1735508831.757682
[12/29 22:47:11    272s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5973.4M, EPOCH TIME: 1735508831.761215
[12/29 22:47:11    272s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5973.4M, EPOCH TIME: 1735508831.761291
[12/29 22:47:11    272s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5973.4M, EPOCH TIME: 1735508831.764488
[12/29 22:47:11    272s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:11    272s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:11    272s] 
[12/29 22:47:11    272s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:11    272s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:11    272s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.005, REAL:0.004, MEM:5973.4M, EPOCH TIME: 1735508831.768162
[12/29 22:47:11    272s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5973.4M, EPOCH TIME: 1735508831.768212
[12/29 22:47:11    272s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5973.4M, EPOCH TIME: 1735508831.768379
[12/29 22:47:11    272s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:5973.4M, EPOCH TIME: 1735508831.769060
[12/29 22:47:11    272s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:5973.4M, EPOCH TIME: 1735508831.769174
[12/29 22:47:11    272s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.009, REAL:0.008, MEM:5973.4M, EPOCH TIME: 1735508831.769254
[12/29 22:47:11    272s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.009, REAL:0.008, MEM:5973.4M, EPOCH TIME: 1735508831.769280
[12/29 22:47:11    272s] TDRefine: refinePlace mode is spiral
[12/29 22:47:11    272s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.10
[12/29 22:47:11    272s] OPERPROF: Starting Refine-Place at level 1, MEM:5973.4M, EPOCH TIME: 1735508831.769343
[12/29 22:47:11    272s] *** Starting refinePlace (0:04:33 mem=5973.4M) ***
[12/29 22:47:11    272s] Total net bbox length = 3.216e+05 (1.655e+05 1.561e+05) (ext = 5.534e+04)
[12/29 22:47:11    272s] 
[12/29 22:47:11    272s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:11    272s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:11    272s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:47:11    272s] Set min layer with default ( 2 )
[12/29 22:47:11    272s] Set max layer with default ( 127 )
[12/29 22:47:11    272s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:11    272s] Min route layer (adjusted) = 2
[12/29 22:47:11    272s] Max route layer (adjusted) = 5
[12/29 22:47:11    272s] Set min layer with default ( 2 )
[12/29 22:47:11    272s] Set max layer with default ( 127 )
[12/29 22:47:11    272s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:11    272s] Min route layer (adjusted) = 2
[12/29 22:47:11    272s] Max route layer (adjusted) = 5
[12/29 22:47:11    272s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5973.4M, EPOCH TIME: 1735508831.779013
[12/29 22:47:11    272s] Starting refinePlace ...
[12/29 22:47:11    272s] Set min layer with default ( 2 )
[12/29 22:47:11    272s] Set max layer with default ( 127 )
[12/29 22:47:11    272s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:11    272s] Min route layer (adjusted) = 2
[12/29 22:47:11    272s] Max route layer (adjusted) = 5
[12/29 22:47:11    272s] One DDP V2 for no tweak run.
[12/29 22:47:11    272s] 
[12/29 22:47:11    272s]  === Spiral for Logical I: (movable: 8696) ===
[12/29 22:47:11    272s] 
[12/29 22:47:11    272s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:47:11    273s] 
[12/29 22:47:11    273s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:47:11    273s] 
[12/29 22:47:11    273s]  Info: 0 filler has been deleted!
[12/29 22:47:11    273s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:47:11    273s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:47:11    273s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:47:11    273s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=5942.4MB) @(0:04:33 - 0:04:33).
[12/29 22:47:11    273s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:47:11    273s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 5942.4MB
[12/29 22:47:11    273s] Statistics of distance of Instance movement in refine placement:
[12/29 22:47:11    273s]   maximum (X+Y) =         0.00 um
[12/29 22:47:11    273s]   mean    (X+Y) =         0.00 um
[12/29 22:47:11    273s] Summary Report:
[12/29 22:47:11    273s] Instances move: 0 (out of 8696 movable)
[12/29 22:47:11    273s] Instances flipped: 0
[12/29 22:47:11    273s] Mean displacement: 0.00 um
[12/29 22:47:11    273s] Max displacement: 0.00 um 
[12/29 22:47:11    273s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:47:11    273s] Total instances moved : 0
[12/29 22:47:11    273s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.262, REAL:0.127, MEM:5942.4M, EPOCH TIME: 1735508831.905703
[12/29 22:47:11    273s] Total net bbox length = 3.216e+05 (1.655e+05 1.561e+05) (ext = 5.534e+04)
[12/29 22:47:11    273s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 5942.4MB
[12/29 22:47:11    273s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=5942.4MB) @(0:04:33 - 0:04:33).
[12/29 22:47:11    273s] *** Finished refinePlace (0:04:33 mem=5942.4M) ***
[12/29 22:47:11    273s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.10
[12/29 22:47:11    273s] OPERPROF: Finished Refine-Place at level 1, CPU:0.275, REAL:0.140, MEM:5942.4M, EPOCH TIME: 1735508831.909205
[12/29 22:47:11    273s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5942.4M, EPOCH TIME: 1735508831.954107
[12/29 22:47:11    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8696).
[12/29 22:47:11    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:11    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:11    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:11    273s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.029, REAL:0.012, MEM:5974.4M, EPOCH TIME: 1735508831.966265
[12/29 22:47:11    273s] *** maximum move = 0.00 um ***
[12/29 22:47:11    273s] *** Finished re-routing un-routed nets (5974.4M) ***
[12/29 22:47:11    273s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
[12/29 22:47:11    273s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
[12/29 22:47:11    273s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
[12/29 22:47:11    273s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
[12/29 22:47:11    273s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
[12/29 22:47:11    273s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
[12/29 22:47:11    273s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
[12/29 22:47:11    273s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[12].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[10].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[9].
[12/29 22:47:11    273s] OPERPROF: Starting DPlace-Init at level 1, MEM:5975.4M, EPOCH TIME: 1735508831.984003
[12/29 22:47:11    273s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5975.4M, EPOCH TIME: 1735508831.987378
[12/29 22:47:11    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:11    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:11    273s] 
[12/29 22:47:11    273s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:11    273s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:11    273s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5975.4M, EPOCH TIME: 1735508831.990993
[12/29 22:47:11    273s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5975.4M, EPOCH TIME: 1735508831.991045
[12/29 22:47:11    273s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5975.4M, EPOCH TIME: 1735508831.991165
[12/29 22:47:11    273s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:5975.4M, EPOCH TIME: 1735508831.991842
[12/29 22:47:11    273s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:5975.4M, EPOCH TIME: 1735508831.991973
[12/29 22:47:11    273s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.008, MEM:5975.4M, EPOCH TIME: 1735508831.992053
[12/29 22:47:12    273s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:47:12    273s] 
[12/29 22:47:12    273s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=5975.4M) ***
[12/29 22:47:12    273s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:47:12    273s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8748
[12/29 22:47:12    273s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.15
[12/29 22:47:12    273s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.4/0:00:01.1 (2.2), totSession cpu/real = 0:04:33.2/0:15:14.5 (0.3), mem = 5975.4M
[12/29 22:47:12    273s] 
[12/29 22:47:12    273s] =============================================================================================
[12/29 22:47:12    273s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.31-s109_1
[12/29 22:47:12    273s] =============================================================================================
[12/29 22:47:12    273s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:12    273s] ---------------------------------------------------------------------------------------------
[12/29 22:47:12    273s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:47:12    273s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  16.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:47:12    273s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:12    273s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/29 22:47:12    273s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:47:12    273s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:12    273s] [ OptimizationStep       ]      1   0:00:00.2  (  16.1 % )     0:00:00.5 /  0:00:01.6    3.0
[12/29 22:47:12    273s] [ OptSingleIteration     ]     10   0:00:00.1  (   4.9 % )     0:00:00.3 /  0:00:01.4    4.0
[12/29 22:47:12    273s] [ OptGetWeight           ]    184   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:12    273s] [ OptEval                ]    184   0:00:00.2  (  16.9 % )     0:00:00.2 /  0:00:01.1    6.1
[12/29 22:47:12    273s] [ OptCommit              ]    184   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    2.7
[12/29 22:47:12    273s] [ PostCommitDelayUpdate  ]    184   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.2    2.0
[12/29 22:47:12    273s] [ IncrDelayCalc          ]     19   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    2.1
[12/29 22:47:12    273s] [ RefinePlace            ]      1   0:00:00.3  (  24.3 % )     0:00:00.3 /  0:00:00.5    1.8
[12/29 22:47:12    273s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:12    273s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/29 22:47:12    273s] [ MISC                   ]          0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.4
[12/29 22:47:12    273s] ---------------------------------------------------------------------------------------------
[12/29 22:47:12    273s]  AreaOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:02.4    2.2
[12/29 22:47:12    273s] ---------------------------------------------------------------------------------------------
[12/29 22:47:12    273s] 
[12/29 22:47:12    273s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8748
[12/29 22:47:12    273s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5847.4M, EPOCH TIME: 1735508832.016585
[12/29 22:47:12    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:12    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:12    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:12    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:12    273s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.011, MEM:5434.4M, EPOCH TIME: 1735508832.027927
[12/29 22:47:12    273s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=5434.37M, totSessionCpu=0:04:33).
[12/29 22:47:12    273s] Begin: Collecting metrics
[12/29 22:47:12    273s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.53 | 0:00:01  |        5295 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5296 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        5306 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5306 |      |     |
| global_opt              |           |    2.682 |           |        0 |       36.53 | 0:00:00  |        5335 |      |     |
| area_reclaiming         |     0.000 |    2.682 |         0 |        0 |       36.51 | 0:00:01  |        5429 |      |     |
| area_reclaiming_2       |     0.000 |    2.682 |         0 |        0 |       36.50 | 0:00:02  |        5434 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:47:12    273s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3524.8M, current mem=3524.8M)

[12/29 22:47:12    273s] End: Collecting metrics
[12/29 22:47:12    273s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:33.4/0:15:14.7 (0.3), mem = 5434.4M
[12/29 22:47:12    273s] Starting local wire reclaim
[12/29 22:47:12    273s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5434.4M, EPOCH TIME: 1735508832.197606
[12/29 22:47:12    273s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5434.4M, EPOCH TIME: 1735508832.197659
[12/29 22:47:12    273s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5434.4M, EPOCH TIME: 1735508832.197711
[12/29 22:47:12    273s] Processing tracks to init pin-track alignment.
[12/29 22:47:12    273s] z: 2, totalTracks: 1
[12/29 22:47:12    273s] z: 4, totalTracks: 1
[12/29 22:47:12    273s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:47:12    273s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5434.4M, EPOCH TIME: 1735508832.200923
[12/29 22:47:12    273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:12    273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:12    273s] 
[12/29 22:47:12    273s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:12    273s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:12    273s] 
[12/29 22:47:12    273s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:47:12    273s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.005, REAL:0.004, MEM:5434.4M, EPOCH TIME: 1735508832.204440
[12/29 22:47:12    273s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5434.4M, EPOCH TIME: 1735508832.204487
[12/29 22:47:12    273s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5434.4M, EPOCH TIME: 1735508832.204646
[12/29 22:47:12    273s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5434.4MB).
[12/29 22:47:12    273s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.009, REAL:0.008, MEM:5434.4M, EPOCH TIME: 1735508832.205356
[12/29 22:47:12    273s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.009, REAL:0.008, MEM:5434.4M, EPOCH TIME: 1735508832.205383
[12/29 22:47:12    273s] TDRefine: refinePlace mode is spiral
[12/29 22:47:12    273s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.11
[12/29 22:47:12    273s] OPERPROF:   Starting Refine-Place at level 2, MEM:5434.4M, EPOCH TIME: 1735508832.205457
[12/29 22:47:12    273s] *** Starting refinePlace (0:04:33 mem=5434.4M) ***
[12/29 22:47:12    273s] Total net bbox length = 3.216e+05 (1.655e+05 1.561e+05) (ext = 5.534e+04)
[12/29 22:47:12    273s] 
[12/29 22:47:12    273s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:12    273s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:12    273s] Set min layer with default ( 2 )
[12/29 22:47:12    273s] Set max layer with default ( 127 )
[12/29 22:47:12    273s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:12    273s] Min route layer (adjusted) = 2
[12/29 22:47:12    273s] Max route layer (adjusted) = 5
[12/29 22:47:12    273s] Set min layer with default ( 2 )
[12/29 22:47:12    273s] Set max layer with default ( 127 )
[12/29 22:47:12    273s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:12    273s] Min route layer (adjusted) = 2
[12/29 22:47:12    273s] Max route layer (adjusted) = 5
[12/29 22:47:12    273s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5434.4M, EPOCH TIME: 1735508832.214548
[12/29 22:47:12    273s] Starting refinePlace ...
[12/29 22:47:12    273s] Set min layer with default ( 2 )
[12/29 22:47:12    273s] Set max layer with default ( 127 )
[12/29 22:47:12    273s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:12    273s] Min route layer (adjusted) = 2
[12/29 22:47:12    273s] Max route layer (adjusted) = 5
[12/29 22:47:12    273s] One DDP V2 for no tweak run.
[12/29 22:47:12    273s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5434.4M, EPOCH TIME: 1735508832.217049
[12/29 22:47:12    273s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:5566.4M, EPOCH TIME: 1735508832.228649
[12/29 22:47:12    273s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:5566.4M, EPOCH TIME: 1735508832.228961
[12/29 22:47:12    273s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:5566.4M, EPOCH TIME: 1735508832.228999
[12/29 22:47:12    273s] MP Top (8696): mp=1.050. U=0.365.
[12/29 22:47:12    273s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.002, REAL:0.002, MEM:5566.4M, EPOCH TIME: 1735508832.230785
[12/29 22:47:12    273s] [Pin padding] pin density ratio 0.45
[12/29 22:47:12    273s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:5566.4M, EPOCH TIME: 1735508832.231244
[12/29 22:47:12    273s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:5566.4M, EPOCH TIME: 1735508832.231279
[12/29 22:47:12    273s] OPERPROF:             Starting InitSKP at level 7, MEM:5566.4M, EPOCH TIME: 1735508832.231472
[12/29 22:47:12    273s] no activity file in design. spp won't run.
[12/29 22:47:12    273s] no activity file in design. spp won't run.
[12/29 22:47:12    273s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/29 22:47:12    273s] SKP cleared!
[12/29 22:47:12    273s] OPERPROF:             Finished InitSKP at level 7, CPU:0.319, REAL:0.166, MEM:5612.2M, EPOCH TIME: 1735508832.397356
[12/29 22:47:12    273s] **WARN: AAE based timing driven is off.
[12/29 22:47:12    273s] Init TDGP AAE failed.
[12/29 22:47:12    273s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.320, REAL:0.166, MEM:5612.2M, EPOCH TIME: 1735508832.397503
[12/29 22:47:12    273s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.320, REAL:0.166, MEM:5612.2M, EPOCH TIME: 1735508832.397553
[12/29 22:47:12    273s] Build timing info failed.
[12/29 22:47:12    273s] AAE Timing clean up.
[12/29 22:47:12    273s] Tweakage: fix icg 1, fix clk 0.
[12/29 22:47:12    273s] Tweakage: density cost 1, scale 0.4.
[12/29 22:47:12    273s] Tweakage: activity cost 0, scale 1.0.
[12/29 22:47:12    273s] Tweakage: congestion cost on, scale 1.0.
[12/29 22:47:12    273s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:5612.2M, EPOCH TIME: 1735508832.397618
[12/29 22:47:12    273s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:5612.2M, EPOCH TIME: 1735508832.404035
[12/29 22:47:12    274s] Tweakage swap 323 pairs.
[12/29 22:47:12    274s] Tweakage swap 162 pairs.
[12/29 22:47:12    274s] Tweakage swap 196 pairs.
[12/29 22:47:13    274s] Tweakage swap 83 pairs.
[12/29 22:47:13    274s] Tweakage swap 25 pairs.
[12/29 22:47:13    275s] Tweakage swap 5 pairs.
[12/29 22:47:13    275s] Tweakage swap 12 pairs.
[12/29 22:47:13    275s] Tweakage swap 5 pairs.
[12/29 22:47:13    275s] Tweakage swap 3 pairs.
[12/29 22:47:14    275s] Tweakage swap 1 pairs.
[12/29 22:47:14    276s] Tweakage swap 4 pairs.
[12/29 22:47:14    276s] Tweakage swap 0 pairs.
[12/29 22:47:14    276s] Tweakage swap 214 pairs.
[12/29 22:47:14    276s] Tweakage swap 109 pairs.
[12/29 22:47:14    276s] Tweakage swap 119 pairs.
[12/29 22:47:15    277s] Tweakage swap 55 pairs.
[12/29 22:47:15    277s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:15    277s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:15    277s] High layer ICDP is OFF.
[12/29 22:47:15    277s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:15    277s] Starting Early Global Route supply map. mem = 5615.2M
[12/29 22:47:15    277s] (I)      Initializing eGR engine (regular)
[12/29 22:47:15    277s] Set min layer with default ( 2 )
[12/29 22:47:15    277s] Set max layer with default ( 127 )
[12/29 22:47:15    277s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:15    277s] Min route layer (adjusted) = 2
[12/29 22:47:15    277s] Max route layer (adjusted) = 5
[12/29 22:47:15    277s] (I)      clean place blk overflow:
[12/29 22:47:15    277s] (I)      H : enabled 1.00 0
[12/29 22:47:15    277s] (I)      V : enabled 1.00 0
[12/29 22:47:15    277s] (I)      Initializing eGR engine (regular)
[12/29 22:47:15    277s] Set min layer with default ( 2 )
[12/29 22:47:15    277s] Set max layer with default ( 127 )
[12/29 22:47:15    277s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:15    277s] Min route layer (adjusted) = 2
[12/29 22:47:15    277s] Max route layer (adjusted) = 5
[12/29 22:47:15    277s] (I)      clean place blk overflow:
[12/29 22:47:15    277s] (I)      H : enabled 1.00 0
[12/29 22:47:15    277s] (I)      V : enabled 1.00 0
[12/29 22:47:15    277s] (I)      Started Early Global Route kernel ( Curr Mem: 5.41 MB )
[12/29 22:47:15    277s] (I)      Running eGR Regular flow
[12/29 22:47:15    277s] (I)      # wire layers (front) : 6
[12/29 22:47:15    277s] (I)      # wire layers (back)  : 0
[12/29 22:47:15    277s] (I)      min wire layer : 1
[12/29 22:47:15    277s] (I)      max wire layer : 5
[12/29 22:47:15    277s] (I)      # cut layers (front) : 5
[12/29 22:47:15    277s] (I)      # cut layers (back)  : 0
[12/29 22:47:15    277s] (I)      min cut layer : 1
[12/29 22:47:15    277s] (I)      max cut layer : 4
[12/29 22:47:15    277s] (I)      ================================ Layers ================================
[12/29 22:47:15    277s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:47:15    277s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:47:15    277s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:47:15    277s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:47:15    277s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:47:15    277s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:47:15    277s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:47:15    277s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:47:15    277s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:47:15    277s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:47:15    277s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:47:15    277s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:47:15    277s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:47:15    277s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:47:15    277s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:47:15    277s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:47:15    277s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:47:15    277s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:47:15    277s] Finished Early Global Route supply map. mem = 5625.3M
[12/29 22:47:15    277s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:15    277s] icdp demand smooth ratio : 0.803276
[12/29 22:47:15    277s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:15    277s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:15    277s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:15    277s] High layer ICDP is OFF.
[12/29 22:47:15    277s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:15    277s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:15    277s] icdp demand smooth ratio : 0.794463
[12/29 22:47:15    277s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:15    277s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:15    277s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:15    277s] High layer ICDP is OFF.
[12/29 22:47:15    277s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:15    277s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:15    277s] icdp demand smooth ratio : 0.791128
[12/29 22:47:15    277s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:15    278s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:15    278s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:15    278s] High layer ICDP is OFF.
[12/29 22:47:15    278s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:15    278s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:15    278s] icdp demand smooth ratio : 0.788462
[12/29 22:47:15    278s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:16    278s] Tweakage swap 42 pairs.
[12/29 22:47:16    278s] Tweakage swap 21 pairs.
[12/29 22:47:16    278s] Tweakage swap 31 pairs.
[12/29 22:47:16    278s] Tweakage swap 3 pairs.
[12/29 22:47:16    278s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:16    278s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:16    278s] High layer ICDP is OFF.
[12/29 22:47:16    278s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:16    278s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:16    278s] icdp demand smooth ratio : 0.786685
[12/29 22:47:16    278s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:16    279s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:16    279s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:16    279s] High layer ICDP is OFF.
[12/29 22:47:16    279s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:16    279s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:16    279s] icdp demand smooth ratio : 0.786146
[12/29 22:47:16    279s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:16    279s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:16    279s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:16    279s] High layer ICDP is OFF.
[12/29 22:47:16    279s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:16    279s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:16    279s] icdp demand smooth ratio : 0.785894
[12/29 22:47:16    279s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:16    279s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:16    279s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:16    279s] High layer ICDP is OFF.
[12/29 22:47:16    279s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:16    279s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:16    279s] icdp demand smooth ratio : 0.785644
[12/29 22:47:16    279s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:17    279s] Tweakage swap 1 pairs.
[12/29 22:47:17    280s] Tweakage swap 6 pairs.
[12/29 22:47:17    280s] Tweakage swap 4 pairs.
[12/29 22:47:17    280s] Tweakage swap 0 pairs.
[12/29 22:47:17    280s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:17    280s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:17    280s] High layer ICDP is OFF.
[12/29 22:47:17    280s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:17    280s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:17    280s] icdp demand smooth ratio : 0.785528
[12/29 22:47:17    280s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:17    280s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:17    280s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:17    280s] High layer ICDP is OFF.
[12/29 22:47:17    280s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:17    280s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:17    280s] icdp demand smooth ratio : 0.785508
[12/29 22:47:17    280s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:17    280s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:17    280s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:17    280s] High layer ICDP is OFF.
[12/29 22:47:17    280s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:17    280s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:17    280s] icdp demand smooth ratio : 0.785458
[12/29 22:47:17    280s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:17    280s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:47:17    280s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:47:17    280s] High layer ICDP is OFF.
[12/29 22:47:17    280s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:47:17    280s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:47:17    281s] icdp demand smooth ratio : 0.785440
[12/29 22:47:17    281s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:47:17    281s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:7.363, REAL:5.496, MEM:5625.3M, EPOCH TIME: 1735508837.900295
[12/29 22:47:17    281s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:7.371, REAL:5.504, MEM:5625.3M, EPOCH TIME: 1735508837.902046
[12/29 22:47:17    281s] Call icdpEval cleanup ...
[12/29 22:47:17    281s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:7.715, REAL:5.689, MEM:5497.3M, EPOCH TIME: 1735508837.905780
[12/29 22:47:17    281s] Move report: Congestion aware Tweak moves 4717 insts, mean move: 6.43 um, max move: 82.80 um 
[12/29 22:47:17    281s] 	Max move on inst (grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (1069.96, 1108.60) --> (987.16, 1108.60)
[12/29 22:47:17    281s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:07.7, real=0:00:05.0, mem=5497.3mb) @(0:04:33 - 0:04:41).
[12/29 22:47:17    281s] 
[12/29 22:47:17    281s]  === Spiral for Logical I: (movable: 8696) ===
[12/29 22:47:17    281s] 
[12/29 22:47:17    281s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:47:18    281s] 
[12/29 22:47:18    281s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:47:18    281s] 
[12/29 22:47:18    281s]  Info: 0 filler has been deleted!
[12/29 22:47:18    281s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:47:18    281s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:47:18    281s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:47:18    281s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=5465.3MB) @(0:04:41 - 0:04:41).
[12/29 22:47:18    281s] Move report: Detail placement moves 4717 insts, mean move: 6.43 um, max move: 82.80 um 
[12/29 22:47:18    281s] 	Max move on inst (grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (1069.96, 1108.60) --> (987.16, 1108.60)
[12/29 22:47:18    281s] 	Runtime: CPU: 0:00:07.9 REAL: 0:00:06.0 MEM: 5465.3MB
[12/29 22:47:18    281s] Statistics of distance of Instance movement in refine placement:
[12/29 22:47:18    281s]   maximum (X+Y) =        82.80 um
[12/29 22:47:18    281s]   inst (grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) with max move: (1069.96, 1108.6) -> (987.16, 1108.6)
[12/29 22:47:18    281s]   mean    (X+Y) =         6.43 um
[12/29 22:47:18    281s] Total instances flipped for legalization: 9
[12/29 22:47:18    281s] Summary Report:
[12/29 22:47:18    281s] Instances move: 4717 (out of 8696 movable)
[12/29 22:47:18    281s] Instances flipped: 9
[12/29 22:47:18    281s] Mean displacement: 6.43 um
[12/29 22:47:18    281s] Max displacement: 82.80 um (Instance: grid_io_top_1__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) (1069.96, 1108.6) -> (987.16, 1108.6)
[12/29 22:47:18    281s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX1
[12/29 22:47:18    281s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:47:18    281s] Total instances moved : 4717
[12/29 22:47:18    281s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:7.951, REAL:5.801, MEM:5465.3M, EPOCH TIME: 1735508838.015785
[12/29 22:47:18    281s] Total net bbox length = 3.124e+05 (1.605e+05 1.519e+05) (ext = 5.885e+04)
[12/29 22:47:18    281s] Runtime: CPU: 0:00:08.0 REAL: 0:00:06.0 MEM: 5465.3MB
[12/29 22:47:18    281s] [CPU] RefinePlace/total (cpu=0:00:08.0, real=0:00:06.0, mem=5465.3MB) @(0:04:33 - 0:04:41).
[12/29 22:47:18    281s] *** Finished refinePlace (0:04:41 mem=5465.3M) ***
[12/29 22:47:18    281s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.11
[12/29 22:47:18    281s] OPERPROF:   Finished Refine-Place at level 2, CPU:7.963, REAL:5.814, MEM:5465.3M, EPOCH TIME: 1735508838.019268
[12/29 22:47:18    281s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5465.3M, EPOCH TIME: 1735508838.019334
[12/29 22:47:18    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8696).
[12/29 22:47:18    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:18    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:18    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:18    281s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.030, REAL:0.014, MEM:5485.3M, EPOCH TIME: 1735508838.033345
[12/29 22:47:18    281s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:8.003, REAL:5.836, MEM:5485.3M, EPOCH TIME: 1735508838.033420
[12/29 22:47:18    281s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:08.0/0:00:05.8 (1.4), totSession cpu/real = 0:04:41.4/0:15:20.5 (0.3), mem = 5485.3M
[12/29 22:47:18    281s] 
[12/29 22:47:18    281s] =============================================================================================
[12/29 22:47:18    281s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.31-s109_1
[12/29 22:47:18    281s] =============================================================================================
[12/29 22:47:18    281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:18    281s] ---------------------------------------------------------------------------------------------
[12/29 22:47:18    281s] [ RefinePlace            ]      1   0:00:05.8  (  99.5 % )     0:00:05.8 /  0:00:08.0    1.4
[12/29 22:47:18    281s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:18    281s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:18    281s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.8
[12/29 22:47:18    281s] ---------------------------------------------------------------------------------------------
[12/29 22:47:18    281s]  LocalWireReclaim #1 TOTAL          0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:08.0    1.4
[12/29 22:47:18    281s] ---------------------------------------------------------------------------------------------
[12/29 22:47:18    281s] 
[12/29 22:47:18    281s] Begin: Collecting metrics
[12/29 22:47:18    281s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.53 | 0:00:01  |        5295 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5296 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        5306 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5306 |      |     |
| global_opt              |           |    2.682 |           |        0 |       36.53 | 0:00:00  |        5335 |      |     |
| area_reclaiming         |     0.000 |    2.682 |         0 |        0 |       36.51 | 0:00:01  |        5429 |      |     |
| area_reclaiming_2       |     0.000 |    2.682 |         0 |        0 |       36.50 | 0:00:02  |        5434 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:06  |        5485 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:47:18    281s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3565.7M, current mem=3565.7M)

[12/29 22:47:18    281s] End: Collecting metrics
[12/29 22:47:18    281s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:47:18    281s] #################################################################################
[12/29 22:47:18    281s] # Design Stage: PreRoute
[12/29 22:47:18    281s] # Design Name: fpga_top
[12/29 22:47:18    281s] # Design Mode: 130nm
[12/29 22:47:18    281s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:47:18    281s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:47:18    281s] # Signoff Settings: SI Off 
[12/29 22:47:18    281s] #################################################################################
[12/29 22:47:18    282s] Calculate delays in BcWc mode...
[12/29 22:47:18    282s] Topological Sorting (REAL = 0:00:00.0, MEM = 5406.3M, InitMEM = 5406.3M)
[12/29 22:47:18    282s] Start delay calculation (fullDC) (8 T). (MEM=3523.39)
[12/29 22:47:18    282s] End AAE Lib Interpolated Model. (MEM=5417.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:47:18    283s] Total number of fetched objects 10780
[12/29 22:47:18    284s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/29 22:47:18    284s] End delay calculation. (MEM=3555.76 CPU=0:00:01.5 REAL=0:00:00.0)
[12/29 22:47:18    284s] End delay calculation (fullDC). (MEM=3555.76 CPU=0:00:01.8 REAL=0:00:00.0)
[12/29 22:47:18    284s] *** CDM Built up (cpu=0:00:02.3  real=0:00:00.0  mem= 5827.4M) ***
[12/29 22:47:19    284s] eGR doReRoute: optGuide
[12/29 22:47:19    284s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5859.4M, EPOCH TIME: 1735508839.153131
[12/29 22:47:19    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:19    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:19    284s] Cell fpga_top LLGs are deleted
[12/29 22:47:19    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:19    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:19    284s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:5394.4M, EPOCH TIME: 1735508839.154727
[12/29 22:47:19    284s] {MMLU 0 1 10297}
[12/29 22:47:19    284s] [oiLAM] Zs 5, 6
[12/29 22:47:19    284s] ### Creating LA Mngr. totSessionCpu=0:04:44 mem=5394.4M
[12/29 22:47:19    284s] ### Creating LA Mngr, finished. totSessionCpu=0:04:44 mem=5394.4M
[12/29 22:47:19    284s] Running pre-eGR process
[12/29 22:47:19    284s] Set min layer with default ( 2 )
[12/29 22:47:19    284s] Set max layer with default ( 127 )
[12/29 22:47:19    284s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:19    284s] Min route layer (adjusted) = 2
[12/29 22:47:19    284s] Max route layer (adjusted) = 5
[12/29 22:47:19    284s] Set min layer with default ( 2 )
[12/29 22:47:19    284s] Set max layer with default ( 127 )
[12/29 22:47:19    284s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:19    284s] Min route layer (adjusted) = 2
[12/29 22:47:19    284s] Max route layer (adjusted) = 5
[12/29 22:47:19    284s] (I)      Started Import and model ( Curr Mem: 5.18 MB )
[12/29 22:47:19    284s] (I)      == Non-default Options ==
[12/29 22:47:19    284s] (I)      Maximum routing layer                              : 5
[12/29 22:47:19    284s] (I)      Top routing layer                                  : 5
[12/29 22:47:19    284s] (I)      Number of threads                                  : 8
[12/29 22:47:19    284s] (I)      Route tie net to shape                             : auto
[12/29 22:47:19    284s] (I)      Method to set GCell size                           : row
[12/29 22:47:19    284s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:47:19    284s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:47:19    284s] (I)      ============== Pin Summary ==============
[12/29 22:47:19    284s] (I)      +-------+--------+---------+------------+
[12/29 22:47:19    284s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:47:19    284s] (I)      +-------+--------+---------+------------+
[12/29 22:47:19    284s] (I)      |     1 |  31058 |   98.91 |        Pin |
[12/29 22:47:19    284s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:47:19    284s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:47:19    284s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:47:19    284s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:47:19    284s] (I)      +-------+--------+---------+------------+
[12/29 22:47:19    284s] (I)      Custom ignore net properties:
[12/29 22:47:19    284s] (I)      1 : NotLegal
[12/29 22:47:19    284s] (I)      Default ignore net properties:
[12/29 22:47:19    284s] (I)      1 : Special
[12/29 22:47:19    284s] (I)      2 : Analog
[12/29 22:47:19    284s] (I)      3 : Fixed
[12/29 22:47:19    284s] (I)      4 : Skipped
[12/29 22:47:19    284s] (I)      5 : MixedSignal
[12/29 22:47:19    284s] (I)      Prerouted net properties:
[12/29 22:47:19    284s] (I)      1 : NotLegal
[12/29 22:47:19    284s] (I)      2 : Special
[12/29 22:47:19    284s] (I)      3 : Analog
[12/29 22:47:19    284s] (I)      4 : Fixed
[12/29 22:47:19    284s] (I)      5 : Skipped
[12/29 22:47:19    284s] (I)      6 : MixedSignal
[12/29 22:47:19    284s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:47:19    284s] (I)      Use row-based GCell size
[12/29 22:47:19    284s] (I)      Use row-based GCell align
[12/29 22:47:19    284s] (I)      layer 0 area = 83000
[12/29 22:47:19    284s] (I)      layer 1 area = 67600
[12/29 22:47:19    284s] (I)      layer 2 area = 240000
[12/29 22:47:19    284s] (I)      layer 3 area = 240000
[12/29 22:47:19    284s] (I)      layer 4 area = 4000000
[12/29 22:47:19    284s] (I)      GCell unit size   : 4140
[12/29 22:47:19    284s] (I)      GCell multiplier  : 1
[12/29 22:47:19    284s] (I)      GCell row height  : 4140
[12/29 22:47:19    284s] (I)      Actual row height : 4140
[12/29 22:47:19    284s] (I)      GCell align ref   : 479320 479320
[12/29 22:47:19    284s] [NR-eGR] Track table information for default rule: 
[12/29 22:47:19    284s] [NR-eGR] met1 has single uniform track structure
[12/29 22:47:19    284s] [NR-eGR] met2 has single uniform track structure
[12/29 22:47:19    284s] [NR-eGR] met3 has single uniform track structure
[12/29 22:47:19    284s] [NR-eGR] met4 has single uniform track structure
[12/29 22:47:19    284s] [NR-eGR] met5 has single uniform track structure
[12/29 22:47:19    284s] (I)      ============== Default via ===============
[12/29 22:47:19    284s] (I)      +---+------------------+-----------------+
[12/29 22:47:19    284s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:47:19    284s] (I)      +---+------------------+-----------------+
[12/29 22:47:19    284s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:47:19    284s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:47:19    284s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:47:19    284s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:47:19    284s] (I)      +---+------------------+-----------------+
[12/29 22:47:19    284s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:47:19    284s] [NR-eGR] Read 6281 PG shapes
[12/29 22:47:19    284s] [NR-eGR] Read 0 clock shapes
[12/29 22:47:19    284s] [NR-eGR] Read 0 other shapes
[12/29 22:47:19    284s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:47:19    284s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:47:19    284s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:47:19    284s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:47:19    284s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:47:19    284s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:47:19    284s] [NR-eGR] #Other Blockages    : 0
[12/29 22:47:19    284s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:47:19    284s] [NR-eGR] #prerouted nets         : 2
[12/29 22:47:19    284s] [NR-eGR] #prerouted special nets : 0
[12/29 22:47:19    284s] [NR-eGR] #prerouted wires        : 2566
[12/29 22:47:19    284s] [NR-eGR] Read 8812 nets ( ignored 2 )
[12/29 22:47:19    284s] (I)        Front-side 8812 ( ignored 2 )
[12/29 22:47:19    284s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:47:19    284s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[12/29 22:47:19    284s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[12/29 22:47:19    284s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[12/29 22:47:19    284s] (I)      Reading macro buffers
[12/29 22:47:19    284s] (I)      Number of macro buffers: 0
[12/29 22:47:19    284s] (I)      early_global_route_priority property id does not exist.
[12/29 22:47:19    284s] (I)      Read Num Blocks=52067  Num Prerouted Wires=2566  Num CS=0
[12/29 22:47:19    284s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 1882
[12/29 22:47:19    284s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 562
[12/29 22:47:19    284s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 107
[12/29 22:47:19    284s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 15
[12/29 22:47:19    284s] (I)      Number of ignored nets                =      2
[12/29 22:47:19    284s] (I)      Number of connected nets              =      0
[12/29 22:47:19    284s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[12/29 22:47:19    284s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:47:19    284s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:47:19    284s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:47:19    284s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:47:19    284s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:47:19    284s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:47:19    284s] (I)      Ndr track 0 does not exist
[12/29 22:47:19    284s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:47:19    284s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:47:19    284s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:47:19    284s] (I)      Site width          :   460  (dbu)
[12/29 22:47:19    284s] (I)      Row height          :  4140  (dbu)
[12/29 22:47:19    284s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:47:19    284s] (I)      GCell width         :  4140  (dbu)
[12/29 22:47:19    284s] (I)      GCell height        :  4140  (dbu)
[12/29 22:47:19    284s] (I)      Grid                :   382   385     5
[12/29 22:47:19    284s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:47:19    284s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:47:19    284s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:47:19    284s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:47:19    284s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:47:19    284s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:47:19    284s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:47:19    284s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:47:19    284s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:47:19    284s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:47:19    284s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:47:19    284s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:47:19    284s] (I)      --------------------------------------------------------
[12/29 22:47:19    284s] 
[12/29 22:47:19    284s] [NR-eGR] ============ Routing rule table ============
[12/29 22:47:19    284s] [NR-eGR] Rule id: 0  Nets: 8778
[12/29 22:47:19    284s] [NR-eGR] ========================================
[12/29 22:47:19    284s] [NR-eGR] 
[12/29 22:47:19    284s] (I)      ======== NDR :  =========
[12/29 22:47:19    284s] (I)      +--------------+--------+
[12/29 22:47:19    284s] (I)      |           ID |      0 |
[12/29 22:47:19    284s] (I)      |         Name |        |
[12/29 22:47:19    284s] (I)      |      Default |    yes |
[12/29 22:47:19    284s] (I)      |  Clk Special |     no |
[12/29 22:47:19    284s] (I)      | Hard spacing |     no |
[12/29 22:47:19    284s] (I)      |    NDR track | (none) |
[12/29 22:47:19    284s] (I)      |      NDR via | (none) |
[12/29 22:47:19    284s] (I)      |  Extra space |      0 |
[12/29 22:47:19    284s] (I)      |      Shields |      0 |
[12/29 22:47:19    284s] (I)      |   Demand (H) |      1 |
[12/29 22:47:19    284s] (I)      |   Demand (V) |      1 |
[12/29 22:47:19    284s] (I)      |        #Nets |   8778 |
[12/29 22:47:19    284s] (I)      +--------------+--------+
[12/29 22:47:19    284s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:47:19    284s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:47:19    284s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:47:19    284s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:47:19    284s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:47:19    284s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:47:19    284s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:47:19    284s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:47:19    284s] (I)      ======== NDR :  =========
[12/29 22:47:19    284s] (I)      +--------------+--------+
[12/29 22:47:19    284s] (I)      |           ID |      1 |
[12/29 22:47:19    284s] (I)      |         Name |        |
[12/29 22:47:19    284s] (I)      |      Default |     no |
[12/29 22:47:19    284s] (I)      |  Clk Special |     no |
[12/29 22:47:19    284s] (I)      | Hard spacing |     no |
[12/29 22:47:19    284s] (I)      |    NDR track | (none) |
[12/29 22:47:19    284s] (I)      |      NDR via | (none) |
[12/29 22:47:19    284s] (I)      |  Extra space |      1 |
[12/29 22:47:19    284s] (I)      |      Shields |      0 |
[12/29 22:47:19    284s] (I)      |   Demand (H) |      2 |
[12/29 22:47:19    284s] (I)      |   Demand (V) |      2 |
[12/29 22:47:19    284s] (I)      |        #Nets |      0 |
[12/29 22:47:19    284s] (I)      +--------------+--------+
[12/29 22:47:19    284s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:47:19    284s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:47:19    284s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:47:19    284s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/29 22:47:19    284s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:47:19    284s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:47:19    284s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/29 22:47:19    284s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:47:19    284s] (I)      =============== Blocked Tracks ===============
[12/29 22:47:19    284s] (I)      +-------+---------+----------+---------------+
[12/29 22:47:19    284s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:47:19    284s] (I)      +-------+---------+----------+---------------+
[12/29 22:47:19    284s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:47:19    284s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:47:19    284s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:47:19    284s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:47:19    284s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:47:19    284s] (I)      +-------+---------+----------+---------------+
[12/29 22:47:19    284s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5.19 MB )
[12/29 22:47:19    284s] (I)      Delete wires for 8778 nets (async)
[12/29 22:47:19    284s] (I)      Reset routing kernel
[12/29 22:47:19    284s] (I)      Started Global Routing ( Curr Mem: 5.19 MB )
[12/29 22:47:19    284s] (I)      totalPins=28409  totalGlobalPin=27715 (97.56%)
[12/29 22:47:19    284s] (I)      ================= Net Group Info =================
[12/29 22:47:19    284s] (I)      +----+----------------+--------------+-----------+
[12/29 22:47:19    284s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:47:19    284s] (I)      +----+----------------+--------------+-----------+
[12/29 22:47:19    284s] (I)      |  1 |           8778 |      met2(2) |   met5(5) |
[12/29 22:47:19    284s] (I)      +----+----------------+--------------+-----------+
[12/29 22:47:19    284s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:47:19    284s] (I)      total 2D Demand : 4714 = (1511 H, 3203 V)
[12/29 22:47:19    284s] (I)      #blocked GCells = 64770
[12/29 22:47:19    284s] (I)      #regions = 4
[12/29 22:47:19    284s] (I)      Adjusted 0 GCells for pin access
[12/29 22:47:19    284s] [NR-eGR] Layer group 1: route 8778 net(s) in layer range [2, 5]
[12/29 22:47:19    284s] (I)      
[12/29 22:47:19    284s] (I)      ============  Phase 1a Route ============
[12/29 22:47:19    284s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 105
[12/29 22:47:19    284s] (I)      Usage: 93180 = (46136 H, 47044 V) = (7.93% H, 4.19% V) = (1.910e+05um H, 1.948e+05um V)
[12/29 22:47:19    284s] (I)      
[12/29 22:47:19    284s] (I)      ============  Phase 1b Route ============
[12/29 22:47:19    284s] (I)      Usage: 93291 = (46151 H, 47140 V) = (7.93% H, 4.20% V) = (1.911e+05um H, 1.952e+05um V)
[12/29 22:47:19    284s] (I)      Overflow of layer group 1: 1.88% H + 0.07% V. EstWL: 3.862247e+05um
[12/29 22:47:19    284s] (I)      Congestion metric : 6.14%H 0.26%V, 6.40%HV
[12/29 22:47:19    284s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:47:19    284s] (I)      
[12/29 22:47:19    284s] (I)      ============  Phase 1c Route ============
[12/29 22:47:19    284s] (I)      Level2 Grid: 77 x 77
[12/29 22:47:19    284s] (I)      Usage: 93689 = (46318 H, 47371 V) = (7.96% H, 4.22% V) = (1.918e+05um H, 1.961e+05um V)
[12/29 22:47:19    284s] (I)      
[12/29 22:47:19    284s] (I)      ============  Phase 1d Route ============
[12/29 22:47:19    285s] (I)      Usage: 94142 = (46417 H, 47725 V) = (7.97% H, 4.25% V) = (1.922e+05um H, 1.976e+05um V)
[12/29 22:47:19    285s] (I)      
[12/29 22:47:19    285s] (I)      ============  Phase 1e Route ============
[12/29 22:47:19    285s] (I)      Usage: 94142 = (46417 H, 47725 V) = (7.97% H, 4.25% V) = (1.922e+05um H, 1.976e+05um V)
[12/29 22:47:19    285s] [NR-eGR] Early Global Route overflow of layer group 1: 1.60% H + 0.01% V. EstWL: 3.897479e+05um
[12/29 22:47:19    285s] (I)      
[12/29 22:47:19    285s] (I)      ============  Phase 1l Route ============
[12/29 22:47:19    285s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:47:19    285s] (I)      Layer  2:     691695     48619         1      600246      719946    (45.47%) 
[12/29 22:47:19    285s] (I)      Layer  3:     511966     88788      7323      465485      530049    (46.76%) 
[12/29 22:47:19    285s] (I)      Layer  4:     433320     21410       285      505753      481708    (51.22%) 
[12/29 22:47:19    285s] (I)      Layer  5:      71304      4766        48       92980       72942    (56.04%) 
[12/29 22:47:19    285s] (I)      Total:       1708285    163583      7657     1664464     1804643    (47.98%) 
[12/29 22:47:19    285s] (I)      
[12/29 22:47:19    285s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:47:19    285s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/29 22:47:19    285s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:47:19    285s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/29 22:47:19    285s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:47:19    285s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:47:19    285s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:47:19    285s] [NR-eGR]    met3 ( 3)      2826( 3.62%)       305( 0.39%)         3( 0.00%)   ( 4.01%) 
[12/29 22:47:19    285s] [NR-eGR]    met4 ( 4)       168( 0.23%)         1( 0.00%)         0( 0.00%)   ( 0.24%) 
[12/29 22:47:19    285s] [NR-eGR]    met5 ( 5)        47( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[12/29 22:47:19    285s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:47:19    285s] [NR-eGR]        Total      3042( 1.03%)       306( 0.10%)         3( 0.00%)   ( 1.14%) 
[12/29 22:47:19    285s] [NR-eGR] 
[12/29 22:47:19    285s] (I)      Finished Global Routing ( CPU: 0.69 sec, Real: 0.25 sec, Curr Mem: 5.20 MB )
[12/29 22:47:19    285s] (I)      Updating congestion map
[12/29 22:47:19    285s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:47:19    285s] [NR-eGR] Overflow after Early Global Route 2.82% H + 0.00% V
[12/29 22:47:19    285s] (I)      Running track assignment and export wires
[12/29 22:47:19    285s] (I)      ============= Track Assignment ============
[12/29 22:47:19    285s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.19 MB )
[12/29 22:47:19    285s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:47:19    285s] (I)      Run Multi-thread track assignment
[12/29 22:47:19    285s] (I)      Finished Track Assignment (8T) ( CPU: 0.18 sec, Real: 0.04 sec, Curr Mem: 5.24 MB )
[12/29 22:47:19    285s] (I)      Started Export ( Curr Mem: 5.24 MB )
[12/29 22:47:19    285s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:47:19    285s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/29 22:47:19    285s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:47:19    285s] [NR-eGR]               Length (um)   Vias 
[12/29 22:47:19    285s] [NR-eGR] ---------------------------------
[12/29 22:47:19    285s] [NR-eGR]  met1  (1H)             5  29580 
[12/29 22:47:19    285s] [NR-eGR]  met2  (2V)        174981  37380 
[12/29 22:47:19    285s] [NR-eGR]  met3  (3H)        183268   6444 
[12/29 22:47:19    285s] [NR-eGR]  met4  (4V)         36513   4747 
[12/29 22:47:19    285s] [NR-eGR]  met5  (5H)         17265      0 
[12/29 22:47:19    285s] [NR-eGR] ---------------------------------
[12/29 22:47:19    285s] [NR-eGR]        Total       412033  78151 
[12/29 22:47:19    285s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:47:19    285s] [NR-eGR] Total half perimeter of net bounding box: 312366um
[12/29 22:47:19    285s] [NR-eGR] Total length: 412033um, number of vias: 78151
[12/29 22:47:19    285s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:47:19    285s] (I)      == Layer wire length by net rule ==
[12/29 22:47:19    285s] (I)                     Default 
[12/29 22:47:19    285s] (I)      -----------------------
[12/29 22:47:19    285s] (I)       met1  (1H)        5um 
[12/29 22:47:19    285s] (I)       met2  (2V)   174981um 
[12/29 22:47:19    285s] (I)       met3  (3H)   183268um 
[12/29 22:47:19    285s] (I)       met4  (4V)    36513um 
[12/29 22:47:19    285s] (I)       met5  (5H)    17265um 
[12/29 22:47:19    285s] (I)      -----------------------
[12/29 22:47:19    285s] (I)             Total  412033um 
[12/29 22:47:19    285s] (I)      == Layer via count by net rule ==
[12/29 22:47:19    285s] (I)                    Default 
[12/29 22:47:19    285s] (I)      ----------------------
[12/29 22:47:19    285s] (I)       met1  (1H)     29580 
[12/29 22:47:19    285s] (I)       met2  (2V)     37380 
[12/29 22:47:19    285s] (I)       met3  (3H)      6444 
[12/29 22:47:19    285s] (I)       met4  (4V)      4747 
[12/29 22:47:19    285s] (I)       met5  (5H)         0 
[12/29 22:47:19    285s] (I)      ----------------------
[12/29 22:47:19    285s] (I)             Total    78151 
[12/29 22:47:19    285s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.11 sec, Curr Mem: 5.12 MB )
[12/29 22:47:19    285s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:47:19    285s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.14 sec, Real: 0.51 sec, Curr Mem: 5.12 MB )
[12/29 22:47:19    285s] [NR-eGR] Finished Early Global Route ( CPU: 1.15 sec, Real: 0.52 sec, Curr Mem: 5.08 MB )
[12/29 22:47:19    285s] (I)      ========================================= Runtime Summary ==========================================
[12/29 22:47:19    285s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[12/29 22:47:19    285s] (I)      ----------------------------------------------------------------------------------------------------
[12/29 22:47:19    285s] (I)       Early Global Route                             100.00%  678.39 sec  678.91 sec  0.52 sec  1.15 sec 
[12/29 22:47:19    285s] (I)       +-Early Global Route kernel                     98.62%  678.39 sec  678.91 sec  0.51 sec  1.14 sec 
[12/29 22:47:19    285s] (I)       | +-Import and model                            16.55%  678.39 sec  678.48 sec  0.09 sec  0.09 sec 
[12/29 22:47:19    285s] (I)       | | +-Create place DB                            4.49%  678.39 sec  678.42 sec  0.02 sec  0.02 sec 
[12/29 22:47:19    285s] (I)       | | | +-Import place data                        4.45%  678.39 sec  678.42 sec  0.02 sec  0.02 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Read instances and placement           1.31%  678.39 sec  678.40 sec  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Read nets                              2.92%  678.40 sec  678.42 sec  0.02 sec  0.02 sec 
[12/29 22:47:19    285s] (I)       | | +-Create route DB                            9.86%  678.42 sec  678.47 sec  0.05 sec  0.05 sec 
[12/29 22:47:19    285s] (I)       | | | +-Import route data (8T)                   9.75%  678.42 sec  678.47 sec  0.05 sec  0.05 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Read blockages ( Layer 2-5 )           1.31%  678.42 sec  678.43 sec  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Read routing blockages               0.00%  678.42 sec  678.42 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Read instance blockages              0.88%  678.42 sec  678.43 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Read PG blockages                    0.21%  678.43 sec  678.43 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | | | +-Allocate memory for PG via list    0.05%  678.43 sec  678.43 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Read clock blockages                 0.01%  678.43 sec  678.43 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Read other blockages                 0.00%  678.43 sec  678.43 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Read halo blockages                  0.01%  678.43 sec  678.43 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Read boundary cut boxes              0.00%  678.43 sec  678.43 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Read blackboxes                        0.00%  678.43 sec  678.43 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Read prerouted                         0.19%  678.43 sec  678.43 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Read nets                              0.84%  678.43 sec  678.44 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Set up via pillars                     0.01%  678.44 sec  678.44 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Initialize 3D grid graph               0.34%  678.44 sec  678.44 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Model blockage capacity                5.50%  678.44 sec  678.47 sec  0.03 sec  0.03 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Initialize 3D capacity               5.11%  678.44 sec  678.47 sec  0.03 sec  0.03 sec 
[12/29 22:47:19    285s] (I)       | | +-Read aux data                              0.00%  678.47 sec  678.47 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | +-Others data preparation                    0.00%  678.47 sec  678.47 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | +-Create route kernel                        1.82%  678.47 sec  678.48 sec  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)       | +-Global Routing                              48.50%  678.48 sec  678.73 sec  0.25 sec  0.69 sec 
[12/29 22:47:19    285s] (I)       | | +-Initialization                             0.86%  678.48 sec  678.49 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | +-Net group 1                               45.85%  678.49 sec  678.72 sec  0.24 sec  0.67 sec 
[12/29 22:47:19    285s] (I)       | | | +-Generate topology (8T)                   1.58%  678.49 sec  678.49 sec  0.01 sec  0.04 sec 
[12/29 22:47:19    285s] (I)       | | | +-Phase 1a                                 5.69%  678.51 sec  678.54 sec  0.03 sec  0.07 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Pattern routing (8T)                   3.79%  678.51 sec  678.53 sec  0.02 sec  0.06 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.90%  678.53 sec  678.53 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Add via demand to 2D                   0.81%  678.53 sec  678.54 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | +-Phase 1b                                 4.05%  678.54 sec  678.56 sec  0.02 sec  0.05 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Monotonic routing (8T)                 2.78%  678.54 sec  678.55 sec  0.01 sec  0.04 sec 
[12/29 22:47:19    285s] (I)       | | | +-Phase 1c                                 1.36%  678.56 sec  678.56 sec  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Two level Routing                      1.33%  678.56 sec  678.56 sec  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Two Level Routing (Regular)          0.92%  678.56 sec  678.56 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Two Level Routing (Strong)           0.21%  678.56 sec  678.56 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | +-Phase 1d                                20.18%  678.56 sec  678.67 sec  0.10 sec  0.31 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Detoured routing (8T)                 20.10%  678.56 sec  678.67 sec  0.10 sec  0.31 sec 
[12/29 22:47:19    285s] (I)       | | | +-Phase 1e                                 1.11%  678.67 sec  678.68 sec  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Route legalization                     0.97%  678.67 sec  678.67 sec  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)       | | | | | +-Legalize Blockage Violations         0.94%  678.67 sec  678.67 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | | +-Phase 1l                                 9.22%  678.68 sec  678.72 sec  0.05 sec  0.16 sec 
[12/29 22:47:19    285s] (I)       | | | | +-Layer assignment (8T)                  8.30%  678.68 sec  678.72 sec  0.04 sec  0.16 sec 
[12/29 22:47:19    285s] (I)       | +-Export cong map                              3.89%  678.73 sec  678.75 sec  0.02 sec  0.02 sec 
[12/29 22:47:19    285s] (I)       | | +-Export 2D cong map                         1.14%  678.75 sec  678.75 sec  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)       | +-Extract Global 3D Wires                      0.62%  678.75 sec  678.76 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | +-Track Assignment (8T)                        8.10%  678.76 sec  678.80 sec  0.04 sec  0.18 sec 
[12/29 22:47:19    285s] (I)       | | +-Initialization                             0.19%  678.76 sec  678.76 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | | +-Track Assignment Kernel                    7.70%  678.76 sec  678.80 sec  0.04 sec  0.18 sec 
[12/29 22:47:19    285s] (I)       | | +-Free Memory                                0.01%  678.80 sec  678.80 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)       | +-Export                                      20.29%  678.80 sec  678.90 sec  0.11 sec  0.16 sec 
[12/29 22:47:19    285s] (I)       | | +-Export DB wires                            3.84%  678.80 sec  678.82 sec  0.02 sec  0.06 sec 
[12/29 22:47:19    285s] (I)       | | | +-Export all nets (8T)                     3.16%  678.80 sec  678.82 sec  0.02 sec  0.05 sec 
[12/29 22:47:19    285s] (I)       | | | +-Set wire vias (8T)                       0.41%  678.82 sec  678.82 sec  0.00 sec  0.01 sec 
[12/29 22:47:19    285s] (I)       | | +-Report wirelength                          2.85%  678.82 sec  678.83 sec  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)       | | +-Update net boxes                           1.42%  678.83 sec  678.84 sec  0.01 sec  0.02 sec 
[12/29 22:47:19    285s] (I)       | | +-Update timing                             10.74%  678.84 sec  678.90 sec  0.06 sec  0.06 sec 
[12/29 22:47:19    285s] (I)       | +-Postprocess design                           0.12%  678.90 sec  678.91 sec  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)      ======================= Summary by functions ========================
[12/29 22:47:19    285s] (I)       Lv  Step                                      %      Real       CPU 
[12/29 22:47:19    285s] (I)      ---------------------------------------------------------------------
[12/29 22:47:19    285s] (I)        0  Early Global Route                  100.00%  0.52 sec  1.15 sec 
[12/29 22:47:19    285s] (I)        1  Early Global Route kernel            98.62%  0.51 sec  1.14 sec 
[12/29 22:47:19    285s] (I)        2  Global Routing                       48.50%  0.25 sec  0.69 sec 
[12/29 22:47:19    285s] (I)        2  Export                               20.29%  0.11 sec  0.16 sec 
[12/29 22:47:19    285s] (I)        2  Import and model                     16.55%  0.09 sec  0.09 sec 
[12/29 22:47:19    285s] (I)        2  Track Assignment (8T)                 8.10%  0.04 sec  0.18 sec 
[12/29 22:47:19    285s] (I)        2  Export cong map                       3.89%  0.02 sec  0.02 sec 
[12/29 22:47:19    285s] (I)        2  Extract Global 3D Wires               0.62%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        2  Postprocess design                    0.12%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        3  Net group 1                          45.85%  0.24 sec  0.67 sec 
[12/29 22:47:19    285s] (I)        3  Update timing                        10.74%  0.06 sec  0.06 sec 
[12/29 22:47:19    285s] (I)        3  Create route DB                       9.86%  0.05 sec  0.05 sec 
[12/29 22:47:19    285s] (I)        3  Track Assignment Kernel               7.70%  0.04 sec  0.18 sec 
[12/29 22:47:19    285s] (I)        3  Create place DB                       4.49%  0.02 sec  0.02 sec 
[12/29 22:47:19    285s] (I)        3  Export DB wires                       3.84%  0.02 sec  0.06 sec 
[12/29 22:47:19    285s] (I)        3  Report wirelength                     2.85%  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        3  Create route kernel                   1.82%  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        3  Update net boxes                      1.42%  0.01 sec  0.02 sec 
[12/29 22:47:19    285s] (I)        3  Export 2D cong map                    1.14%  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        3  Initialization                        1.05%  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        3  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        4  Phase 1d                             20.18%  0.10 sec  0.31 sec 
[12/29 22:47:19    285s] (I)        4  Import route data (8T)                9.75%  0.05 sec  0.05 sec 
[12/29 22:47:19    285s] (I)        4  Phase 1l                              9.22%  0.05 sec  0.16 sec 
[12/29 22:47:19    285s] (I)        4  Phase 1a                              5.69%  0.03 sec  0.07 sec 
[12/29 22:47:19    285s] (I)        4  Import place data                     4.45%  0.02 sec  0.02 sec 
[12/29 22:47:19    285s] (I)        4  Phase 1b                              4.05%  0.02 sec  0.05 sec 
[12/29 22:47:19    285s] (I)        4  Export all nets (8T)                  3.16%  0.02 sec  0.05 sec 
[12/29 22:47:19    285s] (I)        4  Generate topology (8T)                1.58%  0.01 sec  0.04 sec 
[12/29 22:47:19    285s] (I)        4  Phase 1c                              1.36%  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        4  Phase 1e                              1.11%  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        4  Set wire vias (8T)                    0.41%  0.00 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        5  Detoured routing (8T)                20.10%  0.10 sec  0.31 sec 
[12/29 22:47:19    285s] (I)        5  Layer assignment (8T)                 8.30%  0.04 sec  0.16 sec 
[12/29 22:47:19    285s] (I)        5  Model blockage capacity               5.50%  0.03 sec  0.03 sec 
[12/29 22:47:19    285s] (I)        5  Pattern routing (8T)                  3.79%  0.02 sec  0.06 sec 
[12/29 22:47:19    285s] (I)        5  Read nets                             3.76%  0.02 sec  0.02 sec 
[12/29 22:47:19    285s] (I)        5  Monotonic routing (8T)                2.78%  0.01 sec  0.04 sec 
[12/29 22:47:19    285s] (I)        5  Two level Routing                     1.33%  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        5  Read instances and placement          1.31%  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        5  Read blockages ( Layer 2-5 )          1.31%  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        5  Route legalization                    0.97%  0.01 sec  0.01 sec 
[12/29 22:47:19    285s] (I)        5  Pattern Routing Avoiding Blockages    0.90%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        5  Add via demand to 2D                  0.81%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        5  Initialize 3D grid graph              0.34%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        5  Read prerouted                        0.19%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        5  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        6  Initialize 3D capacity                5.11%  0.03 sec  0.03 sec 
[12/29 22:47:19    285s] (I)        6  Legalize Blockage Violations          0.94%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        6  Two Level Routing (Regular)           0.92%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        6  Read instance blockages               0.88%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        6  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        6  Read PG blockages                     0.21%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] (I)        7  Allocate memory for PG via list       0.05%  0.00 sec  0.00 sec 
[12/29 22:47:19    285s] Running post-eGR process
[12/29 22:47:19    285s] Extraction called for design 'fpga_top' of instances=8748 and nets=11487 using extraction engine 'preRoute' .
[12/29 22:47:19    285s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:47:19    285s] RC Extraction called in multi-corner(1) mode.
[12/29 22:47:19    285s] RCMode: PreRoute
[12/29 22:47:19    285s]       RC Corner Indexes            0   
[12/29 22:47:19    285s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:47:19    285s] Resistance Scaling Factor    : 1.00000 
[12/29 22:47:19    285s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:47:19    285s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:47:19    285s] Shrink Factor                : 1.00000
[12/29 22:47:19    285s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:47:19    285s] Using Quantus QRC technology file ...
[12/29 22:47:19    285s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:47:19    285s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:47:19    285s] eee: pegSigSF=1.070000
[12/29 22:47:19    285s] Initializing multi-corner resistance tables ...
[12/29 22:47:19    285s] eee: Grid unit RC data computation started
[12/29 22:47:19    285s] eee: Grid unit RC data computation completed
[12/29 22:47:19    285s] eee: l=1 avDens=0.102150 usedTrk=2461.146379 availTrk=24093.535421 sigTrk=2461.146379
[12/29 22:47:19    285s] eee: l=2 avDens=0.095366 usedTrk=4226.591786 availTrk=44319.497046 sigTrk=4226.591786
[12/29 22:47:19    285s] eee: l=3 avDens=0.146922 usedTrk=4441.599143 availTrk=30231.021248 sigTrk=4441.599143
[12/29 22:47:19    285s] eee: l=4 avDens=0.058169 usedTrk=1671.844304 availTrk=28740.970868 sigTrk=1671.844304
[12/29 22:47:19    285s] eee: l=5 avDens=0.158559 usedTrk=911.619107 availTrk=5749.393623 sigTrk=911.619107
[12/29 22:47:19    285s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:47:19    285s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:47:19    285s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.331469 uaWl=1.000000 uaWlH=0.131000 aWlH=0.000000 lMod=0 pMax=0.839700 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:47:19    285s] eee: NetCapCache creation started. (Current Mem: 5358.453M) 
[12/29 22:47:19    285s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5358.453M) 
[12/29 22:47:19    285s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:47:19    285s] eee: Metal Layers Info:
[12/29 22:47:19    285s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:47:19    285s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:47:19    285s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:47:19    285s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:47:19    285s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:47:19    285s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:47:19    285s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:47:19    285s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:47:19    285s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:47:19    285s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:47:19    285s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5358.453M)
[12/29 22:47:20    285s] Compute RC Scale Done ...
[12/29 22:47:20    285s] OPERPROF: Starting HotSpotCal at level 1, MEM:5387.5M, EPOCH TIME: 1735508840.056567
[12/29 22:47:20    285s] [hotspot] +------------+---------------+---------------+
[12/29 22:47:20    285s] [hotspot] |            |   max hotspot | total hotspot |
[12/29 22:47:20    285s] [hotspot] +------------+---------------+---------------+
[12/29 22:47:20    286s] [hotspot] | normalized |          5.57 |         37.84 |
[12/29 22:47:20    286s] [hotspot] +------------+---------------+---------------+
[12/29 22:47:20    286s] Local HotSpot Analysis: normalized max congestion hotspot area = 5.57, normalized total congestion hotspot area = 37.84 (area is in unit of 4 std-cell row bins)
[12/29 22:47:20    286s] [hotspot] max/total 5.57/37.84, big hotspot (>10) total 4.26
[12/29 22:47:20    286s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/29 22:47:20    286s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:47:20    286s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[12/29 22:47:20    286s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:47:20    286s] [hotspot] |  1  |   698.74   566.26   764.98   632.50 |        4.85   | grid_clb_1__1_/logical_til... |
[12/29 22:47:20    286s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:47:20    286s] [hotspot] |  2  |   897.46   731.86   963.70   798.10 |        2.89   | grid_clb_1__1_/logical_til... |
[12/29 22:47:20    286s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:47:20    286s] [hotspot] |  3  |   930.58   566.26   996.82   632.50 |        2.62   | grid_clb_1__1_/logical_til... |
[12/29 22:47:20    286s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:47:20    286s] [hotspot] |  4  |   632.50   566.26   698.74   632.50 |        2.03   | grid_clb_1__1_/logical_til... |
[12/29 22:47:20    286s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:47:20    286s] [hotspot] |  5  |   533.14   864.34   599.38   930.58 |        1.84   | grid_clb_1__1_/logical_til... |
[12/29 22:47:20    286s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:47:20    286s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:47:20    286s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:47:20    286s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:47:20    286s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:47:20    286s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:47:20    286s] Top 5 hotspots total area: 14.23
[12/29 22:47:20    286s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.008, MEM:5387.5M, EPOCH TIME: 1735508840.065060
[12/29 22:47:20    286s] Begin: Collecting metrics
[12/29 22:47:20    286s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.53 |            |              | 0:00:01  |        5295 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5296 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        5306 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5306 |      |     |
| global_opt              |           |    2.682 |           |        0 |       36.53 |            |              | 0:00:00  |        5335 |      |     |
| area_reclaiming         |     0.000 |    2.682 |         0 |        0 |       36.51 |            |              | 0:00:01  |        5429 |      |     |
| area_reclaiming_2       |     0.000 |    2.682 |         0 |        0 |       36.50 |            |              | 0:00:02  |        5434 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:06  |        5485 |      |     |
| global_route            |           |          |           |          |             |       5.57 |        37.84 | 0:00:01  |        5358 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:47:20    286s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3565.7M, current mem=3402.2M)

[12/29 22:47:20    286s] End: Collecting metrics
[12/29 22:47:20    286s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[12/29 22:47:20    286s] Begin: GigaOpt Route Type Constraints Refinement
[12/29 22:47:20    286s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:46.1/0:15:22.7 (0.3), mem = 5357.5M
[12/29 22:47:20    286s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.16
[12/29 22:47:20    286s] ### Creating RouteCongInterface, started
[12/29 22:47:20    286s] 
[12/29 22:47:20    286s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:47:20    286s] 
[12/29 22:47:20    286s] #optDebug: {0, 1.000}
[12/29 22:47:20    286s] ### Creating RouteCongInterface, finished
[12/29 22:47:20    286s] Updated routing constraints on 0 nets.
[12/29 22:47:20    286s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.16
[12/29 22:47:20    286s] Bottom Preferred Layer:
[12/29 22:47:20    286s] +-------------+------------+----------+
[12/29 22:47:20    286s] |    Layer    |    CLK     |   Rule   |
[12/29 22:47:20    286s] +-------------+------------+----------+
[12/29 22:47:20    286s] | met3 (z=3)  |          1 | default  |
[12/29 22:47:20    286s] +-------------+------------+----------+
[12/29 22:47:20    286s] Via Pillar Rule:
[12/29 22:47:20    286s]     None
[12/29 22:47:20    286s] Finished writing unified metrics of routing constraints.
[12/29 22:47:20    286s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.8), totSession cpu/real = 0:04:46.2/0:15:22.7 (0.3), mem = 5357.5M
[12/29 22:47:20    286s] 
[12/29 22:47:20    286s] =============================================================================================
[12/29 22:47:20    286s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.31-s109_1
[12/29 22:47:20    286s] =============================================================================================
[12/29 22:47:20    286s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:20    286s] ---------------------------------------------------------------------------------------------
[12/29 22:47:20    286s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  81.3 % )     0:00:00.0 /  0:00:00.1    1.9
[12/29 22:47:20    286s] [ MISC                   ]          0:00:00.0  (  18.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:20    286s] ---------------------------------------------------------------------------------------------
[12/29 22:47:20    286s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.8
[12/29 22:47:20    286s] ---------------------------------------------------------------------------------------------
[12/29 22:47:20    286s] 
[12/29 22:47:20    286s] End: GigaOpt Route Type Constraints Refinement
[12/29 22:47:20    286s] Begin: Collecting metrics
[12/29 22:47:20    286s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.53 |            |              | 0:00:01  |        5295 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5296 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        5306 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5306 |      |     |
| global_opt              |           |    2.682 |           |        0 |       36.53 |            |              | 0:00:00  |        5335 |      |     |
| area_reclaiming         |     0.000 |    2.682 |         0 |        0 |       36.51 |            |              | 0:00:01  |        5429 |      |     |
| area_reclaiming_2       |     0.000 |    2.682 |         0 |        0 |       36.50 |            |              | 0:00:02  |        5434 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:06  |        5485 |      |     |
| global_route            |           |          |           |          |             |       5.57 |        37.84 | 0:00:01  |        5358 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        5358 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:47:20    286s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3403.7M, current mem=3403.7M)

[12/29 22:47:20    286s] End: Collecting metrics
[12/29 22:47:20    286s] skip EGR on cluster skew clock nets.
[12/29 22:47:20    286s] Starting delay calculation for Setup views
[12/29 22:47:20    286s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:47:20    286s] #################################################################################
[12/29 22:47:20    286s] # Design Stage: PreRoute
[12/29 22:47:20    286s] # Design Name: fpga_top
[12/29 22:47:20    286s] # Design Mode: 130nm
[12/29 22:47:20    286s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:47:20    286s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:47:20    286s] # Signoff Settings: SI Off 
[12/29 22:47:20    286s] #################################################################################
[12/29 22:47:20    286s] Calculate delays in BcWc mode...
[12/29 22:47:20    286s] Topological Sorting (REAL = 0:00:00.0, MEM = 5394.7M, InitMEM = 5394.7M)
[12/29 22:47:20    286s] Start delay calculation (fullDC) (8 T). (MEM=3510.72)
[12/29 22:47:20    286s] End AAE Lib Interpolated Model. (MEM=5406.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:47:21    288s] Total number of fetched objects 10780
[12/29 22:47:21    288s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/29 22:47:21    288s] End delay calculation. (MEM=3568 CPU=0:00:01.6 REAL=0:00:01.0)
[12/29 22:47:21    288s] End delay calculation (fullDC). (MEM=3568 CPU=0:00:01.9 REAL=0:00:01.0)
[12/29 22:47:21    288s] *** CDM Built up (cpu=0:00:02.4  real=0:00:01.0  mem= 5805.8M) ***
[12/29 22:47:21    289s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:04:49 mem=5805.8M)
[12/29 22:47:21    289s] Begin: GigaOpt postEco DRV Optimization
[12/29 22:47:21    289s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[12/29 22:47:21    289s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:49.2/0:15:23.7 (0.3), mem = 5805.8M
[12/29 22:47:21    289s] Info: 39 io nets excluded
[12/29 22:47:21    289s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:47:21    289s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:47:21    289s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.17
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] Active Setup views: VIEW_SETUP 
[12/29 22:47:21    289s] Cell fpga_top LLGs are deleted
[12/29 22:47:21    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    289s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5805.8M, EPOCH TIME: 1735508841.301656
[12/29 22:47:21    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    289s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5805.8M, EPOCH TIME: 1735508841.301875
[12/29 22:47:21    289s] Max number of tech site patterns supported in site array is 256.
[12/29 22:47:21    289s] Core basic site is CoreSite
[12/29 22:47:21    289s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:47:21    289s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:47:21    289s] Fast DP-INIT is on for default
[12/29 22:47:21    289s] Atter site array init, number of instance map data is 0.
[12/29 22:47:21    289s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.008, MEM:5837.8M, EPOCH TIME: 1735508841.310287
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:21    289s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:21    289s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.011, MEM:5837.8M, EPOCH TIME: 1735508841.312362
[12/29 22:47:21    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    289s] [oiPhyDebug] optDemand 1637489849200.00, spDemand 144625849200.00.
[12/29 22:47:21    289s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8748
[12/29 22:47:21    289s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:47:21    289s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:49 mem=5837.8M
[12/29 22:47:21    289s] OPERPROF: Starting DPlace-Init at level 1, MEM:5837.8M, EPOCH TIME: 1735508841.315195
[12/29 22:47:21    289s] Processing tracks to init pin-track alignment.
[12/29 22:47:21    289s] z: 2, totalTracks: 1
[12/29 22:47:21    289s] z: 4, totalTracks: 1
[12/29 22:47:21    289s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:47:21    289s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5837.8M, EPOCH TIME: 1735508841.318027
[12/29 22:47:21    289s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    289s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:21    289s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:47:21    289s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.003, MEM:5837.8M, EPOCH TIME: 1735508841.321373
[12/29 22:47:21    289s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5837.8M, EPOCH TIME: 1735508841.321421
[12/29 22:47:21    289s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5837.8M, EPOCH TIME: 1735508841.321621
[12/29 22:47:21    289s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5837.8MB).
[12/29 22:47:21    289s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.008, MEM:5837.8M, EPOCH TIME: 1735508841.322912
[12/29 22:47:21    289s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:47:21    289s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8748
[12/29 22:47:21    289s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:49 mem=5837.8M
[12/29 22:47:21    289s] ### Creating RouteCongInterface, started
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] #optDebug: {0, 1.000}
[12/29 22:47:21    289s] ### Creating RouteCongInterface, finished
[12/29 22:47:21    289s] {MG  {4 0 40 0.684749} }
[12/29 22:47:21    289s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:21    289s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:21    289s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:21    289s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:21    289s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:21    289s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:21    289s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:21    289s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:47:21    289s] AoF 2314.0790um
[12/29 22:47:21    289s] [GPS-DRV] Optimizer inputs ============================= 
[12/29 22:47:21    289s] [GPS-DRV] drvFixingStage: Small Scale
[12/29 22:47:21    289s] [GPS-DRV] costLowerBound: 0.1
[12/29 22:47:21    289s] [GPS-DRV] setupTNSCost  : 1
[12/29 22:47:21    289s] [GPS-DRV] maxIter       : 3
[12/29 22:47:21    289s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/29 22:47:21    289s] [GPS-DRV] Optimizer parameters ============================= 
[12/29 22:47:21    289s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/29 22:47:21    289s] [GPS-DRV] maxDensity (design): 0.95
[12/29 22:47:21    289s] [GPS-DRV] maxLocalDensity: 0.98
[12/29 22:47:21    289s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/29 22:47:21    289s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[12/29 22:47:21    289s] [GPS-DRV] isCPECostingOn: false
[12/29 22:47:21    289s] [GPS-DRV] All active and enabled setup views
[12/29 22:47:21    289s] [GPS-DRV]     VIEW_SETUP
[12/29 22:47:21    289s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/29 22:47:21    289s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/29 22:47:21    289s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/29 22:47:21    289s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/29 22:47:21    289s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/29 22:47:21    289s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5965.8M, EPOCH TIME: 1735508841.480831
[12/29 22:47:21    289s] Found 0 hard placement blockage before merging.
[12/29 22:47:21    289s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5965.8M, EPOCH TIME: 1735508841.480955
[12/29 22:47:21    289s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[12/29 22:47:21    289s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/29 22:47:21    289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:47:21    289s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/29 22:47:21    289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:47:21    289s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/29 22:47:21    289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:47:21    289s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:47:21    289s] Dumping Information for Job ...
[12/29 22:47:21    289s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:47:21    289s] Info: violation cost 1.310181 (cap = 0.990181, tran = 0.320000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:47:21    289s] |     4|     5|    -0.05|    13|    13|    -0.10|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 36.50%|          |         |
[12/29 22:47:21    289s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:47:21    289s] Dumping Information for Job ...
[12/29 22:47:21    289s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:47:21    289s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:47:21    289s] |     0|     0|     0.00|     1|     1|    -0.10|     0|     0|     0|     0|     2.68|     0.00|       3|       0|      11| 36.51%| 0:00:00.0|  6033.9M|
[12/29 22:47:21    289s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:47:21    289s] Dumping Information for Job ...
[12/29 22:47:21    289s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:47:21    289s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:47:21    289s] |     0|     0|     0.00|     1|     1|    -0.10|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 36.51%| 0:00:00.0|  6033.9M|
[12/29 22:47:21    289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] ###############################################################################
[12/29 22:47:21    289s] #
[12/29 22:47:21    289s] #  Large fanout net report:  
[12/29 22:47:21    289s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/29 22:47:21    289s] #     - current density: 36.51
[12/29 22:47:21    289s] #
[12/29 22:47:21    289s] #  List of high fanout nets:
[12/29 22:47:21    289s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/29 22:47:21    289s] #                   - multi-driver net with 2 drivers
[12/29 22:47:21    289s] #                   - Ignored for optimization
[12/29 22:47:21    289s] #
[12/29 22:47:21    289s] ###############################################################################
[12/29 22:47:21    289s] Bottom Preferred Layer:
[12/29 22:47:21    289s] +-------------+------------+----------+
[12/29 22:47:21    289s] |    Layer    |    CLK     |   Rule   |
[12/29 22:47:21    289s] +-------------+------------+----------+
[12/29 22:47:21    289s] | met3 (z=3)  |          1 | default  |
[12/29 22:47:21    289s] +-------------+------------+----------+
[12/29 22:47:21    289s] Via Pillar Rule:
[12/29 22:47:21    289s]     None
[12/29 22:47:21    289s] Finished writing unified metrics of routing constraints.
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] =======================================================================
[12/29 22:47:21    289s]                 Reasons for remaining drv violations
[12/29 22:47:21    289s] =======================================================================
[12/29 22:47:21    289s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] MultiBuffering failure reasons
[12/29 22:47:21    289s] ------------------------------------------------
[12/29 22:47:21    289s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/29 22:47:21    289s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=6033.9M) ***
[12/29 22:47:21    289s] 
[12/29 22:47:21    289s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:47:21    290s] Total-nets :: 8815, Stn-nets :: 32, ratio :: 0.363018 %, Total-len 412034, Stn-len 0
[12/29 22:47:21    290s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8751
[12/29 22:47:21    290s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5905.9M, EPOCH TIME: 1735508841.681953
[12/29 22:47:21    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8699).
[12/29 22:47:21    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    290s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.033, REAL:0.014, MEM:5489.9M, EPOCH TIME: 1735508841.695961
[12/29 22:47:21    290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.17
[12/29 22:47:21    290s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.5 (1.9), totSession cpu/real = 0:04:50.0/0:15:24.2 (0.3), mem = 5489.9M
[12/29 22:47:21    290s] 
[12/29 22:47:21    290s] =============================================================================================
[12/29 22:47:21    290s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.31-s109_1
[12/29 22:47:21    290s] =============================================================================================
[12/29 22:47:21    290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:21    290s] ---------------------------------------------------------------------------------------------
[12/29 22:47:21    290s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/29 22:47:21    290s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:21    290s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.1    2.4
[12/29 22:47:21    290s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.6
[12/29 22:47:21    290s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:47:21    290s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:21    290s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.3    2.3
[12/29 22:47:21    290s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.2    2.0
[12/29 22:47:21    290s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:21    290s] [ OptEval                ]      2   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.1    3.1
[12/29 22:47:21    290s] [ OptCommit              ]      2   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:47:21    290s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.8
[12/29 22:47:21    290s] [ IncrDelayCalc          ]      5   0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    1.8
[12/29 22:47:21    290s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    5.9
[12/29 22:47:21    290s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.8
[12/29 22:47:21    290s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:21    290s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    1.5
[12/29 22:47:21    290s] [ MISC                   ]          0:00:00.2  (  48.5 % )     0:00:00.2 /  0:00:00.4    1.8
[12/29 22:47:21    290s] ---------------------------------------------------------------------------------------------
[12/29 22:47:21    290s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.9    1.9
[12/29 22:47:21    290s] ---------------------------------------------------------------------------------------------
[12/29 22:47:21    290s] 
[12/29 22:47:21    290s] Begin: Collecting metrics
[12/29 22:47:21    290s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.53 |            |              | 0:00:01  |        5295 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5296 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        5306 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5306 |      |     |
| global_opt              |           |    2.682 |           |        0 |       36.53 |            |              | 0:00:00  |        5335 |      |     |
| area_reclaiming         |     0.000 |    2.682 |         0 |        0 |       36.51 |            |              | 0:00:01  |        5429 |      |     |
| area_reclaiming_2       |     0.000 |    2.682 |         0 |        0 |       36.50 |            |              | 0:00:02  |        5434 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:06  |        5485 |      |     |
| global_route            |           |          |           |          |             |       5.57 |        37.84 | 0:00:01  |        5358 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        5358 |      |     |
| drv_eco_fixing          |     0.000 |    2.681 |         0 |        0 |       36.51 |            |              | 0:00:00  |        5490 |    0 |   1 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:47:21    290s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3595.1M, current mem=3595.1M)

[12/29 22:47:21    290s] End: Collecting metrics
[12/29 22:47:21    290s] End: GigaOpt postEco DRV Optimization
[12/29 22:47:21    290s] **INFO: Flow update: Design timing is met.
[12/29 22:47:21    290s] Running refinePlace -preserveRouting true -hardFence false
[12/29 22:47:21    290s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5489.9M, EPOCH TIME: 1735508841.849376
[12/29 22:47:21    290s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5489.9M, EPOCH TIME: 1735508841.849435
[12/29 22:47:21    290s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5489.9M, EPOCH TIME: 1735508841.849486
[12/29 22:47:21    290s] Processing tracks to init pin-track alignment.
[12/29 22:47:21    290s] z: 2, totalTracks: 1
[12/29 22:47:21    290s] z: 4, totalTracks: 1
[12/29 22:47:21    290s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:47:21    290s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5489.9M, EPOCH TIME: 1735508841.853007
[12/29 22:47:21    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:21    290s] 
[12/29 22:47:21    290s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:21    290s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:21    290s] 
[12/29 22:47:21    290s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:47:21    290s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.005, REAL:0.004, MEM:5489.9M, EPOCH TIME: 1735508841.856748
[12/29 22:47:21    290s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5489.9M, EPOCH TIME: 1735508841.856797
[12/29 22:47:21    290s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5489.9M, EPOCH TIME: 1735508841.856986
[12/29 22:47:21    290s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5489.9MB).
[12/29 22:47:21    290s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.008, MEM:5489.9M, EPOCH TIME: 1735508841.857707
[12/29 22:47:21    290s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.010, REAL:0.008, MEM:5489.9M, EPOCH TIME: 1735508841.857736
[12/29 22:47:21    290s] TDRefine: refinePlace mode is spiral
[12/29 22:47:21    290s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.12
[12/29 22:47:21    290s] OPERPROF:   Starting Refine-Place at level 2, MEM:5489.9M, EPOCH TIME: 1735508841.857794
[12/29 22:47:21    290s] *** Starting refinePlace (0:04:50 mem=5489.9M) ***
[12/29 22:47:21    290s] Total net bbox length = 3.124e+05 (1.605e+05 1.519e+05) (ext = 5.885e+04)
[12/29 22:47:21    290s] 
[12/29 22:47:21    290s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:21    290s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:21    290s] Set min layer with default ( 2 )
[12/29 22:47:21    290s] Set max layer with default ( 127 )
[12/29 22:47:21    290s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:21    290s] Min route layer (adjusted) = 2
[12/29 22:47:21    290s] Max route layer (adjusted) = 5
[12/29 22:47:21    290s] Set min layer with default ( 2 )
[12/29 22:47:21    290s] Set max layer with default ( 127 )
[12/29 22:47:21    290s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:21    290s] Min route layer (adjusted) = 2
[12/29 22:47:21    290s] Max route layer (adjusted) = 5
[12/29 22:47:21    290s] 
[12/29 22:47:21    290s] Starting Small incrNP...
[12/29 22:47:21    290s] User Input Parameters:
[12/29 22:47:21    290s] - Congestion Driven    : Off
[12/29 22:47:21    290s] - Timing Driven        : Off
[12/29 22:47:21    290s] - Area-Violation Based : Off
[12/29 22:47:21    290s] - Start Rollback Level : -5
[12/29 22:47:21    290s] - Legalized            : On
[12/29 22:47:21    290s] - Window Based         : Off
[12/29 22:47:21    290s] - eDen incr mode       : Off
[12/29 22:47:21    290s] - Small incr mode      : On
[12/29 22:47:21    290s] 
[12/29 22:47:21    290s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[12/29 22:47:21    290s] Density distribution unevenness ratio = 14.942%
[12/29 22:47:21    290s] Density distribution unevenness ratio (U70) = 0.000%
[12/29 22:47:21    290s] Density distribution unevenness ratio (U80) = 0.000%
[12/29 22:47:21    290s] Density distribution unevenness ratio (U90) = 0.000%
[12/29 22:47:21    290s] cost 0.690000, thresh 1.000000
[12/29 22:47:21    290s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5489.9M)
[12/29 22:47:21    290s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:47:21    290s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5489.9M, EPOCH TIME: 1735508841.871105
[12/29 22:47:21    290s] Starting refinePlace ...
[12/29 22:47:21    290s] Set min layer with default ( 2 )
[12/29 22:47:21    290s] Set max layer with default ( 127 )
[12/29 22:47:21    290s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:21    290s] Min route layer (adjusted) = 2
[12/29 22:47:21    290s] Max route layer (adjusted) = 5
[12/29 22:47:21    290s] One DDP V2 for no tweak run.
[12/29 22:47:21    290s] Set min layer with default ( 2 )
[12/29 22:47:21    290s] Set max layer with default ( 127 )
[12/29 22:47:21    290s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:47:21    290s] Min route layer (adjusted) = 2
[12/29 22:47:21    290s] Max route layer (adjusted) = 5
[12/29 22:47:21    290s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:47:21    290s] DDP markSite nrRow 153 nrJob 153
[12/29 22:47:21    290s]   Spread Effort: high, pre-route mode, useDDP on.
[12/29 22:47:21    290s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5489.9MB) @(0:04:50 - 0:04:50).
[12/29 22:47:21    290s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:47:21    290s] wireLenOptFixPriorityInst 1478 inst fixed
[12/29 22:47:21    290s] 
[12/29 22:47:21    290s]  === Spiral for Logical I: (movable: 8699) ===
[12/29 22:47:21    290s] 
[12/29 22:47:21    290s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:47:22    290s] 
[12/29 22:47:22    290s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:47:22    290s] 
[12/29 22:47:22    290s]  Info: 0 filler has been deleted!
[12/29 22:47:22    290s] Move report: legalization moves 4 insts, mean move: 1.96 um, max move: 5.06 um spiral
[12/29 22:47:22    290s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC414_mux_tree_size60_42_out_0): (548.32, 764.98) --> (547.40, 760.84)
[12/29 22:47:22    290s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:47:22    290s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:47:22    290s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=5460.9MB) @(0:04:50 - 0:04:50).
[12/29 22:47:22    290s] Move report: Detail placement moves 4 insts, mean move: 1.96 um, max move: 5.06 um 
[12/29 22:47:22    290s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC414_mux_tree_size60_42_out_0): (548.32, 764.98) --> (547.40, 760.84)
[12/29 22:47:22    290s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 5460.9MB
[12/29 22:47:22    290s] Statistics of distance of Instance movement in refine placement:
[12/29 22:47:22    290s]   maximum (X+Y) =         5.06 um
[12/29 22:47:22    290s]   inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC414_mux_tree_size60_42_out_0) with max move: (548.32, 764.98) -> (547.4, 760.84)
[12/29 22:47:22    290s]   mean    (X+Y) =         1.96 um
[12/29 22:47:22    290s] Summary Report:
[12/29 22:47:22    290s] Instances move: 4 (out of 8699 movable)
[12/29 22:47:22    290s] Instances flipped: 0
[12/29 22:47:22    290s] Mean displacement: 1.96 um
[12/29 22:47:22    290s] Max displacement: 5.06 um (Instance: grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_0_/frac_lut6_mux_0_/FE_OFC414_mux_tree_size60_42_out_0) (548.32, 764.98) -> (547.4, 760.84)
[12/29 22:47:22    290s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
[12/29 22:47:22    290s] 	Violation at original loc: Overlapping with other instance
[12/29 22:47:22    290s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:47:22    290s] Total instances moved : 4
[12/29 22:47:22    290s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.275, REAL:0.147, MEM:5460.9M, EPOCH TIME: 1735508842.017862
[12/29 22:47:22    290s] Total net bbox length = 3.124e+05 (1.605e+05 1.519e+05) (ext = 5.885e+04)
[12/29 22:47:22    290s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 5460.9MB
[12/29 22:47:22    290s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=5460.9MB) @(0:04:50 - 0:04:50).
[12/29 22:47:22    290s] *** Finished refinePlace (0:04:50 mem=5460.9M) ***
[12/29 22:47:22    290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.12
[12/29 22:47:22    290s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.294, REAL:0.164, MEM:5460.9M, EPOCH TIME: 1735508842.021416
[12/29 22:47:22    290s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5460.9M, EPOCH TIME: 1735508842.021455
[12/29 22:47:22    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8699).
[12/29 22:47:22    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:22    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:22    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:22    290s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.028, REAL:0.013, MEM:5489.9M, EPOCH TIME: 1735508842.034249
[12/29 22:47:22    290s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.332, REAL:0.185, MEM:5489.9M, EPOCH TIME: 1735508842.034316
[12/29 22:47:22    290s] **INFO: Flow update: Design timing is met.
[12/29 22:47:22    290s] **INFO: Flow update: Design timing is met.
[12/29 22:47:22    290s] **INFO: Flow update: Design timing is met.
[12/29 22:47:22    290s] #optDebug: fT-D <X 1 0 0 0>
[12/29 22:47:22    290s] Register exp ratio and priority group on 0 nets on 10300 nets : 
[12/29 22:47:22    290s] 
[12/29 22:47:22    290s] Active setup views:
[12/29 22:47:22    290s]  VIEW_SETUP
[12/29 22:47:22    290s]   Dominating endpoints: 0
[12/29 22:47:22    290s]   Dominating TNS: -0.000
[12/29 22:47:22    290s] 
[12/29 22:47:22    291s] Extraction called for design 'fpga_top' of instances=8751 and nets=11490 using extraction engine 'preRoute' .
[12/29 22:47:22    291s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:47:22    291s] RC Extraction called in multi-corner(1) mode.
[12/29 22:47:22    291s] RCMode: PreRoute
[12/29 22:47:22    291s]       RC Corner Indexes            0   
[12/29 22:47:22    291s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:47:22    291s] Resistance Scaling Factor    : 1.00000 
[12/29 22:47:22    291s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:47:22    291s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:47:22    291s] Shrink Factor                : 1.00000
[12/29 22:47:22    291s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:47:22    291s] Using Quantus QRC technology file ...
[12/29 22:47:22    291s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:47:22    291s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:47:22    291s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:47:22    291s] eee: pegSigSF=1.070000
[12/29 22:47:22    291s] Initializing multi-corner resistance tables ...
[12/29 22:47:22    291s] eee: Grid unit RC data computation started
[12/29 22:47:22    291s] eee: Grid unit RC data computation completed
[12/29 22:47:22    291s] eee: l=1 avDens=0.102150 usedTrk=2461.146379 availTrk=24093.535421 sigTrk=2461.146379
[12/29 22:47:22    291s] eee: l=2 avDens=0.095367 usedTrk=4226.608936 availTrk=44319.497046 sigTrk=4226.608936
[12/29 22:47:22    291s] eee: l=3 avDens=0.146922 usedTrk=4441.610254 availTrk=30231.021248 sigTrk=4441.610254
[12/29 22:47:22    291s] eee: l=4 avDens=0.058169 usedTrk=1671.844304 availTrk=28740.970868 sigTrk=1671.844304
[12/29 22:47:22    291s] eee: l=5 avDens=0.158559 usedTrk=911.619107 availTrk=5749.393623 sigTrk=911.619107
[12/29 22:47:22    291s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:47:22    291s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:47:22    291s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.331469 uaWl=1.000000 uaWlH=0.131000 aWlH=0.000000 lMod=0 pMax=0.839700 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:47:22    291s] eee: NetCapCache creation started. (Current Mem: 5407.078M) 
[12/29 22:47:22    291s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5407.078M) 
[12/29 22:47:22    291s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:47:22    291s] eee: Metal Layers Info:
[12/29 22:47:22    291s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:47:22    291s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:47:22    291s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:47:22    291s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:47:22    291s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:47:22    291s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:47:22    291s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:47:22    291s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:47:22    291s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:47:22    291s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:47:22    291s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5407.078M)
[12/29 22:47:22    291s] Starting delay calculation for Setup views
[12/29 22:47:22    291s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:47:22    291s] #################################################################################
[12/29 22:47:22    291s] # Design Stage: PreRoute
[12/29 22:47:22    291s] # Design Name: fpga_top
[12/29 22:47:22    291s] # Design Mode: 130nm
[12/29 22:47:22    291s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:47:22    291s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:47:22    291s] # Signoff Settings: SI Off 
[12/29 22:47:22    291s] #################################################################################
[12/29 22:47:22    291s] Calculate delays in BcWc mode...
[12/29 22:47:22    291s] Topological Sorting (REAL = 0:00:00.0, MEM = 5426.2M, InitMEM = 5426.2M)
[12/29 22:47:22    291s] Start delay calculation (fullDC) (8 T). (MEM=3552.03)
[12/29 22:47:22    292s] End AAE Lib Interpolated Model. (MEM=5437.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:47:23    293s] Total number of fetched objects 10783
[12/29 22:47:23    293s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:47:23    293s] End delay calculation. (MEM=3596.73 CPU=0:00:01.4 REAL=0:00:01.0)
[12/29 22:47:23    293s] End delay calculation (fullDC). (MEM=3596.73 CPU=0:00:01.8 REAL=0:00:01.0)
[12/29 22:47:23    293s] *** CDM Built up (cpu=0:00:02.3  real=0:00:01.0  mem= 5837.3M) ***
[12/29 22:47:23    294s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:01.0 totSessionCpu=0:04:54 mem=5837.3M)
[12/29 22:47:23    294s] OPTC: user 20.0
[12/29 22:47:23    294s] Reported timing to dir ./timingReports
[12/29 22:47:23    294s] **optDesign ... cpu = 0:00:34, real = 0:00:28, mem = 3548.4M, totSessionCpu=0:04:54 **
[12/29 22:47:23    294s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5397.3M, EPOCH TIME: 1735508843.304664
[12/29 22:47:23    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:23    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:23    294s] 
[12/29 22:47:23    294s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:47:23    294s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:47:23    294s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5397.3M, EPOCH TIME: 1735508843.308538
[12/29 22:47:23    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:23    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:25    294s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.509%
Routing Overflow: 2.82% H and 0.00% V
------------------------------------------------------------------

[12/29 22:47:25    294s] Begin: Collecting metrics
[12/29 22:47:25    294s] **INFO: Starting Blocking QThread with 8 CPU
[12/29 22:47:25    294s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/29 22:47:25    294s] Multi-CPU acceleration using 8 CPU(s).
[12/29 22:47:25      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.4M
[12/29 22:47:25      0s] Multithreaded Timing Analysis is initialized with 8 threads
[12/29 22:47:25      0s] 
[12/29 22:47:25      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3595.1M, current mem=2890.0M)
[12/29 22:47:25      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2924.9M, current mem=2895.4M)
[12/29 22:47:25      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.4M
[12/29 22:47:25      0s] 
[12/29 22:47:25      0s] =============================================================================================
[12/29 22:47:25      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.31-s109_1
[12/29 22:47:25      0s] =============================================================================================
[12/29 22:47:25      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:25      0s] ---------------------------------------------------------------------------------------------
[12/29 22:47:25      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:47:25      0s] ---------------------------------------------------------------------------------------------
[12/29 22:47:25      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:47:25      0s] ---------------------------------------------------------------------------------------------
[12/29 22:47:25      0s] 

[12/29 22:47:25    294s]  
_______________________________________________________________________
[12/29 22:47:25    295s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:47:25    295s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[12/29 22:47:25    295s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[12/29 22:47:25    295s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[12/29 22:47:25    295s] | initial_summary         |           |    0.000 |           |        0 |       36.53 |            |              | 0:00:01  |        5295 |    0 |   0 |
[12/29 22:47:25    295s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5296 |      |     |
[12/29 22:47:25    295s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        5306 |      |     |
[12/29 22:47:25    295s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5306 |      |     |
[12/29 22:47:25    295s] | global_opt              |           |    2.682 |           |        0 |       36.53 |            |              | 0:00:00  |        5335 |      |     |
[12/29 22:47:25    295s] | area_reclaiming         |     0.000 |    2.682 |         0 |        0 |       36.51 |            |              | 0:00:01  |        5429 |      |     |
[12/29 22:47:25    295s] | area_reclaiming_2       |     0.000 |    2.682 |         0 |        0 |       36.50 |            |              | 0:00:02  |        5434 |      |     |
[12/29 22:47:25    295s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:06  |        5485 |      |     |
[12/29 22:47:25    295s] | global_route            |           |          |           |          |             |       5.57 |        37.84 | 0:00:01  |        5358 |      |     |
[12/29 22:47:25    295s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        5358 |      |     |
[12/29 22:47:25    295s] | drv_eco_fixing          |     0.000 |    2.681 |         0 |        0 |       36.51 |            |              | 0:00:00  |        5490 |    0 |   1 |
[12/29 22:47:25    295s] | final_summary           |           |    0.000 |           |        0 |       36.51 |            |              | 0:00:02  |        5430 |    0 |   0 |
[12/29 22:47:25    295s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:47:25    295s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3595.1M, current mem=3553.7M)

[12/29 22:47:25    295s] End: Collecting metrics
[12/29 22:47:25    295s] **optDesign ... cpu = 0:00:36, real = 0:00:30, mem = 3553.7M, totSessionCpu=0:04:55 **
[12/29 22:47:25    295s] *** Finished optDesign ***
[12/29 22:47:25    295s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:47:25    295s] UM:*                                                                   final
[12/29 22:47:25    295s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:47:25    295s] UM:*                                                                   opt_design_postcts
[12/29 22:47:33    295s] Info: final physical memory for 9 CRR processes is 845.82MB.
[12/29 22:47:34    295s] Info: Summary of CRR changes:
[12/29 22:47:34    295s]       - Timing transform commits:       0
[12/29 22:47:34    295s] 
[12/29 22:47:34    295s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:42.5 real=0:00:50.9)
[12/29 22:47:34    295s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.8 real=0:00:00.6)
[12/29 22:47:34    295s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.7 real=0:00:02.1)
[12/29 22:47:34    295s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.2 real=0:00:01.6)
[12/29 22:47:34    295s] Deleting Lib Analyzer.
[12/29 22:47:34    295s] Info: Destroy the CCOpt slew target map.
[12/29 22:47:34    295s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/29 22:47:34    295s] clean pInstBBox. size 0
[12/29 22:47:34    295s] 
[12/29 22:47:34    295s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:47:34    295s] 
[12/29 22:47:34    295s] TimeStamp Deleting Cell Server End ...
[12/29 22:47:34    295s] Set place::cacheFPlanSiteMark to 0
[12/29 22:47:34    295s] Cell fpga_top LLGs are deleted
[12/29 22:47:34    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:34    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:34    295s] Info: pop threads available for lower-level modules during optimization.
[12/29 22:47:34    295s] (clock_opt_design): dumping clock statistics to metric
[12/29 22:47:34    295s] Updating ideal nets and annotations...
[12/29 22:47:34    295s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[12/29 22:47:34    295s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:47:34    295s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[12/29 22:47:34    295s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[12/29 22:47:34    295s] Affected nets:
[12/29 22:47:34    295s] prog_clk[0]
[12/29 22:47:34    295s] clk[0]
[12/29 22:47:34    295s] 
[12/29 22:47:34    295s] Clock tree timing engine global stage delay update for MAX_DELAY:setup.early...
[12/29 22:47:34    295s] End AAE Lib Interpolated Model. (MEM=5430.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:47:34    295s] Clock tree timing engine global stage delay update for MAX_DELAY:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:47:34    295s] Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 22:47:34    295s] Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:47:34    295s] Clock tree timing engine global stage delay update for MIN_DELAY:hold.early...
[12/29 22:47:34    295s] Clock tree timing engine global stage delay update for MIN_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:47:34    295s] Clock tree timing engine global stage delay update for MIN_DELAY:hold.late...
[12/29 22:47:34    295s] Clock tree timing engine global stage delay update for MIN_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 22:47:34    295s] Clock DAG hash : 21865392528246420 13127879883598604018
[12/29 22:47:34    295s] CTS services accumulated run-time stats :
[12/29 22:47:34    295s]   delay calculator: calls=1273, total_wall_time=0.028s, mean_wall_time=0.022ms
[12/29 22:47:34    295s]   steiner router: calls=1254, total_wall_time=0.012s, mean_wall_time=0.009ms
[12/29 22:47:34    295s] UM: Running design category ...
[12/29 22:47:34    295s] Cell fpga_top LLGs are deleted
[12/29 22:47:34    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:34    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:34    295s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5798.9M, EPOCH TIME: 1735508854.552216
[12/29 22:47:34    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:34    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:34    295s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5798.9M, EPOCH TIME: 1735508854.552687
[12/29 22:47:34    295s] Max number of tech site patterns supported in site array is 256.
[12/29 22:47:34    295s] Core basic site is CoreSite
[12/29 22:47:34    295s] After signature check, allow fast init is false, keep pre-filter is true.
[12/29 22:47:34    295s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/29 22:47:34    295s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/29 22:47:34    295s] SiteArray: use 1,175,552 bytes
[12/29 22:47:34    295s] SiteArray: current memory after site array memory allocation 5574.9M
[12/29 22:47:34    295s] SiteArray: FP blocked sites are writable
[12/29 22:47:34    295s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5574.9M, EPOCH TIME: 1735508854.562076
[12/29 22:47:34    295s] Process 2318 (called=4166 computed=47) wires and vias for routing blockage analysis
[12/29 22:47:34    295s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.006, REAL:0.004, MEM:5574.9M, EPOCH TIME: 1735508854.565678
[12/29 22:47:34    295s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/29 22:47:34    295s] Atter site array init, number of instance map data is 0.
[12/29 22:47:34    295s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.022, REAL:0.014, MEM:5574.9M, EPOCH TIME: 1735508854.566207
[12/29 22:47:34    295s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.023, REAL:0.015, MEM:5574.9M, EPOCH TIME: 1735508854.567066
[12/29 22:47:34    295s] Cell fpga_top LLGs are deleted
[12/29 22:47:34    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:34    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:34    295s] # Resetting pin-track-align track data.
[12/29 22:47:34    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:34    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:47:34    296s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:47:34    296s] UM:         109.48            635          0.000 ns          0.000 ns  clock_opt_design
[12/29 22:47:34    296s] 
[12/29 22:47:34    296s] *** Summary of all messages that are not suppressed in this session:
[12/29 22:47:34    296s] Severity  ID               Count  Summary                                  
[12/29 22:47:34    296s] ERROR     IMPESI-2221         29  No driver %s is found in the delay stage...
[12/29 22:47:34    296s] WARNING   IMPSP-105           10  'setPlaceMode -maxRouteLayer' will becom...
[12/29 22:47:34    296s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/29 22:47:34    296s] WARNING   IMPOPT-7330          6  Net %s has fanout exceed delaycal_use_de...
[12/29 22:47:34    296s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[12/29 22:47:34    296s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[12/29 22:47:34    296s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[12/29 22:47:34    296s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[12/29 22:47:34    296s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[12/29 22:47:34    296s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[12/29 22:47:34    296s] WARNING   IMPCCOPT-2444        2  Detected %d nets with the ideal_net prop...
[12/29 22:47:34    296s] WARNING   IMPCCOPT-5043        2  Found a non-standard cell %s (%s). Its p...
[12/29 22:47:34    296s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[12/29 22:47:34    296s] WARNING   IMPPSP-1501         80  Ignored degenerated net (#pins %u) : %s  
[12/29 22:47:34    296s] *** Message Summary: 111 warning(s), 29 error(s)
[12/29 22:47:34    296s] 
[12/29 22:47:34    296s] *** clock_opt_design #1 [finish] () : cpu/real = 0:01:20.3/0:00:56.2 (1.4), totSession cpu/real = 0:04:56.1/0:15:37.4 (0.3), mem = 5574.9M
[12/29 22:47:34    296s] 
[12/29 22:47:34    296s] =============================================================================================
[12/29 22:47:34    296s]  Final TAT Report : clock_opt_design #1                                         23.31-s109_1
[12/29 22:47:34    296s] =============================================================================================
[12/29 22:47:34    296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:47:34    296s] ---------------------------------------------------------------------------------------------
[12/29 22:47:34    296s] [ InitOpt                ]      1   0:00:10.3  (  18.2 % )     0:00:11.4 /  0:00:05.2    0.5
[12/29 22:47:34    296s] [ GlobalOpt              ]      1   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.6    1.2
[12/29 22:47:34    296s] [ DrvOpt                 ]      2   0:00:00.8  (   1.4 % )     0:00:00.8 /  0:00:01.4    1.8
[12/29 22:47:34    296s] [ SimplifyNetlist        ]      1   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.5    1.4
[12/29 22:47:34    296s] [ AreaOpt                ]      2   0:00:01.6  (   2.9 % )     0:00:01.9 /  0:00:04.4    2.3
[12/29 22:47:34    296s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:34    296s] [ ViewPruning            ]     10   0:00:00.1  (   0.2 % )     0:00:00.2 /  0:00:00.6    2.5
[12/29 22:47:34    296s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:03.0 /  0:00:04.1    1.4
[12/29 22:47:34    296s] [ MetricReport           ]     12   0:00:01.9  (   3.4 % )     0:00:01.9 /  0:00:01.7    0.9
[12/29 22:47:34    296s] [ DrvReport              ]      2   0:00:01.8  (   3.2 % )     0:00:01.8 /  0:00:00.3    0.2
[12/29 22:47:34    296s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[12/29 22:47:34    296s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.1 % )     0:00:05.8 /  0:00:08.0    1.4
[12/29 22:47:34    296s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.4
[12/29 22:47:34    296s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:34    296s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:34    296s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.9
[12/29 22:47:34    296s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:47:34    296s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/29 22:47:34    296s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.0
[12/29 22:47:34    296s] [ IncrReplace            ]      1   0:00:06.5  (  11.5 % )     0:00:07.6 /  0:00:27.1    3.6
[12/29 22:47:34    296s] [ RefinePlace            ]      8   0:00:07.2  (  12.8 % )     0:00:07.2 /  0:00:10.4    1.4
[12/29 22:47:34    296s] [ DetailPlaceInit        ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.4
[12/29 22:47:34    296s] [ CTS                    ]      1   0:00:05.2  (   9.2 % )     0:00:16.1 /  0:00:42.5    2.6
[12/29 22:47:34    296s] [ EarlyGlobalRoute       ]      6   0:00:02.6  (   4.7 % )     0:00:02.6 /  0:00:05.0    1.9
[12/29 22:47:34    296s] [ ExtractRC              ]      6   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.7    1.3
[12/29 22:47:34    296s] [ UpdateTimingGraph      ]      6   0:00:00.4  (   0.7 % )     0:00:02.8 /  0:00:09.4    3.4
[12/29 22:47:34    296s] [ FullDelayCalc          ]      6   0:00:03.4  (   6.1 % )     0:00:03.5 /  0:00:12.7    3.6
[12/29 22:47:34    296s] [ TimingUpdate           ]     29   0:00:01.0  (   1.8 % )     0:00:01.0 /  0:00:03.6    3.6
[12/29 22:47:34    296s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.8
[12/29 22:47:34    296s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[12/29 22:47:34    296s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.3
[12/29 22:47:34    296s] [ MISC                   ]          0:00:11.4  (  20.3 % )     0:00:11.4 /  0:00:03.5    0.3
[12/29 22:47:34    296s] ---------------------------------------------------------------------------------------------
[12/29 22:47:34    296s]  clock_opt_design #1 TOTAL          0:00:56.2  ( 100.0 % )     0:00:56.2 /  0:01:20.3    1.4
[12/29 22:47:34    296s] ---------------------------------------------------------------------------------------------
[12/29 22:47:34    296s] 
[12/29 22:47:34    296s] Ending "clock_opt_design" (total cpu=0:01:20, real=0:00:56.0, peak res=3595.1M, current mem=3491.7M)
[12/29 22:57:37    324s] <CMD> optDesign -postCTS
[12/29 22:57:37    324s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3492.2M, totSessionCpu=0:05:25 **
[12/29 22:57:37    324s] 
[12/29 22:57:37    324s] Active Setup views: VIEW_SETUP 
[12/29 22:57:37    324s] *** optDesign #1 [begin] () : totSession cpu/real = 0:05:24.8/0:25:40.4 (0.2), mem = 5377.0M
[12/29 22:57:37    324s] Info: 8 threads available for lower-level modules during optimization.
[12/29 22:57:37    324s] GigaOpt running with 8 threads.
[12/29 22:57:37    324s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:24.8/0:25:40.4 (0.2), mem = 5377.0M
[12/29 22:57:37    324s] **INFO: User settings:
[12/29 22:57:37    324s] setDesignMode -process                                         130
[12/29 22:57:37    324s] setExtractRCMode -coupling_c_th                                0.4
[12/29 22:57:37    324s] setExtractRCMode -engine                                       preRoute
[12/29 22:57:37    324s] setExtractRCMode -relative_c_th                                1
[12/29 22:57:37    324s] setExtractRCMode -total_c_th                                   0
[12/29 22:57:37    324s] setUsefulSkewMode -opt_skew_eco_route                          false
[12/29 22:57:37    324s] setDelayCalMode -enable_high_fanout                            true
[12/29 22:57:37    324s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[12/29 22:57:37    324s] setDelayCalMode -engine                                        aae
[12/29 22:57:37    324s] setDelayCalMode -ignoreNetLoad                                 false
[12/29 22:57:37    324s] setDelayCalMode -socv_accuracy_mode                            low
[12/29 22:57:37    324s] setOptMode -opt_view_pruning_setup_views_active_list           { VIEW_SETUP }
[12/29 22:57:37    324s] setOptMode -opt_view_pruning_setup_views_persistent_list       { VIEW_SETUP}
[12/29 22:57:37    324s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { VIEW_SETUP}
[12/29 22:57:37    324s] setOptMode -opt_drv_margin                                     0
[12/29 22:57:37    324s] setOptMode -opt_drv                                            true
[12/29 22:57:37    324s] setOptMode -opt_resize_flip_flops                              true
[12/29 22:57:37    324s] setOptMode -opt_preserve_all_sequential                        false
[12/29 22:57:37    324s] setOptMode -opt_setup_target_slack                             0
[12/29 22:57:37    324s] setPlaceMode -maxRouteLayer                                    5
[12/29 22:57:37    324s] setPlaceMode -place_design_floorplan_mode                      false
[12/29 22:57:37    324s] setPlaceMode -place_detail_check_route                         false
[12/29 22:57:37    324s] setPlaceMode -place_detail_preserve_routing                    true
[12/29 22:57:37    324s] setPlaceMode -place_detail_remove_affected_routing             false
[12/29 22:57:37    324s] setPlaceMode -place_detail_swap_eeq_cells                      false
[12/29 22:57:37    324s] setPlaceMode -place_global_clock_gate_aware                    true
[12/29 22:57:37    324s] setPlaceMode -place_global_cong_effort                         auto
[12/29 22:57:37    324s] setPlaceMode -place_global_ignore_scan                         true
[12/29 22:57:37    324s] setPlaceMode -place_global_ignore_spare                        false
[12/29 22:57:37    324s] setPlaceMode -place_global_module_aware_spare                  false
[12/29 22:57:37    324s] setPlaceMode -place_global_place_io_pins                       false
[12/29 22:57:37    324s] setPlaceMode -place_global_reorder_scan                        false
[12/29 22:57:37    324s] setPlaceMode -powerDriven                                      false
[12/29 22:57:37    324s] setPlaceMode -timingDriven                                     true
[12/29 22:57:37    324s] setAnalysisMode -checkType                                     setup
[12/29 22:57:37    324s] setAnalysisMode -clkSrcPath                                    true
[12/29 22:57:37    324s] setAnalysisMode -clockPropagation                              sdcControl
[12/29 22:57:37    324s] setAnalysisMode -usefulSkew                                    true
[12/29 22:57:37    324s] setAnalysisMode -virtualIPO                                    false
[12/29 22:57:37    324s] 
[12/29 22:57:37    324s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/29 22:57:38    324s] Need call spDPlaceInit before registerPrioInstLoc.
[12/29 22:57:38    324s] OPERPROF: Starting DPlace-Init at level 1, MEM:5377.0M, EPOCH TIME: 1735509458.051257
[12/29 22:57:38    324s] Processing tracks to init pin-track alignment.
[12/29 22:57:38    324s] z: 2, totalTracks: 1
[12/29 22:57:38    324s] z: 4, totalTracks: 1
[12/29 22:57:38    324s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:57:38    325s] Cell fpga_top LLGs are deleted
[12/29 22:57:38    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:38    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:38    325s] # Building fpga_top llgBox search-tree.
[12/29 22:57:38    325s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5377.0M, EPOCH TIME: 1735509458.055218
[12/29 22:57:38    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:38    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:38    325s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5377.0M, EPOCH TIME: 1735509458.055438
[12/29 22:57:38    325s] Max number of tech site patterns supported in site array is 256.
[12/29 22:57:38    325s] Core basic site is CoreSite
[12/29 22:57:38    325s] After signature check, allow fast init is false, keep pre-filter is true.
[12/29 22:57:38    325s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/29 22:57:38    325s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/29 22:57:38    325s] SiteArray: use 1,175,552 bytes
[12/29 22:57:38    325s] SiteArray: current memory after site array memory allocation 5377.0M
[12/29 22:57:38    325s] SiteArray: FP blocked sites are writable
[12/29 22:57:38    325s] Keep-away cache is enable on metals: 1-5
[12/29 22:57:38    325s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 22:57:38    325s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5377.0M, EPOCH TIME: 1735509458.070944
[12/29 22:57:38    325s] Process 2318 (called=4166 computed=47) wires and vias for routing blockage analysis
[12/29 22:57:38    325s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.006, REAL:0.003, MEM:5377.0M, EPOCH TIME: 1735509458.074320
[12/29 22:57:38    325s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/29 22:57:38    325s] Atter site array init, number of instance map data is 0.
[12/29 22:57:38    325s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.027, REAL:0.019, MEM:5377.0M, EPOCH TIME: 1735509458.074878
[12/29 22:57:38    325s] 
[12/29 22:57:38    325s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:38    325s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:38    325s] OPERPROF:     Starting CMU at level 3, MEM:5377.0M, EPOCH TIME: 1735509458.075895
[12/29 22:57:38    325s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.001, MEM:5377.0M, EPOCH TIME: 1735509458.077189
[12/29 22:57:38    325s] 
[12/29 22:57:38    325s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 22:57:38    325s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.032, REAL:0.023, MEM:5377.0M, EPOCH TIME: 1735509458.077848
[12/29 22:57:38    325s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5377.0M, EPOCH TIME: 1735509458.077901
[12/29 22:57:38    325s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5377.0M, EPOCH TIME: 1735509458.078028
[12/29 22:57:38    325s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5377.0MB).
[12/29 22:57:38    325s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.029, MEM:5377.0M, EPOCH TIME: 1735509458.080327
[12/29 22:57:38    325s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5377.0M, EPOCH TIME: 1735509458.080387
[12/29 22:57:38    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:38    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:38    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:38    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:38    325s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.010, MEM:5377.0M, EPOCH TIME: 1735509458.089936
[12/29 22:57:38    325s] 
[12/29 22:57:38    325s] Creating Lib Analyzer ...
[12/29 22:57:38    325s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:57:38    325s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:57:38    325s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:57:38    325s] 
[12/29 22:57:38    325s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:57:38    325s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:25 mem=5383.0M
[12/29 22:57:38    325s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:25 mem=5383.0M
[12/29 22:57:38    325s] Creating Lib Analyzer, finished. 
[12/29 22:57:38    325s] Effort level <high> specified for reg2reg path_group
[12/29 22:57:38    326s] Info: IPO magic value 0x8147BEEF.
[12/29 22:57:38    326s] Info: Using SynthesisEngine executable '/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_'.
[12/29 22:57:38    326s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_')
[12/29 22:57:38    326s]       SynthesisEngine workers will not check out additional licenses.
[12/29 22:57:48    326s] **INFO: Using Advanced Metric Collection system.
[12/29 22:57:48    326s] **optDesign ... cpu = 0:00:01, real = 0:00:11, mem = 3503.5M, totSessionCpu=0:05:26 **
[12/29 22:57:48    326s] #optDebug: { P: 130 W: 6195 FE: standard PE: none LDR: 1}
[12/29 22:57:48    326s] *** optDesign -postCTS ***
[12/29 22:57:48    326s] DRC Margin: user margin 0.0; extra margin 0.2
[12/29 22:57:48    326s] Hold Target Slack: user slack 0
[12/29 22:57:48    326s] Setup Target Slack: user slack 0; extra slack 0.0
[12/29 22:57:48    326s] setUsefulSkewMode -opt_skew_eco_route false
[12/29 22:57:48    326s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5353.0M, EPOCH TIME: 1735509468.575764
[12/29 22:57:48    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:48    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:48    326s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:48    326s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.006, REAL:0.004, MEM:5353.0M, EPOCH TIME: 1735509468.579808
[12/29 22:57:48    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:48    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:57:48    326s] Deleting Lib Analyzer.
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] TimeStamp Deleting Cell Server End ...
[12/29 22:57:48    326s] Multi-VT timing optimization disabled based on library information.
[12/29 22:57:48    326s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 22:57:48    326s] Summary for sequential cells identification: 
[12/29 22:57:48    326s]   Identified SBFF number: 16
[12/29 22:57:48    326s]   Identified MBFF number: 0
[12/29 22:57:48    326s]   Identified SB Latch number: 2
[12/29 22:57:48    326s]   Identified MB Latch number: 0
[12/29 22:57:48    326s]   Not identified SBFF number: 0
[12/29 22:57:48    326s]   Not identified MBFF number: 0
[12/29 22:57:48    326s]   Not identified SB Latch number: 0
[12/29 22:57:48    326s]   Not identified MB Latch number: 0
[12/29 22:57:48    326s]   Number of sequential cells which are not FFs: 1
[12/29 22:57:48    326s]  Visiting view : VIEW_SETUP
[12/29 22:57:48    326s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 22:57:48    326s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 22:57:48    326s]  Visiting view : VIEW_HOLD
[12/29 22:57:48    326s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 22:57:48    326s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 22:57:48    326s] TLC MultiMap info (StdDelay):
[12/29 22:57:48    326s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 22:57:48    326s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 22:57:48    326s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 22:57:48    326s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 22:57:48    326s]  Setting StdDelay to: 58.5ps
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] TimeStamp Deleting Cell Server End ...
[12/29 22:57:48    326s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5353.0M, EPOCH TIME: 1735509468.625357
[12/29 22:57:48    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:48    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:48    326s] Cell fpga_top LLGs are deleted
[12/29 22:57:48    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:48    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:48    326s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:5347.0M, EPOCH TIME: 1735509468.626424
[12/29 22:57:48    326s] Start to check current routing status for nets...
[12/29 22:57:48    326s] All nets are already routed correctly.
[12/29 22:57:48    326s] End to check current routing status for nets (mem=5347.0M)
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] Creating Lib Analyzer ...
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 22:57:48    326s] Summary for sequential cells identification: 
[12/29 22:57:48    326s]   Identified SBFF number: 16
[12/29 22:57:48    326s]   Identified MBFF number: 0
[12/29 22:57:48    326s]   Identified SB Latch number: 2
[12/29 22:57:48    326s]   Identified MB Latch number: 0
[12/29 22:57:48    326s]   Not identified SBFF number: 0
[12/29 22:57:48    326s]   Not identified MBFF number: 0
[12/29 22:57:48    326s]   Not identified SB Latch number: 0
[12/29 22:57:48    326s]   Not identified MB Latch number: 0
[12/29 22:57:48    326s]   Number of sequential cells which are not FFs: 1
[12/29 22:57:48    326s]  Visiting view : VIEW_SETUP
[12/29 22:57:48    326s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 22:57:48    326s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 22:57:48    326s]  Visiting view : VIEW_HOLD
[12/29 22:57:48    326s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 22:57:48    326s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 22:57:48    326s] TLC MultiMap info (StdDelay):
[12/29 22:57:48    326s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 22:57:48    326s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 22:57:48    326s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 22:57:48    326s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 22:57:48    326s]  Setting StdDelay to: 58.5ps
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 22:57:48    326s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:57:48    326s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:57:48    326s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:57:48    326s] 
[12/29 22:57:48    326s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:57:48    326s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:26 mem=5385.0M
[12/29 22:57:48    326s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:26 mem=5385.0M
[12/29 22:57:48    326s] Creating Lib Analyzer, finished. 
[12/29 22:57:48    326s] #optDebug: Start CG creation (mem=5414.1M)
[12/29 22:57:48    326s]  ...initializing CG 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:48    326s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:48    326s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:48    326s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:48    326s] ToF 1934.1750um
[12/29 22:57:49    326s] (cpu=0:00:00.2, mem=5509.4M)
[12/29 22:57:49    326s]  ...processing cgPrt (cpu=0:00:00.2, mem=5509.4M)
[12/29 22:57:49    326s]  ...processing cgEgp (cpu=0:00:00.2, mem=5509.4M)
[12/29 22:57:49    326s]  ...processing cgPbk (cpu=0:00:00.2, mem=5509.4M)
[12/29 22:57:49    326s]  ...processing cgNrb(cpu=0:00:00.2, mem=5509.4M)
[12/29 22:57:49    326s]  ...processing cgObs (cpu=0:00:00.2, mem=5509.4M)
[12/29 22:57:49    326s]  ...processing cgCon (cpu=0:00:00.2, mem=5509.4M)
[12/29 22:57:49    326s]  ...processing cgPdm (cpu=0:00:00.2, mem=5509.4M)
[12/29 22:57:49    326s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5509.4M)
[12/29 22:57:49    326s] Compute RC Scale Done ...
[12/29 22:57:49    326s] Cell fpga_top LLGs are deleted
[12/29 22:57:49    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    326s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5509.4M, EPOCH TIME: 1735509469.292123
[12/29 22:57:49    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    326s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5509.4M, EPOCH TIME: 1735509469.292352
[12/29 22:57:49    326s] Max number of tech site patterns supported in site array is 256.
[12/29 22:57:49    326s] Core basic site is CoreSite
[12/29 22:57:49    326s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:57:49    326s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:57:49    326s] Fast DP-INIT is on for default
[12/29 22:57:49    326s] Atter site array init, number of instance map data is 0.
[12/29 22:57:49    326s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.014, MEM:5509.4M, EPOCH TIME: 1735509469.306542
[12/29 22:57:49    326s] 
[12/29 22:57:49    326s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:49    326s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:49    326s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.021, REAL:0.016, MEM:5509.4M, EPOCH TIME: 1735509469.308030
[12/29 22:57:49    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    327s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.509%
------------------------------------------------------------------

[12/29 22:57:49    327s] **optDesign ... cpu = 0:00:03, real = 0:00:12, mem = 3557.6M, totSessionCpu=0:05:28 **
[12/29 22:57:49    327s] Begin: Collecting metrics
[12/29 22:57:49    327s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       36.51 | 0:00:00  |        5433 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[12/29 22:57:49    327s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3557.6M, current mem=3557.6M)

[12/29 22:57:49    327s] End: Collecting metrics
[12/29 22:57:49    327s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.9/0:00:11.8 (0.2), totSession cpu/real = 0:05:27.7/0:25:52.2 (0.2), mem = 5433.5M
[12/29 22:57:49    327s] 
[12/29 22:57:49    327s] =============================================================================================
[12/29 22:57:49    327s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.31-s109_1
[12/29 22:57:49    327s] =============================================================================================
[12/29 22:57:49    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:57:49    327s] ---------------------------------------------------------------------------------------------
[12/29 22:57:49    327s] [ ViewPruning            ]      2   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.5    3.2
[12/29 22:57:49    327s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.8    2.4
[12/29 22:57:49    327s] [ MetricReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/29 22:57:49    327s] [ DrvReport              ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    2.2
[12/29 22:57:49    327s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:49    327s] [ LibAnalyzerInit        ]      2   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/29 22:57:49    327s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:49    327s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:57:49    327s] [ ChannelGraphInit       ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:57:49    327s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:49    327s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:57:49    327s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.5    3.2
[12/29 22:57:49    327s] [ TimingUpdate           ]      3   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.9    4.4
[12/29 22:57:49    327s] [ TimingReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.3
[12/29 22:57:49    327s] [ MISC                   ]          0:00:10.7  (  90.1 % )     0:00:10.7 /  0:00:00.9    0.1
[12/29 22:57:49    327s] ---------------------------------------------------------------------------------------------
[12/29 22:57:49    327s]  InitOpt #1 TOTAL                   0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:02.9    0.2
[12/29 22:57:49    327s] ---------------------------------------------------------------------------------------------
[12/29 22:57:49    327s] 
[12/29 22:57:49    327s] ** INFO : this run is activating low effort ccoptDesign flow
[12/29 22:57:49    327s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:57:49    327s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:28 mem=5433.5M
[12/29 22:57:49    327s] OPERPROF: Starting DPlace-Init at level 1, MEM:5433.5M, EPOCH TIME: 1735509469.749138
[12/29 22:57:49    327s] Processing tracks to init pin-track alignment.
[12/29 22:57:49    327s] z: 2, totalTracks: 1
[12/29 22:57:49    327s] z: 4, totalTracks: 1
[12/29 22:57:49    327s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:57:49    327s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5433.5M, EPOCH TIME: 1735509469.752686
[12/29 22:57:49    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    327s] 
[12/29 22:57:49    327s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:49    327s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:49    327s] 
[12/29 22:57:49    327s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:57:49    327s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5433.5M, EPOCH TIME: 1735509469.756571
[12/29 22:57:49    327s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5433.5M, EPOCH TIME: 1735509469.756623
[12/29 22:57:49    327s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5433.5M, EPOCH TIME: 1735509469.756835
[12/29 22:57:49    327s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5433.5MB).
[12/29 22:57:49    327s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:5433.5M, EPOCH TIME: 1735509469.757793
[12/29 22:57:49    327s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:28 mem=5433.5M
[12/29 22:57:49    327s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5433.5M, EPOCH TIME: 1735509469.765324
[12/29 22:57:49    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:49    327s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.010, MEM:5433.5M, EPOCH TIME: 1735509469.775198
[12/29 22:57:49    327s] OPTC: m4 20.0 50.0 [ 150.0 20.0 50.0 ]
[12/29 22:57:49    327s] OPTC: view 50.0:150.0 [ 0.0500 ]
[12/29 22:57:49    328s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/29 22:57:50    328s] #optDebug: fT-E <X 2 0 0 1>
[12/29 22:57:50    328s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[12/29 22:57:50    328s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -292.5 -useBottleneckAnalyzer -drvRatio 0.4
[12/29 22:57:50    328s] Begin: GigaOpt Route Type Constraints Refinement
[12/29 22:57:50    328s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:28.6/0:25:52.5 (0.2), mem = 5409.5M
[12/29 22:57:50    328s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.18
[12/29 22:57:50    328s] ### Creating RouteCongInterface, started
[12/29 22:57:50    328s] {MMLU 0 1 10300}
[12/29 22:57:50    328s] [oiLAM] Zs 5, 6
[12/29 22:57:50    328s] ### Creating LA Mngr. totSessionCpu=0:05:29 mem=5409.5M
[12/29 22:57:50    328s] ### Creating LA Mngr, finished. totSessionCpu=0:05:29 mem=5409.5M
[12/29 22:57:50    328s] 
[12/29 22:57:50    328s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:57:50    328s] 
[12/29 22:57:50    328s] #optDebug: {0, 1.000}
[12/29 22:57:50    328s] ### Creating RouteCongInterface, finished
[12/29 22:57:50    328s] Updated routing constraints on 0 nets.
[12/29 22:57:50    328s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.18
[12/29 22:57:50    328s] Bottom Preferred Layer:
[12/29 22:57:50    328s] +-------------+------------+----------+
[12/29 22:57:50    328s] |    Layer    |    CLK     |   Rule   |
[12/29 22:57:50    328s] +-------------+------------+----------+
[12/29 22:57:50    328s] | met3 (z=3)  |          1 | default  |
[12/29 22:57:50    328s] +-------------+------------+----------+
[12/29 22:57:50    328s] Via Pillar Rule:
[12/29 22:57:50    328s]     None
[12/29 22:57:50    328s] Finished writing unified metrics of routing constraints.
[12/29 22:57:50    328s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.8), totSession cpu/real = 0:05:28.6/0:25:52.6 (0.2), mem = 5441.5M
[12/29 22:57:50    328s] 
[12/29 22:57:50    328s] =============================================================================================
[12/29 22:57:50    328s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.31-s109_1
[12/29 22:57:50    328s] =============================================================================================
[12/29 22:57:50    328s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:57:50    328s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    328s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  81.6 % )     0:00:00.0 /  0:00:00.1    1.6
[12/29 22:57:50    328s] [ MISC                   ]          0:00:00.0  (  18.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:50    328s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    328s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.8
[12/29 22:57:50    328s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    328s] 
[12/29 22:57:50    328s] End: GigaOpt Route Type Constraints Refinement
[12/29 22:57:50    328s] Begin: Collecting metrics
[12/29 22:57:50    328s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       36.51 | 0:00:00  |        5433 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:00  |        5436 |      |     |
 ----------------------------------------------------------------------------------------- 
[12/29 22:57:50    328s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3562.6M, current mem=3562.6M)

[12/29 22:57:50    328s] End: Collecting metrics
[12/29 22:57:50    328s] Deleting Lib Analyzer.
[12/29 22:57:50    328s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:28.8/0:25:52.7 (0.2), mem = 5436.5M
[12/29 22:57:50    328s] Info: 39 io nets excluded
[12/29 22:57:50    328s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:57:50    328s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:57:50    328s] ### Creating LA Mngr. totSessionCpu=0:05:29 mem=5436.5M
[12/29 22:57:50    328s] ### Creating LA Mngr, finished. totSessionCpu=0:05:29 mem=5436.5M
[12/29 22:57:50    328s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/29 22:57:50    328s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.19
[12/29 22:57:50    328s] 
[12/29 22:57:50    328s] Creating Lib Analyzer ...
[12/29 22:57:50    328s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:57:50    328s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:57:50    328s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:57:50    328s] 
[12/29 22:57:50    328s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:57:50    329s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:29 mem=5436.5M
[12/29 22:57:50    329s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:29 mem=5436.5M
[12/29 22:57:50    329s] Creating Lib Analyzer, finished. 
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] Active Setup views: VIEW_SETUP 
[12/29 22:57:50    329s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5436.5M, EPOCH TIME: 1735509470.501220
[12/29 22:57:50    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:50    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:50    329s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:50    329s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5436.5M, EPOCH TIME: 1735509470.504936
[12/29 22:57:50    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:50    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:50    329s] [oiPhyDebug] optDemand 1637537459200.00, spDemand 144673459200.00.
[12/29 22:57:50    329s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8751
[12/29 22:57:50    329s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:57:50    329s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:29 mem=5436.5M
[12/29 22:57:50    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:5436.5M, EPOCH TIME: 1735509470.507591
[12/29 22:57:50    329s] Processing tracks to init pin-track alignment.
[12/29 22:57:50    329s] z: 2, totalTracks: 1
[12/29 22:57:50    329s] z: 4, totalTracks: 1
[12/29 22:57:50    329s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:57:50    329s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5436.5M, EPOCH TIME: 1735509470.510293
[12/29 22:57:50    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:50    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:50    329s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:57:50    329s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.003, MEM:5436.5M, EPOCH TIME: 1735509470.513576
[12/29 22:57:50    329s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5436.5M, EPOCH TIME: 1735509470.513627
[12/29 22:57:50    329s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5436.5M, EPOCH TIME: 1735509470.513834
[12/29 22:57:50    329s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5436.5MB).
[12/29 22:57:50    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.007, MEM:5436.5M, EPOCH TIME: 1735509470.514553
[12/29 22:57:50    329s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:57:50    329s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8751
[12/29 22:57:50    329s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:29 mem=5436.5M
[12/29 22:57:50    329s] ### Creating RouteCongInterface, started
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] #optDebug: {0, 1.000}
[12/29 22:57:50    329s] ### Creating RouteCongInterface, finished
[12/29 22:57:50    329s] {MG  {4 0 40 0.684749} }
[12/29 22:57:50    329s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5826.2M, EPOCH TIME: 1735509470.571796
[12/29 22:57:50    329s] Found 0 hard placement blockage before merging.
[12/29 22:57:50    329s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5826.2M, EPOCH TIME: 1735509470.571981
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] Netlist preparation processing... 
[12/29 22:57:50    329s] Removed 0 instance
[12/29 22:57:50    329s] *info: Marking 0 isolation instances dont touch
[12/29 22:57:50    329s] *info: Marking 0 level shifter instances dont touch
[12/29 22:57:50    329s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:57:50    329s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8751
[12/29 22:57:50    329s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6099.4M, EPOCH TIME: 1735509470.627133
[12/29 22:57:50    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8699).
[12/29 22:57:50    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:50    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:50    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:50    329s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.027, REAL:0.011, MEM:5452.4M, EPOCH TIME: 1735509470.638255
[12/29 22:57:50    329s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.19
[12/29 22:57:50    329s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.4 (1.4), totSession cpu/real = 0:05:29.4/0:25:53.1 (0.2), mem = 5452.4M
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] =============================================================================================
[12/29 22:57:50    329s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            23.31-s109_1
[12/29 22:57:50    329s] =============================================================================================
[12/29 22:57:50    329s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:57:50    329s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    329s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  44.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:57:50    329s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:50    329s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.1    2.0
[12/29 22:57:50    329s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:57:50    329s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.0 % )     0:00:00.0 /  0:00:00.1    1.6
[12/29 22:57:50    329s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:50    329s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    4.7
[12/29 22:57:50    329s] [ IncrDelayCalc          ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.1    6.2
[12/29 22:57:50    329s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:50    329s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:50    329s] [ MISC                   ]          0:00:00.1  (  30.9 % )     0:00:00.1 /  0:00:00.2    1.3
[12/29 22:57:50    329s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    329s]  SimplifyNetlist #1 TOTAL           0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.6    1.4
[12/29 22:57:50    329s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] Begin: Collecting metrics
[12/29 22:57:50    329s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       36.51 | 0:00:00  |        5433 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:00  |        5436 |      |     |
| simplify_netlist      |       |     |             | 0:00:00  |        5452 |      |     |
 ----------------------------------------------------------------------------------------- 
[12/29 22:57:50    329s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3573.0M, current mem=3573.0M)

[12/29 22:57:50    329s] End: Collecting metrics
[12/29 22:57:50    329s] *** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:29.5/0:25:53.3 (0.2), mem = 5452.4M
[12/29 22:57:50    329s] *** Starting optimizing excluded clock nets MEM= 5452.4M) ***
[12/29 22:57:50    329s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5452.4M) ***
[12/29 22:57:50    329s] *** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (20.5), totSession cpu/real = 0:05:29.5/0:25:53.3 (0.2), mem = 5452.4M
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] =============================================================================================
[12/29 22:57:50    329s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #1                        23.31-s109_1
[12/29 22:57:50    329s] =============================================================================================
[12/29 22:57:50    329s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:57:50    329s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    329s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:50    329s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    329s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:50    329s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] *** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:05:29.5/0:25:53.3 (0.2), mem = 5452.4M
[12/29 22:57:50    329s] *** Starting optimizing excluded clock nets MEM= 5452.4M) ***
[12/29 22:57:50    329s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5452.4M) ***
[12/29 22:57:50    329s] *** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:29.5/0:25:53.3 (0.2), mem = 5452.4M
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] =============================================================================================
[12/29 22:57:50    329s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #1                        23.31-s109_1
[12/29 22:57:50    329s] =============================================================================================
[12/29 22:57:50    329s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:57:50    329s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    329s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:50    329s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    329s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:50    329s] ---------------------------------------------------------------------------------------------
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] Begin: Collecting metrics
[12/29 22:57:50    329s] 
 ------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | 0.000 |   0 |       36.51 | 0:00:00  |        5433 |    0 |   0 |
| route_type_refinement   |       |     |             | 0:00:00  |        5436 |      |     |
| simplify_netlist        |       |     |             | 0:00:00  |        5452 |      |     |
| excluded_clk_net_fixing |       |     |             | 0:00:00  |        5452 |      |     |
 ------------------------------------------------------------------------------------------- 
[12/29 22:57:50    329s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3573.1M, current mem=3573.1M)

[12/29 22:57:50    329s] End: Collecting metrics
[12/29 22:57:50    329s] Info: Done creating the CCOpt slew target map.
[12/29 22:57:50    329s] Begin: GigaOpt high fanout net optimization
[12/29 22:57:50    329s] GigaOpt HFN: use maxLocalDensity 1.2
[12/29 22:57:50    329s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/29 22:57:50    329s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:29.6/0:25:53.4 (0.2), mem = 5452.4M
[12/29 22:57:50    329s] Info: 39 io nets excluded
[12/29 22:57:50    329s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:57:50    329s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:57:50    329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.20
[12/29 22:57:50    329s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 22:57:50    329s] 
[12/29 22:57:50    329s] Active Setup views: VIEW_SETUP 
[12/29 22:57:51    329s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5452.4M, EPOCH TIME: 1735509471.003096
[12/29 22:57:51    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    329s] 
[12/29 22:57:51    329s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:51    329s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:51    329s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5452.4M, EPOCH TIME: 1735509471.006773
[12/29 22:57:51    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    329s] [oiPhyDebug] optDemand 1637537459200.00, spDemand 144673459200.00.
[12/29 22:57:51    329s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8751
[12/29 22:57:51    329s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/29 22:57:51    329s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:30 mem=5452.4M
[12/29 22:57:51    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:5452.4M, EPOCH TIME: 1735509471.009246
[12/29 22:57:51    329s] Processing tracks to init pin-track alignment.
[12/29 22:57:51    329s] z: 2, totalTracks: 1
[12/29 22:57:51    329s] z: 4, totalTracks: 1
[12/29 22:57:51    329s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:57:51    329s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5452.4M, EPOCH TIME: 1735509471.012080
[12/29 22:57:51    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    329s] 
[12/29 22:57:51    329s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:51    329s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:51    329s] 
[12/29 22:57:51    329s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:57:51    329s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:5452.4M, EPOCH TIME: 1735509471.015326
[12/29 22:57:51    329s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5452.4M, EPOCH TIME: 1735509471.015371
[12/29 22:57:51    329s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5452.4M, EPOCH TIME: 1735509471.015524
[12/29 22:57:51    329s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5452.4MB).
[12/29 22:57:51    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:5452.4M, EPOCH TIME: 1735509471.016240
[12/29 22:57:51    329s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:57:51    329s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8751
[12/29 22:57:51    329s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:30 mem=5452.4M
[12/29 22:57:51    329s] ### Creating RouteCongInterface, started
[12/29 22:57:51    329s] 
[12/29 22:57:51    329s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/29 22:57:51    329s] 
[12/29 22:57:51    329s] #optDebug: {0, 1.000}
[12/29 22:57:51    329s] ### Creating RouteCongInterface, finished
[12/29 22:57:51    329s] {MG  {4 0 40 0.684749} }
[12/29 22:57:51    330s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:51    330s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:51    330s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:51    330s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:51    330s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:51    330s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:51    330s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:51    330s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:57:51    330s] AoF 2314.0790um
[12/29 22:57:51    330s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:57:51    330s] Dumping Information for Job ...
[12/29 22:57:51    330s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:57:51    330s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:57:51    330s] [GPS-DRV] Optimizer inputs ============================= 
[12/29 22:57:51    330s] [GPS-DRV] drvFixingStage: Large Scale
[12/29 22:57:51    330s] [GPS-DRV] costLowerBound: 0.1
[12/29 22:57:51    330s] [GPS-DRV] setupTNSCost  : 0
[12/29 22:57:51    330s] [GPS-DRV] maxIter       : 1
[12/29 22:57:51    330s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[12/29 22:57:51    330s] [GPS-DRV] Optimizer parameters ============================= 
[12/29 22:57:51    330s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/29 22:57:51    330s] [GPS-DRV] maxDensity (design): 0.95
[12/29 22:57:51    330s] [GPS-DRV] maxLocalDensity: 1.2
[12/29 22:57:51    330s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/29 22:57:51    330s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[12/29 22:57:51    330s] [GPS-DRV] isCPECostingOn: false
[12/29 22:57:51    330s] [GPS-DRV] All active and enabled setup views
[12/29 22:57:51    330s] [GPS-DRV]     VIEW_SETUP
[12/29 22:57:51    330s] [GPS-DRV] maxTran off
[12/29 22:57:51    330s] [GPS-DRV] maxCap off
[12/29 22:57:51    330s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/29 22:57:51    330s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/29 22:57:51    330s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/29 22:57:51    330s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5842.1M, EPOCH TIME: 1735509471.173967
[12/29 22:57:51    330s] Found 0 hard placement blockage before merging.
[12/29 22:57:51    330s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5842.1M, EPOCH TIME: 1735509471.174082
[12/29 22:57:51    330s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[12/29 22:57:51    330s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/29 22:57:51    330s] +---------+---------+--------+--------+------------+--------+
[12/29 22:57:51    330s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/29 22:57:51    330s] +---------+---------+--------+--------+------------+--------+
[12/29 22:57:51    330s] |   36.51%|        -|   0.000|   0.000|   0:00:00.0| 5843.1M|
[12/29 22:57:51    330s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:57:51    330s] Dumping Information for Job ...
[12/29 22:57:51    330s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:57:51    330s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:57:51    330s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:57:51    330s] Dumping Information for Job ...
[12/29 22:57:51    330s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:57:51    330s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:57:51    330s] |   36.51%|        -|   0.000|   0.000|   0:00:00.0| 5851.1M|
[12/29 22:57:51    330s] +---------+---------+--------+--------+------------+--------+
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5851.1M) ***
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] ###############################################################################
[12/29 22:57:51    330s] #
[12/29 22:57:51    330s] #  Large fanout net report:  
[12/29 22:57:51    330s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/29 22:57:51    330s] #     - current density: 36.51
[12/29 22:57:51    330s] #
[12/29 22:57:51    330s] #  List of high fanout nets:
[12/29 22:57:51    330s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/29 22:57:51    330s] #                   - multi-driver net with 2 drivers
[12/29 22:57:51    330s] #                   - Ignored for optimization
[12/29 22:57:51    330s] #
[12/29 22:57:51    330s] ###############################################################################
[12/29 22:57:51    330s] Bottom Preferred Layer:
[12/29 22:57:51    330s] +-------------+------------+----------+
[12/29 22:57:51    330s] |    Layer    |    CLK     |   Rule   |
[12/29 22:57:51    330s] +-------------+------------+----------+
[12/29 22:57:51    330s] | met3 (z=3)  |          1 | default  |
[12/29 22:57:51    330s] +-------------+------------+----------+
[12/29 22:57:51    330s] Via Pillar Rule:
[12/29 22:57:51    330s]     None
[12/29 22:57:51    330s] Finished writing unified metrics of routing constraints.
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] =======================================================================
[12/29 22:57:51    330s]                 Reasons for remaining drv violations
[12/29 22:57:51    330s] =======================================================================
[12/29 22:57:51    330s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] HFNFixing failure reasons
[12/29 22:57:51    330s] ------------------------------------------------
[12/29 22:57:51    330s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:57:51    330s] Total-nets :: 8815, Stn-nets :: 32, ratio :: 0.363018 %, Total-len 412034, Stn-len 0
[12/29 22:57:51    330s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8751
[12/29 22:57:51    330s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5723.1M, EPOCH TIME: 1735509471.249018
[12/29 22:57:51    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8699).
[12/29 22:57:51    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    330s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.026, REAL:0.012, MEM:5455.1M, EPOCH TIME: 1735509471.261125
[12/29 22:57:51    330s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.20
[12/29 22:57:51    330s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.3 (1.7), totSession cpu/real = 0:05:30.2/0:25:53.7 (0.2), mem = 5455.1M
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] =============================================================================================
[12/29 22:57:51    330s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.31-s109_1
[12/29 22:57:51    330s] =============================================================================================
[12/29 22:57:51    330s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:57:51    330s] ---------------------------------------------------------------------------------------------
[12/29 22:57:51    330s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/29 22:57:51    330s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    330s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    1.8
[12/29 22:57:51    330s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/29 22:57:51    330s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:57:51    330s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    330s] [ OptimizationStep       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    2.7
[12/29 22:57:51    330s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    330s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    330s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    330s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    330s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    330s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    330s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/29 22:57:51    330s] [ MISC                   ]          0:00:00.2  (  64.8 % )     0:00:00.2 /  0:00:00.4    1.9
[12/29 22:57:51    330s] ---------------------------------------------------------------------------------------------
[12/29 22:57:51    330s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.6    1.7
[12/29 22:57:51    330s] ---------------------------------------------------------------------------------------------
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/29 22:57:51    330s] End: GigaOpt high fanout net optimization
[12/29 22:57:51    330s] Number of setup views: 1
[12/29 22:57:51    330s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:57:51    330s] Deleting Lib Analyzer.
[12/29 22:57:51    330s] Begin: GigaOpt Global Optimization
[12/29 22:57:51    330s] *info: use new DP (enabled)
[12/29 22:57:51    330s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/29 22:57:51    330s] Info: 39 io nets excluded
[12/29 22:57:51    330s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:57:51    330s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:57:51    330s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:30.3/0:25:53.9 (0.2), mem = 5455.1M
[12/29 22:57:51    330s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.21
[12/29 22:57:51    330s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] Creating Lib Analyzer ...
[12/29 22:57:51    330s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:57:51    330s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:57:51    330s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:57:51    330s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:31 mem=5455.1M
[12/29 22:57:51    330s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:31 mem=5455.1M
[12/29 22:57:51    330s] Creating Lib Analyzer, finished. 
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] Active Setup views: VIEW_SETUP 
[12/29 22:57:51    330s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5455.1M, EPOCH TIME: 1735509471.604915
[12/29 22:57:51    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:51    330s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:51    330s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.003, MEM:5455.1M, EPOCH TIME: 1735509471.608406
[12/29 22:57:51    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    330s] [oiPhyDebug] optDemand 1637537459200.00, spDemand 144673459200.00.
[12/29 22:57:51    330s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8751
[12/29 22:57:51    330s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[12/29 22:57:51    330s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:31 mem=5455.1M
[12/29 22:57:51    330s] OPERPROF: Starting DPlace-Init at level 1, MEM:5455.1M, EPOCH TIME: 1735509471.610844
[12/29 22:57:51    330s] Processing tracks to init pin-track alignment.
[12/29 22:57:51    330s] z: 2, totalTracks: 1
[12/29 22:57:51    330s] z: 4, totalTracks: 1
[12/29 22:57:51    330s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:57:51    330s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5455.1M, EPOCH TIME: 1735509471.613533
[12/29 22:57:51    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:51    330s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:57:51    330s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:5455.1M, EPOCH TIME: 1735509471.616711
[12/29 22:57:51    330s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5455.1M, EPOCH TIME: 1735509471.616758
[12/29 22:57:51    330s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5455.1M, EPOCH TIME: 1735509471.616928
[12/29 22:57:51    330s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5455.1MB).
[12/29 22:57:51    330s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:5455.1M, EPOCH TIME: 1735509471.617655
[12/29 22:57:51    330s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:57:51    330s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8751
[12/29 22:57:51    330s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:31 mem=5455.1M
[12/29 22:57:51    330s] ### Creating RouteCongInterface, started
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] #optDebug: {0, 1.000}
[12/29 22:57:51    330s] ### Creating RouteCongInterface, finished
[12/29 22:57:51    330s] {MG  {4 0 40 0.684749} }
[12/29 22:57:51    330s] *info: 39 io nets excluded
[12/29 22:57:51    330s] *info: 2 clock nets excluded
[12/29 22:57:51    330s] *info: 38 multi-driver nets excluded.
[12/29 22:57:51    330s] *info: 854 no-driver nets excluded.
[12/29 22:57:51    330s] *info: 2 nets with fixed/cover wires excluded.
[12/29 22:57:51    330s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5914.8M, EPOCH TIME: 1735509471.837010
[12/29 22:57:51    330s] Found 0 hard placement blockage before merging.
[12/29 22:57:51    330s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5914.8M, EPOCH TIME: 1735509471.837206
[12/29 22:57:51    330s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/29 22:57:51    330s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/29 22:57:51    330s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/29 22:57:51    330s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/29 22:57:51    330s] |   0.000|   0.000|   36.51%|   0:00:00.0| 5916.8M|VIEW_SETUP|       NA| NA                                                 |
[12/29 22:57:51    330s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5916.8M) ***
[12/29 22:57:51    330s] 
[12/29 22:57:51    330s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5916.8M) ***
[12/29 22:57:51    330s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:57:51    330s] Bottom Preferred Layer:
[12/29 22:57:51    330s] +-------------+------------+----------+
[12/29 22:57:51    330s] |    Layer    |    CLK     |   Rule   |
[12/29 22:57:51    330s] +-------------+------------+----------+
[12/29 22:57:51    330s] | met3 (z=3)  |          1 | default  |
[12/29 22:57:51    330s] +-------------+------------+----------+
[12/29 22:57:51    330s] Via Pillar Rule:
[12/29 22:57:51    330s]     None
[12/29 22:57:51    330s] Finished writing unified metrics of routing constraints.
[12/29 22:57:51    330s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/29 22:57:51    330s] Total-nets :: 8815, Stn-nets :: 32, ratio :: 0.363018 %, Total-len 412034, Stn-len 0
[12/29 22:57:51    330s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8751
[12/29 22:57:51    330s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5789.8M, EPOCH TIME: 1735509471.912971
[12/29 22:57:51    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8699).
[12/29 22:57:51    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:51    331s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.013, MEM:5475.8M, EPOCH TIME: 1735509471.925802
[12/29 22:57:51    331s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.21
[12/29 22:57:51    331s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.5 (1.2), totSession cpu/real = 0:05:31.0/0:25:54.4 (0.2), mem = 5475.8M
[12/29 22:57:51    331s] 
[12/29 22:57:51    331s] =============================================================================================
[12/29 22:57:51    331s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  23.31-s109_1
[12/29 22:57:51    331s] =============================================================================================
[12/29 22:57:51    331s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:57:51    331s] ---------------------------------------------------------------------------------------------
[12/29 22:57:51    331s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.8
[12/29 22:57:51    331s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  32.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:57:51    331s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    331s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    2.0
[12/29 22:57:51    331s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.6
[12/29 22:57:51    331s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.1    1.7
[12/29 22:57:51    331s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    331s] [ TransformInit          ]      1   0:00:00.2  (  28.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:57:51    331s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    331s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:51    331s] [ MISC                   ]          0:00:00.1  (  23.0 % )     0:00:00.1 /  0:00:00.2    1.6
[12/29 22:57:51    331s] ---------------------------------------------------------------------------------------------
[12/29 22:57:51    331s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.7    1.2
[12/29 22:57:51    331s] ---------------------------------------------------------------------------------------------
[12/29 22:57:51    331s] 
[12/29 22:57:51    331s] End: GigaOpt Global Optimization
[12/29 22:57:51    331s] Begin: Collecting metrics
[12/29 22:57:52    331s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.51 | 0:00:00  |        5433 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5436 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        5452 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5452 |      |     |
| global_opt              |           |    2.681 |           |        0 |       36.51 | 0:00:01  |        5476 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:57:52    331s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3585.4M, current mem=3585.4M)

[12/29 22:57:52    331s] End: Collecting metrics
[12/29 22:57:52    331s] *** Timing Is met
[12/29 22:57:52    331s] *** Check timing (0:00:00.0)
[12/29 22:57:52    331s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:57:52    331s] Deleting Lib Analyzer.
[12/29 22:57:52    331s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[12/29 22:57:52    331s] Info: 39 io nets excluded
[12/29 22:57:52    331s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:57:52    331s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:57:52    331s] ### Creating LA Mngr. totSessionCpu=0:05:31 mem=5475.8M
[12/29 22:57:52    331s] ### Creating LA Mngr, finished. totSessionCpu=0:05:31 mem=5475.8M
[12/29 22:57:52    331s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/29 22:57:52    331s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5475.8M, EPOCH TIME: 1735509472.102735
[12/29 22:57:52    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    331s] 
[12/29 22:57:52    331s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:52    331s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:52    331s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5475.8M, EPOCH TIME: 1735509472.106300
[12/29 22:57:52    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    331s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5865.5M, EPOCH TIME: 1735509472.115872
[12/29 22:57:52    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    331s] 
[12/29 22:57:52    331s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:52    331s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:52    331s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.003, MEM:5865.5M, EPOCH TIME: 1735509472.119246
[12/29 22:57:52    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    331s] [oiPhyDebug] optDemand 1637537459200.00, spDemand 144673459200.00.
[12/29 22:57:52    331s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8751
[12/29 22:57:52    331s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:57:52    331s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:31 mem=5865.5M
[12/29 22:57:52    331s] OPERPROF: Starting DPlace-Init at level 1, MEM:5865.5M, EPOCH TIME: 1735509472.121643
[12/29 22:57:52    331s] Processing tracks to init pin-track alignment.
[12/29 22:57:52    331s] z: 2, totalTracks: 1
[12/29 22:57:52    331s] z: 4, totalTracks: 1
[12/29 22:57:52    331s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:57:52    331s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5865.5M, EPOCH TIME: 1735509472.124202
[12/29 22:57:52    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    331s] 
[12/29 22:57:52    331s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:52    331s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:52    331s] 
[12/29 22:57:52    331s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:57:52    331s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:5865.5M, EPOCH TIME: 1735509472.127342
[12/29 22:57:52    331s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5865.5M, EPOCH TIME: 1735509472.127385
[12/29 22:57:52    331s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5865.5M, EPOCH TIME: 1735509472.127536
[12/29 22:57:52    331s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5865.5MB).
[12/29 22:57:52    331s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:5865.5M, EPOCH TIME: 1735509472.128239
[12/29 22:57:52    331s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:57:52    331s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8751
[12/29 22:57:52    331s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:31 mem=5865.5M
[12/29 22:57:52    331s] Begin: Area Reclaim Optimization
[12/29 22:57:52    331s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:31.3/0:25:54.6 (0.2), mem = 5865.5M
[12/29 22:57:52    331s] 
[12/29 22:57:52    331s] Creating Lib Analyzer ...
[12/29 22:57:52    331s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:57:52    331s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:57:52    331s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:57:52    331s] 
[12/29 22:57:52    331s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:57:52    331s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:31 mem=5867.5M
[12/29 22:57:52    331s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:31 mem=5867.5M
[12/29 22:57:52    331s] Creating Lib Analyzer, finished. 
[12/29 22:57:52    331s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.22
[12/29 22:57:52    331s] 
[12/29 22:57:52    331s] Active Setup views: VIEW_SETUP 
[12/29 22:57:52    331s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8751
[12/29 22:57:52    331s] ### Creating RouteCongInterface, started
[12/29 22:57:52    331s] 
[12/29 22:57:52    331s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:57:52    331s] 
[12/29 22:57:52    331s] #optDebug: {0, 1.000}
[12/29 22:57:52    331s] ### Creating RouteCongInterface, finished
[12/29 22:57:52    331s] {MG  {4 0 40 0.684749} }
[12/29 22:57:52    331s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5867.5M, EPOCH TIME: 1735509472.393451
[12/29 22:57:52    331s] Found 0 hard placement blockage before merging.
[12/29 22:57:52    331s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5867.5M, EPOCH TIME: 1735509472.393596
[12/29 22:57:52    331s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 36.51
[12/29 22:57:52    331s] +---------+---------+--------+--------+------------+--------+
[12/29 22:57:52    331s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/29 22:57:52    331s] +---------+---------+--------+--------+------------+--------+
[12/29 22:57:52    331s] |   36.51%|        -|   0.100|   0.000|   0:00:00.0| 5867.5M|
[12/29 22:57:52    332s] |   36.50%|        2|   0.100|   0.000|   0:00:00.0| 6081.7M|
[12/29 22:57:52    332s] |   36.50%|        1|   0.100|   0.000|   0:00:00.0| 6105.7M|
[12/29 22:57:52    332s] |   36.50%|        1|   0.100|   0.000|   0:00:00.0| 6117.7M|
[12/29 22:57:52    332s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:57:52    332s] |   36.50%|        0|   0.100|   0.000|   0:00:00.0| 6117.7M|
[12/29 22:57:52    332s] |   36.49%|        5|   0.100|   0.000|   0:00:00.0| 6120.7M|
[12/29 22:57:52    332s] |   36.48%|        8|   0.100|   0.000|   0:00:00.0| 6122.7M|
[12/29 22:57:52    332s] |   36.48%|        1|   0.100|   0.000|   0:00:00.0| 6122.7M|
[12/29 22:57:52    332s] |   36.48%|        0|   0.100|   0.000|   0:00:00.0| 6122.7M|
[12/29 22:57:52    332s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:57:52    332s] |   36.48%|        0|   0.100|   0.000|   0:00:00.0| 6122.7M|
[12/29 22:57:52    332s] +---------+---------+--------+--------+------------+--------+
[12/29 22:57:52    332s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 36.48
[12/29 22:57:52    332s] 
[12/29 22:57:52    332s] ** Summary: Restruct = 4 Buffer Deletion = 5 Declone = 0 Resize = 9 **
[12/29 22:57:52    332s] --------------------------------------------------------------
[12/29 22:57:52    332s] |                                   | Total     | Sequential |
[12/29 22:57:52    332s] --------------------------------------------------------------
[12/29 22:57:52    332s] | Num insts resized                 |       8  |       0    |
[12/29 22:57:52    332s] | Num insts undone                  |       0  |       0    |
[12/29 22:57:52    332s] | Num insts Downsized               |       8  |       0    |
[12/29 22:57:52    332s] | Num insts Samesized               |       0  |       0    |
[12/29 22:57:52    332s] | Num insts Upsized                 |       0  |       0    |
[12/29 22:57:52    332s] | Num multiple commits+uncommits    |       1  |       -    |
[12/29 22:57:52    332s] --------------------------------------------------------------
[12/29 22:57:52    332s] Bottom Preferred Layer:
[12/29 22:57:52    332s] +-------------+------------+----------+
[12/29 22:57:52    332s] |    Layer    |    CLK     |   Rule   |
[12/29 22:57:52    332s] +-------------+------------+----------+
[12/29 22:57:52    332s] | met3 (z=3)  |          1 | default  |
[12/29 22:57:52    332s] +-------------+------------+----------+
[12/29 22:57:52    332s] Via Pillar Rule:
[12/29 22:57:52    332s]     None
[12/29 22:57:52    332s] Finished writing unified metrics of routing constraints.
[12/29 22:57:52    332s] 
[12/29 22:57:52    332s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/29 22:57:52    332s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:00.0) **
[12/29 22:57:52    332s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:57:52    332s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8743
[12/29 22:57:52    332s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.22
[12/29 22:57:52    332s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:00.8 (2.0), totSession cpu/real = 0:05:32.9/0:25:55.4 (0.2), mem = 6122.7M
[12/29 22:57:52    332s] 
[12/29 22:57:52    332s] =============================================================================================
[12/29 22:57:52    332s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.31-s109_1
[12/29 22:57:52    332s] =============================================================================================
[12/29 22:57:52    332s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:57:52    332s] ---------------------------------------------------------------------------------------------
[12/29 22:57:52    332s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:57:52    332s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  20.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:57:52    332s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:52    332s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[12/29 22:57:52    332s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:57:52    332s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:52    332s] [ OptimizationStep       ]      1   0:00:00.1  (  17.4 % )     0:00:00.5 /  0:00:01.3    2.5
[12/29 22:57:52    332s] [ OptSingleIteration     ]      9   0:00:00.0  (   5.1 % )     0:00:00.4 /  0:00:01.2    3.0
[12/29 22:57:52    332s] [ OptGetWeight           ]    161   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:52    332s] [ OptEval                ]    161   0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.8    5.3
[12/29 22:57:52    332s] [ OptCommit              ]    161   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    3.4
[12/29 22:57:52    332s] [ PostCommitDelayUpdate  ]    161   0:00:00.0  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.4
[12/29 22:57:52    332s] [ IncrDelayCalc          ]     39   0:00:00.1  (  18.3 % )     0:00:00.1 /  0:00:00.2    1.5
[12/29 22:57:52    332s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    3.4
[12/29 22:57:52    332s] [ MISC                   ]          0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.2
[12/29 22:57:52    332s] ---------------------------------------------------------------------------------------------
[12/29 22:57:52    332s]  AreaOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.7    2.0
[12/29 22:57:52    332s] ---------------------------------------------------------------------------------------------
[12/29 22:57:52    332s] 
[12/29 22:57:52    332s] Executing incremental physical updates
[12/29 22:57:52    332s] Executing incremental physical updates
[12/29 22:57:52    332s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8743
[12/29 22:57:52    332s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5994.7M, EPOCH TIME: 1735509472.972845
[12/29 22:57:52    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8691).
[12/29 22:57:52    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:52    332s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.012, MEM:5581.7M, EPOCH TIME: 1735509472.984419
[12/29 22:57:52    332s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:00, mem=5581.70M, totSessionCpu=0:05:33).
[12/29 22:57:52    332s] Begin: Collecting metrics
[12/29 22:57:53    333s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.51 | 0:00:00  |        5433 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5436 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        5452 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5452 |      |     |
| global_opt              |           |    2.681 |           |        0 |       36.51 | 0:00:01  |        5476 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.48 | 0:00:01  |        5582 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:57:53    333s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3659.6M, current mem=3659.6M)

[12/29 22:57:53    333s] End: Collecting metrics
[12/29 22:57:53    333s] Deleting Lib Analyzer.
[12/29 22:57:53    333s] **INFO: Flow update: Design timing is met.
[12/29 22:57:53    333s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 22:57:53    333s] **INFO: Flow update: Design timing is met.
[12/29 22:57:53    333s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[12/29 22:57:53    333s] Info: 39 io nets excluded
[12/29 22:57:53    333s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:57:53    333s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:57:53    333s] ### Creating LA Mngr. totSessionCpu=0:05:33 mem=5577.7M
[12/29 22:57:53    333s] ### Creating LA Mngr, finished. totSessionCpu=0:05:33 mem=5577.7M
[12/29 22:57:53    333s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5935.4M, EPOCH TIME: 1735509473.315160
[12/29 22:57:53    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    333s] 
[12/29 22:57:53    333s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:53    333s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:53    333s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.003, MEM:5935.4M, EPOCH TIME: 1735509473.318651
[12/29 22:57:53    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    333s] [oiPhyDebug] optDemand 1637409864400.00, spDemand 144545864400.00.
[12/29 22:57:53    333s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8743
[12/29 22:57:53    333s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:57:53    333s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:33 mem=5935.4M
[12/29 22:57:53    333s] OPERPROF: Starting DPlace-Init at level 1, MEM:5935.4M, EPOCH TIME: 1735509473.321134
[12/29 22:57:53    333s] Processing tracks to init pin-track alignment.
[12/29 22:57:53    333s] z: 2, totalTracks: 1
[12/29 22:57:53    333s] z: 4, totalTracks: 1
[12/29 22:57:53    333s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:57:53    333s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5935.4M, EPOCH TIME: 1735509473.323893
[12/29 22:57:53    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    333s] 
[12/29 22:57:53    333s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:53    333s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:53    333s] 
[12/29 22:57:53    333s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:57:53    333s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:5935.4M, EPOCH TIME: 1735509473.327191
[12/29 22:57:53    333s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5935.4M, EPOCH TIME: 1735509473.327244
[12/29 22:57:53    333s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5935.4M, EPOCH TIME: 1735509473.327434
[12/29 22:57:53    333s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5935.4MB).
[12/29 22:57:53    333s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:5935.4M, EPOCH TIME: 1735509473.328159
[12/29 22:57:53    333s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:57:53    333s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8743
[12/29 22:57:53    333s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:33 mem=5967.4M
[12/29 22:57:53    333s] Begin: Area Reclaim Optimization
[12/29 22:57:53    333s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:05:33.4/0:25:55.8 (0.2), mem = 5967.4M
[12/29 22:57:53    333s] 
[12/29 22:57:53    333s] Creating Lib Analyzer ...
[12/29 22:57:53    333s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 22:57:53    333s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 22:57:53    333s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 22:57:53    333s] 
[12/29 22:57:53    333s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:57:53    333s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:34 mem=5971.4M
[12/29 22:57:53    333s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:34 mem=5971.4M
[12/29 22:57:53    333s] Creating Lib Analyzer, finished. 
[12/29 22:57:53    333s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.23
[12/29 22:57:53    333s] 
[12/29 22:57:53    333s] Active Setup views: VIEW_SETUP 
[12/29 22:57:53    333s] [LDM::Info] TotalInstCnt at InitDesignMc2: 8743
[12/29 22:57:53    333s] ### Creating RouteCongInterface, started
[12/29 22:57:53    333s] 
[12/29 22:57:53    333s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:57:53    333s] 
[12/29 22:57:53    333s] #optDebug: {0, 1.000}
[12/29 22:57:53    333s] ### Creating RouteCongInterface, finished
[12/29 22:57:53    333s] {MG  {4 0 40 0.684749} }
[12/29 22:57:53    333s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5971.4M, EPOCH TIME: 1735509473.601140
[12/29 22:57:53    333s] Found 0 hard placement blockage before merging.
[12/29 22:57:53    333s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5971.4M, EPOCH TIME: 1735509473.601281
[12/29 22:57:53    333s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 36.48
[12/29 22:57:53    333s] +---------+---------+--------+--------+------------+--------+
[12/29 22:57:53    333s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/29 22:57:53    333s] +---------+---------+--------+--------+------------+--------+
[12/29 22:57:53    333s] |   36.48%|        -|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:57:53    334s] |   36.48%|        0|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:57:53    334s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:57:53    334s] |   36.48%|        0|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:57:53    334s] |   36.48%|        0|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:57:53    334s] |   36.48%|        0|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:57:53    334s] #optDebug: <stH: 4.1400 MiSeL: 95.5070>
[12/29 22:57:53    334s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[12/29 22:57:53    334s] |   36.48%|        0|   0.100|   0.000|   0:00:00.0| 5971.4M|
[12/29 22:57:53    334s] +---------+---------+--------+--------+------------+--------+
[12/29 22:57:53    334s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 36.48
[12/29 22:57:53    334s] 
[12/29 22:57:53    334s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/29 22:57:53    334s] --------------------------------------------------------------
[12/29 22:57:53    334s] |                                   | Total     | Sequential |
[12/29 22:57:53    334s] --------------------------------------------------------------
[12/29 22:57:53    334s] | Num insts resized                 |       0  |       0    |
[12/29 22:57:53    334s] | Num insts undone                  |       0  |       0    |
[12/29 22:57:53    334s] | Num insts Downsized               |       0  |       0    |
[12/29 22:57:53    334s] | Num insts Samesized               |       0  |       0    |
[12/29 22:57:53    334s] | Num insts Upsized                 |       0  |       0    |
[12/29 22:57:53    334s] | Num multiple commits+uncommits    |       0  |       -    |
[12/29 22:57:53    334s] --------------------------------------------------------------
[12/29 22:57:53    334s] Bottom Preferred Layer:
[12/29 22:57:53    334s] +-------------+------------+----------+
[12/29 22:57:53    334s] |    Layer    |    CLK     |   Rule   |
[12/29 22:57:53    334s] +-------------+------------+----------+
[12/29 22:57:53    334s] | met3 (z=3)  |          1 | default  |
[12/29 22:57:53    334s] +-------------+------------+----------+
[12/29 22:57:53    334s] Via Pillar Rule:
[12/29 22:57:53    334s]     None
[12/29 22:57:53    334s] Finished writing unified metrics of routing constraints.
[12/29 22:57:53    334s] 
[12/29 22:57:53    334s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/29 22:57:53    334s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:00.0) **
[12/29 22:57:53    334s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5971.4M, EPOCH TIME: 1735509473.862853
[12/29 22:57:53    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8691).
[12/29 22:57:53    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    334s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.010, MEM:5971.4M, EPOCH TIME: 1735509473.872912
[12/29 22:57:53    334s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:5971.4M, EPOCH TIME: 1735509473.876074
[12/29 22:57:53    334s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5971.4M, EPOCH TIME: 1735509473.876148
[12/29 22:57:53    334s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:5971.4M, EPOCH TIME: 1735509473.879212
[12/29 22:57:53    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:53    334s] 
[12/29 22:57:53    334s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:53    334s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:53    334s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.005, REAL:0.004, MEM:5971.4M, EPOCH TIME: 1735509473.882810
[12/29 22:57:53    334s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:5971.4M, EPOCH TIME: 1735509473.882861
[12/29 22:57:53    334s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:5971.4M, EPOCH TIME: 1735509473.882995
[12/29 22:57:53    334s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:5971.4M, EPOCH TIME: 1735509473.883658
[12/29 22:57:53    334s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:5971.4M, EPOCH TIME: 1735509473.883760
[12/29 22:57:53    334s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.009, REAL:0.008, MEM:5971.4M, EPOCH TIME: 1735509473.883840
[12/29 22:57:53    334s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.009, REAL:0.008, MEM:5971.4M, EPOCH TIME: 1735509473.883866
[12/29 22:57:53    334s] TDRefine: refinePlace mode is spiral
[12/29 22:57:53    334s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.13
[12/29 22:57:53    334s] OPERPROF: Starting Refine-Place at level 1, MEM:5971.4M, EPOCH TIME: 1735509473.883929
[12/29 22:57:53    334s] *** Starting refinePlace (0:05:34 mem=5971.4M) ***
[12/29 22:57:53    334s] Total net bbox length = 3.124e+05 (1.605e+05 1.519e+05) (ext = 5.885e+04)
[12/29 22:57:53    334s] 
[12/29 22:57:53    334s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:53    334s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:53    334s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:57:53    334s] Set min layer with default ( 2 )
[12/29 22:57:53    334s] Set max layer with default ( 127 )
[12/29 22:57:53    334s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:57:53    334s] Min route layer (adjusted) = 2
[12/29 22:57:53    334s] Max route layer (adjusted) = 5
[12/29 22:57:53    334s] Set min layer with default ( 2 )
[12/29 22:57:53    334s] Set max layer with default ( 127 )
[12/29 22:57:53    334s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:57:53    334s] Min route layer (adjusted) = 2
[12/29 22:57:53    334s] Max route layer (adjusted) = 5
[12/29 22:57:53    334s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:5971.4M, EPOCH TIME: 1735509473.892956
[12/29 22:57:53    334s] Starting refinePlace ...
[12/29 22:57:53    334s] Set min layer with default ( 2 )
[12/29 22:57:53    334s] Set max layer with default ( 127 )
[12/29 22:57:53    334s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:57:53    334s] Min route layer (adjusted) = 2
[12/29 22:57:53    334s] Max route layer (adjusted) = 5
[12/29 22:57:53    334s] One DDP V2 for no tweak run.
[12/29 22:57:53    334s] 
[12/29 22:57:53    334s]  === Spiral for Logical I: (movable: 8691) ===
[12/29 22:57:53    334s] 
[12/29 22:57:53    334s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:57:54    334s] 
[12/29 22:57:54    334s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:57:54    334s] 
[12/29 22:57:54    334s]  Info: 0 filler has been deleted!
[12/29 22:57:54    334s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:57:54    334s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:57:54    334s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:57:54    334s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=5939.4MB) @(0:05:34 - 0:05:35).
[12/29 22:57:54    334s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:57:54    334s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 5939.4MB
[12/29 22:57:54    334s] Statistics of distance of Instance movement in refine placement:
[12/29 22:57:54    334s]   maximum (X+Y) =         0.00 um
[12/29 22:57:54    334s]   mean    (X+Y) =         0.00 um
[12/29 22:57:54    334s] Summary Report:
[12/29 22:57:54    334s] Instances move: 0 (out of 8691 movable)
[12/29 22:57:54    334s] Instances flipped: 0
[12/29 22:57:54    334s] Mean displacement: 0.00 um
[12/29 22:57:54    334s] Max displacement: 0.00 um 
[12/29 22:57:54    334s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:57:54    334s] Total instances moved : 0
[12/29 22:57:54    334s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.289, REAL:0.146, MEM:5939.4M, EPOCH TIME: 1735509474.038685
[12/29 22:57:54    334s] Total net bbox length = 3.124e+05 (1.605e+05 1.519e+05) (ext = 5.885e+04)
[12/29 22:57:54    334s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 5939.4MB
[12/29 22:57:54    334s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=5939.4MB) @(0:05:34 - 0:05:35).
[12/29 22:57:54    334s] *** Finished refinePlace (0:05:35 mem=5939.4M) ***
[12/29 22:57:54    334s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.13
[12/29 22:57:54    334s] OPERPROF: Finished Refine-Place at level 1, CPU:0.301, REAL:0.158, MEM:5939.4M, EPOCH TIME: 1735509474.041922
[12/29 22:57:54    334s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5939.4M, EPOCH TIME: 1735509474.078727
[12/29 22:57:54    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8691).
[12/29 22:57:54    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    334s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.012, MEM:5971.4M, EPOCH TIME: 1735509474.090639
[12/29 22:57:54    334s] *** maximum move = 0.00 um ***
[12/29 22:57:54    334s] *** Finished re-routing un-routed nets (5971.4M) ***
[12/29 22:57:54    334s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[28].
[12/29 22:57:54    334s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[29].
[12/29 22:57:54    334s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[25].
[12/29 22:57:54    334s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[31].
[12/29 22:57:54    334s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[30].
[12/29 22:57:54    334s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[26].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[23].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[20].
[12/29 22:57:54    334s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[27].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[21].
[12/29 22:57:54    334s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[24].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[22].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[15].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[14].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[17].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[11].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[19].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[18].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[13].
**ERROR: (IMPESI-2221):	No driver grid_io_right_2__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[12].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/gpio/PAD is found in the delay stage for net gfpga_pad_GPIO_PAD[16].
[12/29 22:57:54    334s] OPERPROF: Starting DPlace-Init at level 1, MEM:6124.0M, EPOCH TIME: 1735509474.103930
[12/29 22:57:54    334s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6124.0M, EPOCH TIME: 1735509474.107212
[12/29 22:57:54    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    334s] 
[12/29 22:57:54    334s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:54    334s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:54    334s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:6124.0M, EPOCH TIME: 1735509474.110586
[12/29 22:57:54    334s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6124.0M, EPOCH TIME: 1735509474.110635
[12/29 22:57:54    334s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6124.0M, EPOCH TIME: 1735509474.110767
[12/29 22:57:54    334s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6124.0M, EPOCH TIME: 1735509474.111411
[12/29 22:57:54    334s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:6124.0M, EPOCH TIME: 1735509474.111534
[12/29 22:57:54    334s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.008, MEM:6124.0M, EPOCH TIME: 1735509474.111616
[12/29 22:57:54    334s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:57:54    334s] 
[12/29 22:57:54    334s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=6124.0M) ***
[12/29 22:57:54    334s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:57:54    334s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 8743
[12/29 22:57:54    334s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.23
[12/29 22:57:54    334s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:00.8 (2.0), totSession cpu/real = 0:05:34.9/0:25:56.6 (0.2), mem = 6124.0M
[12/29 22:57:54    334s] 
[12/29 22:57:54    334s] =============================================================================================
[12/29 22:57:54    334s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    23.31-s109_1
[12/29 22:57:54    334s] =============================================================================================
[12/29 22:57:54    334s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:57:54    334s] ---------------------------------------------------------------------------------------------
[12/29 22:57:54    334s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:57:54    334s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  22.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 22:57:54    334s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:54    334s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.4
[12/29 22:57:54    334s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.7
[12/29 22:57:54    334s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:54    334s] [ OptimizationStep       ]      1   0:00:00.1  (  13.6 % )     0:00:00.2 /  0:00:00.7    3.3
[12/29 22:57:54    334s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.0 % )     0:00:00.1 /  0:00:00.6    5.6
[12/29 22:57:54    334s] [ OptGetWeight           ]     69   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:54    334s] [ OptEval                ]     69   0:00:00.1  (  10.5 % )     0:00:00.1 /  0:00:00.6    7.4
[12/29 22:57:54    334s] [ OptCommit              ]     69   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:54    334s] [ PostCommitDelayUpdate  ]     69   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:54    334s] [ RefinePlace            ]      1   0:00:00.3  (  35.3 % )     0:00:00.3 /  0:00:00.5    1.8
[12/29 22:57:54    334s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:54    334s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:54    334s] [ MISC                   ]          0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    0.9
[12/29 22:57:54    334s] ---------------------------------------------------------------------------------------------
[12/29 22:57:54    334s]  AreaOpt #2 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.6    2.0
[12/29 22:57:54    334s] ---------------------------------------------------------------------------------------------
[12/29 22:57:54    334s] 
[12/29 22:57:54    334s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8743
[12/29 22:57:54    334s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5996.0M, EPOCH TIME: 1735509474.136139
[12/29 22:57:54    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    334s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.025, REAL:0.010, MEM:5583.0M, EPOCH TIME: 1735509474.146198
[12/29 22:57:54    334s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=5583.05M, totSessionCpu=0:05:35).
[12/29 22:57:54    334s] Begin: Collecting metrics
[12/29 22:57:54    335s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.51 | 0:00:00  |        5433 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5436 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        5452 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5452 |      |     |
| global_opt              |           |    2.681 |           |        0 |       36.51 | 0:00:01  |        5476 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.48 | 0:00:01  |        5582 |      |     |
| area_reclaiming_2       |     0.000 |    2.681 |         0 |        0 |       36.48 | 0:00:01  |        5583 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:57:54    335s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3661.9M, current mem=3661.9M)

[12/29 22:57:54    335s] End: Collecting metrics
[12/29 22:57:54    335s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:35.1/0:25:56.8 (0.2), mem = 5583.0M
[12/29 22:57:54    335s] Starting local wire reclaim
[12/29 22:57:54    335s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5583.0M, EPOCH TIME: 1735509474.316486
[12/29 22:57:54    335s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5583.0M, EPOCH TIME: 1735509474.316554
[12/29 22:57:54    335s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5583.0M, EPOCH TIME: 1735509474.316607
[12/29 22:57:54    335s] Processing tracks to init pin-track alignment.
[12/29 22:57:54    335s] z: 2, totalTracks: 1
[12/29 22:57:54    335s] z: 4, totalTracks: 1
[12/29 22:57:54    335s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:57:54    335s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5583.0M, EPOCH TIME: 1735509474.319917
[12/29 22:57:54    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:54    335s] 
[12/29 22:57:54    335s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:54    335s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:54    335s] 
[12/29 22:57:54    335s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:57:54    335s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.005, REAL:0.003, MEM:5583.0M, EPOCH TIME: 1735509474.323416
[12/29 22:57:54    335s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5583.0M, EPOCH TIME: 1735509474.323470
[12/29 22:57:54    335s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5583.0M, EPOCH TIME: 1735509474.323608
[12/29 22:57:54    335s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5583.0MB).
[12/29 22:57:54    335s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.009, REAL:0.008, MEM:5583.0M, EPOCH TIME: 1735509474.324363
[12/29 22:57:54    335s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.009, REAL:0.008, MEM:5583.0M, EPOCH TIME: 1735509474.324391
[12/29 22:57:54    335s] TDRefine: refinePlace mode is spiral
[12/29 22:57:54    335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.14
[12/29 22:57:54    335s] OPERPROF:   Starting Refine-Place at level 2, MEM:5583.0M, EPOCH TIME: 1735509474.324480
[12/29 22:57:54    335s] *** Starting refinePlace (0:05:35 mem=5583.0M) ***
[12/29 22:57:54    335s] Total net bbox length = 3.124e+05 (1.605e+05 1.519e+05) (ext = 5.885e+04)
[12/29 22:57:54    335s] 
[12/29 22:57:54    335s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:57:54    335s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:57:54    335s] Set min layer with default ( 2 )
[12/29 22:57:54    335s] Set max layer with default ( 127 )
[12/29 22:57:54    335s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:57:54    335s] Min route layer (adjusted) = 2
[12/29 22:57:54    335s] Max route layer (adjusted) = 5
[12/29 22:57:54    335s] Set min layer with default ( 2 )
[12/29 22:57:54    335s] Set max layer with default ( 127 )
[12/29 22:57:54    335s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:57:54    335s] Min route layer (adjusted) = 2
[12/29 22:57:54    335s] Max route layer (adjusted) = 5
[12/29 22:57:54    335s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5583.0M, EPOCH TIME: 1735509474.333819
[12/29 22:57:54    335s] Starting refinePlace ...
[12/29 22:57:54    335s] Set min layer with default ( 2 )
[12/29 22:57:54    335s] Set max layer with default ( 127 )
[12/29 22:57:54    335s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:57:54    335s] Min route layer (adjusted) = 2
[12/29 22:57:54    335s] Max route layer (adjusted) = 5
[12/29 22:57:54    335s] One DDP V2 for no tweak run.
[12/29 22:57:54    335s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:5583.0M, EPOCH TIME: 1735509474.336363
[12/29 22:57:54    335s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:5715.0M, EPOCH TIME: 1735509474.347781
[12/29 22:57:54    335s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:5715.0M, EPOCH TIME: 1735509474.348128
[12/29 22:57:54    335s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:5715.0M, EPOCH TIME: 1735509474.348165
[12/29 22:57:54    335s] MP Top (8691): mp=1.050. U=0.365.
[12/29 22:57:54    335s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.002, REAL:0.002, MEM:5715.0M, EPOCH TIME: 1735509474.349996
[12/29 22:57:54    335s] [Pin padding] pin density ratio 0.45
[12/29 22:57:54    335s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:5715.0M, EPOCH TIME: 1735509474.350452
[12/29 22:57:54    335s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:5715.0M, EPOCH TIME: 1735509474.350488
[12/29 22:57:54    335s] OPERPROF:             Starting InitSKP at level 7, MEM:5715.0M, EPOCH TIME: 1735509474.350683
[12/29 22:57:54    335s] no activity file in design. spp won't run.
[12/29 22:57:54    335s] no activity file in design. spp won't run.
[12/29 22:57:54    335s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/29 22:57:54    335s] SKP cleared!
[12/29 22:57:54    335s] OPERPROF:             Finished InitSKP at level 7, CPU:0.318, REAL:0.170, MEM:5718.8M, EPOCH TIME: 1735509474.521150
[12/29 22:57:54    335s] **WARN: AAE based timing driven is off.
[12/29 22:57:54    335s] Init TDGP AAE failed.
[12/29 22:57:54    335s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.318, REAL:0.171, MEM:5718.8M, EPOCH TIME: 1735509474.521268
[12/29 22:57:54    335s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.318, REAL:0.171, MEM:5718.8M, EPOCH TIME: 1735509474.521302
[12/29 22:57:54    335s] Build timing info failed.
[12/29 22:57:54    335s] AAE Timing clean up.
[12/29 22:57:54    335s] Tweakage: fix icg 1, fix clk 0.
[12/29 22:57:54    335s] Tweakage: density cost 1, scale 0.4.
[12/29 22:57:54    335s] Tweakage: activity cost 0, scale 1.0.
[12/29 22:57:54    335s] Tweakage: congestion cost on, scale 1.0.
[12/29 22:57:54    335s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:5718.8M, EPOCH TIME: 1735509474.521363
[12/29 22:57:54    335s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:5718.8M, EPOCH TIME: 1735509474.527091
[12/29 22:57:54    335s] Tweakage swap 152 pairs.
[12/29 22:57:54    335s] Tweakage swap 105 pairs.
[12/29 22:57:54    335s] Tweakage swap 112 pairs.
[12/29 22:57:55    336s] Tweakage swap 57 pairs.
[12/29 22:57:55    336s] Tweakage swap 10 pairs.
[12/29 22:57:55    336s] Tweakage swap 12 pairs.
[12/29 22:57:55    336s] Tweakage swap 7 pairs.
[12/29 22:57:55    336s] Tweakage swap 7 pairs.
[12/29 22:57:55    336s] Tweakage swap 0 pairs.
[12/29 22:57:55    337s] Tweakage swap 0 pairs.
[12/29 22:57:55    337s] Tweakage swap 1 pairs.
[12/29 22:57:56    337s] Tweakage swap 0 pairs.
[12/29 22:57:56    337s] Tweakage swap 81 pairs.
[12/29 22:57:56    337s] Tweakage swap 67 pairs.
[12/29 22:57:56    337s] Tweakage swap 61 pairs.
[12/29 22:57:56    337s] Tweakage swap 37 pairs.
[12/29 22:57:56    337s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:56    337s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:56    337s] High layer ICDP is OFF.
[12/29 22:57:56    337s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:56    337s] Starting Early Global Route supply map. mem = 5721.8M
[12/29 22:57:56    337s] (I)      Initializing eGR engine (regular)
[12/29 22:57:56    337s] Set min layer with default ( 2 )
[12/29 22:57:56    337s] Set max layer with default ( 127 )
[12/29 22:57:56    337s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:57:56    337s] Min route layer (adjusted) = 2
[12/29 22:57:56    337s] Max route layer (adjusted) = 5
[12/29 22:57:56    337s] (I)      clean place blk overflow:
[12/29 22:57:56    337s] (I)      H : enabled 1.00 0
[12/29 22:57:56    337s] (I)      V : enabled 1.00 0
[12/29 22:57:56    337s] (I)      Initializing eGR engine (regular)
[12/29 22:57:56    337s] Set min layer with default ( 2 )
[12/29 22:57:56    337s] Set max layer with default ( 127 )
[12/29 22:57:56    337s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:57:56    337s] Min route layer (adjusted) = 2
[12/29 22:57:56    337s] Max route layer (adjusted) = 5
[12/29 22:57:56    337s] (I)      clean place blk overflow:
[12/29 22:57:56    337s] (I)      H : enabled 1.00 0
[12/29 22:57:56    337s] (I)      V : enabled 1.00 0
[12/29 22:57:56    337s] (I)      Started Early Global Route kernel ( Curr Mem: 5.50 MB )
[12/29 22:57:56    337s] (I)      Running eGR Regular flow
[12/29 22:57:56    337s] (I)      # wire layers (front) : 6
[12/29 22:57:56    337s] (I)      # wire layers (back)  : 0
[12/29 22:57:56    337s] (I)      min wire layer : 1
[12/29 22:57:56    337s] (I)      max wire layer : 5
[12/29 22:57:56    337s] (I)      # cut layers (front) : 5
[12/29 22:57:56    337s] (I)      # cut layers (back)  : 0
[12/29 22:57:56    337s] (I)      min cut layer : 1
[12/29 22:57:56    337s] (I)      max cut layer : 4
[12/29 22:57:56    337s] (I)      ================================ Layers ================================
[12/29 22:57:56    337s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:57:56    337s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[12/29 22:57:56    337s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:57:56    337s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[12/29 22:57:56    337s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[12/29 22:57:56    337s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:57:56    337s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[12/29 22:57:56    337s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[12/29 22:57:56    337s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[12/29 22:57:56    337s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:57:56    337s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[12/29 22:57:56    337s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[12/29 22:57:56    337s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[12/29 22:57:56    337s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[12/29 22:57:56    337s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:57:56    337s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[12/29 22:57:56    337s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[12/29 22:57:56    337s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[12/29 22:57:56    338s] Finished Early Global Route supply map. mem = 5733.0M
[12/29 22:57:56    338s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:56    338s] icdp demand smooth ratio : 0.786857
[12/29 22:57:56    338s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:56    338s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:56    338s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:56    338s] High layer ICDP is OFF.
[12/29 22:57:56    338s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:56    338s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:56    338s] icdp demand smooth ratio : 0.786304
[12/29 22:57:56    338s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:56    338s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:56    338s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:56    338s] High layer ICDP is OFF.
[12/29 22:57:56    338s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:56    338s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:56    338s] icdp demand smooth ratio : 0.786084
[12/29 22:57:56    338s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:57    338s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:57    338s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:57    338s] High layer ICDP is OFF.
[12/29 22:57:57    338s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:57    338s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:57    338s] icdp demand smooth ratio : 0.785899
[12/29 22:57:57    338s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:57    338s] Tweakage swap 8 pairs.
[12/29 22:57:57    339s] Tweakage swap 7 pairs.
[12/29 22:57:57    339s] Tweakage swap 9 pairs.
[12/29 22:57:57    339s] Tweakage swap 2 pairs.
[12/29 22:57:57    339s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:57    339s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:57    339s] High layer ICDP is OFF.
[12/29 22:57:57    339s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:57    339s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:57    339s] icdp demand smooth ratio : 0.785657
[12/29 22:57:57    339s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:57    339s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:57    339s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:57    339s] High layer ICDP is OFF.
[12/29 22:57:57    339s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:57    339s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:57    339s] icdp demand smooth ratio : 0.785611
[12/29 22:57:57    339s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:57    339s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:57    339s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:57    339s] High layer ICDP is OFF.
[12/29 22:57:57    339s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:57    339s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:57    339s] icdp demand smooth ratio : 0.785552
[12/29 22:57:57    339s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:57    340s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:57    340s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:57    340s] High layer ICDP is OFF.
[12/29 22:57:57    340s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:57    340s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:57    340s] icdp demand smooth ratio : 0.785535
[12/29 22:57:57    340s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:58    340s] Tweakage swap 2 pairs.
[12/29 22:57:58    340s] Tweakage swap 2 pairs.
[12/29 22:57:58    340s] Tweakage swap 0 pairs.
[12/29 22:57:58    340s] Tweakage swap 0 pairs.
[12/29 22:57:58    340s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:58    340s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:58    340s] High layer ICDP is OFF.
[12/29 22:57:58    340s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:58    340s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:58    340s] icdp demand smooth ratio : 0.785522
[12/29 22:57:58    340s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:58    340s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:58    340s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:58    340s] High layer ICDP is OFF.
[12/29 22:57:58    340s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:58    340s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:58    340s] icdp demand smooth ratio : 0.785518
[12/29 22:57:58    340s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:58    341s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:58    341s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:58    341s] High layer ICDP is OFF.
[12/29 22:57:58    341s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:58    341s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:58    341s] icdp demand smooth ratio : 0.785483
[12/29 22:57:58    341s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:58    341s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[12/29 22:57:58    341s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[12/29 22:57:58    341s] High layer ICDP is OFF.
[12/29 22:57:58    341s] icdpInitRowCol for fpga_top: nrRow 38 -> 38, nrCol 37 -> 37
[12/29 22:57:58    341s] icdp deduct supply (H , V) = 20 , 20
[12/29 22:57:58    341s] icdp demand smooth ratio : 0.785485
[12/29 22:57:58    341s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[12/29 22:57:59    341s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:6.068, REAL:4.474, MEM:5733.0M, EPOCH TIME: 1735509479.001268
[12/29 22:57:59    341s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:6.075, REAL:4.482, MEM:5733.0M, EPOCH TIME: 1735509479.003136
[12/29 22:57:59    341s] Call icdpEval cleanup ...
[12/29 22:57:59    341s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:6.415, REAL:4.671, MEM:5605.0M, EPOCH TIME: 1735509479.007325
[12/29 22:57:59    341s] Move report: Congestion aware Tweak moves 858 insts, mean move: 8.57 um, max move: 82.80 um 
[12/29 22:57:59    341s] 	Max move on inst (grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (1082.84, 661.48) --> (1074.56, 736.00)
[12/29 22:57:59    341s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:06.4, real=0:00:05.0, mem=5605.0mb) @(0:05:35 - 0:05:42).
[12/29 22:57:59    341s] 
[12/29 22:57:59    341s]  === Spiral for Logical I: (movable: 8691) ===
[12/29 22:57:59    341s] 
[12/29 22:57:59    341s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:57:59    341s] 
[12/29 22:57:59    341s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:57:59    341s] 
[12/29 22:57:59    341s]  Info: 0 filler has been deleted!
[12/29 22:57:59    341s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 22:57:59    341s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:57:59    341s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:57:59    341s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=5573.0MB) @(0:05:42 - 0:05:42).
[12/29 22:57:59    341s] Move report: Detail placement moves 858 insts, mean move: 8.57 um, max move: 82.80 um 
[12/29 22:57:59    341s] 	Max move on inst (grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3): (1082.84, 661.48) --> (1074.56, 736.00)
[12/29 22:57:59    341s] 	Runtime: CPU: 0:00:06.7 REAL: 0:00:05.0 MEM: 5573.0MB
[12/29 22:57:59    341s] Statistics of distance of Instance movement in refine placement:
[12/29 22:57:59    341s]   maximum (X+Y) =        82.80 um
[12/29 22:57:59    341s]   inst (grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) with max move: (1082.84, 661.48) -> (1074.56, 736)
[12/29 22:57:59    341s]   mean    (X+Y) =         8.57 um
[12/29 22:57:59    341s] Total instances flipped for legalization: 4
[12/29 22:57:59    341s] Summary Report:
[12/29 22:57:59    341s] Instances move: 858 (out of 8691 movable)
[12/29 22:57:59    341s] Instances flipped: 4
[12/29 22:57:59    341s] Mean displacement: 8.57 um
[12/29 22:57:59    341s] Max displacement: 82.80 um (Instance: grid_io_right_2__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g3) (1082.84, 661.48) -> (1074.56, 736)
[12/29 22:57:59    341s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX1
[12/29 22:57:59    341s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:57:59    341s] Total instances moved : 858
[12/29 22:57:59    341s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:6.669, REAL:4.797, MEM:5573.0M, EPOCH TIME: 1735509479.131177
[12/29 22:57:59    341s] Total net bbox length = 3.120e+05 (1.603e+05 1.517e+05) (ext = 6.095e+04)
[12/29 22:57:59    341s] Runtime: CPU: 0:00:06.7 REAL: 0:00:05.0 MEM: 5573.0MB
[12/29 22:57:59    341s] [CPU] RefinePlace/total (cpu=0:00:06.7, real=0:00:05.0, mem=5573.0MB) @(0:05:35 - 0:05:42).
[12/29 22:57:59    341s] *** Finished refinePlace (0:05:42 mem=5573.0M) ***
[12/29 22:57:59    341s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.14
[12/29 22:57:59    341s] OPERPROF:   Finished Refine-Place at level 2, CPU:6.681, REAL:4.810, MEM:5573.0M, EPOCH TIME: 1735509479.134540
[12/29 22:57:59    341s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5573.0M, EPOCH TIME: 1735509479.134610
[12/29 22:57:59    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8691).
[12/29 22:57:59    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:59    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:59    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:57:59    341s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.030, REAL:0.014, MEM:5591.0M, EPOCH TIME: 1735509479.149003
[12/29 22:57:59    341s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:6.721, REAL:4.833, MEM:5591.0M, EPOCH TIME: 1735509479.149072
[12/29 22:57:59    341s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:06.7/0:00:04.8 (1.4), totSession cpu/real = 0:05:41.9/0:26:01.6 (0.2), mem = 5591.0M
[12/29 22:57:59    341s] 
[12/29 22:57:59    341s] =============================================================================================
[12/29 22:57:59    341s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           23.31-s109_1
[12/29 22:57:59    341s] =============================================================================================
[12/29 22:57:59    341s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:57:59    341s] ---------------------------------------------------------------------------------------------
[12/29 22:57:59    341s] [ RefinePlace            ]      1   0:00:04.8  (  99.4 % )     0:00:04.8 /  0:00:06.7    1.4
[12/29 22:57:59    341s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:59    341s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:57:59    341s] [ MISC                   ]          0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    2.2
[12/29 22:57:59    341s] ---------------------------------------------------------------------------------------------
[12/29 22:57:59    341s]  LocalWireReclaim #1 TOTAL          0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:06.7    1.4
[12/29 22:57:59    341s] ---------------------------------------------------------------------------------------------
[12/29 22:57:59    341s] 
[12/29 22:57:59    341s] Begin: Collecting metrics
[12/29 22:57:59    341s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.51 | 0:00:00  |        5433 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        5436 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:00  |        5452 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        5452 |      |     |
| global_opt              |           |    2.681 |           |        0 |       36.51 | 0:00:01  |        5476 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.48 | 0:00:01  |        5582 |      |     |
| area_reclaiming_2       |     0.000 |    2.681 |         0 |        0 |       36.48 | 0:00:01  |        5583 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:05  |        5591 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:57:59    341s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3711.5M, current mem=3664.7M)

[12/29 22:57:59    341s] End: Collecting metrics
[12/29 22:57:59    342s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:57:59    342s] #################################################################################
[12/29 22:57:59    342s] # Design Stage: PreRoute
[12/29 22:57:59    342s] # Design Name: fpga_top
[12/29 22:57:59    342s] # Design Mode: 130nm
[12/29 22:57:59    342s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:57:59    342s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:57:59    342s] # Signoff Settings: SI Off 
[12/29 22:57:59    342s] #################################################################################
[12/29 22:57:59    342s] Calculate delays in BcWc mode...
[12/29 22:57:59    342s] Topological Sorting (REAL = 0:00:00.0, MEM = 5504.4M, InitMEM = 5504.4M)
[12/29 22:57:59    342s] Start delay calculation (fullDC) (8 T). (MEM=3615.26)
[12/29 22:57:59    342s] End AAE Lib Interpolated Model. (MEM=5515.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:58:00    344s] Total number of fetched objects 10775
[12/29 22:58:00    344s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/29 22:58:00    344s] End delay calculation. (MEM=3656.12 CPU=0:00:01.5 REAL=0:00:01.0)
[12/29 22:58:00    344s] End delay calculation (fullDC). (MEM=3656.12 CPU=0:00:01.8 REAL=0:00:01.0)
[12/29 22:58:00    344s] *** CDM Built up (cpu=0:00:02.3  real=0:00:01.0  mem= 5916.4M) ***
[12/29 22:58:00    344s] eGR doReRoute: optGuide
[12/29 22:58:00    344s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5948.4M, EPOCH TIME: 1735509480.363992
[12/29 22:58:00    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:00    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:00    344s] Cell fpga_top LLGs are deleted
[12/29 22:58:00    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:00    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:00    344s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:5495.4M, EPOCH TIME: 1735509480.365735
[12/29 22:58:00    344s] {MMLU 0 1 10292}
[12/29 22:58:00    344s] [oiLAM] Zs 5, 6
[12/29 22:58:00    344s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=5495.4M
[12/29 22:58:00    344s] ### Creating LA Mngr, finished. totSessionCpu=0:05:45 mem=5495.4M
[12/29 22:58:00    344s] Running pre-eGR process
[12/29 22:58:00    344s] Set min layer with default ( 2 )
[12/29 22:58:00    344s] Set max layer with default ( 127 )
[12/29 22:58:00    344s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:58:00    344s] Min route layer (adjusted) = 2
[12/29 22:58:00    344s] Max route layer (adjusted) = 5
[12/29 22:58:00    344s] Set min layer with default ( 2 )
[12/29 22:58:00    344s] Set max layer with default ( 127 )
[12/29 22:58:00    344s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:58:00    344s] Min route layer (adjusted) = 2
[12/29 22:58:00    344s] Max route layer (adjusted) = 5
[12/29 22:58:00    344s] (I)      Started Import and model ( Curr Mem: 5.27 MB )
[12/29 22:58:00    344s] (I)      == Non-default Options ==
[12/29 22:58:00    344s] (I)      Maximum routing layer                              : 5
[12/29 22:58:00    344s] (I)      Top routing layer                                  : 5
[12/29 22:58:00    344s] (I)      Number of threads                                  : 8
[12/29 22:58:00    344s] (I)      Route tie net to shape                             : auto
[12/29 22:58:00    344s] (I)      Method to set GCell size                           : row
[12/29 22:58:00    344s] (I)      Tie hi/lo max distance                             : 41.400000
[12/29 22:58:00    344s] (I)      Counted 4847 PG shapes. eGR will not process PG shapes layer by layer.
[12/29 22:58:00    344s] (I)      ============== Pin Summary ==============
[12/29 22:58:00    344s] (I)      +-------+--------+---------+------------+
[12/29 22:58:00    344s] (I)      | Layer | # pins | % total |      Group |
[12/29 22:58:00    344s] (I)      +-------+--------+---------+------------+
[12/29 22:58:00    344s] (I)      |     1 |  31048 |   98.91 |        Pin |
[12/29 22:58:00    344s] (I)      |     2 |      0 |    0.00 | Pin access |
[12/29 22:58:00    344s] (I)      |     3 |    304 |    0.97 | Pin access |
[12/29 22:58:00    344s] (I)      |     4 |      0 |    0.00 |      Other |
[12/29 22:58:00    344s] (I)      |     5 |     39 |    0.12 |      Other |
[12/29 22:58:00    344s] (I)      +-------+--------+---------+------------+
[12/29 22:58:00    344s] (I)      Custom ignore net properties:
[12/29 22:58:00    344s] (I)      1 : NotLegal
[12/29 22:58:00    344s] (I)      Default ignore net properties:
[12/29 22:58:00    344s] (I)      1 : Special
[12/29 22:58:00    344s] (I)      2 : Analog
[12/29 22:58:00    344s] (I)      3 : Fixed
[12/29 22:58:00    344s] (I)      4 : Skipped
[12/29 22:58:00    344s] (I)      5 : MixedSignal
[12/29 22:58:00    344s] (I)      Prerouted net properties:
[12/29 22:58:00    344s] (I)      1 : NotLegal
[12/29 22:58:00    344s] (I)      2 : Special
[12/29 22:58:00    344s] (I)      3 : Analog
[12/29 22:58:00    344s] (I)      4 : Fixed
[12/29 22:58:00    344s] (I)      5 : Skipped
[12/29 22:58:00    344s] (I)      6 : MixedSignal
[12/29 22:58:00    344s] [NR-eGR] Early global route reroute all routable nets
[12/29 22:58:00    344s] (I)      Use row-based GCell size
[12/29 22:58:00    344s] (I)      Use row-based GCell align
[12/29 22:58:00    344s] (I)      layer 0 area = 83000
[12/29 22:58:00    344s] (I)      layer 1 area = 67600
[12/29 22:58:00    344s] (I)      layer 2 area = 240000
[12/29 22:58:00    344s] (I)      layer 3 area = 240000
[12/29 22:58:00    344s] (I)      layer 4 area = 4000000
[12/29 22:58:00    344s] (I)      GCell unit size   : 4140
[12/29 22:58:00    344s] (I)      GCell multiplier  : 1
[12/29 22:58:00    344s] (I)      GCell row height  : 4140
[12/29 22:58:00    344s] (I)      Actual row height : 4140
[12/29 22:58:00    344s] (I)      GCell align ref   : 479320 479320
[12/29 22:58:00    344s] [NR-eGR] Track table information for default rule: 
[12/29 22:58:00    344s] [NR-eGR] met1 has single uniform track structure
[12/29 22:58:00    344s] [NR-eGR] met2 has single uniform track structure
[12/29 22:58:00    344s] [NR-eGR] met3 has single uniform track structure
[12/29 22:58:00    344s] [NR-eGR] met4 has single uniform track structure
[12/29 22:58:00    344s] [NR-eGR] met5 has single uniform track structure
[12/29 22:58:00    344s] (I)      ============== Default via ===============
[12/29 22:58:00    344s] (I)      +---+------------------+-----------------+
[12/29 22:58:00    344s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/29 22:58:00    344s] (I)      +---+------------------+-----------------+
[12/29 22:58:00    344s] (I)      | 1 |    2  M1M2_PR_R  |    1  M1M2_PR   |
[12/29 22:58:00    344s] (I)      | 2 |    7  M2M3_PR_R  |    6  M2M3_PR   |
[12/29 22:58:00    344s] (I)      | 3 |   11  M3M4_PR    |   11  M3M4_PR   |
[12/29 22:58:00    344s] (I)      | 4 |   16  M4M5_PR    |   16  M4M5_PR   |
[12/29 22:58:00    344s] (I)      +---+------------------+-----------------+
[12/29 22:58:00    344s] (I)      Design has 52 placement macros with 52 shapes. 
[12/29 22:58:00    344s] [NR-eGR] Read 6281 PG shapes
[12/29 22:58:00    344s] [NR-eGR] Read 0 clock shapes
[12/29 22:58:00    344s] [NR-eGR] Read 0 other shapes
[12/29 22:58:00    344s] [NR-eGR] #Routing Blockages  : 0
[12/29 22:58:00    344s] [NR-eGR] #Instance Blockages : 45786
[12/29 22:58:00    344s] [NR-eGR] #PG Blockages       : 6281
[12/29 22:58:00    344s] [NR-eGR] #Halo Blockages     : 0
[12/29 22:58:00    344s] [NR-eGR] #Boundary Blockages : 0
[12/29 22:58:00    344s] [NR-eGR] #Clock Blockages    : 0
[12/29 22:58:00    344s] [NR-eGR] #Other Blockages    : 0
[12/29 22:58:00    344s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/29 22:58:00    344s] [NR-eGR] #prerouted nets         : 2
[12/29 22:58:00    344s] [NR-eGR] #prerouted special nets : 0
[12/29 22:58:00    344s] [NR-eGR] #prerouted wires        : 2566
[12/29 22:58:00    344s] [NR-eGR] Read 8807 nets ( ignored 2 )
[12/29 22:58:00    344s] (I)        Front-side 8807 ( ignored 2 )
[12/29 22:58:00    344s] (I)        Back-side  0 ( ignored 0 )
[12/29 22:58:00    344s] (I)        Both-side  0 ( ignored 0 )
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[12/29 22:58:00    344s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[12/29 22:58:00    344s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[12/29 22:58:00    344s] (I)      Reading macro buffers
[12/29 22:58:00    344s] (I)      Number of macro buffers: 0
[12/29 22:58:00    344s] (I)      early_global_route_priority property id does not exist.
[12/29 22:58:00    345s] (I)      Read Num Blocks=52067  Num Prerouted Wires=2566  Num CS=0
[12/29 22:58:00    345s] (I)      Layer 1 (V) : #blockages 10447 : #preroutes 1882
[12/29 22:58:00    345s] (I)      Layer 2 (H) : #blockages 32654 : #preroutes 562
[12/29 22:58:00    345s] (I)      Layer 3 (V) : #blockages 6384 : #preroutes 107
[12/29 22:58:00    345s] (I)      Layer 4 (H) : #blockages 2582 : #preroutes 15
[12/29 22:58:00    345s] (I)      Number of ignored nets                =      2
[12/29 22:58:00    345s] (I)      Number of connected nets              =      0
[12/29 22:58:00    345s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[12/29 22:58:00    345s] (I)      Number of clock nets                  =      2.  Ignored: No
[12/29 22:58:00    345s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/29 22:58:00    345s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/29 22:58:00    345s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/29 22:58:00    345s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/29 22:58:00    345s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/29 22:58:00    345s] (I)      Ndr track 0 does not exist
[12/29 22:58:00    345s] (I)      ---------------------Grid Graph Info--------------------
[12/29 22:58:00    345s] (I)      Routing area        : (0, 0) - (1584240, 1596200)
[12/29 22:58:00    345s] (I)      Core area           : (479320, 479320) - (1104920, 1116420)
[12/29 22:58:00    345s] (I)      Site width          :   460  (dbu)
[12/29 22:58:00    345s] (I)      Row height          :  4140  (dbu)
[12/29 22:58:00    345s] (I)      GCell row height    :  4140  (dbu)
[12/29 22:58:00    345s] (I)      GCell width         :  4140  (dbu)
[12/29 22:58:00    345s] (I)      GCell height        :  4140  (dbu)
[12/29 22:58:00    345s] (I)      Grid                :   382   385     5
[12/29 22:58:00    345s] (I)      Layer numbers       :     1     2     3     4     5
[12/29 22:58:00    345s] (I)      Vertical capacity   :     0  4140     0  4140     0
[12/29 22:58:00    345s] (I)      Horizontal capacity :     0     0  4140     0  4140
[12/29 22:58:00    345s] (I)      Default wire width  :   140   140   300   300  1600
[12/29 22:58:00    345s] (I)      Default wire space  :   140   140   300   300  1600
[12/29 22:58:00    345s] (I)      Default wire pitch  :   280   280   600   600  3200
[12/29 22:58:00    345s] (I)      Default pitch size  :   280   460   610   615  3660
[12/29 22:58:00    345s] (I)      First track coord   :   460   460   470   850  3520
[12/29 22:58:00    345s] (I)      Num tracks per GCell: 14.79  9.00  6.79  6.73  1.13
[12/29 22:58:00    345s] (I)      Total num of tracks :  3469  3443  2616  2575   435
[12/29 22:58:00    345s] (I)      Num of masks        :     1     1     1     1     1
[12/29 22:58:00    345s] (I)      Num of trim masks   :     0     0     0     0     0
[12/29 22:58:00    345s] (I)      --------------------------------------------------------
[12/29 22:58:00    345s] 
[12/29 22:58:00    345s] [NR-eGR] ============ Routing rule table ============
[12/29 22:58:00    345s] [NR-eGR] Rule id: 0  Nets: 8773
[12/29 22:58:00    345s] [NR-eGR] ========================================
[12/29 22:58:00    345s] [NR-eGR] 
[12/29 22:58:00    345s] (I)      ======== NDR :  =========
[12/29 22:58:00    345s] (I)      +--------------+--------+
[12/29 22:58:00    345s] (I)      |           ID |      0 |
[12/29 22:58:00    345s] (I)      |         Name |        |
[12/29 22:58:00    345s] (I)      |      Default |    yes |
[12/29 22:58:00    345s] (I)      |  Clk Special |     no |
[12/29 22:58:00    345s] (I)      | Hard spacing |     no |
[12/29 22:58:00    345s] (I)      |    NDR track | (none) |
[12/29 22:58:00    345s] (I)      |      NDR via | (none) |
[12/29 22:58:00    345s] (I)      |  Extra space |      0 |
[12/29 22:58:00    345s] (I)      |      Shields |      0 |
[12/29 22:58:00    345s] (I)      |   Demand (H) |      1 |
[12/29 22:58:00    345s] (I)      |   Demand (V) |      1 |
[12/29 22:58:00    345s] (I)      |        #Nets |   8773 |
[12/29 22:58:00    345s] (I)      +--------------+--------+
[12/29 22:58:00    345s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:58:00    345s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:58:00    345s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:58:00    345s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[12/29 22:58:00    345s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[12/29 22:58:00    345s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[12/29 22:58:00    345s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[12/29 22:58:00    345s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:58:00    345s] (I)      ======== NDR :  =========
[12/29 22:58:00    345s] (I)      +--------------+--------+
[12/29 22:58:00    345s] (I)      |           ID |      1 |
[12/29 22:58:00    345s] (I)      |         Name |        |
[12/29 22:58:00    345s] (I)      |      Default |     no |
[12/29 22:58:00    345s] (I)      |  Clk Special |     no |
[12/29 22:58:00    345s] (I)      | Hard spacing |     no |
[12/29 22:58:00    345s] (I)      |    NDR track | (none) |
[12/29 22:58:00    345s] (I)      |      NDR via | (none) |
[12/29 22:58:00    345s] (I)      |  Extra space |      1 |
[12/29 22:58:00    345s] (I)      |      Shields |      0 |
[12/29 22:58:00    345s] (I)      |   Demand (H) |      2 |
[12/29 22:58:00    345s] (I)      |   Demand (V) |      2 |
[12/29 22:58:00    345s] (I)      |        #Nets |      0 |
[12/29 22:58:00    345s] (I)      +--------------+--------+
[12/29 22:58:00    345s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:58:00    345s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[12/29 22:58:00    345s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:58:00    345s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[12/29 22:58:00    345s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:58:00    345s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[12/29 22:58:00    345s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[12/29 22:58:00    345s] (I)      +-------------------------------------------------------------------------------------+
[12/29 22:58:00    345s] (I)      =============== Blocked Tracks ===============
[12/29 22:58:00    345s] (I)      +-------+---------+----------+---------------+
[12/29 22:58:00    345s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/29 22:58:00    345s] (I)      +-------+---------+----------+---------------+
[12/29 22:58:00    345s] (I)      |     1 |       0 |        0 |         0.00% |
[12/29 22:58:00    345s] (I)      |     2 | 1325555 |   664331 |        50.12% |
[12/29 22:58:00    345s] (I)      |     3 |  999312 |   491543 |        49.19% |
[12/29 22:58:00    345s] (I)      |     4 |  991375 |   568958 |        57.39% |
[12/29 22:58:00    345s] (I)      |     5 |  166170 |    96026 |        57.79% |
[12/29 22:58:00    345s] (I)      +-------+---------+----------+---------------+
[12/29 22:58:00    345s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5.28 MB )
[12/29 22:58:00    345s] (I)      Delete wires for 8773 nets (async)
[12/29 22:58:00    345s] (I)      Reset routing kernel
[12/29 22:58:00    345s] (I)      Started Global Routing ( Curr Mem: 5.28 MB )
[12/29 22:58:00    345s] (I)      totalPins=28399  totalGlobalPin=27653 (97.37%)
[12/29 22:58:00    345s] (I)      ================= Net Group Info =================
[12/29 22:58:00    345s] (I)      +----+----------------+--------------+-----------+
[12/29 22:58:00    345s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[12/29 22:58:00    345s] (I)      +----+----------------+--------------+-----------+
[12/29 22:58:00    345s] (I)      |  1 |           8773 |      met2(2) |   met5(5) |
[12/29 22:58:00    345s] (I)      +----+----------------+--------------+-----------+
[12/29 22:58:00    345s] (I)      total 2D Cap : 1703983 = (582064 H, 1121919 V)
[12/29 22:58:00    345s] (I)      total 2D Demand : 4766 = (1511 H, 3255 V)
[12/29 22:58:00    345s] (I)      #blocked GCells = 64770
[12/29 22:58:00    345s] (I)      #regions = 4
[12/29 22:58:00    345s] (I)      Adjusted 0 GCells for pin access
[12/29 22:58:00    345s] [NR-eGR] Layer group 1: route 8773 net(s) in layer range [2, 5]
[12/29 22:58:00    345s] (I)      
[12/29 22:58:00    345s] (I)      ============  Phase 1a Route ============
[12/29 22:58:00    345s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 106
[12/29 22:58:00    345s] (I)      Usage: 93128 = (46145 H, 46983 V) = (7.93% H, 4.19% V) = (1.910e+05um H, 1.945e+05um V)
[12/29 22:58:00    345s] (I)      
[12/29 22:58:00    345s] (I)      ============  Phase 1b Route ============
[12/29 22:58:00    345s] (I)      Usage: 93255 = (46161 H, 47094 V) = (7.93% H, 4.20% V) = (1.911e+05um H, 1.950e+05um V)
[12/29 22:58:00    345s] (I)      Overflow of layer group 1: 1.91% H + 0.07% V. EstWL: 3.860757e+05um
[12/29 22:58:00    345s] (I)      Congestion metric : 6.19%H 0.26%V, 6.45%HV
[12/29 22:58:00    345s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/29 22:58:00    345s] (I)      
[12/29 22:58:00    345s] (I)      ============  Phase 1c Route ============
[12/29 22:58:00    345s] (I)      Level2 Grid: 77 x 77
[12/29 22:58:00    345s] (I)      Usage: 93649 = (46326 H, 47323 V) = (7.96% H, 4.22% V) = (1.918e+05um H, 1.959e+05um V)
[12/29 22:58:00    345s] (I)      
[12/29 22:58:00    345s] (I)      ============  Phase 1d Route ============
[12/29 22:58:00    345s] (I)      Usage: 94109 = (46420 H, 47689 V) = (7.98% H, 4.25% V) = (1.922e+05um H, 1.974e+05um V)
[12/29 22:58:00    345s] (I)      
[12/29 22:58:00    345s] (I)      ============  Phase 1e Route ============
[12/29 22:58:00    345s] (I)      Usage: 94109 = (46420 H, 47689 V) = (7.98% H, 4.25% V) = (1.922e+05um H, 1.974e+05um V)
[12/29 22:58:00    345s] [NR-eGR] Early Global Route overflow of layer group 1: 1.60% H + 0.01% V. EstWL: 3.896113e+05um
[12/29 22:58:00    345s] (I)      
[12/29 22:58:00    345s] (I)      ============  Phase 1l Route ============
[12/29 22:58:00    345s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/29 22:58:00    345s] (I)      Layer  2:     691695     48587         1      600246      719946    (45.47%) 
[12/29 22:58:00    345s] (I)      Layer  3:     511966     88502      7359      465485      530049    (46.76%) 
[12/29 22:58:00    345s] (I)      Layer  4:     433320     21287       253      505753      481708    (51.22%) 
[12/29 22:58:00    345s] (I)      Layer  5:      71304      4949        56       92980       72942    (56.04%) 
[12/29 22:58:00    345s] (I)      Total:       1708285    163325      7669     1664464     1804643    (47.98%) 
[12/29 22:58:00    345s] (I)      
[12/29 22:58:00    345s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/29 22:58:00    345s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/29 22:58:00    345s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/29 22:58:00    345s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[12/29 22:58:00    345s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:58:00    345s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:58:00    345s] [NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/29 22:58:00    345s] [NR-eGR]    met3 ( 3)      2818( 3.61%)       316( 0.40%)         3( 0.00%)   ( 4.02%) 
[12/29 22:58:00    345s] [NR-eGR]    met4 ( 4)       147( 0.21%)         1( 0.00%)         0( 0.00%)   ( 0.21%) 
[12/29 22:58:00    345s] [NR-eGR]    met5 ( 5)        55( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[12/29 22:58:00    345s] [NR-eGR] --------------------------------------------------------------------------------
[12/29 22:58:00    345s] [NR-eGR]        Total      3021( 1.03%)       317( 0.11%)         3( 0.00%)   ( 1.14%) 
[12/29 22:58:00    345s] [NR-eGR] 
[12/29 22:58:00    345s] (I)      Finished Global Routing ( CPU: 0.65 sec, Real: 0.25 sec, Curr Mem: 5.29 MB )
[12/29 22:58:00    345s] (I)      Updating congestion map
[12/29 22:58:00    345s] (I)      total 2D Cap : 1712110 = (584474 H, 1127636 V)
[12/29 22:58:00    345s] [NR-eGR] Overflow after Early Global Route 2.84% H + 0.00% V
[12/29 22:58:00    345s] (I)      Running track assignment and export wires
[12/29 22:58:00    345s] (I)      ============= Track Assignment ============
[12/29 22:58:00    345s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.29 MB )
[12/29 22:58:00    345s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[12/29 22:58:00    345s] (I)      Run Multi-thread track assignment
[12/29 22:58:00    345s] (I)      Finished Track Assignment (8T) ( CPU: 0.17 sec, Real: 0.04 sec, Curr Mem: 5.34 MB )
[12/29 22:58:00    345s] (I)      Started Export ( Curr Mem: 5.34 MB )
[12/29 22:58:00    345s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[12/29 22:58:00    345s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/29 22:58:00    345s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:58:00    345s] [NR-eGR]               Length (um)   Vias 
[12/29 22:58:00    345s] [NR-eGR] ---------------------------------
[12/29 22:58:00    345s] [NR-eGR]  met1  (1H)             5  29570 
[12/29 22:58:00    345s] [NR-eGR]  met2  (2V)        174653  37338 
[12/29 22:58:00    345s] [NR-eGR]  met3  (3H)        182478   6425 
[12/29 22:58:00    345s] [NR-eGR]  met4  (4V)         36533   4689 
[12/29 22:58:00    345s] [NR-eGR]  met5  (5H)         18087      0 
[12/29 22:58:00    345s] [NR-eGR] ---------------------------------
[12/29 22:58:00    345s] [NR-eGR]        Total       411757  78022 
[12/29 22:58:00    345s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:58:00    345s] [NR-eGR] Total half perimeter of net bounding box: 311951um
[12/29 22:58:00    345s] [NR-eGR] Total length: 411757um, number of vias: 78022
[12/29 22:58:00    345s] [NR-eGR] --------------------------------------------------------------------------
[12/29 22:58:00    345s] (I)      == Layer wire length by net rule ==
[12/29 22:58:00    345s] (I)                     Default 
[12/29 22:58:00    345s] (I)      -----------------------
[12/29 22:58:00    345s] (I)       met1  (1H)        5um 
[12/29 22:58:00    345s] (I)       met2  (2V)   174653um 
[12/29 22:58:00    345s] (I)       met3  (3H)   182478um 
[12/29 22:58:00    345s] (I)       met4  (4V)    36533um 
[12/29 22:58:00    345s] (I)       met5  (5H)    18087um 
[12/29 22:58:00    345s] (I)      -----------------------
[12/29 22:58:00    345s] (I)             Total  411757um 
[12/29 22:58:00    345s] (I)      == Layer via count by net rule ==
[12/29 22:58:00    345s] (I)                    Default 
[12/29 22:58:00    345s] (I)      ----------------------
[12/29 22:58:00    345s] (I)       met1  (1H)     29570 
[12/29 22:58:00    345s] (I)       met2  (2V)     37338 
[12/29 22:58:00    345s] (I)       met3  (3H)      6425 
[12/29 22:58:00    345s] (I)       met4  (4V)      4689 
[12/29 22:58:00    345s] (I)       met5  (5H)         0 
[12/29 22:58:00    345s] (I)      ----------------------
[12/29 22:58:00    345s] (I)             Total    78022 
[12/29 22:58:00    346s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.10 sec, Curr Mem: 5.21 MB )
[12/29 22:58:00    346s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:58:00    346s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.09 sec, Real: 0.49 sec, Curr Mem: 5.21 MB )
[12/29 22:58:00    346s] [NR-eGR] Finished Early Global Route ( CPU: 1.09 sec, Real: 0.50 sec, Curr Mem: 5.17 MB )
[12/29 22:58:00    346s] (I)      ========================================== Runtime Summary ===========================================
[12/29 22:58:00    346s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[12/29 22:58:00    346s] (I)      ------------------------------------------------------------------------------------------------------
[12/29 22:58:00    346s] (I)       Early Global Route                             100.00%  1319.60 sec  1320.10 sec  0.50 sec  1.09 sec 
[12/29 22:58:00    346s] (I)       +-Early Global Route kernel                     98.54%  1319.61 sec  1320.10 sec  0.49 sec  1.09 sec 
[12/29 22:58:00    346s] (I)       | +-Import and model                            16.41%  1319.61 sec  1319.69 sec  0.08 sec  0.08 sec 
[12/29 22:58:00    346s] (I)       | | +-Create place DB                            4.60%  1319.61 sec  1319.63 sec  0.02 sec  0.02 sec 
[12/29 22:58:00    346s] (I)       | | | +-Import place data                        4.57%  1319.61 sec  1319.63 sec  0.02 sec  0.02 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Read instances and placement           1.37%  1319.61 sec  1319.61 sec  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Read nets                              3.05%  1319.61 sec  1319.63 sec  0.02 sec  0.02 sec 
[12/29 22:58:00    346s] (I)       | | +-Create route DB                            9.56%  1319.63 sec  1319.68 sec  0.05 sec  0.05 sec 
[12/29 22:58:00    346s] (I)       | | | +-Import route data (8T)                   9.48%  1319.63 sec  1319.68 sec  0.05 sec  0.05 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Read blockages ( Layer 2-5 )           1.35%  1319.63 sec  1319.64 sec  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Read routing blockages               0.00%  1319.63 sec  1319.63 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Read instance blockages              0.88%  1319.63 sec  1319.64 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Read PG blockages                    0.21%  1319.64 sec  1319.64 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | | | +-Allocate memory for PG via list    0.04%  1319.64 sec  1319.64 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Read clock blockages                 0.01%  1319.64 sec  1319.64 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Read other blockages                 0.01%  1319.64 sec  1319.64 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Read halo blockages                  0.01%  1319.64 sec  1319.64 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1319.64 sec  1319.64 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Read blackboxes                        0.00%  1319.64 sec  1319.64 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Read prerouted                         0.20%  1319.64 sec  1319.64 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Read nets                              0.61%  1319.64 sec  1319.65 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Set up via pillars                     0.01%  1319.65 sec  1319.65 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Initialize 3D grid graph               0.34%  1319.65 sec  1319.65 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Model blockage capacity                5.64%  1319.65 sec  1319.68 sec  0.03 sec  0.03 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Initialize 3D capacity               5.25%  1319.65 sec  1319.67 sec  0.03 sec  0.03 sec 
[12/29 22:58:00    346s] (I)       | | +-Read aux data                              0.00%  1319.68 sec  1319.68 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | +-Others data preparation                    0.00%  1319.68 sec  1319.68 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | +-Create route kernel                        1.90%  1319.68 sec  1319.69 sec  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)       | +-Global Routing                              49.27%  1319.69 sec  1319.93 sec  0.25 sec  0.65 sec 
[12/29 22:58:00    346s] (I)       | | +-Initialization                             0.98%  1319.69 sec  1319.69 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | +-Net group 1                               46.47%  1319.69 sec  1319.93 sec  0.23 sec  0.64 sec 
[12/29 22:58:00    346s] (I)       | | | +-Generate topology (8T)                   1.49%  1319.69 sec  1319.70 sec  0.01 sec  0.04 sec 
[12/29 22:58:00    346s] (I)       | | | +-Phase 1a                                 5.11%  1319.71 sec  1319.74 sec  0.03 sec  0.07 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Pattern routing (8T)                   3.27%  1319.71 sec  1319.73 sec  0.02 sec  0.06 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.83%  1319.73 sec  1319.73 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Add via demand to 2D                   0.82%  1319.73 sec  1319.74 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | +-Phase 1b                                 3.96%  1319.74 sec  1319.76 sec  0.02 sec  0.05 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Monotonic routing (8T)                 2.72%  1319.74 sec  1319.75 sec  0.01 sec  0.04 sec 
[12/29 22:58:00    346s] (I)       | | | +-Phase 1c                                 1.32%  1319.76 sec  1319.77 sec  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Two level Routing                      1.29%  1319.76 sec  1319.77 sec  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Two Level Routing (Regular)          0.89%  1319.76 sec  1319.76 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Two Level Routing (Strong)           0.18%  1319.76 sec  1319.77 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | +-Phase 1d                                22.46%  1319.77 sec  1319.88 sec  0.11 sec  0.31 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Detoured routing (8T)                 22.40%  1319.77 sec  1319.88 sec  0.11 sec  0.31 sec 
[12/29 22:58:00    346s] (I)       | | | +-Phase 1e                                 0.49%  1319.88 sec  1319.88 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Route legalization                     0.37%  1319.88 sec  1319.88 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | | | +-Legalize Blockage Violations         0.34%  1319.88 sec  1319.88 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | | +-Phase 1l                                 9.09%  1319.88 sec  1319.93 sec  0.05 sec  0.15 sec 
[12/29 22:58:00    346s] (I)       | | | | +-Layer assignment (8T)                  8.13%  1319.89 sec  1319.93 sec  0.04 sec  0.15 sec 
[12/29 22:58:00    346s] (I)       | +-Export cong map                              3.98%  1319.93 sec  1319.95 sec  0.02 sec  0.02 sec 
[12/29 22:58:00    346s] (I)       | | +-Export 2D cong map                         1.22%  1319.95 sec  1319.95 sec  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)       | +-Extract Global 3D Wires                      0.60%  1319.95 sec  1319.96 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | +-Track Assignment (8T)                        7.61%  1319.96 sec  1320.00 sec  0.04 sec  0.17 sec 
[12/29 22:58:00    346s] (I)       | | +-Initialization                             0.19%  1319.96 sec  1319.96 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | | +-Track Assignment Kernel                    7.17%  1319.96 sec  1320.00 sec  0.04 sec  0.17 sec 
[12/29 22:58:00    346s] (I)       | | +-Free Memory                                0.00%  1320.00 sec  1320.00 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)       | +-Export                                      19.93%  1320.00 sec  1320.10 sec  0.10 sec  0.16 sec 
[12/29 22:58:00    346s] (I)       | | +-Export DB wires                            3.87%  1320.00 sec  1320.02 sec  0.02 sec  0.07 sec 
[12/29 22:58:00    346s] (I)       | | | +-Export all nets (8T)                     3.23%  1320.00 sec  1320.01 sec  0.02 sec  0.05 sec 
[12/29 22:58:00    346s] (I)       | | | +-Set wire vias (8T)                       0.34%  1320.01 sec  1320.02 sec  0.00 sec  0.01 sec 
[12/29 22:58:00    346s] (I)       | | +-Report wirelength                          2.90%  1320.02 sec  1320.03 sec  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)       | | +-Update net boxes                           1.45%  1320.03 sec  1320.04 sec  0.01 sec  0.02 sec 
[12/29 22:58:00    346s] (I)       | | +-Update timing                             10.23%  1320.04 sec  1320.09 sec  0.05 sec  0.05 sec 
[12/29 22:58:00    346s] (I)       | +-Postprocess design                           0.13%  1320.10 sec  1320.10 sec  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)      ======================= Summary by functions ========================
[12/29 22:58:00    346s] (I)       Lv  Step                                      %      Real       CPU 
[12/29 22:58:00    346s] (I)      ---------------------------------------------------------------------
[12/29 22:58:00    346s] (I)        0  Early Global Route                  100.00%  0.50 sec  1.09 sec 
[12/29 22:58:00    346s] (I)        1  Early Global Route kernel            98.54%  0.49 sec  1.09 sec 
[12/29 22:58:00    346s] (I)        2  Global Routing                       49.27%  0.25 sec  0.65 sec 
[12/29 22:58:00    346s] (I)        2  Export                               19.93%  0.10 sec  0.16 sec 
[12/29 22:58:00    346s] (I)        2  Import and model                     16.41%  0.08 sec  0.08 sec 
[12/29 22:58:00    346s] (I)        2  Track Assignment (8T)                 7.61%  0.04 sec  0.17 sec 
[12/29 22:58:00    346s] (I)        2  Export cong map                       3.98%  0.02 sec  0.02 sec 
[12/29 22:58:00    346s] (I)        2  Extract Global 3D Wires               0.60%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        2  Postprocess design                    0.13%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        3  Net group 1                          46.47%  0.23 sec  0.64 sec 
[12/29 22:58:00    346s] (I)        3  Update timing                        10.23%  0.05 sec  0.05 sec 
[12/29 22:58:00    346s] (I)        3  Create route DB                       9.56%  0.05 sec  0.05 sec 
[12/29 22:58:00    346s] (I)        3  Track Assignment Kernel               7.17%  0.04 sec  0.17 sec 
[12/29 22:58:00    346s] (I)        3  Create place DB                       4.60%  0.02 sec  0.02 sec 
[12/29 22:58:00    346s] (I)        3  Export DB wires                       3.87%  0.02 sec  0.07 sec 
[12/29 22:58:00    346s] (I)        3  Report wirelength                     2.90%  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)        3  Create route kernel                   1.90%  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)        3  Update net boxes                      1.45%  0.01 sec  0.02 sec 
[12/29 22:58:00    346s] (I)        3  Export 2D cong map                    1.22%  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)        3  Initialization                        1.17%  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        4  Phase 1d                             22.46%  0.11 sec  0.31 sec 
[12/29 22:58:00    346s] (I)        4  Import route data (8T)                9.48%  0.05 sec  0.05 sec 
[12/29 22:58:00    346s] (I)        4  Phase 1l                              9.09%  0.05 sec  0.15 sec 
[12/29 22:58:00    346s] (I)        4  Phase 1a                              5.11%  0.03 sec  0.07 sec 
[12/29 22:58:00    346s] (I)        4  Import place data                     4.57%  0.02 sec  0.02 sec 
[12/29 22:58:00    346s] (I)        4  Phase 1b                              3.96%  0.02 sec  0.05 sec 
[12/29 22:58:00    346s] (I)        4  Export all nets (8T)                  3.23%  0.02 sec  0.05 sec 
[12/29 22:58:00    346s] (I)        4  Generate topology (8T)                1.49%  0.01 sec  0.04 sec 
[12/29 22:58:00    346s] (I)        4  Phase 1c                              1.32%  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)        4  Phase 1e                              0.49%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        4  Set wire vias (8T)                    0.34%  0.00 sec  0.01 sec 
[12/29 22:58:00    346s] (I)        5  Detoured routing (8T)                22.40%  0.11 sec  0.31 sec 
[12/29 22:58:00    346s] (I)        5  Layer assignment (8T)                 8.13%  0.04 sec  0.15 sec 
[12/29 22:58:00    346s] (I)        5  Model blockage capacity               5.64%  0.03 sec  0.03 sec 
[12/29 22:58:00    346s] (I)        5  Read nets                             3.67%  0.02 sec  0.02 sec 
[12/29 22:58:00    346s] (I)        5  Pattern routing (8T)                  3.27%  0.02 sec  0.06 sec 
[12/29 22:58:00    346s] (I)        5  Monotonic routing (8T)                2.72%  0.01 sec  0.04 sec 
[12/29 22:58:00    346s] (I)        5  Read instances and placement          1.37%  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)        5  Read blockages ( Layer 2-5 )          1.35%  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)        5  Two level Routing                     1.29%  0.01 sec  0.01 sec 
[12/29 22:58:00    346s] (I)        5  Pattern Routing Avoiding Blockages    0.83%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        5  Add via demand to 2D                  0.82%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        5  Route legalization                    0.37%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        5  Initialize 3D grid graph              0.34%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        5  Read prerouted                        0.20%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        5  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        6  Initialize 3D capacity                5.25%  0.03 sec  0.03 sec 
[12/29 22:58:00    346s] (I)        6  Two Level Routing (Regular)           0.89%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        6  Read instance blockages               0.88%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        6  Legalize Blockage Violations          0.34%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        6  Read PG blockages                     0.21%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        6  Two Level Routing (Strong)            0.18%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        6  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        6  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] (I)        7  Allocate memory for PG via list       0.04%  0.00 sec  0.00 sec 
[12/29 22:58:00    346s] Running post-eGR process
[12/29 22:58:00    346s] Extraction called for design 'fpga_top' of instances=8743 and nets=11482 using extraction engine 'preRoute' .
[12/29 22:58:00    346s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:58:00    346s] RC Extraction called in multi-corner(1) mode.
[12/29 22:58:00    346s] RCMode: PreRoute
[12/29 22:58:00    346s]       RC Corner Indexes            0   
[12/29 22:58:00    346s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:58:00    346s] Resistance Scaling Factor    : 1.00000 
[12/29 22:58:00    346s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:58:00    346s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:58:00    346s] Shrink Factor                : 1.00000
[12/29 22:58:00    346s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:58:00    346s] Using Quantus QRC technology file ...
[12/29 22:58:00    346s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:58:00    346s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:58:00    346s] eee: pegSigSF=1.070000
[12/29 22:58:00    346s] Initializing multi-corner resistance tables ...
[12/29 22:58:00    346s] eee: Grid unit RC data computation started
[12/29 22:58:00    346s] eee: Grid unit RC data computation completed
[12/29 22:58:00    346s] eee: l=1 avDens=0.102150 usedTrk=2461.146379 availTrk=24093.535421 sigTrk=2461.146379
[12/29 22:58:00    346s] eee: l=2 avDens=0.095139 usedTrk=4218.675365 availTrk=44342.289214 sigTrk=4218.675365
[12/29 22:58:00    346s] eee: l=3 avDens=0.147036 usedTrk=4422.515569 availTrk=30077.870198 sigTrk=4422.515569
[12/29 22:58:00    346s] eee: l=4 avDens=0.058349 usedTrk=1672.333671 availTrk=28660.848749 sigTrk=1672.333671
[12/29 22:58:00    346s] eee: l=5 avDens=0.158163 usedTrk=931.465242 availTrk=5889.257347 sigTrk=931.465242
[12/29 22:58:00    346s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:58:00    346s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:58:00    346s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318484 uaWl=1.000000 uaWlH=0.133200 aWlH=0.000000 lMod=0 pMax=0.840100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:58:00    346s] eee: NetCapCache creation started. (Current Mem: 5459.359M) 
[12/29 22:58:00    346s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 5459.359M) 
[12/29 22:58:00    346s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:58:00    346s] eee: Metal Layers Info:
[12/29 22:58:00    346s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:58:00    346s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:58:00    346s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:58:00    346s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:58:00    346s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:58:00    346s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:58:00    346s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:58:00    346s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:58:00    346s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:58:00    346s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:58:00    346s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5459.359M)
[12/29 22:58:01    346s] Compute RC Scale Done ...
[12/29 22:58:01    346s] OPERPROF: Starting HotSpotCal at level 1, MEM:5488.4M, EPOCH TIME: 1735509481.228347
[12/29 22:58:01    346s] [hotspot] +------------+---------------+---------------+
[12/29 22:58:01    346s] [hotspot] |            |   max hotspot | total hotspot |
[12/29 22:58:01    346s] [hotspot] +------------+---------------+---------------+
[12/29 22:58:01    346s] [hotspot] | normalized |          3.02 |         44.20 |
[12/29 22:58:01    346s] [hotspot] +------------+---------------+---------------+
[12/29 22:58:01    346s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.02, normalized total congestion hotspot area = 44.20 (area is in unit of 4 std-cell row bins)
[12/29 22:58:01    346s] [hotspot] max/total 3.02/44.20, big hotspot (>10) total 0.00
[12/29 22:58:01    346s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[12/29 22:58:01    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:58:01    346s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[12/29 22:58:01    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:58:01    346s] [hotspot] |  1  |   665.62   566.26   731.86   632.50 |        4.52   | grid_clb_1__1_/logical_til... |
[12/29 22:58:01    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:58:01    346s] [hotspot] |  2  |   930.58   632.50   996.82   698.74 |        3.02   | grid_clb_1__1_/logical_til... |
[12/29 22:58:01    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:58:01    346s] [hotspot] |  3  |   731.86   897.46   798.10   963.70 |        3.02   | grid_clb_1__1_/logical_til... |
[12/29 22:58:01    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:58:01    346s] [hotspot] |  4  |   831.22   500.02   897.46   566.26 |        2.62   | grid_clb_1__1_/logical_til... |
[12/29 22:58:01    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:58:01    346s] [hotspot] |  5  |   798.10   764.98   864.34   831.22 |        2.62   | grid_clb_1__1_/logical_til... |
[12/29 22:58:01    346s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[12/29 22:58:01    346s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:58:01    346s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:58:01    346s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:58:01    346s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:58:01    346s] [hotspot]  grid_clb_1__1_/logical_til... -> grid_clb_1__1_/logical_tile_clb_mode_clb__0 
[12/29 22:58:01    346s] Top 5 hotspots total area: 15.80
[12/29 22:58:01    346s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.008, MEM:5488.4M, EPOCH TIME: 1735509481.236441
[12/29 22:58:01    346s] Begin: Collecting metrics
[12/29 22:58:01    346s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.51 |            |              | 0:00:00  |        5433 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5436 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        5452 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5452 |      |     |
| global_opt              |           |    2.681 |           |        0 |       36.51 |            |              | 0:00:01  |        5476 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.48 |            |              | 0:00:01  |        5582 |      |     |
| area_reclaiming_2       |     0.000 |    2.681 |         0 |        0 |       36.48 |            |              | 0:00:01  |        5583 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:05  |        5591 |      |     |
| global_route            |           |          |           |          |             |       3.02 |        44.20 | 0:00:01  |        5459 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:58:01    346s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3664.7M, current mem=3498.3M)

[12/29 22:58:01    346s] End: Collecting metrics
[12/29 22:58:01    346s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[12/29 22:58:01    346s] Begin: GigaOpt Route Type Constraints Refinement
[12/29 22:58:01    346s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:05:46.6/0:26:03.9 (0.2), mem = 5459.4M
[12/29 22:58:01    346s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.24
[12/29 22:58:01    346s] ### Creating RouteCongInterface, started
[12/29 22:58:01    346s] 
[12/29 22:58:01    346s] #optDebug:  {2, 0.505, 0.8500} {3, 0.505, 0.8500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[12/29 22:58:01    346s] 
[12/29 22:58:01    346s] #optDebug: {0, 1.000}
[12/29 22:58:01    346s] ### Creating RouteCongInterface, finished
[12/29 22:58:01    346s] Updated routing constraints on 0 nets.
[12/29 22:58:01    346s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.24
[12/29 22:58:01    346s] Bottom Preferred Layer:
[12/29 22:58:01    346s] +-------------+------------+----------+
[12/29 22:58:01    346s] |    Layer    |    CLK     |   Rule   |
[12/29 22:58:01    346s] +-------------+------------+----------+
[12/29 22:58:01    346s] | met3 (z=3)  |          1 | default  |
[12/29 22:58:01    346s] +-------------+------------+----------+
[12/29 22:58:01    346s] Via Pillar Rule:
[12/29 22:58:01    346s]     None
[12/29 22:58:01    346s] Finished writing unified metrics of routing constraints.
[12/29 22:58:01    346s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.7), totSession cpu/real = 0:05:46.6/0:26:03.9 (0.2), mem = 5459.4M
[12/29 22:58:01    346s] 
[12/29 22:58:01    346s] =============================================================================================
[12/29 22:58:01    346s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        23.31-s109_1
[12/29 22:58:01    346s] =============================================================================================
[12/29 22:58:01    346s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:58:01    346s] ---------------------------------------------------------------------------------------------
[12/29 22:58:01    346s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  81.3 % )     0:00:00.0 /  0:00:00.1    1.5
[12/29 22:58:01    346s] [ MISC                   ]          0:00:00.0  (  18.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:58:01    346s] ---------------------------------------------------------------------------------------------
[12/29 22:58:01    346s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.7
[12/29 22:58:01    346s] ---------------------------------------------------------------------------------------------
[12/29 22:58:01    346s] 
[12/29 22:58:01    346s] End: GigaOpt Route Type Constraints Refinement
[12/29 22:58:01    346s] Begin: Collecting metrics
[12/29 22:58:01    346s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.51 |            |              | 0:00:00  |        5433 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5436 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        5452 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5452 |      |     |
| global_opt              |           |    2.681 |           |        0 |       36.51 |            |              | 0:00:01  |        5476 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.48 |            |              | 0:00:01  |        5582 |      |     |
| area_reclaiming_2       |     0.000 |    2.681 |         0 |        0 |       36.48 |            |              | 0:00:01  |        5583 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:05  |        5591 |      |     |
| global_route            |           |          |           |          |             |       3.02 |        44.20 | 0:00:01  |        5459 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        5459 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:58:01    346s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3499.8M, current mem=3499.8M)

[12/29 22:58:01    346s] End: Collecting metrics
[12/29 22:58:01    346s] skip EGR on cluster skew clock nets.
[12/29 22:58:01    346s] Starting delay calculation for Setup views
[12/29 22:58:01    346s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:58:01    346s] #################################################################################
[12/29 22:58:01    346s] # Design Stage: PreRoute
[12/29 22:58:01    346s] # Design Name: fpga_top
[12/29 22:58:01    346s] # Design Mode: 130nm
[12/29 22:58:01    346s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:58:01    346s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:58:01    346s] # Signoff Settings: SI Off 
[12/29 22:58:01    346s] #################################################################################
[12/29 22:58:01    347s] Calculate delays in BcWc mode...
[12/29 22:58:01    347s] Topological Sorting (REAL = 0:00:00.0, MEM = 5496.6M, InitMEM = 5496.6M)
[12/29 22:58:01    347s] Start delay calculation (fullDC) (8 T). (MEM=3605.35)
[12/29 22:58:01    347s] End AAE Lib Interpolated Model. (MEM=5508.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:58:02    349s] Total number of fetched objects 10775
[12/29 22:58:02    349s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/29 22:58:02    349s] End delay calculation. (MEM=3653.64 CPU=0:00:01.4 REAL=0:00:01.0)
[12/29 22:58:02    349s] End delay calculation (fullDC). (MEM=3653.64 CPU=0:00:01.7 REAL=0:00:01.0)
[12/29 22:58:02    349s] *** CDM Built up (cpu=0:00:02.3  real=0:00:01.0  mem= 5908.6M) ***
[12/29 22:58:02    349s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:01.0 totSessionCpu=0:05:49 mem=5908.6M)
[12/29 22:58:02    349s] Begin: GigaOpt postEco DRV Optimization
[12/29 22:58:02    349s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[12/29 22:58:02    349s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:05:49.4/0:26:04.8 (0.2), mem = 5908.6M
[12/29 22:58:02    349s] Info: 39 io nets excluded
[12/29 22:58:02    349s] Info: 2 nets with fixed/cover wires excluded.
[12/29 22:58:02    349s] Info: 2 clock nets excluded from IPO operation.
[12/29 22:58:02    349s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.25
[12/29 22:58:02    349s] 
[12/29 22:58:02    349s] Active Setup views: VIEW_SETUP 
[12/29 22:58:02    349s] Cell fpga_top LLGs are deleted
[12/29 22:58:02    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    349s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5908.6M, EPOCH TIME: 1735509482.426087
[12/29 22:58:02    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    349s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5908.6M, EPOCH TIME: 1735509482.426321
[12/29 22:58:02    349s] Max number of tech site patterns supported in site array is 256.
[12/29 22:58:02    349s] Core basic site is CoreSite
[12/29 22:58:02    349s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 22:58:02    349s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 22:58:02    349s] Fast DP-INIT is on for default
[12/29 22:58:02    349s] Atter site array init, number of instance map data is 0.
[12/29 22:58:02    349s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.008, MEM:5940.6M, EPOCH TIME: 1735509482.434261
[12/29 22:58:02    349s] 
[12/29 22:58:02    349s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:58:02    349s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:58:02    349s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.010, MEM:5940.6M, EPOCH TIME: 1735509482.435771
[12/29 22:58:02    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    349s] [oiPhyDebug] optDemand 1637409864400.00, spDemand 144545864400.00.
[12/29 22:58:02    349s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8743
[12/29 22:58:02    349s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[12/29 22:58:02    349s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:50 mem=5940.6M
[12/29 22:58:02    349s] OPERPROF: Starting DPlace-Init at level 1, MEM:5940.6M, EPOCH TIME: 1735509482.438403
[12/29 22:58:02    349s] Processing tracks to init pin-track alignment.
[12/29 22:58:02    349s] z: 2, totalTracks: 1
[12/29 22:58:02    349s] z: 4, totalTracks: 1
[12/29 22:58:02    349s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:58:02    349s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5940.6M, EPOCH TIME: 1735509482.441276
[12/29 22:58:02    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    349s] 
[12/29 22:58:02    349s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:58:02    349s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:58:02    349s] 
[12/29 22:58:02    349s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:58:02    349s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.005, REAL:0.004, MEM:5940.6M, EPOCH TIME: 1735509482.444802
[12/29 22:58:02    349s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5940.6M, EPOCH TIME: 1735509482.444849
[12/29 22:58:02    349s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5940.6M, EPOCH TIME: 1735509482.444963
[12/29 22:58:02    349s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5940.6MB).
[12/29 22:58:02    349s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:5940.6M, EPOCH TIME: 1735509482.445691
[12/29 22:58:02    349s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[12/29 22:58:02    349s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8743
[12/29 22:58:02    349s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:50 mem=5940.6M
[12/29 22:58:02    349s] ### Creating RouteCongInterface, started
[12/29 22:58:02    349s] 
[12/29 22:58:02    349s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[12/29 22:58:02    349s] 
[12/29 22:58:02    349s] #optDebug: {0, 1.000}
[12/29 22:58:02    349s] ### Creating RouteCongInterface, finished
[12/29 22:58:02    349s] {MG  {4 0 40 0.684749} }
[12/29 22:58:02    349s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:58:02    349s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:58:02    349s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:58:02    349s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:58:02    349s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:58:02    349s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:58:02    349s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:58:02    349s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 22:58:02    349s] AoF 2314.0790um
[12/29 22:58:02    349s] [GPS-DRV] Optimizer inputs ============================= 
[12/29 22:58:02    349s] [GPS-DRV] drvFixingStage: Small Scale
[12/29 22:58:02    349s] [GPS-DRV] costLowerBound: 0.1
[12/29 22:58:02    349s] [GPS-DRV] setupTNSCost  : 1
[12/29 22:58:02    349s] [GPS-DRV] maxIter       : 3
[12/29 22:58:02    349s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/29 22:58:02    349s] [GPS-DRV] Optimizer parameters ============================= 
[12/29 22:58:02    349s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/29 22:58:02    349s] [GPS-DRV] maxDensity (design): 0.95
[12/29 22:58:02    349s] [GPS-DRV] maxLocalDensity: 0.98
[12/29 22:58:02    349s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/29 22:58:02    349s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2314.08um x 1
[12/29 22:58:02    349s] [GPS-DRV] isCPECostingOn: false
[12/29 22:58:02    349s] [GPS-DRV] All active and enabled setup views
[12/29 22:58:02    349s] [GPS-DRV]     VIEW_SETUP
[12/29 22:58:02    349s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/29 22:58:02    349s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/29 22:58:02    349s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/29 22:58:02    349s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/29 22:58:02    349s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/29 22:58:02    349s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6068.6M, EPOCH TIME: 1735509482.602529
[12/29 22:58:02    349s] Found 0 hard placement blockage before merging.
[12/29 22:58:02    349s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6068.6M, EPOCH TIME: 1735509482.602651
[12/29 22:58:02    349s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[12/29 22:58:02    349s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/29 22:58:02    349s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:58:02    349s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/29 22:58:02    349s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:58:02    349s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/29 22:58:02    349s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:58:02    349s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:58:02    349s] Dumping Information for Job ...
[12/29 22:58:02    349s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:58:02    349s] Info: violation cost 0.395401 (cap = 0.361026, tran = 0.034375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:58:02    349s] |     2|     3|    -0.01|     9|     9|    -0.10|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 36.48%|          |         |
[12/29 22:58:02    350s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:58:02    350s] Dumping Information for Job ...
[12/29 22:58:02    350s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:58:02    350s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:58:02    350s] |     0|     0|     0.00|     1|     1|    -0.10|     0|     0|     0|     0|     2.68|     0.00|       2|       0|       7| 36.49%| 0:00:00.0|  6134.7M|
[12/29 22:58:02    350s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[12/29 22:58:02    350s] Dumping Information for Job ...
[12/29 22:58:02    350s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[12/29 22:58:02    350s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 22:58:02    350s] |     0|     0|     0.00|     1|     1|    -0.10|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       0| 36.49%| 0:00:00.0|  6134.7M|
[12/29 22:58:02    350s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] ###############################################################################
[12/29 22:58:02    350s] #
[12/29 22:58:02    350s] #  Large fanout net report:  
[12/29 22:58:02    350s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/29 22:58:02    350s] #     - current density: 36.49
[12/29 22:58:02    350s] #
[12/29 22:58:02    350s] #  List of high fanout nets:
[12/29 22:58:02    350s] #        Net(1):  pReset[0]: (fanouts = 1458)
[12/29 22:58:02    350s] #                   - multi-driver net with 2 drivers
[12/29 22:58:02    350s] #                   - Ignored for optimization
[12/29 22:58:02    350s] #
[12/29 22:58:02    350s] ###############################################################################
[12/29 22:58:02    350s] Bottom Preferred Layer:
[12/29 22:58:02    350s] +-------------+------------+----------+
[12/29 22:58:02    350s] |    Layer    |    CLK     |   Rule   |
[12/29 22:58:02    350s] +-------------+------------+----------+
[12/29 22:58:02    350s] | met3 (z=3)  |          1 | default  |
[12/29 22:58:02    350s] +-------------+------------+----------+
[12/29 22:58:02    350s] Via Pillar Rule:
[12/29 22:58:02    350s]     None
[12/29 22:58:02    350s] Finished writing unified metrics of routing constraints.
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] =======================================================================
[12/29 22:58:02    350s]                 Reasons for remaining drv violations
[12/29 22:58:02    350s] =======================================================================
[12/29 22:58:02    350s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] MultiBuffering failure reasons
[12/29 22:58:02    350s] ------------------------------------------------
[12/29 22:58:02    350s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/29 22:58:02    350s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=6134.7M) ***
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] Deleting 0 temporary hard placement blockage(s).
[12/29 22:58:02    350s] Total-nets :: 8809, Stn-nets :: 32, ratio :: 0.363265 %, Total-len 411757, Stn-len 0
[12/29 22:58:02    350s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8745
[12/29 22:58:02    350s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6006.7M, EPOCH TIME: 1735509482.774189
[12/29 22:58:02    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8693).
[12/29 22:58:02    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    350s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.029, REAL:0.012, MEM:5588.7M, EPOCH TIME: 1735509482.785898
[12/29 22:58:02    350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.25
[12/29 22:58:02    350s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.4 (1.9), totSession cpu/real = 0:05:50.3/0:26:05.3 (0.2), mem = 5588.7M
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] =============================================================================================
[12/29 22:58:02    350s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     23.31-s109_1
[12/29 22:58:02    350s] =============================================================================================
[12/29 22:58:02    350s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:58:02    350s] ---------------------------------------------------------------------------------------------
[12/29 22:58:02    350s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:58:02    350s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:58:02    350s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.1    2.4
[12/29 22:58:02    350s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:58:02    350s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 22:58:02    350s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:58:02    350s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.3    2.7
[12/29 22:58:02    350s] [ OptSingleIteration     ]      2   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.2    2.2
[12/29 22:58:02    350s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:58:02    350s] [ OptEval                ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    4.1
[12/29 22:58:02    350s] [ OptCommit              ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:58:02    350s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.8
[12/29 22:58:02    350s] [ IncrDelayCalc          ]      4   0:00:00.0  (   9.9 % )     0:00:00.0 /  0:00:00.1    1.9
[12/29 22:58:02    350s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    5.7
[12/29 22:58:02    350s] [ DrvComputeSummary      ]      3   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    2.3
[12/29 22:58:02    350s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:58:02    350s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    1.3
[12/29 22:58:02    350s] [ MISC                   ]          0:00:00.2  (  51.4 % )     0:00:00.2 /  0:00:00.4    1.8
[12/29 22:58:02    350s] ---------------------------------------------------------------------------------------------
[12/29 22:58:02    350s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.8    1.9
[12/29 22:58:02    350s] ---------------------------------------------------------------------------------------------
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] Begin: Collecting metrics
[12/29 22:58:02    350s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       36.51 |            |              | 0:00:00  |        5433 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5436 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        5452 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5452 |      |     |
| global_opt              |           |    2.681 |           |        0 |       36.51 |            |              | 0:00:01  |        5476 |      |     |
| area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.48 |            |              | 0:00:01  |        5582 |      |     |
| area_reclaiming_2       |     0.000 |    2.681 |         0 |        0 |       36.48 |            |              | 0:00:01  |        5583 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:05  |        5591 |      |     |
| global_route            |           |          |           |          |             |       3.02 |        44.20 | 0:00:01  |        5459 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        5459 |      |     |
| drv_eco_fixing          |     0.000 |    2.681 |         0 |        0 |       36.49 |            |              | 0:00:00  |        5589 |    0 |   1 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:58:02    350s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3688.3M, current mem=3688.3M)

[12/29 22:58:02    350s] End: Collecting metrics
[12/29 22:58:02    350s] End: GigaOpt postEco DRV Optimization
[12/29 22:58:02    350s] **INFO: Flow update: Design timing is met.
[12/29 22:58:02    350s] Running refinePlace -preserveRouting true -hardFence false
[12/29 22:58:02    350s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:5588.7M, EPOCH TIME: 1735509482.937489
[12/29 22:58:02    350s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:5588.7M, EPOCH TIME: 1735509482.937564
[12/29 22:58:02    350s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5588.7M, EPOCH TIME: 1735509482.937617
[12/29 22:58:02    350s] Processing tracks to init pin-track alignment.
[12/29 22:58:02    350s] z: 2, totalTracks: 1
[12/29 22:58:02    350s] z: 4, totalTracks: 1
[12/29 22:58:02    350s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 22:58:02    350s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:5588.7M, EPOCH TIME: 1735509482.941186
[12/29 22:58:02    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:58:02    350s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 22:58:02    350s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.005, REAL:0.004, MEM:5588.7M, EPOCH TIME: 1735509482.945004
[12/29 22:58:02    350s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:5588.7M, EPOCH TIME: 1735509482.945055
[12/29 22:58:02    350s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:5588.7M, EPOCH TIME: 1735509482.945237
[12/29 22:58:02    350s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5588.7MB).
[12/29 22:58:02    350s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.008, MEM:5588.7M, EPOCH TIME: 1735509482.945972
[12/29 22:58:02    350s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.010, REAL:0.008, MEM:5588.7M, EPOCH TIME: 1735509482.945999
[12/29 22:58:02    350s] TDRefine: refinePlace mode is spiral
[12/29 22:58:02    350s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.15
[12/29 22:58:02    350s] OPERPROF:   Starting Refine-Place at level 2, MEM:5588.7M, EPOCH TIME: 1735509482.946063
[12/29 22:58:02    350s] *** Starting refinePlace (0:05:50 mem=5588.7M) ***
[12/29 22:58:02    350s] Total net bbox length = 3.120e+05 (1.603e+05 1.517e+05) (ext = 6.093e+04)
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:58:02    350s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:58:02    350s] Set min layer with default ( 2 )
[12/29 22:58:02    350s] Set max layer with default ( 127 )
[12/29 22:58:02    350s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:58:02    350s] Min route layer (adjusted) = 2
[12/29 22:58:02    350s] Max route layer (adjusted) = 5
[12/29 22:58:02    350s] Set min layer with default ( 2 )
[12/29 22:58:02    350s] Set max layer with default ( 127 )
[12/29 22:58:02    350s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:58:02    350s] Min route layer (adjusted) = 2
[12/29 22:58:02    350s] Max route layer (adjusted) = 5
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] Starting Small incrNP...
[12/29 22:58:02    350s] User Input Parameters:
[12/29 22:58:02    350s] - Congestion Driven    : Off
[12/29 22:58:02    350s] - Timing Driven        : Off
[12/29 22:58:02    350s] - Area-Violation Based : Off
[12/29 22:58:02    350s] - Start Rollback Level : -5
[12/29 22:58:02    350s] - Legalized            : On
[12/29 22:58:02    350s] - Window Based         : Off
[12/29 22:58:02    350s] - eDen incr mode       : Off
[12/29 22:58:02    350s] - Small incr mode      : On
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] default core: bins with density > 0.750 =  0.00 % ( 0 / 256 )
[12/29 22:58:02    350s] Density distribution unevenness ratio = 14.871%
[12/29 22:58:02    350s] Density distribution unevenness ratio (U70) = 0.000%
[12/29 22:58:02    350s] Density distribution unevenness ratio (U80) = 0.000%
[12/29 22:58:02    350s] Density distribution unevenness ratio (U90) = 0.000%
[12/29 22:58:02    350s] cost 0.690000, thresh 1.000000
[12/29 22:58:02    350s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5588.7M)
[12/29 22:58:02    350s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:58:02    350s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:5588.7M, EPOCH TIME: 1735509482.958536
[12/29 22:58:02    350s] Starting refinePlace ...
[12/29 22:58:02    350s] Set min layer with default ( 2 )
[12/29 22:58:02    350s] Set max layer with default ( 127 )
[12/29 22:58:02    350s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:58:02    350s] Min route layer (adjusted) = 2
[12/29 22:58:02    350s] Max route layer (adjusted) = 5
[12/29 22:58:02    350s] One DDP V2 for no tweak run.
[12/29 22:58:02    350s] Set min layer with default ( 2 )
[12/29 22:58:02    350s] Set max layer with default ( 127 )
[12/29 22:58:02    350s] Max route layer is changed from 127 to 5 because there is no routing track above this layer
[12/29 22:58:02    350s] Min route layer (adjusted) = 2
[12/29 22:58:02    350s] Max route layer (adjusted) = 5
[12/29 22:58:02    350s] DDP initSite1 nrRow 153 nrJob 153
[12/29 22:58:02    350s] DDP markSite nrRow 153 nrJob 153
[12/29 22:58:02    350s]   Spread Effort: high, pre-route mode, useDDP on.
[12/29 22:58:02    350s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=5590.2MB) @(0:05:50 - 0:05:50).
[12/29 22:58:02    350s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 22:58:02    350s] wireLenOptFixPriorityInst 1478 inst fixed
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s]  === Spiral for Logical I: (movable: 8693) ===
[12/29 22:58:02    350s] 
[12/29 22:58:02    350s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 22:58:03    350s] 
[12/29 22:58:03    350s]  Legalizing fenced HInst  with 13 physical insts
[12/29 22:58:03    350s] 
[12/29 22:58:03    350s]  Info: 0 filler has been deleted!
[12/29 22:58:03    350s] Move report: legalization moves 3 insts, mean move: 2.15 um, max move: 4.14 um spiral
[12/29 22:58:03    350s] 	Max move on inst (cby_0__1_/FE_OFC415_cby_0__1__0_ccff_tail_0): (792.12, 996.82) --> (792.12, 992.68)
[12/29 22:58:03    350s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 22:58:03    350s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 22:58:03    350s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=5561.3MB) @(0:05:50 - 0:05:51).
[12/29 22:58:03    350s] Move report: Detail placement moves 3 insts, mean move: 2.15 um, max move: 4.14 um 
[12/29 22:58:03    350s] 	Max move on inst (cby_0__1_/FE_OFC415_cby_0__1__0_ccff_tail_0): (792.12, 996.82) --> (792.12, 992.68)
[12/29 22:58:03    350s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 5561.3MB
[12/29 22:58:03    350s] Statistics of distance of Instance movement in refine placement:
[12/29 22:58:03    350s]   maximum (X+Y) =         4.14 um
[12/29 22:58:03    350s]   inst (cby_0__1_/FE_OFC415_cby_0__1__0_ccff_tail_0) with max move: (792.12, 996.82) -> (792.12, 992.68)
[12/29 22:58:03    350s]   mean    (X+Y) =         2.15 um
[12/29 22:58:03    350s] Summary Report:
[12/29 22:58:03    350s] Instances move: 3 (out of 8693 movable)
[12/29 22:58:03    350s] Instances flipped: 0
[12/29 22:58:03    350s] Mean displacement: 2.15 um
[12/29 22:58:03    350s] Max displacement: 4.14 um (Instance: cby_0__1_/FE_OFC415_cby_0__1__0_ccff_tail_0) (792.12, 996.82) -> (792.12, 992.68)
[12/29 22:58:03    350s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
[12/29 22:58:03    350s] 	Violation at original loc: Overlapping with other instance
[12/29 22:58:03    350s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 22:58:03    350s] Total instances moved : 3
[12/29 22:58:03    350s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.272, REAL:0.139, MEM:5561.3M, EPOCH TIME: 1735509483.097614
[12/29 22:58:03    350s] Total net bbox length = 3.120e+05 (1.603e+05 1.517e+05) (ext = 6.093e+04)
[12/29 22:58:03    350s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 5561.3MB
[12/29 22:58:03    350s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=5561.3MB) @(0:05:50 - 0:05:51).
[12/29 22:58:03    350s] *** Finished refinePlace (0:05:51 mem=5561.3M) ***
[12/29 22:58:03    350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.15
[12/29 22:58:03    350s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.289, REAL:0.155, MEM:5561.3M, EPOCH TIME: 1735509483.101102
[12/29 22:58:03    350s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:5561.3M, EPOCH TIME: 1735509483.101141
[12/29 22:58:03    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8693).
[12/29 22:58:03    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:03    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:03    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:03    350s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.029, REAL:0.013, MEM:5589.3M, EPOCH TIME: 1735509483.114149
[12/29 22:58:03    350s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.329, REAL:0.177, MEM:5589.3M, EPOCH TIME: 1735509483.114214
[12/29 22:58:03    350s] **INFO: Flow update: Design timing is met.
[12/29 22:58:03    350s] **INFO: Flow update: Design timing is met.
[12/29 22:58:03    350s] **INFO: Flow update: Design timing is met.
[12/29 22:58:03    350s] #optDebug: fT-D <X 1 0 0 0>
[12/29 22:58:03    350s] Register exp ratio and priority group on 0 nets on 10294 nets : 
[12/29 22:58:03    350s] 
[12/29 22:58:03    350s] Active setup views:
[12/29 22:58:03    350s]  VIEW_SETUP
[12/29 22:58:03    350s]   Dominating endpoints: 0
[12/29 22:58:03    350s]   Dominating TNS: -0.000
[12/29 22:58:03    350s] 
[12/29 22:58:03    351s] Extraction called for design 'fpga_top' of instances=8745 and nets=11484 using extraction engine 'preRoute' .
[12/29 22:58:03    351s] PreRoute RC Extraction called for design fpga_top.
[12/29 22:58:03    351s] RC Extraction called in multi-corner(1) mode.
[12/29 22:58:03    351s] RCMode: PreRoute
[12/29 22:58:03    351s]       RC Corner Indexes            0   
[12/29 22:58:03    351s] Capacitance Scaling Factor   : 1.00000 
[12/29 22:58:03    351s] Resistance Scaling Factor    : 1.00000 
[12/29 22:58:03    351s] Clock Cap. Scaling Factor    : 1.00000 
[12/29 22:58:03    351s] Clock Res. Scaling Factor    : 1.00000 
[12/29 22:58:03    351s] Shrink Factor                : 1.00000
[12/29 22:58:03    351s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/29 22:58:03    351s] Using Quantus QRC technology file ...
[12/29 22:58:03    351s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 22:58:03    351s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 22:58:03    351s] Updating RC Grid density data for preRoute extraction ...
[12/29 22:58:03    351s] eee: pegSigSF=1.070000
[12/29 22:58:03    351s] Initializing multi-corner resistance tables ...
[12/29 22:58:03    351s] eee: Grid unit RC data computation started
[12/29 22:58:03    351s] eee: Grid unit RC data computation completed
[12/29 22:58:03    351s] eee: l=1 avDens=0.102150 usedTrk=2461.146379 availTrk=24093.535421 sigTrk=2461.146379
[12/29 22:58:03    351s] eee: l=2 avDens=0.095139 usedTrk=4218.673433 availTrk=44342.289214 sigTrk=4218.673433
[12/29 22:58:03    351s] eee: l=3 avDens=0.147036 usedTrk=4422.515569 availTrk=30077.870198 sigTrk=4422.515569
[12/29 22:58:03    351s] eee: l=4 avDens=0.058349 usedTrk=1672.333671 availTrk=28660.848749 sigTrk=1672.333671
[12/29 22:58:03    351s] eee: l=5 avDens=0.158163 usedTrk=931.465242 availTrk=5889.257347 sigTrk=931.465242
[12/29 22:58:03    351s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 22:58:03    351s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 22:58:03    351s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318484 uaWl=1.000000 uaWlH=0.133200 aWlH=0.000000 lMod=0 pMax=0.840100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 22:58:03    351s] eee: NetCapCache creation started. (Current Mem: 5509.438M) 
[12/29 22:58:03    351s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5509.438M) 
[12/29 22:58:03    351s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 22:58:03    351s] eee: Metal Layers Info:
[12/29 22:58:03    351s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:58:03    351s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 22:58:03    351s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:58:03    351s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 22:58:03    351s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 22:58:03    351s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 22:58:03    351s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 22:58:03    351s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 22:58:03    351s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 22:58:03    351s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 22:58:03    351s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 5509.438M)
[12/29 22:58:03    351s] Starting delay calculation for Setup views
[12/29 22:58:03    351s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/29 22:58:03    351s] #################################################################################
[12/29 22:58:03    351s] # Design Stage: PreRoute
[12/29 22:58:03    351s] # Design Name: fpga_top
[12/29 22:58:03    351s] # Design Mode: 130nm
[12/29 22:58:03    351s] # Analysis Mode: MMMC Non-OCV 
[12/29 22:58:03    351s] # Parasitics Mode: No SPEF/RCDB 
[12/29 22:58:03    351s] # Signoff Settings: SI Off 
[12/29 22:58:03    351s] #################################################################################
[12/29 22:58:03    352s] Calculate delays in BcWc mode...
[12/29 22:58:03    352s] Topological Sorting (REAL = 0:00:00.0, MEM = 5530.6M, InitMEM = 5530.6M)
[12/29 22:58:03    352s] Start delay calculation (fullDC) (8 T). (MEM=3645.31)
[12/29 22:58:03    352s] End AAE Lib Interpolated Model. (MEM=5542.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:58:04    353s] Total number of fetched objects 10777
[12/29 22:58:04    353s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 22:58:04    353s] End delay calculation. (MEM=3691.73 CPU=0:00:01.4 REAL=0:00:01.0)
[12/29 22:58:04    353s] End delay calculation (fullDC). (MEM=3691.73 CPU=0:00:01.7 REAL=0:00:01.0)
[12/29 22:58:04    353s] *** CDM Built up (cpu=0:00:02.3  real=0:00:01.0  mem= 5922.6M) ***
[12/29 22:58:04    354s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:01.0 totSessionCpu=0:05:54 mem=5922.6M)
[12/29 22:58:04    354s] OPTC: user 20.0
[12/29 22:58:04    354s] Reported timing to dir ./timingReports
[12/29 22:58:04    354s] **optDesign ... cpu = 0:00:29, real = 0:00:27, mem = 3640.9M, totSessionCpu=0:05:54 **
[12/29 22:58:04    354s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5498.6M, EPOCH TIME: 1735509484.345059
[12/29 22:58:04    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:04    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:04    354s] 
[12/29 22:58:04    354s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 22:58:04    354s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 22:58:04    354s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5498.6M, EPOCH TIME: 1735509484.349188
[12/29 22:58:04    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:04    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:06    355s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.488%
Routing Overflow: 2.84% H and 0.00% V
------------------------------------------------------------------

[12/29 22:58:06    355s] Begin: Collecting metrics
[12/29 22:58:06    355s] **INFO: Starting Blocking QThread with 8 CPU
[12/29 22:58:06    355s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/29 22:58:06    355s] Multi-CPU acceleration using 8 CPU(s).
[12/29 22:58:06      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.7M
[12/29 22:58:06      0s] Multithreaded Timing Analysis is initialized with 8 threads
[12/29 22:58:06      0s] 
[12/29 22:58:06      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3688.3M, current mem=2983.0M)
[12/29 22:58:06      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3018.5M, current mem=2988.4M)
[12/29 22:58:06      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 2.2M
[12/29 22:58:06      0s] 
[12/29 22:58:06      0s] =============================================================================================
[12/29 22:58:06      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.31-s109_1
[12/29 22:58:06      0s] =============================================================================================
[12/29 22:58:06      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:58:06      0s] ---------------------------------------------------------------------------------------------
[12/29 22:58:06      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/29 22:58:06      0s] ---------------------------------------------------------------------------------------------
[12/29 22:58:06      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/29 22:58:06      0s] ---------------------------------------------------------------------------------------------
[12/29 22:58:06      0s] 

[12/29 22:58:06    355s]  
_______________________________________________________________________
[12/29 22:58:06    355s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:58:06    355s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[12/29 22:58:06    355s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[12/29 22:58:06    355s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[12/29 22:58:06    355s] | initial_summary         |           |    0.000 |           |        0 |       36.51 |            |              | 0:00:00  |        5433 |    0 |   0 |
[12/29 22:58:06    355s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        5436 |      |     |
[12/29 22:58:06    355s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:00  |        5452 |      |     |
[12/29 22:58:06    355s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5452 |      |     |
[12/29 22:58:06    355s] | global_opt              |           |    2.681 |           |        0 |       36.51 |            |              | 0:00:01  |        5476 |      |     |
[12/29 22:58:06    355s] | area_reclaiming         |     0.000 |    2.681 |         0 |        0 |       36.48 |            |              | 0:00:01  |        5582 |      |     |
[12/29 22:58:06    355s] | area_reclaiming_2       |     0.000 |    2.681 |         0 |        0 |       36.48 |            |              | 0:00:01  |        5583 |      |     |
[12/29 22:58:06    355s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:05  |        5591 |      |     |
[12/29 22:58:06    355s] | global_route            |           |          |           |          |             |       3.02 |        44.20 | 0:00:01  |        5459 |      |     |
[12/29 22:58:06    355s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        5459 |      |     |
[12/29 22:58:06    355s] | drv_eco_fixing          |     0.000 |    2.681 |         0 |        0 |       36.49 |            |              | 0:00:00  |        5589 |    0 |   1 |
[12/29 22:58:06    355s] | final_summary           |           |    0.000 |           |        0 |       36.49 |            |              | 0:00:02  |        5533 |    0 |   0 |
[12/29 22:58:06    355s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[12/29 22:58:06    355s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3688.3M, current mem=3647.5M)

[12/29 22:58:06    355s] End: Collecting metrics
[12/29 22:58:06    355s] **optDesign ... cpu = 0:00:31, real = 0:00:29, mem = 3647.5M, totSessionCpu=0:05:55 **
[12/29 22:58:06    355s] *** Finished optDesign ***
[12/29 22:58:06    355s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:58:06    355s] UM:*                                                                   final
[12/29 22:58:07    355s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 22:58:07    355s] UM:*                                                                   opt_design_postcts
[12/29 22:58:10    355s] Info: final physical memory for 9 CRR processes is 847.02MB.
[12/29 22:58:11    355s] Info: Summary of CRR changes:
[12/29 22:58:11    355s]       - Timing transform commits:       0
[12/29 22:58:11    355s] 
[12/29 22:58:11    355s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:35.7 real=0:00:46.5)
[12/29 22:58:11    355s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:00.7)
[12/29 22:58:11    355s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.4 real=0:00:01.8)
[12/29 22:58:11    355s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.0 real=0:00:01.6)
[12/29 22:58:11    355s] Deleting Lib Analyzer.
[12/29 22:58:11    355s] Info: Destroy the CCOpt slew target map.
[12/29 22:58:11    355s] 
[12/29 22:58:11    355s] *** Summary of all messages that are not suppressed in this session:
[12/29 22:58:11    355s] Severity  ID               Count  Summary                                  
[12/29 22:58:11    355s] ERROR     IMPESI-2221         31  No driver %s is found in the delay stage...
[12/29 22:58:11    355s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/29 22:58:11    355s] WARNING   IMPOPT-7330          6  Net %s has fanout exceed delaycal_use_de...
[12/29 22:58:11    355s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[12/29 22:58:11    355s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[12/29 22:58:11    355s] *** Message Summary: 28 warning(s), 31 error(s)
[12/29 22:58:11    355s] 
[12/29 22:58:11    355s] clean pInstBBox. size 0
[12/29 22:58:11    355s] Cell fpga_top LLGs are deleted
[12/29 22:58:11    355s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:11    355s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 22:58:11    355s] Info: pop threads available for lower-level modules during optimization.
[12/29 22:58:11    355s] *** optDesign #1 [finish] () : cpu/real = 0:00:30.9/0:00:33.6 (0.9), totSession cpu/real = 0:05:55.7/0:26:14.0 (0.2), mem = 5532.7M
[12/29 22:58:11    355s] 
[12/29 22:58:11    355s] =============================================================================================
[12/29 22:58:11    355s]  Final TAT Report : optDesign #1                                                23.31-s109_1
[12/29 22:58:11    355s] =============================================================================================
[12/29 22:58:11    355s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 22:58:11    355s] ---------------------------------------------------------------------------------------------
[12/29 22:58:11    355s] [ InitOpt                ]      1   0:00:11.3  (  33.6 % )     0:00:11.8 /  0:00:02.9    0.2
[12/29 22:58:11    355s] [ GlobalOpt              ]      1   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.7    1.2
[12/29 22:58:11    355s] [ DrvOpt                 ]      2   0:00:00.8  (   2.3 % )     0:00:00.8 /  0:00:01.4    1.8
[12/29 22:58:11    355s] [ SimplifyNetlist        ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.6    1.4
[12/29 22:58:11    355s] [ AreaOpt                ]      2   0:00:01.3  (   3.9 % )     0:00:01.6 /  0:00:03.2    2.0
[12/29 22:58:11    355s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:58:11    355s] [ ViewPruning            ]     10   0:00:00.1  (   0.4 % )     0:00:00.2 /  0:00:00.6    2.5
[12/29 22:58:11    355s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.1 % )     0:00:02.3 /  0:00:01.6    0.7
[12/29 22:58:11    355s] [ MetricReport           ]     12   0:00:02.1  (   6.2 % )     0:00:02.1 /  0:00:01.7    0.8
[12/29 22:58:11    355s] [ DrvReport              ]      2   0:00:01.8  (   5.4 % )     0:00:01.8 /  0:00:00.4    0.2
[12/29 22:58:11    355s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.8
[12/29 22:58:11    355s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.1 % )     0:00:04.8 /  0:00:06.7    1.4
[12/29 22:58:11    355s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.4
[12/29 22:58:11    355s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:58:11    355s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    2.0
[12/29 22:58:11    355s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 22:58:11    355s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/29 22:58:11    355s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.8
[12/29 22:58:11    355s] [ RefinePlace            ]      3   0:00:05.3  (  15.7 % )     0:00:05.3 /  0:00:07.5    1.4
[12/29 22:58:11    355s] [ DetailPlaceInit        ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[12/29 22:58:11    355s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:01.1    2.1
[12/29 22:58:11    355s] [ ExtractRC              ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.4
[12/29 22:58:11    355s] [ UpdateTimingGraph      ]      6   0:00:00.2  (   0.7 % )     0:00:01.9 /  0:00:06.6    3.4
[12/29 22:58:11    355s] [ FullDelayCalc          ]      3   0:00:01.8  (   5.3 % )     0:00:01.8 /  0:00:06.8    3.8
[12/29 22:58:11    355s] [ TimingUpdate           ]     27   0:00:00.9  (   2.6 % )     0:00:00.9 /  0:00:03.3    3.8
[12/29 22:58:11    355s] [ TimingReport           ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.5
[12/29 22:58:11    355s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/29 22:58:11    355s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.4
[12/29 22:58:11    355s] [ MISC                   ]          0:00:05.8  (  17.3 % )     0:00:05.8 /  0:00:01.7    0.3
[12/29 22:58:11    355s] ---------------------------------------------------------------------------------------------
[12/29 22:58:11    355s]  optDesign #1 TOTAL                 0:00:33.6  ( 100.0 % )     0:00:33.6 /  0:00:30.9    0.9
[12/29 22:58:11    355s] ---------------------------------------------------------------------------------------------
[12/29 22:58:11    355s] 
[12/29 22:58:11    355s] 
[12/29 22:58:11    355s] TimeStamp Deleting Cell Server Begin ...
[12/29 22:58:11    355s] 
[12/29 22:58:11    355s] TimeStamp Deleting Cell Server End ...
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
[12/29 23:04:31    373s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/29 23:04:31    373s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/29 23:04:31    373s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/29 23:04:31    373s] <CMD> routeDesign -globalDetail
[12/29 23:04:31    373s] ### Time Record (routeDesign) is installed.
[12/29 23:04:31    373s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3582.77 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    373s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/29 23:04:31    373s] #**INFO: setDesignMode -flowEffort standard
[12/29 23:04:31    373s] #**INFO: setDesignMode -powerEffort none
[12/29 23:04:31    373s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/29 23:04:31    373s] **INFO: User settings:
[12/29 23:04:31    373s] setNanoRouteMode -route_detail_auto_stop                    false
[12/29 23:04:31    373s] setNanoRouteMode -route_detail_end_iteration                1
[12/29 23:04:31    373s] setNanoRouteMode -route_detail_fix_antenna                  true
[12/29 23:04:31    373s] setNanoRouteMode -route_detail_post_route_litho_repair      false
[12/29 23:04:31    373s] setNanoRouteMode -route_route_side                          front
[12/29 23:04:31    373s] setNanoRouteMode -route_extract_third_party_compatible      false
[12/29 23:04:31    373s] setNanoRouteMode -route_global_exp_timing_driven_std_delay  58.5
[12/29 23:04:31    373s] setNanoRouteMode -route_bottom_routing_layer                1
[12/29 23:04:31    373s] setNanoRouteMode -route_antenna_diode_insertion             false
[12/29 23:04:31    373s] setNanoRouteMode -route_selected_net_only                   false
[12/29 23:04:31    373s] setNanoRouteMode -route_top_routing_layer                   5
[12/29 23:04:31    373s] setNanoRouteMode -route_with_eco                            false
[12/29 23:04:31    373s] setNanoRouteMode -route_with_litho_driven                   false
[12/29 23:04:31    373s] setNanoRouteMode -route_with_si_driven                      false
[12/29 23:04:31    373s] setNanoRouteMode -route_with_timing_driven                  false
[12/29 23:04:31    373s] setDesignMode -process                                      130
[12/29 23:04:31    373s] setExtractRCMode -coupling_c_th                             0.4
[12/29 23:04:31    373s] setExtractRCMode -engine                                    preRoute
[12/29 23:04:31    373s] setExtractRCMode -relative_c_th                             1
[12/29 23:04:31    373s] setExtractRCMode -total_c_th                                0
[12/29 23:04:31    373s] setDelayCalMode -enable_high_fanout                         true
[12/29 23:04:31    373s] setDelayCalMode -eng_enablePrePlacedFlow                    false
[12/29 23:04:31    373s] setDelayCalMode -engine                                     aae
[12/29 23:04:31    373s] setDelayCalMode -ignoreNetLoad                              false
[12/29 23:04:31    373s] setDelayCalMode -socv_accuracy_mode                         low
[12/29 23:04:31    373s] setSIMode -separate_delta_delay_on_data                     true
[12/29 23:04:31    373s] 
[12/29 23:04:31    373s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/29 23:04:31    373s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/29 23:04:31    373s] OPERPROF: Starting checkPlace at level 1, MEM:5481.7M, EPOCH TIME: 1735509871.371223
[12/29 23:04:31    373s] Processing tracks to init pin-track alignment.
[12/29 23:04:31    373s] z: 2, totalTracks: 1
[12/29 23:04:31    373s] z: 4, totalTracks: 1
[12/29 23:04:31    373s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 23:04:31    373s] Cell fpga_top LLGs are deleted
[12/29 23:04:31    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:04:31    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:04:31    373s] # Building fpga_top llgBox search-tree.
[12/29 23:04:31    373s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5481.7M, EPOCH TIME: 1735509871.375107
[12/29 23:04:31    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:04:31    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:04:31    373s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5481.7M, EPOCH TIME: 1735509871.375320
[12/29 23:04:31    373s] Max number of tech site patterns supported in site array is 256.
[12/29 23:04:31    373s] Core basic site is CoreSite
[12/29 23:04:31    373s] After signature check, allow fast init is false, keep pre-filter is true.
[12/29 23:04:31    373s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/29 23:04:31    373s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/29 23:04:31    373s] SiteArray: use 1,175,552 bytes
[12/29 23:04:31    373s] SiteArray: current memory after site array memory allocation 5481.7M
[12/29 23:04:31    373s] SiteArray: FP blocked sites are writable
[12/29 23:04:31    373s] Keep-away cache is enable on metals: 1-5
[12/29 23:04:31    373s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/29 23:04:31    373s] Atter site array init, number of instance map data is 0.
[12/29 23:04:31    373s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.026, REAL:0.020, MEM:5481.7M, EPOCH TIME: 1735509871.395147
[12/29 23:04:31    373s] 
[12/29 23:04:31    373s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:04:31    373s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:04:31    373s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.021, MEM:5481.7M, EPOCH TIME: 1735509871.396061
[12/29 23:04:31    373s] Begin checking placement ... (start mem=5481.7M, init mem=5481.7M)
[12/29 23:04:31    373s] Begin checking exclusive groups violation ...
[12/29 23:04:31    373s] There are 0 groups to check, max #box is 0, total #box is 0
[12/29 23:04:31    373s] Finished checking exclusive groups violations. Found 0 Vio.
[12/29 23:04:31    374s] 
[12/29 23:04:31    374s] Running CheckPlace using 8 threads!...
[12/29 23:04:31    374s] 
[12/29 23:04:31    374s] ...checkPlace MT is done!
[12/29 23:04:31    374s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:5449.7M, EPOCH TIME: 1735509871.442116
[12/29 23:04:31    374s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:5449.7M, EPOCH TIME: 1735509871.445363
[12/29 23:04:31    374s] *info: Placed = 8693          
[12/29 23:04:31    374s] *info: Unplaced = 0           
[12/29 23:04:31    374s] Placement Density:36.48%(144591/396267)
[12/29 23:04:31    374s] Placement Density (including fixed std cells):36.48%(144591/396267)
[12/29 23:04:31    374s] Cell fpga_top LLGs are deleted
[12/29 23:04:31    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8693).
[12/29 23:04:31    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:04:31    374s] # Resetting pin-track-align track data.
[12/29 23:04:31    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:04:31    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:04:31    374s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=5449.7M)
[12/29 23:04:31    374s] OPERPROF: Finished checkPlace at level 1, CPU:0.126, REAL:0.078, MEM:5449.7M, EPOCH TIME: 1735509871.449088
[12/29 23:04:31    374s] 
[12/29 23:04:31    374s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/29 23:04:31    374s] *** Changed status on (2) nets in Clock.
[12/29 23:04:31    374s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=5449.7M) ***
[12/29 23:04:31    374s] 
[12/29 23:04:31    374s] globalDetailRoute
[12/29 23:04:31    374s] 
[12/29 23:04:31    374s] #Start globalDetailRoute on Sun Dec 29 23:04:31 2024
[12/29 23:04:31    374s] #
[12/29 23:04:31    374s] ### Time Record (globalDetailRoute) is installed.
[12/29 23:04:31    374s] ### Time Record (Pre Callback) is installed.
[12/29 23:04:31    374s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 23:04:31    374s] ### Time Record (Pre Callback) is uninstalled.
[12/29 23:04:31    374s] ### Time Record (DB Import) is installed.
[12/29 23:04:31    374s] ### Time Record (Timing Data Generation) is installed.
[12/29 23:04:31    374s] ### Time Record (Timing Data Generation) is uninstalled.
[12/29 23:04:31    374s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:04:31    374s] ### Net info: total nets: 11484
[12/29 23:04:31    374s] ### Net info: dirty nets: 32
[12/29 23:04:31    374s] ### Net info: marked as disconnected nets: 0
[12/29 23:04:31    374s] ### Net info: fully routed nets: 2
[12/29 23:04:31    374s] ### Net info: trivial (< 2 pins) nets: 2675
[12/29 23:04:31    374s] ### Net info: unrouted nets: 8807
[12/29 23:04:31    374s] ### Net info: re-extraction nets: 0
[12/29 23:04:31    374s] ### Net info: ignored nets: 0
[12/29 23:04:31    374s] ### Net info: skip routing nets: 0
[12/29 23:04:31    374s] ### import design signature (11): route=1895077886 fixed_route=438559294 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1302839585 dirty_area=0 del_dirty_area=0 cell=772651813 placement=6931919 pin_access=1411867574 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=438559294 sns=438559294 ppa_info=1210027593
[12/29 23:04:31    374s] ### Time Record (DB Import) is uninstalled.
[12/29 23:04:31    374s] #NanoRoute Version 23.31-s109_1 NR240401-0735/23_11-UB
[12/29 23:04:31    374s] ### Time Record (Data Preparation) is installed.
[12/29 23:04:31    374s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:04:31    374s] ### Time Record (Global Routing) is installed.
[12/29 23:04:31    374s] ### Time Record (Global Routing) is uninstalled.
[12/29 23:04:31    374s] #Total number of trivial nets (e.g. < 2 pins) = 2707 (skipped).
[12/29 23:04:31    374s] #Total number of routable nets = 8777.
[12/29 23:04:31    374s] #Total number of nets in the design = 11484.
[12/29 23:04:31    374s] #8775 routable nets do not have any wires.
[12/29 23:04:31    374s] #2 routable nets have routed wires.
[12/29 23:04:31    374s] #8775 nets will be global routed.
[12/29 23:04:31    374s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/29 23:04:31    374s] #Using multithreading with 8 threads.
[12/29 23:04:31    374s] ### Time Record (Data Preparation) is installed.
[12/29 23:04:31    374s] #Start routing data preparation on Sun Dec 29 23:04:31 2024
[12/29 23:04:31    374s] #
[12/29 23:04:31    374s] ### Time Record (Cell Pin Access) is installed.
[12/29 23:04:31    374s] #Rebuild pin access data for design.
[12/29 23:04:31    374s] #Initial pin access analysis.
[12/29 23:04:31    374s] #Detail pin access analysis.
[12/29 23:04:31    374s] ### Time Record (Cell Pin Access) is uninstalled.
[12/29 23:04:31    374s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 23:04:31    374s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 23:04:31    374s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/29 23:04:31    374s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/29 23:04:31    374s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/29 23:04:31    374s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/29 23:04:31    374s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/29 23:04:31    374s] #pin_access_rlayer=2(met2)
[12/29 23:04:31    374s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/29 23:04:31    374s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/29 23:04:31    374s] #enable_dpt_layer_shield=F
[12/29 23:04:31    374s] #has_line_end_grid=F
[12/29 23:04:31    374s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3606.11 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    374s] #Regenerating Ggrids automatically.
[12/29 23:04:31    374s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/29 23:04:31    374s] #Using automatically generated G-grids.
[12/29 23:04:31    375s] #Done routing data preparation.
[12/29 23:04:31    375s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3608.15 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #Finished routing data preparation on Sun Dec 29 23:04:31 2024
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #Cpu time = 00:00:01
[12/29 23:04:31    375s] #Elapsed time = 00:00:00
[12/29 23:04:31    375s] #Increased memory = 16.10 (MB)
[12/29 23:04:31    375s] #Total memory = 3608.40 (MB)
[12/29 23:04:31    375s] #Peak memory = 4899.24 (MB)
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:04:31    375s] ### Time Record (Global Routing) is installed.
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #Start global routing on Sun Dec 29 23:04:31 2024
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #Start global routing initialization on Sun Dec 29 23:04:31 2024
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #Number of eco nets is 0
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #Start global routing data preparation on Sun Dec 29 23:04:31 2024
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] ### build_merged_routing_blockage_rect_list starts on Sun Dec 29 23:04:31 2024 with memory = 3608.40 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:04:31    375s] #Start routing resource analysis on Sun Dec 29 23:04:31 2024
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] ### init_is_bin_blocked starts on Sun Dec 29 23:04:31 2024 with memory = 3608.40 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.98 [8]--
[12/29 23:04:31    375s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Dec 29 23:04:31 2024 with memory = 3611.14 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --5.09 [8]--
[12/29 23:04:31    375s] ### adjust_flow_cap starts on Sun Dec 29 23:04:31 2024 with memory = 3610.78 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.43 [8]--
[12/29 23:04:31    375s] ### adjust_flow_per_partial_route_obs starts on Sun Dec 29 23:04:31 2024 with memory = 3611.57 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.97 [8]--
[12/29 23:04:31    375s] ### set_via_blocked starts on Sun Dec 29 23:04:31 2024 with memory = 3611.57 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.39 [8]--
[12/29 23:04:31    375s] ### copy_flow starts on Sun Dec 29 23:04:31 2024 with memory = 3612.31 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.38 [8]--
[12/29 23:04:31    375s] #Routing resource analysis is done on Sun Dec 29 23:04:31 2024
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] ### report_flow_cap starts on Sun Dec 29 23:04:31 2024 with memory = 3612.31 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] #  Resource Analysis:
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/29 23:04:31    375s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/29 23:04:31    375s] #  --------------------------------------------------------------
[12/29 23:04:31    375s] #  met1           H        1384        2085       29756    50.22%
[12/29 23:04:31    375s] #  met2           V        1721        1722       29756    45.86%
[12/29 23:04:31    375s] #  met3           H        1312        1283       29756    45.86%
[12/29 23:04:31    375s] #  met4           V        1103        1472       29756    52.38%
[12/29 23:04:31    375s] #  met5           H         187         249       29756    55.43%
[12/29 23:04:31    375s] #  --------------------------------------------------------------
[12/29 23:04:31    375s] #  Total                   5708      54.74%      148780    49.95%
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #  1 nets (0.01%) with 1 preferred extra spacing.
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.32 [8]--
[12/29 23:04:31    375s] ### analyze_m2_tracks starts on Sun Dec 29 23:04:31 2024 with memory = 3612.31 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.98 [8]--
[12/29 23:04:31    375s] ### report_initial_resource starts on Sun Dec 29 23:04:31 2024 with memory = 3612.31 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.97 [8]--
[12/29 23:04:31    375s] ### mark_pg_pins_accessibility starts on Sun Dec 29 23:04:31 2024 with memory = 3612.31 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.99 [8]--
[12/29 23:04:31    375s] ### set_net_region starts on Sun Dec 29 23:04:31 2024 with memory = 3612.31 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.99 [8]--
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #Global routing data preparation is done on Sun Dec 29 23:04:31 2024
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3612.31 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] ### prepare_level starts on Sun Dec 29 23:04:31 2024 with memory = 3612.31 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### init level 1 starts on Sun Dec 29 23:04:31 2024 with memory = 3612.31 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:04:31    375s] ### Level 1 hgrid = 172 X 173
[12/29 23:04:31    375s] ### init level 2 starts on Sun Dec 29 23:04:31 2024 with memory = 3612.31 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.16 [8]--
[12/29 23:04:31    375s] ### Level 2 hgrid = 43 X 44  (large_net only)
[12/29 23:04:31    375s] ### init level 3 starts on Sun Dec 29 23:04:31 2024 with memory = 3613.18 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.35 [8]--
[12/29 23:04:31    375s] ### Level 3 hgrid = 11 X 11  (large_net only)
[12/29 23:04:31    375s] ### prepare_level_flow starts on Sun Dec 29 23:04:31 2024 with memory = 3613.44 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### init_flow_edge starts on Sun Dec 29 23:04:31 2024 with memory = 3613.44 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.28 [8]--
[12/29 23:04:31    375s] ### init_flow_edge starts on Sun Dec 29 23:04:31 2024 with memory = 3613.44 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.55 [8]--
[12/29 23:04:31    375s] ### init_flow_edge starts on Sun Dec 29 23:04:31 2024 with memory = 3613.44 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.29 [8]--
[12/29 23:04:31    375s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.94 [8]--
[12/29 23:04:31    375s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.76 [8]--
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #Global routing initialization is done on Sun Dec 29 23:04:31 2024
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3613.44 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] #
[12/29 23:04:31    375s] ### routing large nets 
[12/29 23:04:31    375s] #start global routing iteration 1...
[12/29 23:04:31    375s] ### init_flow_edge starts on Sun Dec 29 23:04:31 2024 with memory = 3613.44 (MB), peak = 4899.24 (MB)
[12/29 23:04:31    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.37 [8]--
[12/29 23:04:31    375s] ### routing at level 3 (topmost level) iter 0
[12/29 23:04:31    375s] ### Uniform Hboxes (3x3)
[12/29 23:04:31    375s] ### routing at level 2 iter 0 for 0 hboxes
[12/29 23:04:32    375s] ### Uniform Hboxes (11x11)
[12/29 23:04:32    375s] ### routing at level 1 iter 0 for 0 hboxes
[12/29 23:04:32    375s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3623.18 (MB), peak = 4899.24 (MB)
[12/29 23:04:32    375s] #
[12/29 23:04:32    375s] #start global routing iteration 2...
[12/29 23:04:32    375s] ### init_flow_edge starts on Sun Dec 29 23:04:32 2024 with memory = 3623.18 (MB), peak = 4899.24 (MB)
[12/29 23:04:32    375s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.31 [8]--
[12/29 23:04:32    375s] ### cal_flow starts on Sun Dec 29 23:04:32 2024 with memory = 3622.61 (MB), peak = 4899.24 (MB)
[12/29 23:04:32    375s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.99 [8]--
[12/29 23:04:32    375s] ### routing at level 1 (topmost level) iter 0
[12/29 23:04:33    376s] ### measure_qor starts on Sun Dec 29 23:04:33 2024 with memory = 3636.14 (MB), peak = 4899.24 (MB)
[12/29 23:04:33    376s] ### measure_congestion starts on Sun Dec 29 23:04:33 2024 with memory = 3636.14 (MB), peak = 4899.24 (MB)
[12/29 23:04:33    376s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.99 [8]--
[12/29 23:04:33    376s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.84 [8]--
[12/29 23:04:33    376s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3634.29 (MB), peak = 4899.24 (MB)
[12/29 23:04:33    376s] #
[12/29 23:04:33    376s] #start global routing iteration 3...
[12/29 23:04:33    376s] ### routing at level 1 (topmost level) iter 1
[12/29 23:04:34    377s] ### measure_qor starts on Sun Dec 29 23:04:34 2024 with memory = 3638.63 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### measure_congestion starts on Sun Dec 29 23:04:34 2024 with memory = 3638.63 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:04:34    377s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --2.90 [8]--
[12/29 23:04:34    377s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3636.30 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] ### route_end starts on Sun Dec 29 23:04:34 2024 with memory = 3636.30 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #Total number of trivial nets (e.g. < 2 pins) = 2707 (skipped).
[12/29 23:04:34    377s] #Total number of routable nets = 8777.
[12/29 23:04:34    377s] #Total number of nets in the design = 11484.
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #8777 routable nets have routed wires.
[12/29 23:04:34    377s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #Routed nets constraints summary:
[12/29 23:04:34    377s] #-----------------------------
[12/29 23:04:34    377s] #        Rules   Unconstrained  
[12/29 23:04:34    377s] #-----------------------------
[12/29 23:04:34    377s] #      Default            8775  
[12/29 23:04:34    377s] #-----------------------------
[12/29 23:04:34    377s] #        Total            8775  
[12/29 23:04:34    377s] #-----------------------------
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #Routing constraints summary of the whole design:
[12/29 23:04:34    377s] #------------------------------------------------
[12/29 23:04:34    377s] #        Rules   Pref Extra Space   Unconstrained  
[12/29 23:04:34    377s] #------------------------------------------------
[12/29 23:04:34    377s] #      Default                  1            8776  
[12/29 23:04:34    377s] #------------------------------------------------
[12/29 23:04:34    377s] #        Total                  1            8776  
[12/29 23:04:34    377s] #------------------------------------------------
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] ### adjust_flow_per_partial_route_obs starts on Sun Dec 29 23:04:34 2024 with memory = 3636.30 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --1.02 [8]--
[12/29 23:04:34    377s] ### cal_base_flow starts on Sun Dec 29 23:04:34 2024 with memory = 3636.30 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### init_flow_edge starts on Sun Dec 29 23:04:34 2024 with memory = 3636.30 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --2.48 [8]--
[12/29 23:04:34    377s] ### cal_flow starts on Sun Dec 29 23:04:34 2024 with memory = 3636.41 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:04:34    377s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --1.08 [8]--
[12/29 23:04:34    377s] ### report_overcon starts on Sun Dec 29 23:04:34 2024 with memory = 3636.41 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #                 OverCon       OverCon       OverCon          
[12/29 23:04:34    377s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/29 23:04:34    377s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[12/29 23:04:34    377s] #  --------------------------------------------------------------------------
[12/29 23:04:34    377s] #  met1          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.23  
[12/29 23:04:34    377s] #  met2          0(0.00%)      0(0.00%)      1(0.01%)   (0.01%)     0.14  
[12/29 23:04:34    377s] #  met3          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.17  
[12/29 23:04:34    377s] #  met4          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[12/29 23:04:34    377s] #  met5          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[12/29 23:04:34    377s] #  --------------------------------------------------------------------------
[12/29 23:04:34    377s] #     Total      0(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[12/29 23:04:34    377s] #  Overflow after GR: 0.00% H + 0.00% V
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:04:34    377s] ### cal_base_flow starts on Sun Dec 29 23:04:34 2024 with memory = 3636.41 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### init_flow_edge starts on Sun Dec 29 23:04:34 2024 with memory = 3636.41 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --2.29 [8]--
[12/29 23:04:34    377s] ### cal_flow starts on Sun Dec 29 23:04:34 2024 with memory = 3636.42 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:04:34    377s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --1.08 [8]--
[12/29 23:04:34    377s] ### generate_cong_map_content starts on Sun Dec 29 23:04:34 2024 with memory = 3636.42 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### Sync with Inovus CongMap starts on Sun Dec 29 23:04:34 2024 with memory = 3636.41 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] #Hotspot report including placement blocked areas
[12/29 23:04:34    377s] OPERPROF: Starting HotSpotCal at level 1, MEM:5629.9M, EPOCH TIME: 1735509874.440237
[12/29 23:04:34    377s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/29 23:04:34    377s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/29 23:04:34    377s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/29 23:04:34    377s] [hotspot] |     met1(H)    |              4.89 |             64.44 |   728.63   712.08   761.75   745.20 |
[12/29 23:04:34    377s] [hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[12/29 23:04:34    377s] [hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[12/29 23:04:34    377s] [hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[12/29 23:04:34    377s] [hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[12/29 23:04:34    377s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/29 23:04:34    377s] [hotspot] |      worst     |   (met1)     4.89 |   (met1)    64.44 |                                     |
[12/29 23:04:34    377s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/29 23:04:34    377s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/29 23:04:34    377s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/29 23:04:34    377s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/29 23:04:34    377s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/29 23:04:34    377s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/29 23:04:34    377s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.061, REAL:0.027, MEM:5629.9M, EPOCH TIME: 1735509874.467370
[12/29 23:04:34    377s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.17 [8]--
[12/29 23:04:34    377s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.17 [8]--
[12/29 23:04:34    377s] ### update starts on Sun Dec 29 23:04:34 2024 with memory = 3631.79 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] #Complete Global Routing.
[12/29 23:04:34    377s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #  Routing Statistics
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #-------------+-----------+------+
[12/29 23:04:34    377s] #  Layer      | Length(um)|  Vias|
[12/29 23:04:34    377s] #-------------+-----------+------+
[12/29 23:04:34    377s] #  poly ( 0H) |          0|     0|
[12/29 23:04:34    377s] #  met1 ( 1H) |      18114| 27069|
[12/29 23:04:34    377s] #  met2 ( 2V) |     157395| 14905|
[12/29 23:04:34    377s] #  met3 ( 3H) |     161989|  1183|
[12/29 23:04:34    377s] #  met4 ( 4V) |      31981|   125|
[12/29 23:04:34    377s] #  met5 ( 5H) |       8277|     0|
[12/29 23:04:34    377s] #-------------+-----------+------+
[12/29 23:04:34    377s] #  Total      |     377755| 43282|
[12/29 23:04:34    377s] #-------------+-----------+------+
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:04:34    377s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.37 [8]--
[12/29 23:04:34    377s] ### report_overcon starts on Sun Dec 29 23:04:34 2024 with memory = 3631.79 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.97 [8]--
[12/29 23:04:34    377s] ### report_overcon starts on Sun Dec 29 23:04:34 2024 with memory = 3631.79 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] #Max overcon = 3 tracks.
[12/29 23:04:34    377s] #Total overcon = 0.00%.
[12/29 23:04:34    377s] #Worst layer Gcell overcon rate = 0.00%.
[12/29 23:04:34    377s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:04:34    377s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.59 [8]--
[12/29 23:04:34    377s] ### global_route design signature (14): route=1709944645 net_attr=1743264520
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #Global routing statistics:
[12/29 23:04:34    377s] #Cpu time = 00:00:03
[12/29 23:04:34    377s] #Elapsed time = 00:00:03
[12/29 23:04:34    377s] #Increased memory = 23.38 (MB)
[12/29 23:04:34    377s] #Total memory = 3631.79 (MB)
[12/29 23:04:34    377s] #Peak memory = 4899.24 (MB)
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #Finished global routing on Sun Dec 29 23:04:34 2024
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] #
[12/29 23:04:34    377s] ### Time Record (Global Routing) is uninstalled.
[12/29 23:04:34    377s] ### Time Record (Data Preparation) is installed.
[12/29 23:04:34    377s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:04:34    377s] ### track-assign external-init starts on Sun Dec 29 23:04:34 2024 with memory = 3628.73 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### Time Record (Track Assignment) is installed.
[12/29 23:04:34    377s] ### Time Record (Data Preparation) is installed.
[12/29 23:04:34    377s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:04:34    377s] ### Time Record (Track Assignment) is uninstalled.
[12/29 23:04:34    377s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.17 [8]--
[12/29 23:04:34    377s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3628.73 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### track-assign engine-init starts on Sun Dec 29 23:04:34 2024 with memory = 3628.73 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] ### Time Record (Track Assignment) is installed.
[12/29 23:04:34    377s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.23 [8]--
[12/29 23:04:34    377s] ### track-assign core-engine starts on Sun Dec 29 23:04:34 2024 with memory = 3628.73 (MB), peak = 4899.24 (MB)
[12/29 23:04:34    377s] #Start Track Assignment.
[12/29 23:04:34    378s] #Done with 9914 horizontal wires in 6 hboxes and 9662 vertical wires in 6 hboxes.
[12/29 23:04:35    379s] #Done with 2657 horizontal wires in 6 hboxes and 1842 vertical wires in 6 hboxes.
[12/29 23:04:35    379s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[12/29 23:04:35    379s] #
[12/29 23:04:35    379s] #Track assignment summary:
[12/29 23:04:35    379s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/29 23:04:35    379s] #------------------------------------------------------------------------
[12/29 23:04:35    379s] # met1       17838.71 	  0.01%  	  0.00% 	  0.01%
[12/29 23:04:35    379s] # met2      149760.46 	  0.03%  	  0.00% 	  0.00%
[12/29 23:04:35    379s] # met3      155730.39 	  0.16%  	  0.00% 	  0.06%
[12/29 23:04:35    379s] # met4       30801.92 	  0.00%  	  0.00% 	  0.00%
[12/29 23:04:35    379s] # met5        8224.58 	  0.00%  	  0.00% 	  0.00%
[12/29 23:04:35    379s] #------------------------------------------------------------------------
[12/29 23:04:35    379s] # All      362356.05  	  0.08% 	  0.00% 	  0.00%
[12/29 23:04:35    379s] #Complete Track Assignment.
[12/29 23:04:35    379s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:04:35    379s] #
[12/29 23:04:35    379s] #  Routing Statistics
[12/29 23:04:35    379s] #
[12/29 23:04:35    379s] #-------------+-----------+------+
[12/29 23:04:35    379s] #  Layer      | Length(um)|  Vias|
[12/29 23:04:35    379s] #-------------+-----------+------+
[12/29 23:04:35    379s] #  poly ( 0H) |          0|     0|
[12/29 23:04:35    379s] #  met1 ( 1H) |      17829| 27069|
[12/29 23:04:35    379s] #  met2 ( 2V) |     155924| 14905|
[12/29 23:04:35    379s] #  met3 ( 3H) |     159306|  1183|
[12/29 23:04:35    379s] #  met4 ( 4V) |      31809|   125|
[12/29 23:04:35    379s] #  met5 ( 5H) |       8290|     0|
[12/29 23:04:35    379s] #-------------+-----------+------+
[12/29 23:04:35    379s] #  Total      |     373157| 43282|
[12/29 23:04:35    379s] #-------------+-----------+------+
[12/29 23:04:35    379s] #
[12/29 23:04:35    379s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:04:35    379s] ### track_assign design signature (17): route=509996830
[12/29 23:04:35    379s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.5 GB, peak:4.8 GB --1.29 [8]--
[12/29 23:04:35    379s] ### Time Record (Track Assignment) is uninstalled.
[12/29 23:04:35    379s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3624.11 (MB), peak = 4899.24 (MB)
[12/29 23:04:35    379s] #
[12/29 23:04:35    379s] #number of short segments in preferred routing layers
[12/29 23:04:35    379s] #	
[12/29 23:04:35    379s] #	
[12/29 23:04:35    379s] #
[12/29 23:04:35    379s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/29 23:04:35    379s] #Cpu time = 00:00:05
[12/29 23:04:35    379s] #Elapsed time = 00:00:04
[12/29 23:04:35    379s] #Increased memory = 32.33 (MB)
[12/29 23:04:35    379s] #Total memory = 3624.38 (MB)
[12/29 23:04:35    379s] #Peak memory = 4899.24 (MB)
[12/29 23:04:35    379s] #Using multithreading with 8 threads.
[12/29 23:04:35    379s] ### Time Record (Detail Routing) is installed.
[12/29 23:04:35    379s] ### Time Record (Data Preparation) is installed.
[12/29 23:04:35    379s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:04:35    379s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 23:04:35    379s] #
[12/29 23:04:35    379s] #Start Detail Routing..
[12/29 23:04:35    379s] #start initial detail routing ...
[12/29 23:04:35    379s] ### Design has 0 dirty nets, 11486 dirty-areas)
[12/29 23:04:56    435s] #   number of violations = 111
[12/29 23:04:56    435s] #
[12/29 23:04:56    435s] #  By Layer and Type:
[12/29 23:04:56    435s] #
[12/29 23:04:56    435s] #---------+-------+------+-------+
[12/29 23:04:56    435s] #  -      | MetSpc| Short| Totals|
[12/29 23:04:56    435s] #---------+-------+------+-------+
[12/29 23:04:56    435s] #  met1   |      0|     0|      0|
[12/29 23:04:56    435s] #  met2   |      2|   100|    102|
[12/29 23:04:56    435s] #  met3   |      6|     3|      9|
[12/29 23:04:56    435s] #  Totals |      8|   103|    111|
[12/29 23:04:56    435s] #---------+-------+------+-------+
[12/29 23:04:56    435s] #
[12/29 23:04:56    435s] #5081 out of 8745 instances (58.1%) need to be verified(marked ipoed), dirty area = 2.6%.
[12/29 23:05:04    453s] ### Gcell dirty-map stats: routing = 42.62%, drc-check-only = 17.68%, dirty-area = 26.92%
[12/29 23:05:04    453s] ### Gcell ext dirty-map stats: fill = 6506[21.86%] (met1 = 4634[15.57%], met2 = 5526[18.57%], met3 = 5383[18.09%], met4 = 2231[7.50%], met5 = 512[1.72%]), total gcell = 29756
[12/29 23:05:04    453s] #   number of violations = 111
[12/29 23:05:04    453s] #
[12/29 23:05:04    453s] #  By Layer and Type:
[12/29 23:05:04    453s] #
[12/29 23:05:04    453s] #---------+-------+------+-------+
[12/29 23:05:04    453s] #  -      | MetSpc| Short| Totals|
[12/29 23:05:04    453s] #---------+-------+------+-------+
[12/29 23:05:04    453s] #  met1   |      0|     0|      0|
[12/29 23:05:04    453s] #  met2   |      2|   100|    102|
[12/29 23:05:04    453s] #  met3   |      6|     3|      9|
[12/29 23:05:04    453s] #  Totals |      8|   103|    111|
[12/29 23:05:04    453s] #---------+-------+------+-------+
[12/29 23:05:04    453s] #
[12/29 23:05:04    453s] #cpu time = 00:01:14, elapsed time = 00:00:29, memory = 3719.59 (MB), peak = 4899.24 (MB)
[12/29 23:05:04    453s] #start 1st optimization iteration ...
[12/29 23:05:04    456s] ### Gcell dirty-map stats: routing = 42.62%, drc-check-only = 17.68%, dirty-area = 26.92%
[12/29 23:05:04    456s] ### Gcell ext dirty-map stats: fill = 6506[21.86%] (met1 = 4634[15.57%], met2 = 5526[18.57%], met3 = 5383[18.09%], met4 = 2251[7.56%], met5 = 512[1.72%]), total gcell = 29756
[12/29 23:05:04    456s] #   number of violations = 28
[12/29 23:05:04    456s] #
[12/29 23:05:04    456s] #  By Layer and Type:
[12/29 23:05:04    456s] #
[12/29 23:05:04    456s] #---------+-------+------+-------+
[12/29 23:05:04    456s] #  -      | MetSpc| Short| Totals|
[12/29 23:05:04    456s] #---------+-------+------+-------+
[12/29 23:05:04    456s] #  met1   |      0|     0|      0|
[12/29 23:05:04    456s] #  met2   |      1|    27|     28|
[12/29 23:05:04    456s] #  Totals |      1|    27|     28|
[12/29 23:05:04    456s] #---------+-------+------+-------+
[12/29 23:05:04    456s] #
[12/29 23:05:04    456s] #    number of process antenna violations = 206
[12/29 23:05:04    456s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3736.46 (MB), peak = 4899.24 (MB)
[12/29 23:05:04    456s] #Complete Detail Routing.
[12/29 23:05:04    456s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:05:04    456s] #
[12/29 23:05:04    456s] #  Routing Statistics
[12/29 23:05:04    456s] #
[12/29 23:05:04    456s] #-------------+-----------+------+
[12/29 23:05:04    456s] #  Layer      | Length(um)|  Vias|
[12/29 23:05:04    456s] #-------------+-----------+------+
[12/29 23:05:04    456s] #  poly ( 0H) |          0|     0|
[12/29 23:05:04    456s] #  met1 ( 1H) |      42083| 31350|
[12/29 23:05:04    456s] #  met2 ( 2V) |     179325| 15106|
[12/29 23:05:04    456s] #  met3 ( 3H) |     137489|  1575|
[12/29 23:05:04    456s] #  met4 ( 4V) |      31889|   120|
[12/29 23:05:04    456s] #  met5 ( 5H) |       8673|     0|
[12/29 23:05:04    456s] #-------------+-----------+------+
[12/29 23:05:04    456s] #  Total      |     399459| 48151|
[12/29 23:05:04    456s] #-------------+-----------+------+
[12/29 23:05:04    456s] #
[12/29 23:05:04    456s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:05:04    456s] #Total number of DRC violations = 28
[12/29 23:05:04    456s] ### Time Record (Detail Routing) is uninstalled.
[12/29 23:05:04    456s] #Cpu time = 00:01:17
[12/29 23:05:04    456s] #Elapsed time = 00:00:29
[12/29 23:05:04    456s] #Increased memory = 76.57 (MB)
[12/29 23:05:04    456s] #Total memory = 3700.95 (MB)
[12/29 23:05:04    456s] #Peak memory = 4899.24 (MB)
[12/29 23:05:04    456s] ### Time Record (Antenna Fixing) is installed.
[12/29 23:05:04    456s] #
[12/29 23:05:04    456s] #start routing for process antenna violation fix ...
[12/29 23:05:04    456s] ### Time Record (Data Preparation) is installed.
[12/29 23:05:04    456s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:05:04    456s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 23:05:04    456s] #- start antenna fix number of process antenna vio = 76.
[12/29 23:05:04    456s] #- start antenna fix number of net violated process antenna rule = 46.
[12/29 23:05:05    459s] #
[12/29 23:05:05    459s] #  By Layer and Type:
[12/29 23:05:05    459s] #
[12/29 23:05:05    459s] #---------+-------+------+-------+
[12/29 23:05:05    459s] #  -      | MetSpc| Short| Totals|
[12/29 23:05:05    459s] #---------+-------+------+-------+
[12/29 23:05:05    459s] #  met1   |      0|     0|      0|
[12/29 23:05:05    459s] #  met2   |      1|    27|     28|
[12/29 23:05:05    459s] #  Totals |      1|    27|     28|
[12/29 23:05:05    459s] #---------+-------+------+-------+
[12/29 23:05:05    459s] #
[12/29 23:05:05    459s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3725.19 (MB), peak = 4899.24 (MB)
[12/29 23:05:05    459s] #
[12/29 23:05:05    459s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:05:05    459s] #
[12/29 23:05:05    459s] #  Routing Statistics
[12/29 23:05:05    459s] #
[12/29 23:05:05    459s] #-------------+-----------+------+
[12/29 23:05:05    459s] #  Layer      | Length(um)|  Vias|
[12/29 23:05:05    459s] #-------------+-----------+------+
[12/29 23:05:05    459s] #  poly ( 0H) |          0|     0|
[12/29 23:05:05    459s] #  met1 ( 1H) |      42083| 31350|
[12/29 23:05:05    459s] #  met2 ( 2V) |     179218| 15152|
[12/29 23:05:05    459s] #  met3 ( 3H) |     137277|  1701|
[12/29 23:05:05    459s] #  met4 ( 4V) |      32041|   190|
[12/29 23:05:05    459s] #  met5 ( 5H) |       8965|     0|
[12/29 23:05:05    459s] #-------------+-----------+------+
[12/29 23:05:05    459s] #  Total      |     399584| 48393|
[12/29 23:05:05    459s] #-------------+-----------+------+
[12/29 23:05:05    459s] #
[12/29 23:05:05    459s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:05:05    459s] #Total number of DRC violations = 28
[12/29 23:05:05    459s] #Total number of process antenna violations = 19
[12/29 23:05:05    459s] #Total number of net violated process antenna rule = 10
[12/29 23:05:05    459s] #
[12/29 23:05:05    459s] #
[12/29 23:05:05    459s] #start delete and reroute for process antenna violation fix ...
[12/29 23:05:06    465s] #- start antenna fix number of process antenna vio = 15.
[12/29 23:05:06    465s] #- start antenna fix number of net violated process antenna rule = 7.
[12/29 23:05:07    467s] #- start antenna fix number of process antenna vio = 3.
[12/29 23:05:07    467s] #- start antenna fix number of net violated process antenna rule = 1.
[12/29 23:05:07    468s] #- start antenna fix number of process antenna vio = 3.
[12/29 23:05:07    468s] #- start antenna fix number of net violated process antenna rule = 1.
[12/29 23:05:07    469s] #- start antenna fix number of process antenna vio = 3.
[12/29 23:05:07    469s] #- start antenna fix number of net violated process antenna rule = 1.
[12/29 23:05:07    469s] #cpu time = 00:00:10, elapsed time = 00:00:02, memory = 3704.71 (MB), peak = 4899.24 (MB)
[12/29 23:05:07    469s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:05:07    469s] #
[12/29 23:05:07    469s] #  Routing Statistics
[12/29 23:05:07    469s] #
[12/29 23:05:07    469s] #-------------+-----------+------+
[12/29 23:05:07    469s] #  Layer      | Length(um)|  Vias|
[12/29 23:05:07    469s] #-------------+-----------+------+
[12/29 23:05:07    469s] #  poly ( 0H) |          0|     0|
[12/29 23:05:07    469s] #  met1 ( 1H) |      42013| 31349|
[12/29 23:05:07    469s] #  met2 ( 2V) |     178913| 15170|
[12/29 23:05:07    469s] #  met3 ( 3H) |     138937|  1772|
[12/29 23:05:07    469s] #  met4 ( 4V) |      32964|   179|
[12/29 23:05:07    469s] #  met5 ( 5H) |       7336|     0|
[12/29 23:05:07    469s] #-------------+-----------+------+
[12/29 23:05:07    469s] #  Total      |     400162| 48470|
[12/29 23:05:07    469s] #-------------+-----------+------+
[12/29 23:05:07    469s] #
[12/29 23:05:07    469s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:05:07    469s] #Total number of DRC violations = 28
[12/29 23:05:07    469s] #Total number of process antenna violations = 3
[12/29 23:05:07    469s] #Total number of net violated process antenna rule = 1
[12/29 23:05:07    469s] #
[12/29 23:05:07    470s] #
[12/29 23:05:07    470s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:05:07    470s] #
[12/29 23:05:07    470s] #  Routing Statistics
[12/29 23:05:07    470s] #
[12/29 23:05:07    470s] #-------------+-----------+------+
[12/29 23:05:07    470s] #  Layer      | Length(um)|  Vias|
[12/29 23:05:07    470s] #-------------+-----------+------+
[12/29 23:05:07    470s] #  poly ( 0H) |          0|     0|
[12/29 23:05:07    470s] #  met1 ( 1H) |      42013| 31349|
[12/29 23:05:07    470s] #  met2 ( 2V) |     178913| 15170|
[12/29 23:05:07    470s] #  met3 ( 3H) |     138937|  1772|
[12/29 23:05:07    470s] #  met4 ( 4V) |      32964|   179|
[12/29 23:05:07    470s] #  met5 ( 5H) |       7336|     0|
[12/29 23:05:07    470s] #-------------+-----------+------+
[12/29 23:05:07    470s] #  Total      |     400162| 48470|
[12/29 23:05:07    470s] #-------------+-----------+------+
[12/29 23:05:07    470s] #
[12/29 23:05:07    470s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:05:07    470s] #Total number of DRC violations = 28
[12/29 23:05:07    470s] #Total number of process antenna violations = 3
[12/29 23:05:07    470s] #Total number of net violated process antenna rule = 1
[12/29 23:05:07    470s] #
[12/29 23:05:07    470s] ### Gcell dirty-map stats: routing = 44.02%, drc-check-only = 16.28%, dirty-area = 26.95%, fix-only = 17.67%
[12/29 23:05:07    470s] ### Gcell ext dirty-map stats: fill = 6665[22.40%] (met1 = 4677[15.72%], met2 = 5578[18.75%], met3 = 5509[18.51%], met4 = 2414[8.11%], met5 = 605[2.03%]), total gcell = 29756
[12/29 23:05:07    470s] ### Time Record (Antenna Fixing) is uninstalled.
[12/29 23:05:07    470s] ### Time Record (Data Preparation) is installed.
[12/29 23:05:07    470s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:05:07    470s] ### Time Record (Post Route Wire Spreading) is installed.
[12/29 23:05:07    470s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 23:05:07    470s] #
[12/29 23:05:07    470s] #Start Post Route wire spreading..
[12/29 23:05:07    470s] ### Time Record (Data Preparation) is installed.
[12/29 23:05:07    470s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:05:07    470s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 23:05:07    470s] #
[12/29 23:05:07    470s] #Start DRC checking..
[12/29 23:05:15    489s] #   number of violations = 28
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] #  By Layer and Type:
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] #---------+-------+------+-------+
[12/29 23:05:15    489s] #  -      | MetSpc| Short| Totals|
[12/29 23:05:15    489s] #---------+-------+------+-------+
[12/29 23:05:15    489s] #  met1   |      0|     0|      0|
[12/29 23:05:15    489s] #  met2   |      1|    27|     28|
[12/29 23:05:15    489s] #  Totals |      1|    27|     28|
[12/29 23:05:15    489s] #---------+-------+------+-------+
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] #cpu time = 00:00:19, elapsed time = 00:00:08, memory = 3731.48 (MB), peak = 4899.24 (MB)
[12/29 23:05:15    489s] #CELL_VIEW fpga_top,init has 28 DRC violations
[12/29 23:05:15    489s] #Total number of DRC violations = 28
[12/29 23:05:15    489s] #Total number of process antenna violations = 3
[12/29 23:05:15    489s] #Total number of net violated process antenna rule = 1
[12/29 23:05:15    489s] ### Time Record (Data Preparation) is installed.
[12/29 23:05:15    489s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] #Start data preparation for wire spreading...
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] #Data preparation is done on Sun Dec 29 23:05:15 2024
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] ### track-assign engine-init starts on Sun Dec 29 23:05:15 2024 with memory = 3702.42 (MB), peak = 4899.24 (MB)
[12/29 23:05:15    489s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --1.11 [8]--
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] #Start Post Route Wire Spread.
[12/29 23:05:15    489s] #Done with 2333 horizontal wires in 11 hboxes and 7018 vertical wires in 11 hboxes.
[12/29 23:05:15    489s] #Complete Post Route Wire Spread.
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] #  Routing Statistics
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] #-------------+-----------+------+
[12/29 23:05:15    489s] #  Layer      | Length(um)|  Vias|
[12/29 23:05:15    489s] #-------------+-----------+------+
[12/29 23:05:15    489s] #  poly ( 0H) |          0|     0|
[12/29 23:05:15    489s] #  met1 ( 1H) |      42708| 31349|
[12/29 23:05:15    489s] #  met2 ( 2V) |     184209| 15170|
[12/29 23:05:15    489s] #  met3 ( 3H) |     140768|  1772|
[12/29 23:05:15    489s] #  met4 ( 4V) |      33377|   179|
[12/29 23:05:15    489s] #  met5 ( 5H) |       7428|     0|
[12/29 23:05:15    489s] #-------------+-----------+------+
[12/29 23:05:15    489s] #  Total      |     408489| 48470|
[12/29 23:05:15    489s] #-------------+-----------+------+
[12/29 23:05:15    489s] #
[12/29 23:05:15    489s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:05:15    490s] ### Time Record (Data Preparation) is installed.
[12/29 23:05:15    490s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:05:15    490s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 23:05:15    490s] #
[12/29 23:05:15    490s] #Start DRC checking..
[12/29 23:05:23    508s] #   number of violations = 28
[12/29 23:05:23    508s] #
[12/29 23:05:23    508s] #  By Layer and Type:
[12/29 23:05:23    508s] #
[12/29 23:05:23    508s] #---------+-------+------+-------+
[12/29 23:05:23    508s] #  -      | MetSpc| Short| Totals|
[12/29 23:05:23    508s] #---------+-------+------+-------+
[12/29 23:05:23    508s] #  met1   |      0|     0|      0|
[12/29 23:05:23    508s] #  met2   |      1|    27|     28|
[12/29 23:05:23    508s] #  Totals |      1|    27|     28|
[12/29 23:05:23    508s] #---------+-------+------+-------+
[12/29 23:05:23    508s] #
[12/29 23:05:23    508s] #cpu time = 00:00:19, elapsed time = 00:00:08, memory = 3714.96 (MB), peak = 4899.24 (MB)
[12/29 23:05:23    508s] #CELL_VIEW fpga_top,init has 28 DRC violations
[12/29 23:05:23    508s] #Total number of DRC violations = 28
[12/29 23:05:23    508s] #Total number of process antenna violations = 3
[12/29 23:05:23    508s] #Total number of net violated process antenna rule = 1
[12/29 23:05:23    509s] #   number of violations = 28
[12/29 23:05:23    509s] #
[12/29 23:05:23    509s] #  By Layer and Type:
[12/29 23:05:23    509s] #
[12/29 23:05:23    509s] #---------+-------+------+-------+
[12/29 23:05:23    509s] #  -      | MetSpc| Short| Totals|
[12/29 23:05:23    509s] #---------+-------+------+-------+
[12/29 23:05:23    509s] #  met1   |      0|     0|      0|
[12/29 23:05:23    509s] #  met2   |      1|    27|     28|
[12/29 23:05:23    509s] #  Totals |      1|    27|     28|
[12/29 23:05:23    509s] #---------+-------+------+-------+
[12/29 23:05:23    509s] #
[12/29 23:05:23    509s] #cpu time = 00:00:20, elapsed time = 00:00:08, memory = 3701.92 (MB), peak = 4899.24 (MB)
[12/29 23:05:23    509s] #CELL_VIEW fpga_top,init has 28 DRC violations
[12/29 23:05:23    509s] #Total number of DRC violations = 28
[12/29 23:05:23    509s] #Total number of process antenna violations = 4
[12/29 23:05:23    509s] #Total number of net violated process antenna rule = 2
[12/29 23:05:23    509s] #Post Route wire spread is done.
[12/29 23:05:23    509s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/29 23:05:23    509s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:05:23    509s] #
[12/29 23:05:23    509s] #  Routing Statistics
[12/29 23:05:23    509s] #
[12/29 23:05:23    509s] #-------------+-----------+------+
[12/29 23:05:23    509s] #  Layer      | Length(um)|  Vias|
[12/29 23:05:23    509s] #-------------+-----------+------+
[12/29 23:05:23    509s] #  poly ( 0H) |          0|     0|
[12/29 23:05:23    509s] #  met1 ( 1H) |      42708| 31349|
[12/29 23:05:23    509s] #  met2 ( 2V) |     184209| 15170|
[12/29 23:05:23    509s] #  met3 ( 3H) |     140768|  1772|
[12/29 23:05:23    509s] #  met4 ( 4V) |      33377|   179|
[12/29 23:05:23    509s] #  met5 ( 5H) |       7428|     0|
[12/29 23:05:23    509s] #-------------+-----------+------+
[12/29 23:05:23    509s] #  Total      |     408489| 48470|
[12/29 23:05:23    509s] #-------------+-----------+------+
[12/29 23:05:23    509s] #
[12/29 23:05:23    509s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:05:23    509s] #detailRoute Statistics:
[12/29 23:05:23    509s] #Cpu time = 00:02:10
[12/29 23:05:23    509s] #Elapsed time = 00:00:48
[12/29 23:05:23    509s] #Increased memory = 77.54 (MB)
[12/29 23:05:23    509s] #Total memory = 3701.92 (MB)
[12/29 23:05:23    509s] #Peak memory = 4899.24 (MB)
[12/29 23:05:23    509s] ### global_detail_route design signature (206): route=690216544 flt_obj=0 vio=2045935185 shield_wire=1
[12/29 23:05:23    509s] ### Time Record (DB Export) is installed.
[12/29 23:05:23    509s] ### export design design signature (207): route=690216544 fixed_route=438559294 flt_obj=0 vio=2045935185 swire=1694458791 shield_wire=1 net_attr=1490321450 dirty_area=0 del_dirty_area=0 cell=772651813 placement=5631183 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=438559294 sns=438559294 ppa_info=1210027593
[12/29 23:05:23    509s] ### Time Record (DB Export) is uninstalled.
[12/29 23:05:23    509s] ### Time Record (Post Callback) is installed.
[12/29 23:05:24    510s] ### Time Record (Post Callback) is uninstalled.
[12/29 23:05:24    510s] #
[12/29 23:05:24    510s] #globalDetailRoute statistics:
[12/29 23:05:24    510s] #Cpu time = 00:02:16
[12/29 23:05:24    510s] #Elapsed time = 00:00:53
[12/29 23:05:24    510s] #Increased memory = -9.13 (MB)
[12/29 23:05:24    510s] #Total memory = 3575.10 (MB)
[12/29 23:05:24    510s] #Peak memory = 4899.24 (MB)
[12/29 23:05:24    510s] #Number of warnings = 16
[12/29 23:05:24    510s] #Total number of warnings = 54
[12/29 23:05:24    510s] #Number of fails = 0
[12/29 23:05:24    510s] #Total number of fails = 0
[12/29 23:05:24    510s] #Complete globalDetailRoute on Sun Dec 29 23:05:24 2024
[12/29 23:05:24    510s] #
[12/29 23:05:24    510s] ### import design signature (208): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[12/29 23:05:24    510s] ### Time Record (globalDetailRoute) is uninstalled.
[12/29 23:05:24    510s] #Default setup view is reset to VIEW_SETUP.
[12/29 23:05:24    510s] #Default setup view is reset to VIEW_SETUP.
[12/29 23:05:24    510s] AAE_INFO: Post Route call back at the end of routeDesign
[12/29 23:05:24    510s] #routeDesign: cpu time = 00:02:16, elapsed time = 00:00:53, memory = 3534.38 (MB), peak = 4899.24 (MB)
[12/29 23:05:24    510s] ### Time Record (routeDesign) is uninstalled.
[12/29 23:05:24    510s] #
[12/29 23:05:24    510s] #  Scalability Statistics
[12/29 23:05:24    510s] #
[12/29 23:05:24    510s] #----------------------------+---------+-------------+------------+
[12/29 23:05:24    510s] #  routeDesign               | cpu time| elapsed time| scalability|
[12/29 23:05:24    510s] #----------------------------+---------+-------------+------------+
[12/29 23:05:24    510s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[12/29 23:05:24    510s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[12/29 23:05:24    510s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[12/29 23:05:24    510s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[12/29 23:05:24    510s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[12/29 23:05:24    510s] #  Cell Pin Access           | 00:00:01|     00:00:00|         1.0|
[12/29 23:05:24    510s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[12/29 23:05:24    510s] #  Global Routing            | 00:00:03|     00:00:03|         1.2|
[12/29 23:05:24    510s] #  Track Assignment          | 00:00:01|     00:00:01|         1.3|
[12/29 23:05:24    510s] #  Detail Routing            | 00:01:17|     00:00:29|         2.7|
[12/29 23:05:24    510s] #  Antenna Fixing            | 00:00:13|     00:00:03|         4.6|
[12/29 23:05:24    510s] #  Post Route Wire Spreading | 00:00:39|     00:00:16|         2.5|
[12/29 23:05:24    510s] #  Entire Command            | 00:02:16|     00:00:53|         2.6|
[12/29 23:05:24    510s] #----------------------------+---------+-------------+------------+
[12/29 23:05:24    510s] #
[12/29 23:05:24    510s] 
[12/29 23:05:24    510s] *** Summary of all messages that are not suppressed in this session:
[12/29 23:05:24    510s] Severity  ID               Count  Summary                                  
[12/29 23:05:24    510s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/29 23:05:24    510s] WARNING   NRIG-34             15  Power/Ground pin %s of instance %s is no...
[12/29 23:05:24    510s] *** Message Summary: 16 warning(s), 0 error(s)
[12/29 23:05:24    510s] 
[12/29 23:13:05    532s] <CMD> editDelete -regular_wire_with_drc
[12/29 23:13:43    534s] <CMD> globalDetailRoute
[12/29 23:13:43    534s] #% Begin globalDetailRoute (date=12/29 23:13:43, mem=3534.2M)
[12/29 23:13:43    534s] 
[12/29 23:13:43    534s] globalDetailRoute
[12/29 23:13:43    534s] 
[12/29 23:13:43    534s] #Start globalDetailRoute on Sun Dec 29 23:13:43 2024
[12/29 23:13:43    534s] #
[12/29 23:13:43    534s] ### Time Record (globalDetailRoute) is installed.
[12/29 23:13:43    534s] ### Time Record (Pre Callback) is installed.
[12/29 23:13:43    534s] ### Time Record (Pre Callback) is uninstalled.
[12/29 23:13:43    534s] ### Time Record (DB Import) is installed.
[12/29 23:13:43    534s] ### Time Record (Timing Data Generation) is installed.
[12/29 23:13:43    534s] #Warning: design is detail-routed. Trial route is skipped!
[12/29 23:13:43    534s] ### Time Record (Timing Data Generation) is uninstalled.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:13:43    534s] ### Net info: total nets: 11484
[12/29 23:13:43    534s] ### Net info: dirty nets: 31
[12/29 23:13:43    534s] ### Net info: marked as disconnected nets: 0
[12/29 23:13:43    534s] ### Net info: fully routed nets: 8746
[12/29 23:13:43    534s] ### Net info: trivial (< 2 pins) nets: 2675
[12/29 23:13:43    534s] ### Net info: unrouted nets: 63
[12/29 23:13:43    534s] ### Net info: re-extraction nets: 0
[12/29 23:13:43    534s] ### Net info: ignored nets: 0
[12/29 23:13:43    534s] ### Net info: skip routing nets: 0
[12/29 23:13:43    534s] ### import design signature (209): route=1656890800 fixed_route=438559294 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1179175438 dirty_area=0 del_dirty_area=0 cell=772651813 placement=5631183 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=438559294 sns=438559294 ppa_info=1210027593
[12/29 23:13:43    534s] ### Time Record (DB Import) is uninstalled.
[12/29 23:13:43    534s] #NanoRoute Version 23.31-s109_1 NR240401-0735/23_11-UB
[12/29 23:13:43    534s] ### Time Record (Data Preparation) is installed.
[12/29 23:13:43    534s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:13:43    534s] ### Time Record (Global Routing) is installed.
[12/29 23:13:43    534s] ### Time Record (Global Routing) is uninstalled.
[12/29 23:13:44    534s] #Total number of trivial nets (e.g. < 2 pins) = 2707 (skipped).
[12/29 23:13:44    534s] #Total number of routable nets = 8777.
[12/29 23:13:44    534s] #Total number of nets in the design = 11484.
[12/29 23:13:44    534s] #31 routable nets do not have any wires.
[12/29 23:13:44    534s] #8746 routable nets have routed wires.
[12/29 23:13:44    534s] #31 nets will be global routed.
[12/29 23:13:44    534s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/29 23:13:44    534s] #Using multithreading with 8 threads.
[12/29 23:13:44    534s] ### Time Record (Data Preparation) is installed.
[12/29 23:13:44    534s] #Start routing data preparation on Sun Dec 29 23:13:44 2024
[12/29 23:13:44    534s] #
[12/29 23:13:44    534s] ### Time Record (Cell Pin Access) is installed.
[12/29 23:13:44    534s] #Initial pin access analysis.
[12/29 23:13:44    535s] #Detail pin access analysis.
[12/29 23:13:44    535s] ### Time Record (Cell Pin Access) is uninstalled.
[12/29 23:13:44    535s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 23:13:44    535s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 23:13:44    535s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/29 23:13:44    535s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/29 23:13:44    535s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/29 23:13:44    535s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/29 23:13:44    535s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/29 23:13:44    535s] #pin_access_rlayer=2(met2)
[12/29 23:13:44    535s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/29 23:13:44    535s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/29 23:13:44    535s] #enable_dpt_layer_shield=F
[12/29 23:13:44    535s] #has_line_end_grid=F
[12/29 23:13:44    535s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3550.05 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] #Regenerating Ggrids automatically.
[12/29 23:13:44    535s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/29 23:13:44    535s] #Using automatically generated G-grids.
[12/29 23:13:44    535s] #Done routing data preparation.
[12/29 23:13:44    535s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3552.11 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Finished routing data preparation on Sun Dec 29 23:13:44 2024
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Cpu time = 00:00:00
[12/29 23:13:44    535s] #Elapsed time = 00:00:00
[12/29 23:13:44    535s] #Increased memory = 11.05 (MB)
[12/29 23:13:44    535s] #Total memory = 3552.11 (MB)
[12/29 23:13:44    535s] #Peak memory = 4899.24 (MB)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:13:44    535s] ### Time Record (Global Routing) is installed.
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Start global routing on Sun Dec 29 23:13:44 2024
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Start global routing initialization on Sun Dec 29 23:13:44 2024
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Number of eco nets is 0
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Start global routing data preparation on Sun Dec 29 23:13:44 2024
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] ### build_merged_routing_blockage_rect_list starts on Sun Dec 29 23:13:44 2024 with memory = 3552.36 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:13:44    535s] #Start routing resource analysis on Sun Dec 29 23:13:44 2024
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] ### init_is_bin_blocked starts on Sun Dec 29 23:13:44 2024 with memory = 3552.36 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.98 [8]--
[12/29 23:13:44    535s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Dec 29 23:13:44 2024 with memory = 3554.62 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --5.20 [8]--
[12/29 23:13:44    535s] ### adjust_flow_cap starts on Sun Dec 29 23:13:44 2024 with memory = 3553.62 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.21 [8]--
[12/29 23:13:44    535s] ### adjust_flow_per_partial_route_obs starts on Sun Dec 29 23:13:44 2024 with memory = 3554.33 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.97 [8]--
[12/29 23:13:44    535s] ### set_via_blocked starts on Sun Dec 29 23:13:44 2024 with memory = 3554.33 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.92 [8]--
[12/29 23:13:44    535s] ### copy_flow starts on Sun Dec 29 23:13:44 2024 with memory = 3555.09 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.33 [8]--
[12/29 23:13:44    535s] #Routing resource analysis is done on Sun Dec 29 23:13:44 2024
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] ### report_flow_cap starts on Sun Dec 29 23:13:44 2024 with memory = 3555.09 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] #  Resource Analysis:
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/29 23:13:44    535s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/29 23:13:44    535s] #  --------------------------------------------------------------
[12/29 23:13:44    535s] #  met1           H        1365        2104       29756    50.22%
[12/29 23:13:44    535s] #  met2           V        1467        1976       29756    45.86%
[12/29 23:13:44    535s] #  met3           H        1097        1498       29756    45.86%
[12/29 23:13:44    535s] #  met4           V        1074        1501       29756    52.38%
[12/29 23:13:44    535s] #  met5           H         182         254       29756    55.44%
[12/29 23:13:44    535s] #  --------------------------------------------------------------
[12/29 23:13:44    535s] #  Total                   5186      58.43%      148780    49.95%
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #  1 nets (0.01%) with 1 preferred extra spacing.
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.21 [8]--
[12/29 23:13:44    535s] ### analyze_m2_tracks starts on Sun Dec 29 23:13:44 2024 with memory = 3555.09 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.98 [8]--
[12/29 23:13:44    535s] ### report_initial_resource starts on Sun Dec 29 23:13:44 2024 with memory = 3555.09 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.97 [8]--
[12/29 23:13:44    535s] ### mark_pg_pins_accessibility starts on Sun Dec 29 23:13:44 2024 with memory = 3555.09 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:13:44    535s] ### set_net_region starts on Sun Dec 29 23:13:44 2024 with memory = 3555.09 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Global routing data preparation is done on Sun Dec 29 23:13:44 2024
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3555.09 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] ### prepare_level starts on Sun Dec 29 23:13:44 2024 with memory = 3555.09 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init level 1 starts on Sun Dec 29 23:13:44 2024 with memory = 3555.09 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:13:44    535s] ### Level 1 hgrid = 172 X 173
[12/29 23:13:44    535s] ### init level 2 starts on Sun Dec 29 23:13:44 2024 with memory = 3555.09 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.21 [8]--
[12/29 23:13:44    535s] ### Level 2 hgrid = 43 X 44  (large_net only)
[12/29 23:13:44    535s] ### init level 3 starts on Sun Dec 29 23:13:44 2024 with memory = 3555.80 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.44 [8]--
[12/29 23:13:44    535s] ### Level 3 hgrid = 11 X 11  (large_net only)
[12/29 23:13:44    535s] ### prepare_level_flow starts on Sun Dec 29 23:13:44 2024 with memory = 3556.02 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_flow_edge starts on Sun Dec 29 23:13:44 2024 with memory = 3556.02 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.29 [8]--
[12/29 23:13:44    535s] ### init_flow_edge starts on Sun Dec 29 23:13:44 2024 with memory = 3556.02 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.89 [8]--
[12/29 23:13:44    535s] ### init_flow_edge starts on Sun Dec 29 23:13:44 2024 with memory = 3556.02 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.36 [8]--
[12/29 23:13:44    535s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.12 [8]--
[12/29 23:13:44    535s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.90 [8]--
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Global routing initialization is done on Sun Dec 29 23:13:44 2024
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3556.02 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] ### routing large nets 
[12/29 23:13:44    535s] #start global routing iteration 1...
[12/29 23:13:44    535s] ### init_flow_edge starts on Sun Dec 29 23:13:44 2024 with memory = 3556.02 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.38 [8]--
[12/29 23:13:44    535s] ### routing at level 3 (topmost level) iter 0
[12/29 23:13:44    535s] ### Uniform Hboxes (3x3)
[12/29 23:13:44    535s] ### routing at level 2 iter 0 for 0 hboxes
[12/29 23:13:44    535s] ### Uniform Hboxes (11x11)
[12/29 23:13:44    535s] ### routing at level 1 iter 0 for 0 hboxes
[12/29 23:13:44    535s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3556.90 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #start global routing iteration 2...
[12/29 23:13:44    535s] ### init_flow_edge starts on Sun Dec 29 23:13:44 2024 with memory = 3556.90 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.77 [8]--
[12/29 23:13:44    535s] ### cal_flow starts on Sun Dec 29 23:13:44 2024 with memory = 3556.43 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:13:44    535s] ### routing at level 1 (topmost level) iter 0
[12/29 23:13:44    535s] ### measure_qor starts on Sun Dec 29 23:13:44 2024 with memory = 3556.68 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### measure_congestion starts on Sun Dec 29 23:13:44 2024 with memory = 3556.68 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.99 [8]--
[12/29 23:13:44    535s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --3.87 [8]--
[12/29 23:13:44    535s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #start global routing iteration 3...
[12/29 23:13:44    535s] ### routing at level 1 (topmost level) iter 1
[12/29 23:13:44    535s] ### measure_qor starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### measure_congestion starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.99 [8]--
[12/29 23:13:44    535s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --3.46 [8]--
[12/29 23:13:44    535s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] ### route_end starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Total number of trivial nets (e.g. < 2 pins) = 2707 (skipped).
[12/29 23:13:44    535s] #Total number of routable nets = 8777.
[12/29 23:13:44    535s] #Total number of nets in the design = 11484.
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #8777 routable nets have routed wires.
[12/29 23:13:44    535s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Routed nets constraints summary:
[12/29 23:13:44    535s] #-----------------------------
[12/29 23:13:44    535s] #        Rules   Unconstrained  
[12/29 23:13:44    535s] #-----------------------------
[12/29 23:13:44    535s] #      Default              31  
[12/29 23:13:44    535s] #-----------------------------
[12/29 23:13:44    535s] #        Total              31  
[12/29 23:13:44    535s] #-----------------------------
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #Routing constraints summary of the whole design:
[12/29 23:13:44    535s] #------------------------------------------------
[12/29 23:13:44    535s] #        Rules   Pref Extra Space   Unconstrained  
[12/29 23:13:44    535s] #------------------------------------------------
[12/29 23:13:44    535s] #      Default                  1            8776  
[12/29 23:13:44    535s] #------------------------------------------------
[12/29 23:13:44    535s] #        Total                  1            8776  
[12/29 23:13:44    535s] #------------------------------------------------
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] ### adjust_flow_per_partial_route_obs starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.01 [8]--
[12/29 23:13:44    535s] ### cal_base_flow starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_flow_edge starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.51 [8]--
[12/29 23:13:44    535s] ### cal_flow starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:13:44    535s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.19 [8]--
[12/29 23:13:44    535s] ### report_overcon starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #                 OverCon       OverCon          
[12/29 23:13:44    535s] #                  #Gcell        #Gcell    %Gcell
[12/29 23:13:44    535s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[12/29 23:13:44    535s] #  ------------------------------------------------------------
[12/29 23:13:44    535s] #  met1          1(0.01%)      0(0.00%)   (0.01%)     0.24  
[12/29 23:13:44    535s] #  met2         15(0.09%)      2(0.01%)   (0.11%)     0.19  
[12/29 23:13:44    535s] #  met3          8(0.05%)      0(0.00%)   (0.05%)     0.22  
[12/29 23:13:44    535s] #  met4          0(0.00%)      0(0.00%)   (0.00%)     0.04  
[12/29 23:13:44    535s] #  met5          0(0.00%)      0(0.00%)   (0.00%)     0.05  
[12/29 23:13:44    535s] #  ------------------------------------------------------------
[12/29 23:13:44    535s] #     Total     24(0.03%)      2(0.00%)   (0.03%)
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[12/29 23:13:44    535s] #  Overflow after GR: 0.01% H + 0.02% V
[12/29 23:13:44    535s] #
[12/29 23:13:44    535s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:13:44    535s] ### cal_base_flow starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_flow_edge starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.07 [8]--
[12/29 23:13:44    535s] ### cal_flow starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    535s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:13:44    535s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.14 [8]--
[12/29 23:13:44    535s] ### generate_cong_map_content starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    536s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.35 [8]--
[12/29 23:13:44    536s] ### update starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    536s] #Complete Global Routing.
[12/29 23:13:44    536s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:13:44    536s] #
[12/29 23:13:44    536s] #  Routing Statistics
[12/29 23:13:44    536s] #
[12/29 23:13:44    536s] #-------------+-----------+------+
[12/29 23:13:44    536s] #  Layer      | Length(um)|  Vias|
[12/29 23:13:44    536s] #-------------+-----------+------+
[12/29 23:13:44    536s] #  poly ( 0H) |          0|     0|
[12/29 23:13:44    536s] #  met1 ( 1H) |      42568| 31339|
[12/29 23:13:44    536s] #  met2 ( 2V) |     184171| 14678|
[12/29 23:13:44    536s] #  met3 ( 3H) |     139109|  1683|
[12/29 23:13:44    536s] #  met4 ( 4V) |      34283|   200|
[12/29 23:13:44    536s] #  met5 ( 5H) |       8505|     0|
[12/29 23:13:44    536s] #-------------+-----------+------+
[12/29 23:13:44    536s] #  Total      |     408637| 47900|
[12/29 23:13:44    536s] #-------------+-----------+------+
[12/29 23:13:44    536s] #
[12/29 23:13:44    536s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:13:44    536s] ### update cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --2.11 [8]--
[12/29 23:13:44    536s] ### report_overcon starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    536s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --0.97 [8]--
[12/29 23:13:44    536s] ### report_overcon starts on Sun Dec 29 23:13:44 2024 with memory = 3556.52 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    536s] #Max overcon = 2 tracks.
[12/29 23:13:44    536s] #Total overcon = 0.03%.
[12/29 23:13:44    536s] #Worst layer Gcell overcon rate = 0.05%.
[12/29 23:13:44    536s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.00 [8]--
[12/29 23:13:44    536s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.36 [8]--
[12/29 23:13:44    536s] ### global_route design signature (212): route=85812577 net_attr=1885151807
[12/29 23:13:44    536s] #
[12/29 23:13:44    536s] #Global routing statistics:
[12/29 23:13:44    536s] #Cpu time = 00:00:01
[12/29 23:13:44    536s] #Elapsed time = 00:00:00
[12/29 23:13:44    536s] #Increased memory = 4.38 (MB)
[12/29 23:13:44    536s] #Total memory = 3556.49 (MB)
[12/29 23:13:44    536s] #Peak memory = 4899.24 (MB)
[12/29 23:13:44    536s] #
[12/29 23:13:44    536s] #Finished global routing on Sun Dec 29 23:13:44 2024
[12/29 23:13:44    536s] #
[12/29 23:13:44    536s] #
[12/29 23:13:44    536s] ### Time Record (Global Routing) is uninstalled.
[12/29 23:13:44    536s] ### Time Record (Data Preparation) is installed.
[12/29 23:13:44    536s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:13:44    536s] ### track-assign external-init starts on Sun Dec 29 23:13:44 2024 with memory = 3553.90 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    536s] ### Time Record (Track Assignment) is installed.
[12/29 23:13:44    536s] ### Time Record (Data Preparation) is installed.
[12/29 23:13:44    536s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:13:44    536s] ### Time Record (Track Assignment) is uninstalled.
[12/29 23:13:44    536s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.19 [8]--
[12/29 23:13:44    536s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3553.90 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    536s] ### track-assign engine-init starts on Sun Dec 29 23:13:44 2024 with memory = 3553.90 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    536s] ### Time Record (Track Assignment) is installed.
[12/29 23:13:44    536s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.8 GB --1.16 [8]--
[12/29 23:13:44    536s] ### track-assign core-engine starts on Sun Dec 29 23:13:44 2024 with memory = 3553.90 (MB), peak = 4899.24 (MB)
[12/29 23:13:44    536s] #Start Track Assignment.
[12/29 23:13:44    536s] #Done with 523 horizontal wires in 6 hboxes and 1020 vertical wires in 6 hboxes.
[12/29 23:13:45    536s] #Done with 40 horizontal wires in 6 hboxes and 69 vertical wires in 6 hboxes.
[12/29 23:13:45    536s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[12/29 23:13:45    536s] #
[12/29 23:13:45    536s] #Track assignment summary:
[12/29 23:13:45    536s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/29 23:13:45    536s] #------------------------------------------------------------------------
[12/29 23:13:45    536s] # met1         188.78 	  3.42%  	  0.00% 	  3.42%
[12/29 23:13:45    536s] # met2        9791.49 	  0.68%  	  0.00% 	  0.42%
[12/29 23:13:45    536s] # met3        5849.13 	  0.30%  	  0.00% 	  0.22%
[12/29 23:13:45    536s] # met4        2585.17 	  0.00%  	  0.00% 	  0.00%
[12/29 23:13:45    536s] # met5        1246.37 	  0.00%  	  0.00% 	  0.00%
[12/29 23:13:45    536s] #------------------------------------------------------------------------
[12/29 23:13:45    536s] # All       19660.93  	  0.46% 	  0.00% 	  0.00%
[12/29 23:13:45    536s] #Complete Track Assignment.
[12/29 23:13:45    536s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:13:45    536s] #
[12/29 23:13:45    536s] #  Routing Statistics
[12/29 23:13:45    536s] #
[12/29 23:13:45    536s] #-------------+-----------+------+
[12/29 23:13:45    536s] #  Layer      | Length(um)|  Vias|
[12/29 23:13:45    536s] #-------------+-----------+------+
[12/29 23:13:45    536s] #  poly ( 0H) |          0|     0|
[12/29 23:13:45    536s] #  met1 ( 1H) |      42551| 31339|
[12/29 23:13:45    536s] #  met2 ( 2V) |     184165| 14678|
[12/29 23:13:45    536s] #  met3 ( 3H) |     139035|  1683|
[12/29 23:13:45    536s] #  met4 ( 4V) |      34264|   200|
[12/29 23:13:45    536s] #  met5 ( 5H) |       8484|     0|
[12/29 23:13:45    536s] #-------------+-----------+------+
[12/29 23:13:45    536s] #  Total      |     408500| 47900|
[12/29 23:13:45    536s] #-------------+-----------+------+
[12/29 23:13:45    536s] #
[12/29 23:13:45    536s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:13:45    536s] ### track_assign design signature (215): route=361559515
[12/29 23:13:45    536s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.5 GB, peak:4.8 GB --1.35 [8]--
[12/29 23:13:45    536s] ### Time Record (Track Assignment) is uninstalled.
[12/29 23:13:45    536s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3552.53 (MB), peak = 4899.24 (MB)
[12/29 23:13:45    536s] #
[12/29 23:13:45    536s] #number of short segments in preferred routing layers
[12/29 23:13:45    536s] #	
[12/29 23:13:45    536s] #	
[12/29 23:13:45    536s] #
[12/29 23:13:45    537s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/29 23:13:45    537s] #Cpu time = 00:00:02
[12/29 23:13:45    537s] #Elapsed time = 00:00:01
[12/29 23:13:45    537s] #Increased memory = 11.96 (MB)
[12/29 23:13:45    537s] #Total memory = 3552.78 (MB)
[12/29 23:13:45    537s] #Peak memory = 4899.24 (MB)
[12/29 23:13:45    537s] #Using multithreading with 8 threads.
[12/29 23:13:45    537s] ### Time Record (Detail Routing) is installed.
[12/29 23:13:45    537s] ### Time Record (Data Preparation) is installed.
[12/29 23:13:45    537s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:13:45    537s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 23:13:45    537s] #
[12/29 23:13:45    537s] #Start Detail Routing..
[12/29 23:13:45    537s] #start initial detail routing ...
[12/29 23:13:45    537s] ### Design has 0 dirty nets, 426 dirty-areas)
[12/29 23:13:46    544s] ### Gcell dirty-map stats: routing = 16.29%, drc-check-only = 0.47%, dirty-area = 3.42%
[12/29 23:13:46    544s] ### Gcell ext dirty-map stats: fill = 6680[22.45%] (met1 = 4691[15.76%], met2 = 5606[18.84%], met3 = 5529[18.58%], met4 = 2482[8.34%], met5 = 753[2.53%]), total gcell = 29756
[12/29 23:13:46    544s] #   number of violations = 24
[12/29 23:13:46    544s] #
[12/29 23:13:46    544s] #  By Layer and Type:
[12/29 23:13:46    544s] #
[12/29 23:13:46    544s] #---------+------+-------+
[12/29 23:13:46    544s] #  -      | Short| Totals|
[12/29 23:13:46    544s] #---------+------+-------+
[12/29 23:13:46    544s] #  met1   |     0|      0|
[12/29 23:13:46    544s] #  met2   |    24|     24|
[12/29 23:13:46    544s] #  Totals |    24|     24|
[12/29 23:13:46    544s] #---------+------+-------+
[12/29 23:13:46    544s] #
[12/29 23:13:46    545s] #cpu time = 00:00:08, elapsed time = 00:00:01, memory = 3583.98 (MB), peak = 4899.24 (MB)
[12/29 23:13:46    545s] #start 1st optimization iteration ...
[12/29 23:13:46    546s] ### Gcell dirty-map stats: routing = 16.29%, drc-check-only = 0.47%, dirty-area = 3.42%
[12/29 23:13:46    546s] ### Gcell ext dirty-map stats: fill = 6680[22.45%] (met1 = 4691[15.76%], met2 = 5606[18.84%], met3 = 5529[18.58%], met4 = 2492[8.37%], met5 = 753[2.53%]), total gcell = 29756
[12/29 23:13:46    546s] #   number of violations = 0
[12/29 23:13:46    546s] #    number of process antenna violations = 5
[12/29 23:13:46    546s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3607.60 (MB), peak = 4899.24 (MB)
[12/29 23:13:46    546s] #Complete Detail Routing.
[12/29 23:13:46    546s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:13:46    546s] #
[12/29 23:13:46    546s] #  Routing Statistics
[12/29 23:13:46    546s] #
[12/29 23:13:46    546s] #-------------+-----------+------+
[12/29 23:13:46    546s] #  Layer      | Length(um)|  Vias|
[12/29 23:13:46    546s] #-------------+-----------+------+
[12/29 23:13:46    546s] #  poly ( 0H) |          0|     0|
[12/29 23:13:46    546s] #  met1 ( 1H) |      43037| 31438|
[12/29 23:13:46    546s] #  met2 ( 2V) |     184979| 15007|
[12/29 23:13:46    546s] #  met3 ( 3H) |     139948|  1694|
[12/29 23:13:46    546s] #  met4 ( 4V) |      33505|   174|
[12/29 23:13:46    546s] #  met5 ( 5H) |       8029|     0|
[12/29 23:13:46    546s] #-------------+-----------+------+
[12/29 23:13:46    546s] #  Total      |     409497| 48313|
[12/29 23:13:46    546s] #-------------+-----------+------+
[12/29 23:13:46    546s] #
[12/29 23:13:46    546s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:13:46    546s] #Total number of DRC violations = 0
[12/29 23:13:46    546s] ### Time Record (Detail Routing) is uninstalled.
[12/29 23:13:46    546s] #Cpu time = 00:00:09
[12/29 23:13:46    546s] #Elapsed time = 00:00:01
[12/29 23:13:46    546s] #Increased memory = 25.05 (MB)
[12/29 23:13:46    546s] #Total memory = 3577.83 (MB)
[12/29 23:13:46    546s] #Peak memory = 4899.24 (MB)
[12/29 23:13:46    546s] ### Time Record (Antenna Fixing) is installed.
[12/29 23:13:46    546s] #
[12/29 23:13:46    546s] #start routing for process antenna violation fix ...
[12/29 23:13:46    546s] ### Time Record (Data Preparation) is installed.
[12/29 23:13:46    546s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:13:46    546s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 23:13:46    546s] #- start antenna fix number of process antenna vio = 3.
[12/29 23:13:46    546s] #- start antenna fix number of net violated process antenna rule = 3.
[12/29 23:13:47    548s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3586.69 (MB), peak = 4899.24 (MB)
[12/29 23:13:47    548s] #
[12/29 23:13:47    548s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:13:47    548s] #
[12/29 23:13:47    548s] #  Routing Statistics
[12/29 23:13:47    548s] #
[12/29 23:13:47    548s] #-------------+-----------+------+
[12/29 23:13:47    548s] #  Layer      | Length(um)|  Vias|
[12/29 23:13:47    548s] #-------------+-----------+------+
[12/29 23:13:47    548s] #  poly ( 0H) |          0|     0|
[12/29 23:13:47    548s] #  met1 ( 1H) |      43037| 31438|
[12/29 23:13:47    548s] #  met2 ( 2V) |     184971| 15009|
[12/29 23:13:47    548s] #  met3 ( 3H) |     139933|  1702|
[12/29 23:13:47    548s] #  met4 ( 4V) |      33516|   176|
[12/29 23:13:47    548s] #  met5 ( 5H) |       8045|     0|
[12/29 23:13:47    548s] #-------------+-----------+------+
[12/29 23:13:47    548s] #  Total      |     409502| 48325|
[12/29 23:13:47    548s] #-------------+-----------+------+
[12/29 23:13:47    548s] #
[12/29 23:13:47    548s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:13:47    548s] #Total number of DRC violations = 0
[12/29 23:13:47    548s] #Total number of process antenna violations = 0
[12/29 23:13:47    548s] #Total number of net violated process antenna rule = 0
[12/29 23:13:47    548s] #
[12/29 23:13:47    548s] #
[12/29 23:13:47    548s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:13:47    548s] #
[12/29 23:13:47    548s] #  Routing Statistics
[12/29 23:13:47    548s] #
[12/29 23:13:47    548s] #-------------+-----------+------+
[12/29 23:13:47    548s] #  Layer      | Length(um)|  Vias|
[12/29 23:13:47    548s] #-------------+-----------+------+
[12/29 23:13:47    548s] #  poly ( 0H) |          0|     0|
[12/29 23:13:47    548s] #  met1 ( 1H) |      43037| 31438|
[12/29 23:13:47    548s] #  met2 ( 2V) |     184971| 15009|
[12/29 23:13:47    548s] #  met3 ( 3H) |     139933|  1702|
[12/29 23:13:47    548s] #  met4 ( 4V) |      33516|   176|
[12/29 23:13:47    548s] #  met5 ( 5H) |       8045|     0|
[12/29 23:13:47    548s] #-------------+-----------+------+
[12/29 23:13:47    548s] #  Total      |     409502| 48325|
[12/29 23:13:47    548s] #-------------+-----------+------+
[12/29 23:13:47    548s] #
[12/29 23:13:47    548s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:13:47    548s] #Total number of DRC violations = 0
[12/29 23:13:47    548s] #Total number of process antenna violations = 0
[12/29 23:13:47    548s] #Total number of net violated process antenna rule = 0
[12/29 23:13:47    548s] #
[12/29 23:13:47    548s] ### Gcell dirty-map stats: routing = 16.29%, drc-check-only = 0.47%, dirty-area = 3.42%
[12/29 23:13:47    548s] ### Gcell ext dirty-map stats: fill = 6680[22.45%] (met1 = 4691[15.76%], met2 = 5606[18.84%], met3 = 5529[18.58%], met4 = 2494[8.38%], met5 = 757[2.54%]), total gcell = 29756
[12/29 23:13:47    548s] ### Time Record (Antenna Fixing) is uninstalled.
[12/29 23:13:47    548s] #detailRoute Statistics:
[12/29 23:13:47    548s] #Cpu time = 00:00:12
[12/29 23:13:47    548s] #Elapsed time = 00:00:02
[12/29 23:13:47    548s] #Increased memory = 34.76 (MB)
[12/29 23:13:47    548s] #Total memory = 3587.54 (MB)
[12/29 23:13:47    548s] #Peak memory = 4899.24 (MB)
[12/29 23:13:47    548s] ### global_detail_route design signature (286): route=716075480 flt_obj=0 vio=1905142130 shield_wire=1
[12/29 23:13:47    548s] ### Time Record (DB Export) is installed.
[12/29 23:13:47    548s] ### export design design signature (287): route=716075480 fixed_route=438559294 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=448738559 dirty_area=0 del_dirty_area=0 cell=772651813 placement=5631183 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=438559294 sns=438559294 ppa_info=1210027593
[12/29 23:13:47    549s] ### Time Record (DB Export) is uninstalled.
[12/29 23:13:47    549s] ### Time Record (Post Callback) is installed.
[12/29 23:13:47    549s] ### Time Record (Post Callback) is uninstalled.
[12/29 23:13:47    549s] #
[12/29 23:13:47    549s] #globalDetailRoute statistics:
[12/29 23:13:47    549s] #Cpu time = 00:00:15
[12/29 23:13:47    549s] #Elapsed time = 00:00:04
[12/29 23:13:47    549s] #Increased memory = 42.98 (MB)
[12/29 23:13:47    549s] #Total memory = 3577.16 (MB)
[12/29 23:13:47    549s] #Peak memory = 4899.24 (MB)
[12/29 23:13:47    549s] #Number of warnings = 15
[12/29 23:13:47    549s] #Total number of warnings = 69
[12/29 23:13:47    549s] #Number of fails = 0
[12/29 23:13:47    549s] #Total number of fails = 0
[12/29 23:13:47    549s] #Complete globalDetailRoute on Sun Dec 29 23:13:47 2024
[12/29 23:13:47    549s] #
[12/29 23:13:47    549s] ### import design signature (288): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[12/29 23:13:47    549s] ### Time Record (globalDetailRoute) is uninstalled.
[12/29 23:13:47    549s] #
[12/29 23:13:47    549s] #  Scalability Statistics
[12/29 23:13:47    549s] #
[12/29 23:13:47    549s] #-------------------------+---------+-------------+------------+
[12/29 23:13:47    549s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[12/29 23:13:47    549s] #-------------------------+---------+-------------+------------+
[12/29 23:13:47    549s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[12/29 23:13:47    549s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[12/29 23:13:47    549s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[12/29 23:13:47    549s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[12/29 23:13:47    549s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[12/29 23:13:47    549s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[12/29 23:13:47    549s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[12/29 23:13:47    549s] #  Global Routing         | 00:00:01|     00:00:00|         1.0|
[12/29 23:13:47    549s] #  Track Assignment       | 00:00:01|     00:00:01|         1.0|
[12/29 23:13:47    549s] #  Detail Routing         | 00:00:09|     00:00:01|         6.5|
[12/29 23:13:47    549s] #  Antenna Fixing         | 00:00:03|     00:00:01|         1.0|
[12/29 23:13:47    549s] #  Entire Command         | 00:00:15|     00:00:04|         3.8|
[12/29 23:13:47    549s] #-------------------------+---------+-------------+------------+
[12/29 23:13:47    549s] #
[12/29 23:13:47    549s] #% End globalDetailRoute (date=12/29 23:13:47, total cpu=0:00:14.7, real=0:00:04.0, peak res=3565.2M, current mem=3565.2M)
[12/29 23:14:32    551s] <CMD> zoomBox 321.21900 69.45900 1738.29000 1338.04000
[12/29 23:14:33    551s] <CMD> zoomBox 520.30600 127.75500 1724.81600 1206.04900
[12/29 23:14:48    552s] <CMD> fit
[12/29 23:16:01    555s] <CMD> getMultiCpuUsage -localCpu
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -quiet -area
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -check_only -quiet
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/29 23:16:01    555s] <CMD> get_verify_drc_mode -limit -quiet
[12/29 23:16:10    556s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report fpga_top.drc.rpt -limit 1000
[12/29 23:16:10    556s] <CMD> verify_drc
[12/29 23:16:10    556s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/29 23:16:10    556s] #-check_same_via_cell true               # bool, default=false, user setting
[12/29 23:16:10    556s] #-report fpga_top.drc.rpt                # string, default="", user setting
[12/29 23:16:10    556s]  *** Starting Verify DRC (MEM: 4791.5) ***
[12/29 23:16:10    556s] 
[12/29 23:16:10    556s]   VERIFY DRC ...... Starting Verification
[12/29 23:16:10    556s]   VERIFY DRC ...... Initializing
[12/29 23:16:10    556s]   VERIFY DRC ...... Deleting Existing Violations
[12/29 23:16:10    556s]   VERIFY DRC ...... Creating Sub-Areas
[12/29 23:16:10    556s]   VERIFY DRC ...... Using new threading
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 199.360 201.600} 1 of 64  Thread : 7
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1196.160 0.000 1395.520 201.600} 7 of 64  Thread : 4
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1196.160 403.200 1395.520 604.800} 23 of 64  Thread : 6
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1395.520 0.000 1584.240 201.600} 8 of 64  Thread : 4
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {0.000 806.400 199.360 1008.000} 33 of 64  Thread : 7
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {0.000 403.200 199.360 604.800} 17 of 64  Thread : 2
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {797.440 0.000 996.800 201.600} 5 of 64  Thread : 0
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1395.520 403.200 1584.240 604.800} 24 of 64  Thread : 6
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {0.000 201.600 199.360 403.200} 9 of 64  Thread : 2
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {398.720 0.000 598.080 201.600} 3 of 64  Thread : 3
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1395.520 201.600 1584.240 403.200} 16 of 64  Thread : 6
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {996.800 0.000 1196.160 201.600} 6 of 64  Thread : 0
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {0.000 604.800 199.360 806.400} 25 of 64  Thread : 2
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1196.160 201.600 1395.520 403.200} 15 of 64  Thread : 0
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {199.360 0.000 398.720 201.600} 2 of 64  Thread : 3
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {598.080 0.000 797.440 201.600} 4 of 64  Thread : 6
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1196.160 604.800 1395.520 806.400} 31 of 64  Thread : 2
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {0.000 1008.000 199.360 1209.600} 41 of 64  Thread : 0
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1196.160 1008.000 1395.520 1209.600} 47 of 64  Thread : 3
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1395.520 604.800 1584.240 806.400} 32 of 64  Thread : 2
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {0.000 1209.600 199.360 1411.200} 49 of 64  Thread : 0
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {0.000 1411.200 199.360 1596.200} 57 of 64  Thread : 0
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1395.520 1008.000 1584.240 1209.600} 48 of 64  Thread : 3
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {797.440 1209.600 996.800 1411.200} 53 of 64  Thread : 2
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1196.160 1411.200 1395.520 1596.200} 63 of 64  Thread : 0
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1196.160 806.400 1395.520 1008.000} 39 of 64  Thread : 3
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1196.160 1209.600 1395.520 1411.200} 55 of 64  Thread : 0
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {797.440 1411.200 996.800 1596.200} 61 of 64  Thread : 2
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1395.520 806.400 1584.240 1008.000} 40 of 64  Thread : 3
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1395.520 1209.600 1584.240 1411.200} 56 of 64  Thread : 0
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {1395.520 1411.200 1584.240 1596.200} 64 of 64  Thread : 0
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {996.800 1209.600 1196.160 1411.200} 54 of 64  Thread : 2
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {996.800 1411.200 1196.160 1596.200} 62 of 64  Thread : 2
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {398.720 403.200 598.080 604.800} 19 of 64  Thread : 5
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {199.360 201.600 398.720 403.200} 10 of 64  Thread : 5
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {398.720 201.600 598.080 403.200} 11 of 64  Thread : 5
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {199.360 403.200 398.720 604.800} 18 of 64  Thread : 5
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {797.440 403.200 996.800 604.800} 21 of 64  Thread : 1
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {398.720 806.400 598.080 1008.000} 35 of 64  Thread : 4
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {199.360 604.800 398.720 806.400} 26 of 64  Thread : 4
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {598.080 201.600 797.440 403.200} 12 of 64  Thread : 1
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {797.440 806.400 996.800 1008.000} 37 of 64  Thread : 7
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {398.720 604.800 598.080 806.400} 27 of 64  Thread : 4
[12/29 23:16:10    556s]  VERIFY DRC ...... Sub-Area: {199.360 806.400 398.720 1008.000} 34 of 64  Thread : 4
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {797.440 1008.000 996.800 1209.600} 45 of 64  Thread : 0
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {996.800 1008.000 1196.160 1209.600} 46 of 64  Thread : 0
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {797.440 604.800 996.800 806.400} 29 of 64  Thread : 7
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {996.800 604.800 1196.160 806.400} 30 of 64  Thread : 0
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {598.080 403.200 797.440 604.800} 20 of 64  Thread : 7
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {996.800 806.400 1196.160 1008.000} 38 of 64  Thread : 0
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {598.080 806.400 797.440 1008.000} 36 of 64  Thread : 5
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {398.720 1209.600 598.080 1411.200} 51 of 64  Thread : 6
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {199.360 1008.000 398.720 1209.600} 42 of 64  Thread : 6
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {598.080 1411.200 797.440 1596.200} 60 of 64  Thread : 1
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {199.360 1411.200 398.720 1596.200} 58 of 64  Thread : 7
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {199.360 1209.600 398.720 1411.200} 50 of 64  Thread : 7
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {398.720 1411.200 598.080 1596.200} 59 of 64  Thread : 7
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {598.080 604.800 797.440 806.400} 28 of 64  Thread : 5
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {598.080 1008.000 797.440 1209.600} 44 of 64  Thread : 0
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {398.720 1008.000 598.080 1209.600} 43 of 64  Thread : 0
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {598.080 1209.600 797.440 1411.200} 52 of 64  Thread : 0
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {996.800 201.600 1196.160 403.200} 14 of 64  Thread : 3
[12/29 23:16:10    557s]  VERIFY DRC ...... Sub-Area: {797.440 201.600 996.800 403.200} 13 of 64  Thread : 3
[12/29 23:16:10    557s]  VERIFY DRC ...... Thread : 7 finished.
[12/29 23:16:10    557s]  VERIFY DRC ...... Thread : 0 finished.
[12/29 23:16:10    557s]  VERIFY DRC ...... Thread : 6 finished.
[12/29 23:16:10    557s]  VERIFY DRC ...... Thread : 5 finished.
[12/29 23:16:10    557s]  VERIFY DRC ...... Thread : 2 finished.
[12/29 23:16:10    558s]  VERIFY DRC ...... Thread : 1 finished.
[12/29 23:16:10    558s]  VERIFY DRC ...... Thread : 4 finished.
[12/29 23:16:10    558s]  VERIFY DRC ...... Sub-Area: {996.800 403.200 1196.160 604.800} 22 of 64  Thread : 3
[12/29 23:16:10    558s]  VERIFY DRC ...... Thread : 3 finished.
[12/29 23:16:10    558s] 
[12/29 23:16:10    558s]   Verification Complete : 20 Viols.
[12/29 23:16:10    558s] 
[12/29 23:16:10    558s]  Violation Summary By Layer and Type:
[12/29 23:16:10    558s] 
[12/29 23:16:10    558s] 	         MetSpc   Totals
[12/29 23:16:10    558s] 	met4         20       20
[12/29 23:16:10    558s] 	Totals       20       20
[12/29 23:16:10    558s] 
[12/29 23:16:10    558s]  *** End Verify DRC (CPU TIME: 0:00:01.7  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[12/29 23:16:10    558s] 
[12/29 23:16:10    558s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/29 23:16:47    559s] <CMD> verifyConnectivity -type all -geomConnect -error 1000 -warning 50
[12/29 23:16:47    559s] VERIFY_CONNECTIVITY use new engine.
[12/29 23:16:47    559s] 
[12/29 23:16:47    559s] ******** Start: VERIFY CONNECTIVITY ********
[12/29 23:16:47    559s] Start Time: Sun Dec 29 23:16:47 2024
[12/29 23:16:47    559s] 
[12/29 23:16:47    559s] Design Name: fpga_top
[12/29 23:16:47    559s] Database Units: 1000
[12/29 23:16:47    559s] Design Boundary: (0.0000, 0.0000) (1584.2400, 1596.2000)
[12/29 23:16:47    559s] Error Limit = 1000; Warning Limit = 50
[12/29 23:16:47    559s] Check all nets
[12/29 23:16:47    559s] Use 8 pthreads
[12/29 23:16:47    559s] Net VCCHIB: has an unconnected terminal, has special routes with opens.
[12/29 23:16:47    559s] Net AMUXBUS_A: has special routes with opens.
[12/29 23:16:47    559s] Net VSWITCH: has an unconnected terminal, has special routes with opens.
[12/29 23:16:47    559s] Net VCCD: has an unconnected terminal, has special routes with opens.
[12/29 23:16:47    559s] Net VDDA: has an unconnected terminal, has special routes with opens.
[12/29 23:16:47    559s] Net VSSD: has an unconnected terminal, has special routes with opens.
[12/29 23:16:47    559s] Net VSSIO_Q: has an unconnected terminal, has special routes with opens.
[12/29 23:16:47    559s] Net VSSA: has an unconnected terminal, has special routes with opens.
[12/29 23:16:47    559s] Net VSSIO: has an unconnected terminal, has special routes with opens.
[12/29 23:16:47    559s] Net VDDIO_Q: has an unconnected terminal, has special routes with opens.
[12/29 23:16:47    559s] Net VDDIO: has an unconnected terminal, has special routes with opens.
[12/29 23:16:47    559s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[12/29 23:16:47    559s] Type 'man IMPVFC-3' for more detail.
[12/29 23:16:47    559s] 
[12/29 23:16:47    559s] Begin Summary 
[12/29 23:16:47    559s]     52 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[12/29 23:16:47    559s]     948 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/29 23:16:47    559s]     1000 total info(s) created.
[12/29 23:16:47    559s] End Summary
[12/29 23:16:47    559s] 
[12/29 23:16:47    559s] End Time: Sun Dec 29 23:16:47 2024
[12/29 23:16:47    559s] Time Elapsed: 0:00:00.0
[12/29 23:16:47    559s] 
[12/29 23:16:47    559s] ******** End: VERIFY CONNECTIVITY ********
[12/29 23:16:47    559s]   Verification Complete : 1000 Viols.  0 Wrngs.
[12/29 23:16:47    559s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[12/29 23:16:47    559s] 
[12/29 23:17:47    562s] <CMD> timeDesign -postRoute
[12/29 23:17:47    562s] Switching SI Aware to true by default in postroute mode   
[12/29 23:17:47    562s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[12/29 23:17:47    562s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/29 23:17:47    562s] 
[12/29 23:17:47    562s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[12/29 23:17:47    562s] 
[12/29 23:18:43    565s] <CMD> setDelayCalMode -SIAware false
[12/29 23:18:43    565s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[12/29 23:18:43    565s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/29 23:19:11    567s] <CMD> setAnalysisMode -analysisType onChipVariation
[12/29 23:21:13    573s] <CMD> timeDesign -postRoute
[12/29 23:21:13    573s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:09:33.1/0:49:16.1 (0.2), mem = 5175.5M
[12/29 23:21:13    573s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/29 23:21:13    573s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:21:13    573s] ### Net info: total nets: 11484
[12/29 23:21:13    573s] ### Net info: dirty nets: 0
[12/29 23:21:13    573s] ### Net info: marked as disconnected nets: 0
[12/29 23:21:13    573s] ### Net info: fully routed nets: 8777
[12/29 23:21:13    573s] ### Net info: trivial (< 2 pins) nets: 2675
[12/29 23:21:13    573s] ### Net info: unrouted nets: 32
[12/29 23:21:13    573s] ### Net info: re-extraction nets: 0
[12/29 23:21:13    573s] ### Net info: ignored nets: 0
[12/29 23:21:13    573s] ### Net info: skip routing nets: 0
[12/29 23:21:13    573s] ### import design signature (289): route=398963922 fixed_route=398963922 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=2112345881 dirty_area=0 del_dirty_area=0 cell=772651813 placement=5631183 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=438559294 sns=438559294 ppa_info=1210027593
[12/29 23:21:13    573s] #Extract in post route mode
[12/29 23:21:13    573s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/29 23:21:13    573s] #Fast data preparation for tQuantus.
[12/29 23:21:13    573s] #Start routing data preparation on Sun Dec 29 23:21:13 2024
[12/29 23:21:13    573s] #
[12/29 23:21:13    573s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 23:21:13    573s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 23:21:13    573s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/29 23:21:13    573s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/29 23:21:13    573s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/29 23:21:13    573s] #Regenerating Ggrids automatically.
[12/29 23:21:13    573s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/29 23:21:13    573s] #Using automatically generated G-grids.
[12/29 23:21:13    573s] #Done routing data preparation.
[12/29 23:21:13    573s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3568.81 (MB), peak = 4899.24 (MB)
[12/29 23:21:13    573s] #Start routing data preparation on Sun Dec 29 23:21:13 2024
[12/29 23:21:13    573s] #
[12/29 23:21:13    573s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/29 23:21:13    573s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/29 23:21:13    573s] #pin_access_rlayer=2(met2)
[12/29 23:21:13    573s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/29 23:21:13    573s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/29 23:21:13    573s] #enable_dpt_layer_shield=F
[12/29 23:21:13    573s] #has_line_end_grid=F
[12/29 23:21:13    573s] #Regenerating Ggrids automatically.
[12/29 23:21:13    573s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/29 23:21:13    573s] #Using automatically generated G-grids.
[12/29 23:21:13    573s] #Done routing data preparation.
[12/29 23:21:13    573s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3574.64 (MB), peak = 4899.24 (MB)
[12/29 23:21:13    573s] #
[12/29 23:21:13    573s] #Start tQuantus RC extraction...
[12/29 23:21:13    573s] #Start building rc corner(s)...
[12/29 23:21:13    573s] #Number of RC Corner = 1
[12/29 23:21:13    573s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen 25.000000 (real) 
[12/29 23:21:13    573s] #(i=5, n=5 1000)
[12/29 23:21:13    573s] #metal1 -> met1 (1)
[12/29 23:21:13    573s] #metal2 -> met2 (2)
[12/29 23:21:13    573s] #metal3 -> met3 (3)
[12/29 23:21:13    573s] #metal4 -> met4 (4)
[12/29 23:21:13    573s] #metal5 -> met5 (5)
[12/29 23:21:14    573s] #SADV-On
[12/29 23:21:14    573s] # Corner(s) : 
[12/29 23:21:14    573s] #RC_CORNER [25.00]
[12/29 23:21:14    573s] # Corner id: 0
[12/29 23:21:14    573s] # Layout Scale: 1.000000
[12/29 23:21:14    573s] # Has Metal Fill model: yes
[12/29 23:21:14    573s] # Temperature was set
[12/29 23:21:14    573s] # Temperature : 25.000000
[12/29 23:21:14    573s] # Ref. Temp   : 25.000000
[12/29 23:21:14    573s] #SADV-Off
[12/29 23:21:14    573s] #
[12/29 23:21:14    573s] #layer[5] tech width 1600 != ict width 800.0
[12/29 23:21:14    573s] #
[12/29 23:21:14    573s] #layer[5] tech spc 1600 != ict spc 800.0
[12/29 23:21:14    573s] #total pattern=35 [5, 90]
[12/29 23:21:14    573s] #( rc_model.bin ) does not exist.
[12/29 23:21:14    573s] #invalid or missing tQuantus model file
[12/29 23:21:14    573s] #rc model rebuild is required for this corner(s)
[12/29 23:21:14    573s] #1 rcmodel(s) requires rebuild
[12/29 23:21:14    573s] #Rebuild RC model file for all corners.
[12/29 23:21:14    573s] #Start building rc corner(s)...
[12/29 23:21:14    573s] #Number of RC Corner = 1
[12/29 23:21:14    573s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen 25.000000 (real) 
[12/29 23:21:14    573s] #(i=5, n=5 1000)
[12/29 23:21:14    573s] #metal1 -> met1 (1)
[12/29 23:21:14    573s] #metal2 -> met2 (2)
[12/29 23:21:14    573s] #metal3 -> met3 (3)
[12/29 23:21:14    573s] #metal4 -> met4 (4)
[12/29 23:21:14    573s] #metal5 -> met5 (5)
[12/29 23:21:14    573s] #SADV-On
[12/29 23:21:14    573s] # Corner(s) : 
[12/29 23:21:14    573s] #RC_CORNER [25.00]
[12/29 23:21:14    573s] # Corner id: 0
[12/29 23:21:14    573s] # Layout Scale: 1.000000
[12/29 23:21:14    573s] # Has Metal Fill model: yes
[12/29 23:21:14    573s] # Temperature was set
[12/29 23:21:14    573s] # Temperature : 25.000000
[12/29 23:21:14    573s] # Ref. Temp   : 25.000000
[12/29 23:21:14    573s] #SADV-Off
[12/29 23:21:14    573s] #
[12/29 23:21:14    573s] #layer[5] tech width 1600 != ict width 800.0
[12/29 23:21:14    573s] #
[12/29 23:21:14    573s] #layer[5] tech spc 1600 != ict spc 800.0
[12/29 23:21:14    573s] #total pattern=35 [5, 90]
[12/29 23:21:14    573s] #Generating the tQuantus model file automatically.
[12/29 23:21:14    573s] #num_tile=2988 avg_aspect_ratio=1.175574 
[12/29 23:21:14    573s] #Vertical num_row 20 per_row= 148 halo= 82500 
[12/29 23:21:14    573s] #hor_num_col = 50 final aspect_ratio= 1.016739
[12/29 23:21:15    575s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3578.45 (MB), peak = 4899.24 (MB)
[12/29 23:21:15    575s] #Finish check_net_pin_list step Enter extract
[12/29 23:21:15    575s] #Start init net ripin tree building
[12/29 23:21:15    575s] #Finish init net ripin tree building
[12/29 23:21:15    575s] #Cpu time = 00:00:00
[12/29 23:21:15    575s] #Elapsed time = 00:00:00
[12/29 23:21:15    575s] #Increased memory = 0.00 (MB)
[12/29 23:21:15    575s] #Total memory = 3578.45 (MB)
[12/29 23:21:15    575s] #Peak memory = 4899.24 (MB)
[12/29 23:21:15    575s] #Using multithreading with 8 threads.
[12/29 23:21:15    575s] #begin processing metal fill model file
[12/29 23:21:15    575s] #end processing metal fill model file
[12/29 23:21:15    575s] #Length limit = 200 pitches
[12/29 23:21:15    575s] #opt mode = 2
[12/29 23:21:15    575s] #Finish check_net_pin_list step Fix net pin list
[12/29 23:21:15    575s] #Start generate extraction boxes.
[12/29 23:21:15    575s] #
[12/29 23:21:15    575s] #Extract using 30 x 30 Hboxes
[12/29 23:21:15    575s] #7x7 initial hboxes
[12/29 23:21:15    575s] #Use area based hbox pruning.
[12/29 23:21:15    575s] #0/0 hboxes pruned.
[12/29 23:21:15    575s] #Complete generating extraction boxes.
[12/29 23:21:15    575s] #Start step Extraction
[12/29 23:21:15    575s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/29 23:21:15    575s] #Process 0 special clock nets for rc extraction
[12/29 23:21:15    575s] #Need to add unplaced ipin PIN:clk[0] of net 132(clk[0]) into rc tree
[12/29 23:21:15    575s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 589(ccff_tail[0]) into rc tree
[12/29 23:21:15    575s] #Need to add unplaced ipin PIN:ccff_head[0] of net 811(ccff_head[0]) into rc tree
[12/29 23:21:15    575s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/29 23:21:15    575s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/29 23:21:15    575s] #Need to add unplaced ipin PIN:set[0] of net 126(set[0]) into rc tree
[12/29 23:21:15    575s] #Need to add unplaced ipin PIN:reset[0] of net 127(reset[0]) into rc tree
[12/29 23:21:15    575s] #Total 8777 nets were built. 388 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/29 23:21:17    580s] #Run Statistics for Extraction:
[12/29 23:21:17    580s] #   Cpu time = 00:00:05, elapsed time = 00:00:01 .
[12/29 23:21:17    580s] #   Increased memory =   275.93 (MB), total memory =  3854.55 (MB), peak memory =  4899.24 (MB)
[12/29 23:21:17    580s] #Register nets and terms for rcdb /tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d
[12/29 23:21:17    580s] #Finish registering nets and terms for rcdb.
[12/29 23:21:17    580s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3590.35 (MB), peak = 4899.24 (MB)
[12/29 23:21:17    581s] #RC Statistics: 45448 Res, 24718 Ground Cap, 0 XCap (Edge to Edge)
[12/29 23:21:17    581s] #RC V/H edge ratio: 0.39, Avg V/H Edge Length: 4481.68 (23709), Avg L-Edge Length: 11322.35 (14419)
[12/29 23:21:17    581s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d.
[12/29 23:21:17    581s] #Start writing RC data.
[12/29 23:21:17    581s] #Finish writing RC data
[12/29 23:21:17    581s] #Finish writing rcdb with 54596 nodes, 45819 edges, and 0 xcaps
[12/29 23:21:17    581s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3584.62 (MB), peak = 4899.24 (MB)
[12/29 23:21:17    581s] Restoring parasitic data from file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d' ...
[12/29 23:21:17    581s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d' for reading (mem: 4915.961M)
[12/29 23:21:17    581s] Reading RCDB with compressed RC data.
[12/29 23:21:17    581s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d' for content verification (mem: 4915.961M)
[12/29 23:21:17    581s] Reading RCDB with compressed RC data.
[12/29 23:21:17    581s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d': 0 access done (mem: 4915.961M)
[12/29 23:21:17    581s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d': 0 access done (mem: 4915.961M)
[12/29 23:21:17    581s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4915.961M)
[12/29 23:21:17    581s] Following multi-corner parasitics specified:
[12/29 23:21:17    581s] 	/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d (rcdb)
[12/29 23:21:17    581s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d' for reading (mem: 4915.961M)
[12/29 23:21:17    581s] Reading RCDB with compressed RC data.
[12/29 23:21:17    581s] 		Cell fpga_top has rcdb /tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d specified
[12/29 23:21:17    581s] Cell fpga_top, hinst 
[12/29 23:21:17    581s] processing rcdb (/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d) for hinst (top) of cell (fpga_top);
[12/29 23:21:17    581s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_Yi9jfJ.rcdb.d': 0 access done (mem: 4915.961M)
[12/29 23:21:17    581s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4915.961M)
[12/29 23:21:17    581s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_RkiICD.rcdb.d/fpga_top.rcdb.d' for reading (mem: 4915.961M)
[12/29 23:21:17    581s] Reading RCDB with compressed RC data.
[12/29 23:21:17    581s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=4915.961M)
[12/29 23:21:17    581s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_RkiICD.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 4915.961M)
[12/29 23:21:17    581s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 4915.961M)
[12/29 23:21:17    581s] #
[12/29 23:21:17    581s] #Restore RCDB.
[12/29 23:21:17    581s] #
[12/29 23:21:17    581s] #Complete tQuantus RC extraction.
[12/29 23:21:17    581s] #Cpu time = 00:00:08
[12/29 23:21:17    581s] #Elapsed time = 00:00:03
[12/29 23:21:17    581s] #Increased memory = 10.74 (MB)
[12/29 23:21:17    581s] #Total memory = 3585.38 (MB)
[12/29 23:21:17    581s] #Peak memory = 4899.24 (MB)
[12/29 23:21:17    581s] #
[12/29 23:21:17    581s] #388 inserted nodes are removed
[12/29 23:21:17    581s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/29 23:21:17    581s] ### export design design signature (291): route=448417883 fixed_route=448417883 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=1931450929 dirty_area=0 del_dirty_area=0 cell=772651813 placement=5631183 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=438559294 sns=438559294 ppa_info=1210027593
[12/29 23:21:17    581s] ### import design signature (292): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[12/29 23:21:17    581s] #Start Design Signature (0)
[12/29 23:21:17    581s] #Finish Inst Signature in MT(47369664)
[12/29 23:21:17    581s] #Finish Net Signature in MT(49120094)
[12/29 23:21:17    581s] #Finish SNet Signature in MT (98452154)
[12/29 23:21:17    581s] #Run time and memory report for RC extraction:
[12/29 23:21:17    581s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/29 23:21:17    581s] #Run Statistics for snet signature:
[12/29 23:21:17    581s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.97/8, scale score = 0.25.
[12/29 23:21:17    581s] #    Increased memory =     0.02 (MB), total memory =  3566.87 (MB), peak memory =  4899.24 (MB)
[12/29 23:21:17    581s] #Run Statistics for Net Final Signature:
[12/29 23:21:17    581s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/29 23:21:17    581s] #   Increased memory =     0.00 (MB), total memory =  3566.85 (MB), peak memory =  4899.24 (MB)
[12/29 23:21:17    581s] #Run Statistics for Net launch:
[12/29 23:21:17    581s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.68/8, scale score = 0.84.
[12/29 23:21:17    581s] #    Increased memory =     0.07 (MB), total memory =  3566.85 (MB), peak memory =  4899.24 (MB)
[12/29 23:21:17    581s] #Run Statistics for Net init_dbsNet_slist:
[12/29 23:21:17    581s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/29 23:21:17    581s] #   Increased memory =     0.00 (MB), total memory =  3566.78 (MB), peak memory =  4899.24 (MB)
[12/29 23:21:17    581s] #Run Statistics for net signature:
[12/29 23:21:17    581s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.03/8, scale score = 0.75.
[12/29 23:21:17    581s] #    Increased memory =     0.07 (MB), total memory =  3566.85 (MB), peak memory =  4899.24 (MB)
[12/29 23:21:17    581s] #Run Statistics for inst signature:
[12/29 23:21:17    581s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.48/8, scale score = 0.56.
[12/29 23:21:17    581s] #    Increased memory =    -6.66 (MB), total memory =  3566.78 (MB), peak memory =  4899.24 (MB)
[12/29 23:21:17    581s] Effort level <high> specified for reg2reg path_group
[12/29 23:21:17    582s] Cell fpga_top LLGs are deleted
[12/29 23:21:17    582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:21:17    582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:21:17    582s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4850.2M, EPOCH TIME: 1735510877.630557
[12/29 23:21:17    582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:21:17    582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:21:17    582s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4850.2M, EPOCH TIME: 1735510877.630677
[12/29 23:21:17    582s] Max number of tech site patterns supported in site array is 256.
[12/29 23:21:17    582s] Core basic site is CoreSite
[12/29 23:21:17    582s] After signature check, allow fast init is false, keep pre-filter is true.
[12/29 23:21:17    582s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/29 23:21:17    582s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/29 23:21:17    582s] SiteArray: use 1,175,552 bytes
[12/29 23:21:17    582s] SiteArray: current memory after site array memory allocation 4850.2M
[12/29 23:21:17    582s] SiteArray: FP blocked sites are writable
[12/29 23:21:17    582s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4850.2M, EPOCH TIME: 1735510877.639232
[12/29 23:21:17    582s] Process 2318 (called=4166 computed=47) wires and vias for routing blockage analysis
[12/29 23:21:17    582s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.006, REAL:0.003, MEM:4850.2M, EPOCH TIME: 1735510877.642632
[12/29 23:21:17    582s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/29 23:21:17    582s] Atter site array init, number of instance map data is 0.
[12/29 23:21:17    582s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.021, REAL:0.012, MEM:4850.2M, EPOCH TIME: 1735510877.643173
[12/29 23:21:17    582s] 
[12/29 23:21:17    582s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:21:17    582s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:21:17    582s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.023, REAL:0.014, MEM:4850.2M, EPOCH TIME: 1735510877.644503
[12/29 23:21:17    582s] Cell fpga_top LLGs are deleted
[12/29 23:21:17    582s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:21:17    582s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:21:17    582s] Starting delay calculation for Setup views
[12/29 23:21:17    582s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/29 23:21:17    582s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/29 23:21:17    582s] AAE DB initialization (MEM=4860.76 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/29 23:21:17    582s] #################################################################################
[12/29 23:21:17    582s] # Design Stage: PostRoute
[12/29 23:21:17    582s] # Design Name: fpga_top
[12/29 23:21:17    582s] # Design Mode: 130nm
[12/29 23:21:17    582s] # Analysis Mode: MMMC OCV 
[12/29 23:21:17    582s] # Parasitics Mode: SPEF/RCDB 
[12/29 23:21:17    582s] # Signoff Settings: SI Off 
[12/29 23:21:17    582s] #################################################################################
[12/29 23:21:17    582s] Calculate early delays in OCV mode...
[12/29 23:21:17    582s] Calculate late delays in OCV mode...
[12/29 23:21:17    582s] Topological Sorting (REAL = 0:00:00.0, MEM = 4865.8M, InitMEM = 4865.8M)
[12/29 23:21:17    582s] Start delay calculation (fullDC) (8 T). (MEM=3704.84)
[12/29 23:21:17    582s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 23:21:17    582s] eee: pegSigSF=1.070000
[12/29 23:21:17    582s] Initializing multi-corner resistance tables ...
[12/29 23:21:17    582s] eee: Grid unit RC data computation started
[12/29 23:21:17    582s] eee: Grid unit RC data computation completed
[12/29 23:21:17    582s] eee: l=1 avDens=0.094339 usedTrk=3500.553739 availTrk=37106.286013 sigTrk=3500.553739
[12/29 23:21:17    582s] eee: l=2 avDens=0.099903 usedTrk=4467.893341 availTrk=44722.403641 sigTrk=4467.893341
[12/29 23:21:17    582s] eee: l=3 avDens=0.128423 usedTrk=3394.855674 availTrk=26434.931439 sigTrk=3394.855674
[12/29 23:21:17    582s] eee: l=4 avDens=0.059213 usedTrk=1599.444903 availTrk=27011.604916 sigTrk=1599.444903
[12/29 23:21:17    582s] eee: l=5 avDens=0.143329 usedTrk=688.914879 availTrk=4806.512467 sigTrk=688.914879
[12/29 23:21:17    582s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 23:21:17    582s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.349334 uaWl=1.000000 uaWlH=0.103200 aWlH=0.000000 lMod=0 pMax=0.834300 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 23:21:17    582s] eee: NetCapCache creation started. (Current Mem: 4865.773M) 
[12/29 23:21:17    582s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4865.773M) 
[12/29 23:21:17    582s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 23:21:17    582s] eee: Metal Layers Info:
[12/29 23:21:17    582s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 23:21:17    582s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 23:21:17    582s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 23:21:17    582s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 23:21:17    582s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 23:21:17    582s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 23:21:17    582s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 23:21:17    582s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 23:21:17    582s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 23:21:17    582s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 23:21:18    582s] Start AAE Lib Loading. (MEM=5397.5)
[12/29 23:21:18    582s] End AAE Lib Loading. (MEM=5617.58 CPU=0:00:00.0 Real=0:00:00.0)
[12/29 23:21:18    582s] End AAE Lib Interpolated Model. (MEM=5617.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 23:21:18    582s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_RkiICD.rcdb.d/fpga_top.rcdb.d' for reading (mem: 5618.578M)
[12/29 23:21:18    582s] Reading RCDB with compressed RC data.
[12/29 23:21:18    582s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5626.6M)
[12/29 23:21:18    582s] AAE_INFO: 8 threads acquired from CTE.
[12/29 23:21:18    584s] Total number of fetched objects 10777
[12/29 23:21:18    584s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/29 23:21:18    584s] End delay calculation. (MEM=3782.92 CPU=0:00:01.4 REAL=0:00:00.0)
[12/29 23:21:20    585s] End delay calculation (fullDC). (MEM=3770.7 CPU=0:00:03.4 REAL=0:00:03.0)
[12/29 23:21:20    585s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 5836.1M) ***
[12/29 23:21:20    586s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:03.0 totSessionCpu=0:09:46 mem=5772.1M)
[12/29 23:21:20    586s] Info: 8 threads available for lower-level modules during optimization.
[12/29 23:21:22    586s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.488%
------------------------------------------------------------------

[12/29 23:21:22    586s] Reported timing to dir ./timingReports
[12/29 23:21:22    586s] Total CPU time: 13.62 sec
[12/29 23:21:22    586s] Total Real time: 9.0 sec
[12/29 23:21:22    586s] Total Memory Usage: 5806.195312 Mbytes
[12/29 23:21:22    586s] Info: pop threads available for lower-level modules during optimization.
[12/29 23:21:22    586s] *** timeDesign #2 [finish] () : cpu/real = 0:00:13.6/0:00:08.5 (1.6), totSession cpu/real = 0:09:46.7/0:49:24.6 (0.2), mem = 5806.2M
[12/29 23:21:22    586s] 
[12/29 23:21:22    586s] =============================================================================================
[12/29 23:21:22    586s]  Final TAT Report : timeDesign #2                                               23.31-s109_1
[12/29 23:21:22    586s] =============================================================================================
[12/29 23:21:22    586s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 23:21:22    586s] ---------------------------------------------------------------------------------------------
[12/29 23:21:22    586s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:21:22    586s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:04.4 /  0:00:04.4    1.0
[12/29 23:21:22    586s] [ DrvReport              ]      1   0:00:01.8  (  20.7 % )     0:00:01.8 /  0:00:00.3    0.1
[12/29 23:21:22    586s] [ ExtractRC              ]      1   0:00:03.9  (  45.8 % )     0:00:03.9 /  0:00:08.6    2.2
[12/29 23:21:22    586s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   2.4 % )     0:00:02.5 /  0:00:04.0    1.6
[12/29 23:21:22    586s] [ FullDelayCalc          ]      1   0:00:02.3  (  26.7 % )     0:00:02.3 /  0:00:03.5    1.5
[12/29 23:21:22    586s] [ TimingUpdate           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.3    4.5
[12/29 23:21:22    586s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    2.1
[12/29 23:21:22    586s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/29 23:21:22    586s] [ MISC                   ]          0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.6    2.8
[12/29 23:21:22    586s] ---------------------------------------------------------------------------------------------
[12/29 23:21:22    586s]  timeDesign #2 TOTAL                0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:13.6    1.6
[12/29 23:21:22    586s] ---------------------------------------------------------------------------------------------
[12/29 23:21:22    586s] 
[12/29 23:23:16    592s] <CMD> optDesign -postRoute
[12/29 23:23:16    592s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3723.1M, totSessionCpu=0:09:52 **
[12/29 23:23:16    592s] 
[12/29 23:23:16    592s] Active Setup views: VIEW_SETUP 
[12/29 23:23:16    592s] *** optDesign #2 [begin] () : totSession cpu/real = 0:09:52.3/0:51:18.7 (0.2), mem = 5806.2M
[12/29 23:23:16    592s] Info: 8 threads available for lower-level modules during optimization.
[12/29 23:23:16    592s] GigaOpt running with 8 threads.
[12/29 23:23:16    592s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:09:52.3/0:51:18.7 (0.2), mem = 6318.2M
[12/29 23:23:16    592s] **INFO: User settings:
[12/29 23:23:16    592s] setNanoRouteMode -route_detail_auto_stop                                                  false
[12/29 23:23:16    592s] setNanoRouteMode -route_detail_end_iteration                                              1
[12/29 23:23:16    592s] setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
[12/29 23:23:16    592s] setNanoRouteMode -route_detail_fix_antenna                                                true
[12/29 23:23:16    592s] setNanoRouteMode -route_detail_post_route_litho_repair                                    false
[12/29 23:23:16    592s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[12/29 23:23:16    592s] setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
[12/29 23:23:16    592s] setNanoRouteMode -extract_design_signature                                                98452154
[12/29 23:23:16    592s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[12/29 23:23:16    592s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[12/29 23:23:16    592s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                58.5
[12/29 23:23:16    592s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[12/29 23:23:16    592s] setNanoRouteMode -route_bottom_routing_layer                                              1
[12/29 23:23:16    592s] setNanoRouteMode -route_antenna_diode_insertion                                           false
[12/29 23:23:16    592s] setNanoRouteMode -route_selected_net_only                                                 false
[12/29 23:23:16    592s] setNanoRouteMode -route_strict_honor_route_rule                                           false
[12/29 23:23:16    592s] setNanoRouteMode -route_top_routing_layer                                                 5
[12/29 23:23:16    592s] setNanoRouteMode -route_with_eco                                                          false
[12/29 23:23:16    592s] setNanoRouteMode -route_with_litho_driven                                                 false
[12/29 23:23:16    592s] setNanoRouteMode -route_with_si_driven                                                    false
[12/29 23:23:16    592s] setNanoRouteMode -route_with_timing_driven                                                false
[12/29 23:23:16    592s] setDesignMode -process                                                                    130
[12/29 23:23:16    592s] setExtractRCMode -coupled                                                                 false
[12/29 23:23:16    592s] setExtractRCMode -coupling_c_th                                                           0.4
[12/29 23:23:16    592s] setExtractRCMode -engine                                                                  postRoute
[12/29 23:23:16    592s] setExtractRCMode -relative_c_th                                                           1
[12/29 23:23:16    592s] setExtractRCMode -total_c_th                                                              0
[12/29 23:23:16    592s] setUsefulSkewMode -opt_skew_eco_route                                                     false
[12/29 23:23:16    592s] setDelayCalMode -enable_high_fanout                                                       true
[12/29 23:23:16    592s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[12/29 23:23:16    592s] setDelayCalMode -engine                                                                   aae
[12/29 23:23:16    592s] setDelayCalMode -ignoreNetLoad                                                            false
[12/29 23:23:16    592s] setDelayCalMode -SIAware                                                                  false
[12/29 23:23:16    592s] setDelayCalMode -socv_accuracy_mode                                                       low
[12/29 23:23:16    592s] setOptMode -opt_view_pruning_setup_views_active_list                                      { VIEW_SETUP }
[12/29 23:23:16    592s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { VIEW_SETUP}
[12/29 23:23:16    592s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { VIEW_SETUP}
[12/29 23:23:16    592s] setOptMode -opt_drv_margin                                                                0
[12/29 23:23:16    592s] setOptMode -opt_drv                                                                       true
[12/29 23:23:16    592s] setOptMode -opt_resize_flip_flops                                                         true
[12/29 23:23:16    592s] setOptMode -opt_preserve_all_sequential                                                   false
[12/29 23:23:16    592s] setOptMode -opt_setup_target_slack                                                        0
[12/29 23:23:16    592s] setSIMode -separate_delta_delay_on_data                                                   true
[12/29 23:23:16    592s] setPlaceMode -maxRouteLayer                                                               5
[12/29 23:23:16    592s] setPlaceMode -place_design_floorplan_mode                                                 false
[12/29 23:23:16    592s] setPlaceMode -place_detail_check_route                                                    false
[12/29 23:23:16    592s] setPlaceMode -place_detail_preserve_routing                                               true
[12/29 23:23:16    592s] setPlaceMode -place_detail_remove_affected_routing                                        false
[12/29 23:23:16    592s] setPlaceMode -place_detail_swap_eeq_cells                                                 false
[12/29 23:23:16    592s] setPlaceMode -place_global_clock_gate_aware                                               true
[12/29 23:23:16    592s] setPlaceMode -place_global_cong_effort                                                    auto
[12/29 23:23:16    592s] setPlaceMode -place_global_ignore_scan                                                    true
[12/29 23:23:16    592s] setPlaceMode -place_global_ignore_spare                                                   false
[12/29 23:23:16    592s] setPlaceMode -place_global_module_aware_spare                                             false
[12/29 23:23:16    592s] setPlaceMode -place_global_place_io_pins                                                  false
[12/29 23:23:16    592s] setPlaceMode -place_global_reorder_scan                                                   false
[12/29 23:23:16    592s] setPlaceMode -powerDriven                                                                 false
[12/29 23:23:16    592s] setPlaceMode -timingDriven                                                                true
[12/29 23:23:16    592s] setAnalysisMode -analysisType                                                             onChipVariation
[12/29 23:23:16    592s] setAnalysisMode -checkType                                                                setup
[12/29 23:23:16    592s] setAnalysisMode -clkSrcPath                                                               true
[12/29 23:23:16    592s] setAnalysisMode -clockPropagation                                                         sdcControl
[12/29 23:23:16    592s] setAnalysisMode -skew                                                                     true
[12/29 23:23:16    592s] setAnalysisMode -usefulSkew                                                               true
[12/29 23:23:16    592s] setAnalysisMode -virtualIPO                                                               false
[12/29 23:23:16    592s] 
[12/29 23:23:16    592s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/29 23:23:16    592s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/29 23:23:16    592s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/29 23:23:16    592s] 
[12/29 23:23:16    592s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 23:23:16    592s] Summary for sequential cells identification: 
[12/29 23:23:16    592s]   Identified SBFF number: 16
[12/29 23:23:16    592s]   Identified MBFF number: 0
[12/29 23:23:16    592s]   Identified SB Latch number: 2
[12/29 23:23:16    592s]   Identified MB Latch number: 0
[12/29 23:23:16    592s]   Not identified SBFF number: 0
[12/29 23:23:16    592s]   Not identified MBFF number: 0
[12/29 23:23:16    592s]   Not identified SB Latch number: 0
[12/29 23:23:16    592s]   Not identified MB Latch number: 0
[12/29 23:23:16    592s]   Number of sequential cells which are not FFs: 1
[12/29 23:23:16    592s]  Visiting view : VIEW_SETUP
[12/29 23:23:16    592s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 23:23:16    592s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 23:23:16    592s]  Visiting view : VIEW_HOLD
[12/29 23:23:16    592s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 23:23:16    592s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 23:23:16    592s] TLC MultiMap info (StdDelay):
[12/29 23:23:16    592s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 23:23:16    592s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 23:23:16    592s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 23:23:16    592s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 23:23:16    592s]  Setting StdDelay to: 58.5ps
[12/29 23:23:16    592s] 
[12/29 23:23:16    592s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 23:23:16    592s] Need call spDPlaceInit before registerPrioInstLoc.
[12/29 23:23:16    592s] OPERPROF: Starting DPlace-Init at level 1, MEM:6320.2M, EPOCH TIME: 1735510996.378363
[12/29 23:23:16    592s] Processing tracks to init pin-track alignment.
[12/29 23:23:16    592s] z: 2, totalTracks: 1
[12/29 23:23:16    592s] z: 4, totalTracks: 1
[12/29 23:23:16    592s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 23:23:16    592s] Cell fpga_top LLGs are deleted
[12/29 23:23:16    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:16    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:16    592s] # Building fpga_top llgBox search-tree.
[12/29 23:23:16    592s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6320.2M, EPOCH TIME: 1735510996.382563
[12/29 23:23:16    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:16    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:16    592s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6320.2M, EPOCH TIME: 1735510996.382837
[12/29 23:23:16    592s] Max number of tech site patterns supported in site array is 256.
[12/29 23:23:16    592s] Core basic site is CoreSite
[12/29 23:23:16    592s] After signature check, allow fast init is true, keep pre-filter is true.
[12/29 23:23:16    592s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/29 23:23:16    592s] Fast DP-INIT is on for default
[12/29 23:23:16    592s] Keep-away cache is enable on metals: 1-5
[12/29 23:23:16    592s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 23:23:16    592s] Atter site array init, number of instance map data is 0.
[12/29 23:23:16    592s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.023, REAL:0.018, MEM:6336.2M, EPOCH TIME: 1735510996.400341
[12/29 23:23:16    592s] 
[12/29 23:23:16    592s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:16    592s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:16    592s] OPERPROF:     Starting CMU at level 3, MEM:6336.2M, EPOCH TIME: 1735510996.401334
[12/29 23:23:16    592s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.001, MEM:6336.2M, EPOCH TIME: 1735510996.402492
[12/29 23:23:16    592s] 
[12/29 23:23:16    592s] Bad Lib Cell Checking (CMU) is done! (0)
[12/29 23:23:16    592s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.029, REAL:0.021, MEM:6336.2M, EPOCH TIME: 1735510996.403085
[12/29 23:23:16    592s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6336.2M, EPOCH TIME: 1735510996.403123
[12/29 23:23:16    592s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6336.2M, EPOCH TIME: 1735510996.403258
[12/29 23:23:16    592s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6336.2MB).
[12/29 23:23:16    592s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.027, MEM:6336.2M, EPOCH TIME: 1735510996.405394
[12/29 23:23:16    592s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6336.2M, EPOCH TIME: 1735510996.405450
[12/29 23:23:16    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:16    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:16    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:16    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:16    592s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.037, REAL:0.016, MEM:6334.2M, EPOCH TIME: 1735510996.421639
[12/29 23:23:16    592s] 
[12/29 23:23:16    592s] Creating Lib Analyzer ...
[12/29 23:23:16    592s] **Info: Nano Route Mode has illegal Min Route Layer 1/[2,5].
[12/29 23:23:16    592s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 23:23:16    592s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 23:23:16    592s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 23:23:16    592s] 
[12/29 23:23:16    592s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 23:23:16    592s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:53 mem=6340.2M
[12/29 23:23:16    592s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:53 mem=6340.2M
[12/29 23:23:16    592s] Creating Lib Analyzer, finished. 
[12/29 23:23:16    592s] Effort level <high> specified for reg2reg path_group
[12/29 23:23:16    593s] Info: IPO magic value 0x8251BEEF.
[12/29 23:23:16    593s] Info: Using SynthesisEngine executable '/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_'.
[12/29 23:23:16    593s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS231/bin/innovus_')
[12/29 23:23:16    593s]       SynthesisEngine workers will not check out additional licenses.
[12/29 23:23:25    593s] **INFO: Using Advanced Metric Collection system.
[12/29 23:23:25    593s] **optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 3739.3M, totSessionCpu=0:09:54 **
[12/29 23:23:25    593s] Existing Dirty Nets : 0
[12/29 23:23:25    593s] New Signature Flow (optDesignCheckOptions) ....
[12/29 23:23:25    593s] #Taking db snapshot
[12/29 23:23:25    593s] #Taking db snapshot ... done
[12/29 23:23:25    593s] OPERPROF: Starting checkPlace at level 1, MEM:6310.2M, EPOCH TIME: 1735511005.919509
[12/29 23:23:25    593s] Processing tracks to init pin-track alignment.
[12/29 23:23:25    593s] z: 2, totalTracks: 1
[12/29 23:23:25    593s] z: 4, totalTracks: 1
[12/29 23:23:25    593s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 23:23:25    593s] Cell fpga_top LLGs are deleted
[12/29 23:23:25    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:25    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:25    593s] # Building fpga_top llgBox search-tree.
[12/29 23:23:25    593s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6310.2M, EPOCH TIME: 1735511005.923086
[12/29 23:23:25    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:25    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:25    593s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6310.2M, EPOCH TIME: 1735511005.923279
[12/29 23:23:25    593s] Max number of tech site patterns supported in site array is 256.
[12/29 23:23:25    593s] Core basic site is CoreSite
[12/29 23:23:25    593s] After signature check, allow fast init is false, keep pre-filter is true.
[12/29 23:23:25    593s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/29 23:23:25    593s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/29 23:23:25    593s] SiteArray: use 1,175,552 bytes
[12/29 23:23:25    593s] SiteArray: current memory after site array memory allocation 6342.2M
[12/29 23:23:25    593s] SiteArray: FP blocked sites are writable
[12/29 23:23:25    593s] Keep-away cache is enable on metals: 1-5
[12/29 23:23:25    593s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/29 23:23:25    593s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6342.2M, EPOCH TIME: 1735511005.933380
[12/29 23:23:25    593s] Process 2318 (called=4166 computed=46) wires and vias for routing blockage analysis
[12/29 23:23:25    593s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.006, REAL:0.003, MEM:6342.2M, EPOCH TIME: 1735511005.936448
[12/29 23:23:25    593s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/29 23:23:25    593s] Atter site array init, number of instance map data is 0.
[12/29 23:23:25    593s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.022, REAL:0.013, MEM:6342.2M, EPOCH TIME: 1735511005.936723
[12/29 23:23:25    593s] 
[12/29 23:23:25    593s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:25    593s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:25    593s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.023, REAL:0.015, MEM:6342.2M, EPOCH TIME: 1735511005.937784
[12/29 23:23:25    593s] Begin checking placement ... (start mem=6310.2M, init mem=6342.2M)
[12/29 23:23:25    593s] Begin checking exclusive groups violation ...
[12/29 23:23:25    593s] There are 0 groups to check, max #box is 0, total #box is 0
[12/29 23:23:25    593s] Finished checking exclusive groups violations. Found 0 Vio.
[12/29 23:23:25    593s] 
[12/29 23:23:25    593s] Running CheckPlace using 8 threads!...
[12/29 23:23:25    593s] 
[12/29 23:23:25    593s] ...checkPlace MT is done!
[12/29 23:23:25    593s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6310.2M, EPOCH TIME: 1735511005.993338
[12/29 23:23:25    593s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:6310.2M, EPOCH TIME: 1735511005.996553
[12/29 23:23:25    593s] *info: Placed = 8693          
[12/29 23:23:25    593s] *info: Unplaced = 0           
[12/29 23:23:25    593s] Placement Density:36.48%(144591/396267)
[12/29 23:23:25    593s] Placement Density (including fixed std cells):36.48%(144591/396267)
[12/29 23:23:25    593s] Cell fpga_top LLGs are deleted
[12/29 23:23:25    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8693).
[12/29 23:23:25    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:25    593s] # Resetting pin-track-align track data.
[12/29 23:23:25    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:25    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:26    593s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=6310.2M)
[12/29 23:23:26    593s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.081, MEM:6310.2M, EPOCH TIME: 1735511006.000062
[12/29 23:23:26    593s] #optDebug: { P: 130 W: 4195 FE: standard PE: none LDR: 1}
[12/29 23:23:26    593s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[12/29 23:23:26    593s] *** optDesign -postRoute ***
[12/29 23:23:26    593s] DRC Margin: user margin 0.0; extra margin 0
[12/29 23:23:26    593s] Setup Target Slack: user slack 0
[12/29 23:23:26    593s] Hold Target Slack: user slack 0
[12/29 23:23:26    593s] Cell fpga_top LLGs are deleted
[12/29 23:23:26    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:26    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:26    593s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6310.2M, EPOCH TIME: 1735511006.016908
[12/29 23:23:26    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:26    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:26    593s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6310.2M, EPOCH TIME: 1735511006.017129
[12/29 23:23:26    593s] Max number of tech site patterns supported in site array is 256.
[12/29 23:23:26    593s] Core basic site is CoreSite
[12/29 23:23:26    593s] After signature check, allow fast init is false, keep pre-filter is true.
[12/29 23:23:26    593s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/29 23:23:26    593s] SiteArray: non-trimmed site array dimensions = 153 x 1360
[12/29 23:23:26    593s] SiteArray: use 1,175,552 bytes
[12/29 23:23:26    593s] SiteArray: current memory after site array memory allocation 6342.2M
[12/29 23:23:26    593s] SiteArray: FP blocked sites are writable
[12/29 23:23:26    593s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:6342.2M, EPOCH TIME: 1735511006.024879
[12/29 23:23:26    593s] Process 2318 (called=4166 computed=46) wires and vias for routing blockage analysis
[12/29 23:23:26    593s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.005, REAL:0.003, MEM:6342.2M, EPOCH TIME: 1735511006.027884
[12/29 23:23:26    593s] SiteArray: number of non floorplan blocked sites for llg default is 208080
[12/29 23:23:26    593s] Atter site array init, number of instance map data is 0.
[12/29 23:23:26    593s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.019, REAL:0.011, MEM:6342.2M, EPOCH TIME: 1735511006.028398
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:26    593s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:26    593s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.021, REAL:0.013, MEM:6342.2M, EPOCH TIME: 1735511006.029961
[12/29 23:23:26    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:26    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] TimeStamp Deleting Cell Server Begin ...
[12/29 23:23:26    593s] Deleting Lib Analyzer.
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] TimeStamp Deleting Cell Server End ...
[12/29 23:23:26    593s] Multi-VT timing optimization disabled based on library information.
[12/29 23:23:26    593s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 23:23:26    593s] Summary for sequential cells identification: 
[12/29 23:23:26    593s]   Identified SBFF number: 16
[12/29 23:23:26    593s]   Identified MBFF number: 0
[12/29 23:23:26    593s]   Identified SB Latch number: 2
[12/29 23:23:26    593s]   Identified MB Latch number: 0
[12/29 23:23:26    593s]   Not identified SBFF number: 0
[12/29 23:23:26    593s]   Not identified MBFF number: 0
[12/29 23:23:26    593s]   Not identified SB Latch number: 0
[12/29 23:23:26    593s]   Not identified MB Latch number: 0
[12/29 23:23:26    593s]   Number of sequential cells which are not FFs: 1
[12/29 23:23:26    593s]  Visiting view : VIEW_SETUP
[12/29 23:23:26    593s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 23:23:26    593s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 23:23:26    593s]  Visiting view : VIEW_HOLD
[12/29 23:23:26    593s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 23:23:26    593s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 23:23:26    593s] TLC MultiMap info (StdDelay):
[12/29 23:23:26    593s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 23:23:26    593s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 23:23:26    593s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 23:23:26    593s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 23:23:26    593s]  Setting StdDelay to: 58.5ps
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] TimeStamp Deleting Cell Server Begin ...
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] TimeStamp Deleting Cell Server End ...
[12/29 23:23:26    593s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:09.8 (0.2), totSession cpu/real = 0:09:53.8/0:51:28.5 (0.2), mem = 6342.2M
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] =============================================================================================
[12/29 23:23:26    593s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.31-s109_1
[12/29 23:23:26    593s] =============================================================================================
[12/29 23:23:26    593s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 23:23:26    593s] ---------------------------------------------------------------------------------------------
[12/29 23:23:26    593s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:26    593s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 23:23:26    593s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:26    593s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:26    593s] [ CheckPlace             ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.9
[12/29 23:23:26    593s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[12/29 23:23:26    593s] [ TimingUpdate           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.4    4.2
[12/29 23:23:26    593s] [ MISC                   ]          0:00:09.4  (  96.0 % )     0:00:09.4 /  0:00:00.7    0.1
[12/29 23:23:26    593s] ---------------------------------------------------------------------------------------------
[12/29 23:23:26    593s]  InitOpt #1 TOTAL                   0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:01.5    0.2
[12/29 23:23:26    593s] ---------------------------------------------------------------------------------------------
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] ** INFO : this run is activating 'postRoute' automaton
[12/29 23:23:26    593s] **INFO: flowCheckPoint #1 InitialSummary
[12/29 23:23:26    593s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_RkiICD.rcdb.d/fpga_top.rcdb.d': 8775 access done (mem: 6342.211M)
[12/29 23:23:26    593s] tQuantus: Use design signature to decide re-extraction is ON
[12/29 23:23:26    593s] #Start Design Signature (0)
[12/29 23:23:26    593s] #Finish Inst Signature in MT(47369664)
[12/29 23:23:26    593s] #Finish Net Signature in MT(49120094)
[12/29 23:23:26    593s] #Finish SNet Signature in MT (98452154)
[12/29 23:23:26    593s] #Run time and memory report for RC extraction:
[12/29 23:23:26    593s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/29 23:23:26    593s] #Run Statistics for snet signature:
[12/29 23:23:26    593s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.85/8, scale score = 0.23.
[12/29 23:23:26    593s] #    Increased memory =     0.02 (MB), total memory =  3730.93 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:26    593s] #Run Statistics for Net Final Signature:
[12/29 23:23:26    593s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/29 23:23:26    593s] #   Increased memory =     0.00 (MB), total memory =  3731.03 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:26    593s] #Run Statistics for Net launch:
[12/29 23:23:26    593s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.85/8, scale score = 0.86.
[12/29 23:23:26    593s] #    Increased memory =     0.07 (MB), total memory =  3731.03 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:26    593s] #Run Statistics for Net init_dbsNet_slist:
[12/29 23:23:26    593s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/29 23:23:26    593s] #   Increased memory =     0.00 (MB), total memory =  3730.96 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:26    593s] #Run Statistics for net signature:
[12/29 23:23:26    593s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.12/8, scale score = 0.76.
[12/29 23:23:26    593s] #    Increased memory =    -0.05 (MB), total memory =  3730.92 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:26    593s] #Run Statistics for inst signature:
[12/29 23:23:26    593s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.27/8, scale score = 0.53.
[12/29 23:23:26    593s] #    Increased memory =   -11.26 (MB), total memory =  3730.96 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:26    593s] tQuantus: Original signature = 98452154, new signature = 98452154
[12/29 23:23:26    593s] tQuantus: Design is clean by design signature
[12/29 23:23:26    593s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_RkiICD.rcdb.d/fpga_top.rcdb.d' for reading (mem: 6334.211M)
[12/29 23:23:26    593s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_RkiICD.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 6334.211M)
[12/29 23:23:26    593s] The design is extracted. Skipping TQuantus.
[12/29 23:23:26    593s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:09:53.9/0:51:28.6 (0.2), mem = 6334.2M
[12/29 23:23:26    593s] Saving timing graph ...
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] Creating Lib Analyzer ...
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 23:23:26    593s] Summary for sequential cells identification: 
[12/29 23:23:26    593s]   Identified SBFF number: 16
[12/29 23:23:26    593s]   Identified MBFF number: 0
[12/29 23:23:26    593s]   Identified SB Latch number: 2
[12/29 23:23:26    593s]   Identified MB Latch number: 0
[12/29 23:23:26    593s]   Not identified SBFF number: 0
[12/29 23:23:26    593s]   Not identified MBFF number: 0
[12/29 23:23:26    593s]   Not identified SB Latch number: 0
[12/29 23:23:26    593s]   Not identified MB Latch number: 0
[12/29 23:23:26    593s]   Number of sequential cells which are not FFs: 1
[12/29 23:23:26    593s]  Visiting view : VIEW_SETUP
[12/29 23:23:26    593s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 23:23:26    593s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 23:23:26    593s]  Visiting view : VIEW_HOLD
[12/29 23:23:26    593s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 23:23:26    593s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 23:23:26    593s] TLC MultiMap info (StdDelay):
[12/29 23:23:26    593s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 23:23:26    593s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 23:23:26    593s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 23:23:26    593s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 23:23:26    593s]  Setting StdDelay to: 58.5ps
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 23:23:26    593s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 23:23:26    593s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 23:23:26    593s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 23:23:26    593s] 
[12/29 23:23:26    593s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 23:23:26    594s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:54 mem=6340.2M
[12/29 23:23:26    594s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:54 mem=6340.2M
[12/29 23:23:26    594s] Creating Lib Analyzer, finished. 
[12/29 23:23:26    594s] TG backup dir: /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/opt_timing_graph_0ec79X
[12/29 23:23:26    594s] Disk Usage:
[12/29 23:23:26    594s] Filesystem          1K-blocks     Used Available Use% Mounted on
[12/29 23:23:26    594s] /dev/mapper/rl-home  29362168 25085328   4276840  86% /home
[12/29 23:23:26    595s] Done save timing graph
[12/29 23:23:26    595s] Disk Usage:
[12/29 23:23:26    595s] Filesystem          1K-blocks     Used Available Use% Mounted on
[12/29 23:23:26    595s] /dev/mapper/rl-home  29362168 25089992   4272176  86% /home
[12/29 23:23:26    595s] 
[12/29 23:23:26    595s] TimeStamp Deleting Cell Server Begin ...
[12/29 23:23:26    595s] Deleting Lib Analyzer.
[12/29 23:23:26    595s] 
[12/29 23:23:26    595s] TimeStamp Deleting Cell Server End ...
[12/29 23:23:27    595s] Starting delay calculation for Hold views
[12/29 23:23:27    596s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/29 23:23:27    596s] #################################################################################
[12/29 23:23:27    596s] # Design Stage: PostRoute
[12/29 23:23:27    596s] # Design Name: fpga_top
[12/29 23:23:27    596s] # Design Mode: 130nm
[12/29 23:23:27    596s] # Analysis Mode: MMMC OCV 
[12/29 23:23:27    596s] # Parasitics Mode: SPEF/RCDB 
[12/29 23:23:27    596s] # Signoff Settings: SI Off 
[12/29 23:23:27    596s] #################################################################################
[12/29 23:23:27    596s] Calculate late delays in OCV mode...
[12/29 23:23:27    596s] Calculate early delays in OCV mode...
[12/29 23:23:27    596s] Topological Sorting (REAL = 0:00:00.0, MEM = 6563.2M, InitMEM = 6563.2M)
[12/29 23:23:27    596s] Start delay calculation (fullDC) (8 T). (MEM=4007.68)
[12/29 23:23:27    596s] *** Calculating scaling factor for MIN_LIB libraries using the default operating condition of each library.
[12/29 23:23:27    596s] End AAE Lib Interpolated Model. (MEM=6582.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 23:23:27    596s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_RkiICD.rcdb.d/fpga_top.rcdb.d' for reading (mem: 6582.938M)
[12/29 23:23:27    596s] Reading RCDB with compressed RC data.
[12/29 23:23:27    596s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 6614.9M)
[12/29 23:23:27    596s] AAE_INFO: 8 threads acquired from CTE.
[12/29 23:23:27    597s] Total number of fetched objects 10777
[12/29 23:23:27    597s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 23:23:27    597s] End delay calculation. (MEM=4046.87 CPU=0:00:01.3 REAL=0:00:00.0)
[12/29 23:23:27    597s] End delay calculation (fullDC). (MEM=4046.87 CPU=0:00:01.5 REAL=0:00:00.0)
[12/29 23:23:27    597s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 5793.6M) ***
[12/29 23:23:27    597s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:00.0 totSessionCpu=0:09:58 mem=5787.6M)
[12/29 23:23:28    597s] 
[12/29 23:23:28    597s] Active hold views:
[12/29 23:23:28    597s]  VIEW_HOLD
[12/29 23:23:28    597s]   Dominating endpoints: 0
[12/29 23:23:28    597s]   Dominating TNS: -0.000
[12/29 23:23:28    597s] 
[12/29 23:23:28    597s] Done building cte hold timing graph (HoldAware) cpu=0:00:04.0 real=0:00:02.0 totSessionCpu=0:09:58 mem=6081.3M ***
[12/29 23:23:28    598s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[12/29 23:23:28    598s] Restoring timing graph ...
[12/29 23:23:29    599s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/29 23:23:29    599s] Done restore timing graph
[12/29 23:23:29    599s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6100.4M, EPOCH TIME: 1735511009.669787
[12/29 23:23:29    599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:29    599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:29    599s] 
[12/29 23:23:29    599s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:29    599s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:29    599s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:6100.4M, EPOCH TIME: 1735511009.673424
[12/29 23:23:29    599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:29    599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:29    599s] 
------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.488%
------------------------------------------------------------------

[12/29 23:23:29    599s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:05.9/0:00:03.7 (1.6), totSession cpu/real = 0:09:59.9/0:51:32.3 (0.2), mem = 6100.4M
[12/29 23:23:29    599s] 
[12/29 23:23:29    599s] =============================================================================================
[12/29 23:23:29    599s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.31-s109_1
[12/29 23:23:29    599s] =============================================================================================
[12/29 23:23:29    599s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 23:23:29    599s] ---------------------------------------------------------------------------------------------
[12/29 23:23:29    599s] [ ViewPruning            ]     10   0:00:00.4  (   9.6 % )     0:00:00.5 /  0:00:00.9    1.8
[12/29 23:23:29    599s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.6
[12/29 23:23:29    599s] [ DrvReport              ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.8
[12/29 23:23:29    599s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    2.0
[12/29 23:23:29    599s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:29    599s] [ UpdateTimingGraph      ]      4   0:00:00.1  (   2.8 % )     0:00:00.9 /  0:00:02.6    2.8
[12/29 23:23:29    599s] [ FullDelayCalc          ]      1   0:00:00.4  (  12.1 % )     0:00:00.4 /  0:00:01.6    3.6
[12/29 23:23:29    599s] [ TimingUpdate           ]      6   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.6    4.1
[12/29 23:23:29    599s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.7
[12/29 23:23:29    599s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:29    599s] [ SaveTimingGraph        ]      1   0:00:00.5  (  13.0 % )     0:00:00.5 /  0:00:00.5    1.1
[12/29 23:23:29    599s] [ RestoreTimingGraph     ]      1   0:00:00.8  (  21.4 % )     0:00:00.8 /  0:00:00.9    1.1
[12/29 23:23:29    599s] [ MISC                   ]          0:00:01.2  (  32.8 % )     0:00:01.2 /  0:00:01.5    1.3
[12/29 23:23:29    599s] ---------------------------------------------------------------------------------------------
[12/29 23:23:29    599s]  BuildHoldData #1 TOTAL             0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:05.9    1.6
[12/29 23:23:29    599s] ---------------------------------------------------------------------------------------------
[12/29 23:23:29    599s] 
[12/29 23:23:29    599s] **optDesign ... cpu = 0:00:08, real = 0:00:13, mem = 3671.0M, totSessionCpu=0:10:00 **
[12/29 23:23:29    599s] Begin: Collecting metrics
[12/29 23:23:29    599s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       36.49 | 0:00:03  |        5710 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[12/29 23:23:29    600s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3723.1M, current mem=3671.0M)

[12/29 23:23:29    600s] End: Collecting metrics
[12/29 23:23:29    600s] OPTC: m4 20.0 50.0 [ 150.0 20.0 50.0 ]
[12/29 23:23:29    600s] OPTC: view 50.0:150.0 [ 0.0500 ]
[12/29 23:23:29    600s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[12/29 23:23:30    600s] Info: Done creating the CCOpt slew target map.
[12/29 23:23:30    600s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/29 23:23:30    600s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 23:23:30    600s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:10:00.5/0:51:32.6 (0.2), mem = 5633.4M
[12/29 23:23:30    600s] Running CCOpt-PRO on entire clock network
[12/29 23:23:30    600s] Leaving CCOpt scope - Initializing power interface...
[12/29 23:23:30    600s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 23:23:30    600s] Net route status summary:
[12/29 23:23:30    600s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 23:23:30    600s]   Non-clock: 11482 (unrouted=2707, trialRouted=0, noStatus=0, routed=8775, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2675, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 23:23:30    600s] -effortLevel medium                        # enums={low medium high signoff}, default=undefined
[12/29 23:23:30    600s] Clock tree cells fixed by user: 0 out of 0
[12/29 23:23:30    600s] PRO...
[12/29 23:23:30    600s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/29 23:23:30    600s] Initializing clock structures...
[12/29 23:23:30    600s]   Creating own balancer
[12/29 23:23:30    600s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/29 23:23:30    600s]   Removing CTS place status from clock tree and sinks.
[12/29 23:23:30    600s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[12/29 23:23:30    600s]   Initializing legalizer
[12/29 23:23:30    600s]   Using cell based legalization.
[12/29 23:23:30    600s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 23:23:30    600s]   Leaving CCOpt scope - Initializing placement interface...
[12/29 23:23:30    600s] OPERPROF: Starting DPlace-Init at level 1, MEM:5633.4M, EPOCH TIME: 1735511010.162620
[12/29 23:23:30    600s] Processing tracks to init pin-track alignment.
[12/29 23:23:30    600s] z: 2, totalTracks: 1
[12/29 23:23:30    600s] z: 4, totalTracks: 1
[12/29 23:23:30    600s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 23:23:30    600s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5633.4M, EPOCH TIME: 1735511010.165760
[12/29 23:23:30    600s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:30    600s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:30    600s] 
[12/29 23:23:30    600s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:30    600s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:30    600s] 
[12/29 23:23:30    600s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 23:23:30    600s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.006, MEM:5633.4M, EPOCH TIME: 1735511010.171675
[12/29 23:23:30    600s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5633.4M, EPOCH TIME: 1735511010.171724
[12/29 23:23:30    600s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5633.4M, EPOCH TIME: 1735511010.171918
[12/29 23:23:30    600s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5633.4MB).
[12/29 23:23:30    600s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.010, MEM:5633.4M, EPOCH TIME: 1735511010.172662
[12/29 23:23:30    600s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 23:23:30    600s] Set min layer with nano route mode ( 1 )
[12/29 23:23:30    600s] Set max layer with nano route mode ( 5 )
[12/29 23:23:30    600s] [PSP]    Load db... (mem=5.3M)
[12/29 23:23:30    600s] [PSP]    Read data from FE... (mem=5.3M)
[12/29 23:23:30    600s] (I)      Number of ignored instance 0
[12/29 23:23:30    600s] (I)      Number of inbound cells 0
[12/29 23:23:30    600s] (I)      Number of opened ILM blockages 0
[12/29 23:23:30    600s] (I)      Number of instances temporarily fixed by detailed placement 1478
[12/29 23:23:30    600s] (I)      numMoveCells=7215, numMacros=52  numPads=39  numMultiRowHeightInsts=0
[12/29 23:23:30    600s] (I)      cell height: 4140, count: 8693
[12/29 23:23:30    600s] (I)      rowRegion is not equal to core box, resetting core box
[12/29 23:23:30    600s] (I)      rowRegion : (479320, 479320) - (1104920, 1112740)
[12/29 23:23:30    600s] (I)      coreBox   : (479320, 479320) - (1104920, 1116420)
[12/29 23:23:30    600s] [PSP]    Done Read data from FE (cpu=0.011s, mem=5.3M)
[12/29 23:23:30    600s] 
[12/29 23:23:30    600s] [PSP]    Done Load db (cpu=0.012s, mem=5.3M)
[12/29 23:23:30    600s] 
[12/29 23:23:30    600s] [PSP]    Constructing placeable region... (mem=5.3M)
[12/29 23:23:30    600s] (I)      Constructing bin map
[12/29 23:23:30    600s] (I)      Initialize bin information with width=41400 height=41400
[12/29 23:23:30    600s] (I)      Done constructing bin map
[12/29 23:23:30    600s] [PSP]    Compute region effective width... (mem=5.3M)
[12/29 23:23:30    600s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=5.3M)
[12/29 23:23:30    600s] 
[12/29 23:23:30    600s] [PSP]    Done Constructing placeable region (cpu=0.001s, mem=5.3M)
[12/29 23:23:30    600s] 
[12/29 23:23:30    600s]   Legalizer reserving space for clock trees
[12/29 23:23:30    600s]   Reconstructing clock tree datastructures, skew aware...
[12/29 23:23:30    600s]     Validating CTS configuration...
[12/29 23:23:30    600s]     Checking module port directions...
[12/29 23:23:30    600s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 23:23:30    600s]     Non-default CCOpt properties:
[12/29 23:23:30    600s]       Public non-default CCOpt properties:
[12/29 23:23:30    600s]         adjacent_rows_legal: true (default: false)
[12/29 23:23:30    600s]         buffer_cells is set for at least one object
[12/29 23:23:30    600s]         cell_density is set for at least one object
[12/29 23:23:30    600s]         cell_halo_rows: 0 (default: 1)
[12/29 23:23:30    600s]         cell_halo_sites: 0 (default: 4)
[12/29 23:23:30    600s]         route_type is set for at least one object
[12/29 23:23:30    600s]         target_insertion_delay is set for at least one object
[12/29 23:23:30    600s]         target_skew is set for at least one object
[12/29 23:23:30    600s]       Private non-default CCOpt properties:
[12/29 23:23:30    600s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/29 23:23:30    600s]         clock_nets_detailed_routed: 1 (default: false)
[12/29 23:23:30    600s]         force_design_routing_status: 1 (default: auto)
[12/29 23:23:30    600s]         last_virtual_delay_scaling_factor is set for at least one object
[12/29 23:23:30    600s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/29 23:23:30    600s]         use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
[12/29 23:23:30    600s]     Route type trimming info:
[12/29 23:23:30    600s]       No route type modifications were made.
[12/29 23:23:30    600s] End AAE Lib Interpolated Model. (MEM=6155.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 23:23:30    600s] (I)      Filtering out regions for small cell: CLKBUFX2
[12/29 23:23:30    600s]     Accumulated time to calculate placeable region: 0.000488
[12/29 23:23:30    600s] (I)      Filtering out regions for small cell: BUFX8
[12/29 23:23:30    600s]     Accumulated time to calculate placeable region: 0.000507
[12/29 23:23:30    600s] (I)      Filtering out regions for small cell: CLKBUFX8
[12/29 23:23:30    600s]     Accumulated time to calculate placeable region: 0.00053
[12/29 23:23:30    600s] (I)      Filtering out regions for small cell: BUFX16
[12/29 23:23:30    600s]     Accumulated time to calculate placeable region: 0.000579
[12/29 23:23:30    600s] (I)      Filtering out regions for small cell: CLKBUFX4
[12/29 23:23:30    600s]     Accumulated time to calculate placeable region: 0.000594
[12/29 23:23:30    600s] (I)      Filtering out regions for small cell: BUFX4
[12/29 23:23:30    600s]     Accumulated time to calculate placeable region: 0.00063
[12/29 23:23:30    600s] (I)      Filtering out regions for small cell: BUFX2
[12/29 23:23:30    600s] Accumulated time to calculate placeable region: 0.00135
[12/29 23:23:30    600s]     Library trimming buffers in power domain auto-default and half-corner MAX_DELAY:setup.late removed 2 of 7 cells
[12/29 23:23:30    600s]     Original list had 7 cells:
[12/29 23:23:30    600s]     BUFX16 CLKBUFX8 BUFX8 CLKBUFX4 BUFX4 CLKBUFX2 BUFX2 
[12/29 23:23:30    600s]     New trimmed list has 5 cells:
[12/29 23:23:30    600s]     BUFX16 CLKBUFX8 CLKBUFX4 CLKBUFX2 BUFX2 
[12/29 23:23:30    600s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[12/29 23:23:30    600s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/29 23:23:30    601s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree prog_clk[0]. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
[12/29 23:23:30    601s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/29 23:23:30    601s]     Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[12/29 23:23:30    601s]     Non-default CCOpt properties:
[12/29 23:23:30    601s]       Public non-default CCOpt properties:
[12/29 23:23:30    601s]         cell_density: 1 (default: 0.75)
[12/29 23:23:30    601s]         route_type (leaf): default_route_type_leaf (default: default)
[12/29 23:23:30    601s]         route_type (top): default_route_type_nonleaf (default: default)
[12/29 23:23:30    601s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/29 23:23:30    601s]       No private non-default CCOpt properties
[12/29 23:23:30    601s]     For power domain auto-default:
[12/29 23:23:30    601s]       Buffers:     BUFX16 CLKBUFX8 CLKBUFX4 CLKBUFX2 BUFX2
[12/29 23:23:30    601s]       Inverters:   
[12/29 23:23:30    601s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 396210.420um^2
[12/29 23:23:30    601s]     Top Routing info:
[12/29 23:23:30    601s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/29 23:23:30    601s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/29 23:23:30    601s]     Trunk Routing info:
[12/29 23:23:30    601s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/29 23:23:30    601s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/29 23:23:30    601s]     Leaf Routing info:
[12/29 23:23:30    601s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/29 23:23:30    601s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/29 23:23:30    601s]     For timing_corner MAX_DELAY:setup, late and power domain auto-default:
[12/29 23:23:30    601s]       Slew time target (leaf):    0.255ns
[12/29 23:23:30    601s]       Slew time target (trunk):   0.255ns
[12/29 23:23:30    601s]       Slew time target (top):     0.255ns (Note: no nets are considered top nets in this clock tree)
[12/29 23:23:30    601s]       Buffer unit delay: 0.224ns
[12/29 23:23:30    601s]       Buffer max distance: 1208.206um
[12/29 23:23:30    601s]     Fastest wire driving cells and distances:
[12/29 23:23:30    601s]       Buffer    : {lib_cell:BUFX16, fastest_considered_half_corner=MAX_DELAY:setup.late, optimalDrivingDistance=1208.206um, saturatedSlew=0.187ns, speed=3594.781um per ns, cellArea=31.524um^2 per 1000um}
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Logic Sizing Table:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     ----------------------------------------------------------
[12/29 23:23:30    601s]     Cell    Instance count    Source    Eligible library cells
[12/29 23:23:30    601s]     ----------------------------------------------------------
[12/29 23:23:30    601s]       (empty table)
[12/29 23:23:30    601s]     ----------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[12/29 23:23:30    601s]      Created from constraint modes: {[CONSTRAINTS]}
[12/29 23:23:30    601s]       Sources:                     pin clk[0]
[12/29 23:23:30    601s]       Total number of sinks:       20
[12/29 23:23:30    601s]       Delay constrained sinks:     20
[12/29 23:23:30    601s]       Constrains:                  default
[12/29 23:23:30    601s]       Non-leaf sinks:              0
[12/29 23:23:30    601s]       Ignore pins:                 0
[12/29 23:23:30    601s]      Timing corner MAX_DELAY:setup.late:
[12/29 23:23:30    601s]       Skew target:                 0.224ns
[12/29 23:23:30    601s]     Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[12/29 23:23:30    601s]      Created from constraint modes: {[CONSTRAINTS]}
[12/29 23:23:30    601s]       Sources:                     pin prog_clk[0]
[12/29 23:23:30    601s]       Total number of sinks:       1458
[12/29 23:23:30    601s]       Delay constrained sinks:     1458
[12/29 23:23:30    601s]       Constrains:                  default
[12/29 23:23:30    601s]       Non-leaf sinks:              0
[12/29 23:23:30    601s]       Ignore pins:                 0
[12/29 23:23:30    601s]      Timing corner MAX_DELAY:setup.late:
[12/29 23:23:30    601s]       Skew target:                 0.224ns
[12/29 23:23:30    601s]     Primary reporting skew groups are:
[12/29 23:23:30    601s]     skew_group prog_clk[0]/CONSTRAINTS with 1458 clock sinks
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Constraint summary
[12/29 23:23:30    601s]     ==================
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Transition constraints are active in the following delay corners:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     MAX_DELAY:setup.late
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Cap constraints are active in the following delay corners:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     MAX_DELAY:setup.late
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Transition constraint summary:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     ----------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     Delay corner                      Target (ns)    Num pins    Target source       Clock tree(s)
[12/29 23:23:30    601s]     ----------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     MAX_DELAY:setup.late (primary)         -            -               -                  -
[12/29 23:23:30    601s]                   -                      0.255            4      auto computed       all
[12/29 23:23:30    601s]                   -                      0.150         1478      liberty explicit    all
[12/29 23:23:30    601s]     ----------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Capacitance constraint summary:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     ------------------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[12/29 23:23:30    601s]     ------------------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     MAX_DELAY:setup.late (primary)        -            -                    -                      -
[12/29 23:23:30    601s]                   -                     0.106          2        library_or_sdc_constraint    all
[12/29 23:23:30    601s]     ------------------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Clock DAG hash initial state: 21865392528246420 13127879883598604018
[12/29 23:23:30    601s]     CTS services accumulated run-time stats initial state:
[12/29 23:23:30    601s]       delay calculator: calls=2514, total_wall_time=0.053s, mean_wall_time=0.021ms
[12/29 23:23:30    601s]       steiner router: calls=2497, total_wall_time=0.022s, mean_wall_time=0.009ms
[12/29 23:23:30    601s]     Clock DAG stats initial state:
[12/29 23:23:30    601s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 23:23:30    601s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 23:23:30    601s]       misc counts      : r=2, pp=0, mci=0
[12/29 23:23:30    601s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 23:23:30    601s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 23:23:30    601s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 23:23:30    601s] UM:*                                                                   InitialState
[12/29 23:23:30    601s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
[12/29 23:23:30    601s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Layer information for route type default_route_type_leaf:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     --------------------------------------------------------------------
[12/29 23:23:30    601s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/29 23:23:30    601s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/29 23:23:30    601s]     --------------------------------------------------------------------
[12/29 23:23:30    601s]     met1     N            H          0.893         0.177         0.158
[12/29 23:23:30    601s]     met2     N            V          0.893         0.182         0.163
[12/29 23:23:30    601s]     met3     Y            H          0.157         0.297         0.047
[12/29 23:23:30    601s]     met4     Y            V          0.157         0.264         0.041
[12/29 23:23:30    601s]     met5     N            H          0.018         0.294         0.005
[12/29 23:23:30    601s]     --------------------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/29 23:23:30    601s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Layer information for route type default_route_type_nonleaf:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     --------------------------------------------------------------------
[12/29 23:23:30    601s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/29 23:23:30    601s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/29 23:23:30    601s]     --------------------------------------------------------------------
[12/29 23:23:30    601s]     met1     N            H          0.893         0.244         0.218
[12/29 23:23:30    601s]     met2     N            V          0.893         0.245         0.219
[12/29 23:23:30    601s]     met3     Y            H          0.157         0.356         0.056
[12/29 23:23:30    601s]     met4     Y            V          0.157         0.327         0.051
[12/29 23:23:30    601s]     met5     N            H          0.018         0.309         0.006
[12/29 23:23:30    601s]     --------------------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
[12/29 23:23:30    601s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Layer information for route type default_route_type_nonleaf:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     --------------------------------------------------------------------
[12/29 23:23:30    601s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/29 23:23:30    601s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/29 23:23:30    601s]     --------------------------------------------------------------------
[12/29 23:23:30    601s]     met1     N            H          0.893         0.177         0.158
[12/29 23:23:30    601s]     met2     N            V          0.893         0.182         0.163
[12/29 23:23:30    601s]     met3     Y            H          0.157         0.297         0.047
[12/29 23:23:30    601s]     met4     Y            V          0.157         0.264         0.041
[12/29 23:23:30    601s]     met5     N            H          0.018         0.294         0.005
[12/29 23:23:30    601s]     --------------------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Via selection for estimated routes (rule default):
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     ----------------------------------------------------------------
[12/29 23:23:30    601s]     Layer        Via Cell    Res.     Cap.     RC       Top of Stack
[12/29 23:23:30    601s]     Range                    (Ohm)    (fF)     (fs)     Only
[12/29 23:23:30    601s]     ----------------------------------------------------------------
[12/29 23:23:30    601s]     met1-met2    M1M2_PR     4.500    0.051    0.230    false
[12/29 23:23:30    601s]     met2-met3    M2M3_PR     3.410    0.054    0.183    false
[12/29 23:23:30    601s]     met3-met4    M3M4_PR     3.410    0.046    0.156    false
[12/29 23:23:30    601s]     met4-met5    M4M5_PR     0.380    0.230    0.087    false
[12/29 23:23:30    601s]     ----------------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/29 23:23:30    601s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[12/29 23:23:30    601s] Type 'man IMPCCOPT-2314' for more detail.
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Ideal and dont_touch net fanout counts:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     -----------------------------------------------------------
[12/29 23:23:30    601s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[12/29 23:23:30    601s]     -----------------------------------------------------------
[12/29 23:23:30    601s]           1            10                      0
[12/29 23:23:30    601s]          11           100                      1
[12/29 23:23:30    601s]         101          1000                      0
[12/29 23:23:30    601s]        1001         10000                      1
[12/29 23:23:30    601s]       10001           +                        0
[12/29 23:23:30    601s]     -----------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Top ideal and dont_touch nets by fanout:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     ------------------------
[12/29 23:23:30    601s]     Net name       Fanout ()
[12/29 23:23:30    601s]     ------------------------
[12/29 23:23:30    601s]     prog_clk[0]      1458
[12/29 23:23:30    601s]     clk[0]             20
[12/29 23:23:30    601s]     ------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     No dont_touch hnets found in the clock tree
[12/29 23:23:30    601s]     No dont_touch hpins found in the clock network.
[12/29 23:23:30    601s]     Checking for illegal sizes of clock logic instances...
[12/29 23:23:30    601s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Filtering reasons for cell type: buffer
[12/29 23:23:30    601s]     =======================================
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     ------------------------------------------------------------------
[12/29 23:23:30    601s]     Clock trees    Power domain    Reason              Library cells
[12/29 23:23:30    601s]     ------------------------------------------------------------------
[12/29 23:23:30    601s]     all            auto-default    Library trimming    { BUFX4 BUFX8 }
[12/29 23:23:30    601s]     ------------------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Filtering reasons for cell type: inverter
[12/29 23:23:30    601s]     =========================================
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     ------------------------------------------------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     Clock trees    Power domain    Reason                         Library cells
[12/29 23:23:30    601s]     ------------------------------------------------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     all            auto-default    Unbalanced rise/fall delays    { CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8 INVX1 INVX16 INVX2 INVX4 INVX8 }
[12/29 23:23:30    601s]     ------------------------------------------------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/29 23:23:30    601s]     CCOpt configuration status: all checks passed.
[12/29 23:23:30    601s]   Reconstructing clock tree datastructures, skew aware done.
[12/29 23:23:30    601s] Initializing clock structures done.
[12/29 23:23:30    601s] PRO...
[12/29 23:23:30    601s]   PRO active optimizations:
[12/29 23:23:30    601s]    - DRV fixing with sizing
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   Detected clock skew data from CTS
[12/29 23:23:30    601s]   ProEngine running partially connected to DB
[12/29 23:23:30    601s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 23:23:30    601s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 23:23:30    601s]   Clock DAG hash PRO initial state: 21865392528246420 13127879883598604018
[12/29 23:23:30    601s]   CTS services accumulated run-time stats PRO initial state:
[12/29 23:23:30    601s]     delay calculator: calls=2516, total_wall_time=0.053s, mean_wall_time=0.021ms
[12/29 23:23:30    601s]     steiner router: calls=2497, total_wall_time=0.022s, mean_wall_time=0.009ms
[12/29 23:23:30    601s]   Clock DAG stats PRO initial state:
[12/29 23:23:30    601s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 23:23:30    601s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 23:23:30    601s]     misc counts      : r=2, pp=0, mci=0
[12/29 23:23:30    601s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 23:23:30    601s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 23:23:30    601s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 23:23:30    601s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 23:23:30    601s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 23:23:30    601s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 23:23:30    601s]   Clock DAG net violations PRO initial state:
[12/29 23:23:30    601s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 23:23:30    601s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/29 23:23:30    601s]     Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 23:23:30    601s]   Primary reporting skew groups PRO initial state:
[12/29 23:23:30    601s]         min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 23:23:30    601s]         max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 23:23:30    601s]   Skew group summary PRO initial state:
[12/29 23:23:30    601s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 23:23:30    601s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 23:23:30    601s]   Recomputing CTS skew targets...
[12/29 23:23:30    601s]   Resolving skew group constraints...
[12/29 23:23:30    601s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[12/29 23:23:30    601s]   Resolving skew group constraints done.
[12/29 23:23:30    601s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 23:23:30    601s]   PRO Fixing DRVs...
[12/29 23:23:30    601s]     Clock DAG hash before 'PRO Fixing DRVs': 21865392528246420 13127879883598604018
[12/29 23:23:30    601s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/29 23:23:30    601s]       delay calculator: calls=2516, total_wall_time=0.053s, mean_wall_time=0.021ms
[12/29 23:23:30    601s]       steiner router: calls=2497, total_wall_time=0.022s, mean_wall_time=0.009ms
[12/29 23:23:30    601s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/29 23:23:30    601s]     CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Statistics: Fix DRVs (cell sizing):
[12/29 23:23:30    601s]     ===================================
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Cell changes by Net Type:
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     -------------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/29 23:23:30    601s]     -------------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     top                0            0           0            0                    0                0
[12/29 23:23:30    601s]     trunk              0            0           0            0                    0                0
[12/29 23:23:30    601s]     leaf               0            0           0            0                    0                0
[12/29 23:23:30    601s]     -------------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     Total              0            0           0            0                    0                0
[12/29 23:23:30    601s]     -------------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/29 23:23:30    601s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/29 23:23:30    601s]     
[12/29 23:23:30    601s]     Clock DAG hash after 'PRO Fixing DRVs': 21865392528246420 13127879883598604018
[12/29 23:23:30    601s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/29 23:23:30    601s]       delay calculator: calls=2516, total_wall_time=0.053s, mean_wall_time=0.021ms
[12/29 23:23:30    601s]       steiner router: calls=2497, total_wall_time=0.022s, mean_wall_time=0.009ms
[12/29 23:23:30    601s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/29 23:23:30    601s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 23:23:30    601s]       sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 23:23:30    601s]       misc counts      : r=2, pp=0, mci=0
[12/29 23:23:30    601s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 23:23:30    601s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 23:23:30    601s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 23:23:30    601s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 23:23:30    601s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 23:23:30    601s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 23:23:30    601s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/29 23:23:30    601s]       Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 23:23:30    601s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/29 23:23:30    601s]       Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 23:23:30    601s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/29 23:23:30    601s]           min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 23:23:30    601s]           max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 23:23:30    601s]     Skew group summary after 'PRO Fixing DRVs':
[12/29 23:23:30    601s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 23:23:30    601s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.224]
[12/29 23:23:30    601s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 23:23:30    601s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   Slew Diagnostics: After DRV fixing
[12/29 23:23:30    601s]   ==================================
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   Global Causes:
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   -------------------------------------
[12/29 23:23:30    601s]   Cause
[12/29 23:23:30    601s]   -------------------------------------
[12/29 23:23:30    601s]   DRV fixing with buffering is disabled
[12/29 23:23:30    601s]   -------------------------------------
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   Top 5 overslews:
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   ---------------------------------
[12/29 23:23:30    601s]   Overslew    Causes    Driving Pin
[12/29 23:23:30    601s]   ---------------------------------
[12/29 23:23:30    601s]     (empty table)
[12/29 23:23:30    601s]   ---------------------------------
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   -------------------
[12/29 23:23:30    601s]   Cause    Occurences
[12/29 23:23:30    601s]   -------------------
[12/29 23:23:30    601s]     (empty table)
[12/29 23:23:30    601s]   -------------------
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   -------------------
[12/29 23:23:30    601s]   Cause    Occurences
[12/29 23:23:30    601s]   -------------------
[12/29 23:23:30    601s]     (empty table)
[12/29 23:23:30    601s]   -------------------
[12/29 23:23:30    601s]   
[12/29 23:23:30    601s]   Reconnecting optimized routes...
[12/29 23:23:30    601s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 23:23:30    601s]   Set dirty flag on 0 instances, 0 nets
[12/29 23:23:30    601s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late...
[12/29 23:23:30    601s] End AAE Lib Interpolated Model. (MEM=8062.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 23:23:30    601s]   Clock tree timing engine global stage delay update for MAX_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 23:23:30    601s]   Clock DAG hash PRO final: 21865392528246420 13127879883598604018
[12/29 23:23:30    601s]   CTS services accumulated run-time stats PRO final:
[12/29 23:23:30    601s]     delay calculator: calls=2518, total_wall_time=0.053s, mean_wall_time=0.021ms
[12/29 23:23:30    601s]     steiner router: calls=2497, total_wall_time=0.022s, mean_wall_time=0.009ms
[12/29 23:23:30    601s]   Clock DAG stats PRO final:
[12/29 23:23:30    601s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/29 23:23:30    601s]     sink counts      : regular=1478, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1478
[12/29 23:23:30    601s]     misc counts      : r=2, pp=0, mci=0
[12/29 23:23:30    601s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/29 23:23:30    601s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[12/29 23:23:30    601s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/29 23:23:30    601s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[12/29 23:23:30    601s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 23:23:30    601s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/29 23:23:30    601s]   Clock DAG net violations PRO final:
[12/29 23:23:30    601s]     Fanout : {count=1, worst=[1358]} avg=1358 sd=0 sum=1358
[12/29 23:23:30    601s]   Clock DAG primary half-corner transition distribution PRO final:
[12/29 23:23:30    601s]     Leaf : target=0.255ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.153ns, 0 <= 0.204ns, 0 <= 0.229ns, 0 <= 0.242ns, 0 <= 0.255ns}
[12/29 23:23:30    601s]   Primary reporting skew groups PRO final:
[12/29 23:23:30    601s]         min path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 23:23:30    601s]         max path sink: cby_1__1_/mem_right_ipin_9/DFFRX1_1_/CK
[12/29 23:23:30    601s]   Skew group summary PRO final:
[12/29 23:23:30    601s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 23:23:30    601s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.224], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[12/29 23:23:30    601s]   Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/29 23:23:30    601s] PRO done.
[12/29 23:23:30    601s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/29 23:23:30    601s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/29 23:23:30    601s] Net route status summary:
[12/29 23:23:30    601s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 23:23:30    601s]   Non-clock: 11482 (unrouted=2707, trialRouted=0, noStatus=0, routed=8775, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2675, (crossesIlmBoundary AND tooFewTerms=0)])
[12/29 23:23:30    601s] Updating delays...
[12/29 23:23:30    601s] Updating delays done.
[12/29 23:23:30    601s] PRO done. (took cpu=0:00:00.7 real=0:00:00.6)
[12/29 23:23:30    601s] Leaving CCOpt scope - Cleaning up placement interface...
[12/29 23:23:30    601s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8375.6M, EPOCH TIME: 1735511010.767882
[12/29 23:23:30    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1478).
[12/29 23:23:30    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:30    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:30    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:30    601s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.035, REAL:0.015, MEM:7981.6M, EPOCH TIME: 1735511010.782396
[12/29 23:23:30    601s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/29 23:23:30    601s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[12/29 23:23:30    601s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.1), totSession cpu/real = 0:10:01.3/0:51:33.3 (0.2), mem = 7981.6M
[12/29 23:23:30    601s] 
[12/29 23:23:30    601s] =============================================================================================
[12/29 23:23:30    601s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   23.31-s109_1
[12/29 23:23:30    601s] =============================================================================================
[12/29 23:23:30    601s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 23:23:30    601s] ---------------------------------------------------------------------------------------------
[12/29 23:23:30    601s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:30    601s] [ OptimizationStep       ]      1   0:00:00.7  (  98.4 % )     0:00:00.7 /  0:00:00.7    1.1
[12/29 23:23:30    601s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:30    601s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/29 23:23:30    601s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:30    601s] ---------------------------------------------------------------------------------------------
[12/29 23:23:30    601s]  ClockDrv #1 TOTAL                  0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.1
[12/29 23:23:30    601s] ---------------------------------------------------------------------------------------------
[12/29 23:23:30    601s] 
[12/29 23:23:30    601s] Begin: Collecting metrics
[12/29 23:23:30    601s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       36.49 | 0:00:03  |        5710 |    0 |   0 |
| ccopt_pro       |       |     |             | 0:00:00  |        8015 |      |     |
 ----------------------------------------------------------------------------------- 
[12/29 23:23:30    601s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3699.5M, current mem=3651.9M)

[12/29 23:23:30    601s] End: Collecting metrics
[12/29 23:23:30    601s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/29 23:23:30    601s] **INFO: Start fixing DRV (Mem = 6410.55M) ...
[12/29 23:23:30    601s] Begin: GigaOpt DRV Optimization
[12/29 23:23:30    601s] GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
[12/29 23:23:30    601s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:10:01.5/0:51:33.5 (0.2), mem = 6410.6M
[12/29 23:23:30    601s] Info: 39 io nets excluded
[12/29 23:23:30    601s] Info: 2 clock nets excluded from IPO operation.
[12/29 23:23:31    601s] End AAE Lib Interpolated Model. (MEM=6410.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 23:23:31    601s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2541931.26
[12/29 23:23:31    601s] 
[12/29 23:23:31    601s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/29 23:23:31    601s] Summary for sequential cells identification: 
[12/29 23:23:31    601s]   Identified SBFF number: 16
[12/29 23:23:31    601s]   Identified MBFF number: 0
[12/29 23:23:31    601s]   Identified SB Latch number: 2
[12/29 23:23:31    601s]   Identified MB Latch number: 0
[12/29 23:23:31    601s]   Not identified SBFF number: 0
[12/29 23:23:31    601s]   Not identified MBFF number: 0
[12/29 23:23:31    601s]   Not identified SB Latch number: 0
[12/29 23:23:31    601s]   Not identified MB Latch number: 0
[12/29 23:23:31    601s]   Number of sequential cells which are not FFs: 1
[12/29 23:23:31    601s]  Visiting view : VIEW_SETUP
[12/29 23:23:31    601s]    : PowerDomain = none : Weighted F : unweighted  = 58.50 (1.000) with rcCorner = 0
[12/29 23:23:31    601s]    : PowerDomain = none : Weighted F : unweighted  = 48.00 (1.000) with rcCorner = -1
[12/29 23:23:31    601s]  Visiting view : VIEW_HOLD
[12/29 23:23:31    601s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = 0
[12/29 23:23:31    601s]    : PowerDomain = none : Weighted F : unweighted  = 20.00 (1.000) with rcCorner = -1
[12/29 23:23:31    601s] TLC MultiMap info (StdDelay):
[12/29 23:23:31    601s]   : MIN_DELAY + MIN_LIB + 1 + no RcCorner := 20ps
[12/29 23:23:31    601s]   : MIN_DELAY + MIN_LIB + 1 + RC_CORNER := 26.4ps
[12/29 23:23:31    601s]   : MAX_DELAY + MAX_LIB + 1 + no RcCorner := 48ps
[12/29 23:23:31    601s]   : MAX_DELAY + MAX_LIB + 1 + RC_CORNER := 58.5ps
[12/29 23:23:31    601s]  Setting StdDelay to: 58.5ps
[12/29 23:23:31    601s] 
[12/29 23:23:31    601s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/29 23:23:31    601s] 
[12/29 23:23:31    601s] Creating Lib Analyzer ...
[12/29 23:23:31    601s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[12/29 23:23:31    601s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[12/29 23:23:31    601s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[12/29 23:23:31    601s] 
[12/29 23:23:31    601s] {RT RC_CORNER 0 2 5  {4 0} 1}
[12/29 23:23:31    601s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:02 mem=6192.6M
[12/29 23:23:31    601s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:02 mem=6192.6M
[12/29 23:23:31    601s] Creating Lib Analyzer, finished. 
[12/29 23:23:31    601s] #optDebug: Start CG creation (mem=6192.6M)
[12/29 23:23:31    601s]  ...initializing CG 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    601s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    601s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    601s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    601s] ToF 2120.5630um
[12/29 23:23:31    601s] (cpu=0:00:00.2, mem=6276.9M)
[12/29 23:23:31    601s]  ...processing cgPrt (cpu=0:00:00.2, mem=6276.9M)
[12/29 23:23:31    601s]  ...processing cgEgp (cpu=0:00:00.2, mem=6276.9M)
[12/29 23:23:31    601s]  ...processing cgPbk (cpu=0:00:00.2, mem=6276.9M)
[12/29 23:23:31    601s]  ...processing cgNrb(cpu=0:00:00.2, mem=6276.9M)
[12/29 23:23:31    601s]  ...processing cgObs (cpu=0:00:00.2, mem=6276.9M)
[12/29 23:23:31    601s]  ...processing cgCon (cpu=0:00:00.2, mem=6276.9M)
[12/29 23:23:31    601s]  ...processing cgPdm (cpu=0:00:00.2, mem=6276.9M)
[12/29 23:23:31    601s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=6276.9M)
[12/29 23:23:31    601s] 
[12/29 23:23:31    601s] Active Setup views: VIEW_SETUP 
[12/29 23:23:31    601s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6276.9M, EPOCH TIME: 1735511011.440886
[12/29 23:23:31    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    601s] 
[12/29 23:23:31    601s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:31    601s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:31    601s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:6276.9M, EPOCH TIME: 1735511011.444787
[12/29 23:23:31    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    601s] [oiPhyDebug] optDemand 1637455570000.00, spDemand 144591570000.00.
[12/29 23:23:31    601s] [LDM::Info] TotalInstCnt at InitDesignMc1: 8745
[12/29 23:23:31    601s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[12/29 23:23:31    601s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:02 mem=6276.9M
[12/29 23:23:31    601s] OPERPROF: Starting DPlace-Init at level 1, MEM:6276.9M, EPOCH TIME: 1735511011.447250
[12/29 23:23:31    601s] Processing tracks to init pin-track alignment.
[12/29 23:23:31    601s] z: 2, totalTracks: 1
[12/29 23:23:31    601s] z: 4, totalTracks: 1
[12/29 23:23:31    601s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 23:23:31    601s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6276.9M, EPOCH TIME: 1735511011.449994
[12/29 23:23:31    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    601s] 
[12/29 23:23:31    601s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:31    601s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:31    601s] 
[12/29 23:23:31    601s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 23:23:31    601s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.003, MEM:6276.9M, EPOCH TIME: 1735511011.453153
[12/29 23:23:31    601s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6276.9M, EPOCH TIME: 1735511011.453197
[12/29 23:23:31    601s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6276.9M, EPOCH TIME: 1735511011.453322
[12/29 23:23:31    601s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6276.9MB).
[12/29 23:23:31    601s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.007, MEM:6276.9M, EPOCH TIME: 1735511011.454048
[12/29 23:23:31    601s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[12/29 23:23:31    602s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 8745
[12/29 23:23:31    602s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:02 mem=6276.9M
[12/29 23:23:31    602s] ### Creating RouteCongInterface, started
[12/29 23:23:31    602s] {MMLU 0 1 10294}
[12/29 23:23:31    602s] [oiLAM] Zs 5, 6
[12/29 23:23:31    602s] ### Creating LA Mngr. totSessionCpu=0:10:02 mem=6276.9M
[12/29 23:23:31    602s] ### Creating LA Mngr, finished. totSessionCpu=0:10:02 mem=6276.9M
[12/29 23:23:31    602s] ### Creating RouteCongInterface, finished
[12/29 23:23:31    602s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    602s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    602s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    602s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    602s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    602s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    602s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    602s] 	CornerforLayerOpt timing analysis view VIEW_SETUP has been selected for calibration 
[12/29 23:23:31    602s] AoF 2837.2330um
[12/29 23:23:31    602s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/29 23:23:31    602s] [GPS-DRV] Optimizer inputs ============================= 
[12/29 23:23:31    602s] [GPS-DRV] drvFixingStage: Small Scale
[12/29 23:23:31    602s] [GPS-DRV] costLowerBound: 0.1
[12/29 23:23:31    602s] [GPS-DRV] setupTNSCost  : 0.3
[12/29 23:23:31    602s] [GPS-DRV] maxIter       : 10
[12/29 23:23:31    602s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[12/29 23:23:31    602s] [GPS-DRV] Optimizer parameters ============================= 
[12/29 23:23:31    602s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[12/29 23:23:31    602s] [GPS-DRV] maxDensity (design): 0.95
[12/29 23:23:31    602s] [GPS-DRV] maxLocalDensity: 0.96
[12/29 23:23:31    602s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[12/29 23:23:31    602s] [GPS-DRV] Dflt RT Characteristic Length 1981.42um AoF 2837.23um x 1
[12/29 23:23:31    602s] [GPS-DRV] isCPECostingOn: false
[12/29 23:23:31    602s] [GPS-DRV] MaintainWNS: 1
[12/29 23:23:31    602s] [GPS-DRV] All active and enabled setup views
[12/29 23:23:31    602s] [GPS-DRV]     VIEW_SETUP
[12/29 23:23:31    602s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/29 23:23:31    602s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/29 23:23:31    602s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/29 23:23:31    602s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[12/29 23:23:31    602s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6637.6M, EPOCH TIME: 1735511011.596863
[12/29 23:23:31    602s] Found 0 hard placement blockage before merging.
[12/29 23:23:31    602s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6637.6M, EPOCH TIME: 1735511011.596992
[12/29 23:23:31    602s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[12/29 23:23:31    602s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 2.43109e-10; DynamicP: 5.7132e+06)DBU
[12/29 23:23:31    602s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 23:23:31    602s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/29 23:23:31    602s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 23:23:31    602s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/29 23:23:31    602s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 23:23:31    602s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 23:23:31    602s] |     0|     0|     0.00|     1|     1|    -0.04|     0|     0|     0|     0|     2.67|     0.00|       0|       0|       0| 36.49%|          |         |
[12/29 23:23:31    602s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/29 23:23:31    602s] |     0|     0|     0.00|     1|     1|    -0.04|     0|     0|     0|     0|     2.67|     0.00|       0|       0|       0| 36.49%| 0:00:00.0|  6637.6M|
[12/29 23:23:31    602s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] ###############################################################################
[12/29 23:23:31    602s] #
[12/29 23:23:31    602s] #  Large fanout net report:  
[12/29 23:23:31    602s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/29 23:23:31    602s] #     - current density: 36.49
[12/29 23:23:31    602s] #
[12/29 23:23:31    602s] #  List of high fanout nets:
[12/29 23:23:31    602s] #
[12/29 23:23:31    602s] ###############################################################################
[12/29 23:23:31    602s] Bottom Preferred Layer:
[12/29 23:23:31    602s] +-------------+------------+----------+
[12/29 23:23:31    602s] |    Layer    |    CLK     |   Rule   |
[12/29 23:23:31    602s] +-------------+------------+----------+
[12/29 23:23:31    602s] | met3 (z=3)  |          1 | default  |
[12/29 23:23:31    602s] +-------------+------------+----------+
[12/29 23:23:31    602s] Via Pillar Rule:
[12/29 23:23:31    602s]     None
[12/29 23:23:31    602s] Finished writing unified metrics of routing constraints.
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] =======================================================================
[12/29 23:23:31    602s]                 Reasons for remaining drv violations
[12/29 23:23:31    602s] =======================================================================
[12/29 23:23:31    602s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] MultiBuffering failure reasons
[12/29 23:23:31    602s] ------------------------------------------------
[12/29 23:23:31    602s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=6637.6M) ***
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] Deleting 0 temporary hard placement blockage(s).
[12/29 23:23:31    602s] Total-nets :: 8809, Stn-nets :: 32, ratio :: 0.363265 %, Total-len 409502, Stn-len 0
[12/29 23:23:31    602s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 8745
[12/29 23:23:31    602s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6509.6M, EPOCH TIME: 1735511011.677752
[12/29 23:23:31    602s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8693).
[12/29 23:23:31    602s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    602s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    602s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    602s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.031, REAL:0.013, MEM:6230.6M, EPOCH TIME: 1735511011.690511
[12/29 23:23:31    602s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2541931.26
[12/29 23:23:31    602s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.7 (1.2), totSession cpu/real = 0:10:02.3/0:51:34.2 (0.2), mem = 6230.6M
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] =============================================================================================
[12/29 23:23:31    602s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     23.31-s109_1
[12/29 23:23:31    602s] =============================================================================================
[12/29 23:23:31    602s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 23:23:31    602s] ---------------------------------------------------------------------------------------------
[12/29 23:23:31    602s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/29 23:23:31    602s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:31    602s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  24.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 23:23:31    602s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:31    602s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    2.1
[12/29 23:23:31    602s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 23:23:31    602s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.1    1.6
[12/29 23:23:31    602s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:31    602s] [ ChannelGraphInit       ]      1   0:00:00.2  (  28.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/29 23:23:31    602s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    4.9
[12/29 23:23:31    602s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:31    602s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:31    602s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:31    602s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:31    602s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    0.0
[12/29 23:23:31    602s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:31    602s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:31    602s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/29 23:23:31    602s] [ MISC                   ]          0:00:00.2  (  29.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/29 23:23:31    602s] ---------------------------------------------------------------------------------------------
[12/29 23:23:31    602s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.9    1.2
[12/29 23:23:31    602s] ---------------------------------------------------------------------------------------------
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] drv optimizer changes nothing and skips refinePlace
[12/29 23:23:31    602s] End: GigaOpt DRV Optimization
[12/29 23:23:31    602s] *info:
[12/29 23:23:31    602s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 6230.57M).
[12/29 23:23:31    602s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6230.6M, EPOCH TIME: 1735511011.695134
[12/29 23:23:31    602s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    602s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:31    602s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:31    602s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.003, MEM:6230.6M, EPOCH TIME: 1735511011.698504
[12/29 23:23:31    602s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    602s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    602s] 
------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.01min real=0.02min mem=6230.6M)
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.488%
------------------------------------------------------------------

[12/29 23:23:31    602s] **optDesign ... cpu = 0:00:10, real = 0:00:15, mem = 3717.4M, totSessionCpu=0:10:03 **
[12/29 23:23:31    602s]   DRV Snapshot: (REF)
[12/29 23:23:31    602s]          Tran DRV: 0 (0)
[12/29 23:23:31    602s]           Cap DRV: 0 (1)
[12/29 23:23:31    602s]        Fanout DRV: 0 (0)
[12/29 23:23:31    602s]            Glitch: 0 (0)
[12/29 23:23:31    602s] *** Timing Is met
[12/29 23:23:31    602s] *** Check timing (0:00:00.0)
[12/29 23:23:31    602s] *** Setup timing is met (target slack 0ns)
[12/29 23:23:31    602s]   Timing Snapshot: (REF)
[12/29 23:23:31    602s]      Weighted WNS: 0.000
[12/29 23:23:31    602s]       All  PG WNS: 0.000
[12/29 23:23:31    602s]       High PG WNS: 0.000
[12/29 23:23:31    602s]       All  PG TNS: 0.000
[12/29 23:23:31    602s]       High PG TNS: 0.000
[12/29 23:23:31    602s]       Low  PG TNS: 0.000
[12/29 23:23:31    602s]    Category Slack: { [L, 2.675] }
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] **INFO: flowCheckPoint #3 OptimizationPreEco
[12/29 23:23:31    602s] Running postRoute recovery in preEcoRoute mode
[12/29 23:23:31    602s] **optDesign ... cpu = 0:00:10, real = 0:00:15, mem = 3719.5M, totSessionCpu=0:10:03 **
[12/29 23:23:31    602s]   DRV Snapshot: (TGT)
[12/29 23:23:31    602s]          Tran DRV: 0 (0)
[12/29 23:23:31    602s]           Cap DRV: 0 (1)
[12/29 23:23:31    602s]        Fanout DRV: 0 (0)
[12/29 23:23:31    602s]            Glitch: 0 (0)
[12/29 23:23:31    602s] Checking DRV degradation...
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] Recovery Manager:
[12/29 23:23:31    602s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/29 23:23:31    602s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/29 23:23:31    602s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/29 23:23:31    602s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/29 23:23:31    602s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=6232.48M, totSessionCpu=0:10:03).
[12/29 23:23:31    602s] **optDesign ... cpu = 0:00:10, real = 0:00:15, mem = 3719.5M, totSessionCpu=0:10:03 **
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s]   DRV Snapshot: (REF)
[12/29 23:23:31    602s]          Tran DRV: 0 (0)
[12/29 23:23:31    602s]           Cap DRV: 0 (1)
[12/29 23:23:31    602s]        Fanout DRV: 0 (0)
[12/29 23:23:31    602s]            Glitch: 0 (0)
[12/29 23:23:31    602s] Skipping pre eco harden opt
[12/29 23:23:31    602s] Running refinePlace -preserveRouting true -hardFence false
[12/29 23:23:31    602s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6494.2M, EPOCH TIME: 1735511011.963553
[12/29 23:23:31    602s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6494.2M, EPOCH TIME: 1735511011.963607
[12/29 23:23:31    602s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6494.2M, EPOCH TIME: 1735511011.963660
[12/29 23:23:31    602s] Processing tracks to init pin-track alignment.
[12/29 23:23:31    602s] z: 2, totalTracks: 1
[12/29 23:23:31    602s] z: 4, totalTracks: 1
[12/29 23:23:31    602s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/29 23:23:31    602s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6494.2M, EPOCH TIME: 1735511011.967060
[12/29 23:23:31    602s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    602s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:31    602s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s]  Skipping Bad Lib Cell Checking (CMU) !
[12/29 23:23:31    602s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.005, REAL:0.004, MEM:6494.2M, EPOCH TIME: 1735511011.970829
[12/29 23:23:31    602s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6494.2M, EPOCH TIME: 1735511011.970878
[12/29 23:23:31    602s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6494.2M, EPOCH TIME: 1735511011.971083
[12/29 23:23:31    602s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6494.2MB).
[12/29 23:23:31    602s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.008, MEM:6494.2M, EPOCH TIME: 1735511011.971820
[12/29 23:23:31    602s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.010, REAL:0.008, MEM:6494.2M, EPOCH TIME: 1735511011.971848
[12/29 23:23:31    602s] TDRefine: refinePlace mode is spiral
[12/29 23:23:31    602s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2541931.16
[12/29 23:23:31    602s] OPERPROF:   Starting Refine-Place at level 2, MEM:6494.2M, EPOCH TIME: 1735511011.971908
[12/29 23:23:31    602s] *** Starting refinePlace (0:10:03 mem=6494.2M) ***
[12/29 23:23:31    602s] Total net bbox length = 3.120e+05 (1.603e+05 1.517e+05) (ext = 6.093e+04)
[12/29 23:23:31    602s] 
[12/29 23:23:31    602s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:31    602s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:31    602s] Set min layer with nano route mode ( 1 )
[12/29 23:23:31    602s] Set max layer with nano route mode ( 5 )
[12/29 23:23:31    602s] Set min layer with nano route mode ( 1 )
[12/29 23:23:31    602s] Set max layer with nano route mode ( 5 )
[12/29 23:23:31    602s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6494.2M, EPOCH TIME: 1735511011.981874
[12/29 23:23:31    602s] Starting refinePlace ...
[12/29 23:23:31    602s] Set min layer with nano route mode ( 1 )
[12/29 23:23:31    602s] Set max layer with nano route mode ( 5 )
[12/29 23:23:31    602s] One DDP V2 for no tweak run.
[12/29 23:23:31    602s] Set min layer with nano route mode ( 1 )
[12/29 23:23:31    602s] Set max layer with nano route mode ( 5 )
[12/29 23:23:31    602s] DDP initSite1 nrRow 153 nrJob 153
[12/29 23:23:31    602s] DDP markSite nrRow 153 nrJob 153
[12/29 23:23:31    602s]   Spread Effort: high, post-route mode, useDDP on.
[12/29 23:23:31    602s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=6494.2MB) @(0:10:03 - 0:10:03).
[12/29 23:23:31    602s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 23:23:32    602s] wireLenOptFixPriorityInst 1478 inst fixed
[12/29 23:23:32    602s] 
[12/29 23:23:32    602s]  === Spiral for Logical I: (movable: 8693) ===
[12/29 23:23:32    602s] 
[12/29 23:23:32    602s] Running Spiral MT with 8 threads  fetchWidth=49 
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s]  Legalizing fenced HInst  with 13 physical insts
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s]  Info: 0 filler has been deleted!
[12/29 23:23:32    603s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/29 23:23:32    603s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/29 23:23:32    603s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/29 23:23:32    603s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=6462.2MB) @(0:10:03 - 0:10:03).
[12/29 23:23:32    603s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/29 23:23:32    603s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 6462.2MB
[12/29 23:23:32    603s] Statistics of distance of Instance movement in refine placement:
[12/29 23:23:32    603s]   maximum (X+Y) =         0.00 um
[12/29 23:23:32    603s]   mean    (X+Y) =         0.00 um
[12/29 23:23:32    603s] Summary Report:
[12/29 23:23:32    603s] Instances move: 0 (out of 8693 movable)
[12/29 23:23:32    603s] Instances flipped: 0
[12/29 23:23:32    603s] Mean displacement: 0.00 um
[12/29 23:23:32    603s] Max displacement: 0.00 um 
[12/29 23:23:32    603s] Physical-only instances move: 0 (out of 0 movable physical-only)
[12/29 23:23:32    603s] Total instances moved : 0
[12/29 23:23:32    603s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.278, REAL:0.155, MEM:6462.2M, EPOCH TIME: 1735511012.137157
[12/29 23:23:32    603s] Total net bbox length = 3.120e+05 (1.603e+05 1.517e+05) (ext = 6.093e+04)
[12/29 23:23:32    603s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 6462.2MB
[12/29 23:23:32    603s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=6462.2MB) @(0:10:03 - 0:10:03).
[12/29 23:23:32    603s] *** Finished refinePlace (0:10:03 mem=6462.2M) ***
[12/29 23:23:32    603s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2541931.16
[12/29 23:23:32    603s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.291, REAL:0.169, MEM:6462.2M, EPOCH TIME: 1735511012.140511
[12/29 23:23:32    603s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6462.2M, EPOCH TIME: 1735511012.140564
[12/29 23:23:32    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8693).
[12/29 23:23:32    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:32    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:32    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:32    603s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.038, REAL:0.017, MEM:6233.2M, EPOCH TIME: 1735511012.157926
[12/29 23:23:32    603s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.340, REAL:0.194, MEM:6233.2M, EPOCH TIME: 1735511012.157995
[12/29 23:23:32    603s] {MMLU 0 1 10294}
[12/29 23:23:32    603s] [oiLAM] Zs 5, 6
[12/29 23:23:32    603s] ### Creating LA Mngr. totSessionCpu=0:10:03 mem=6233.2M
[12/29 23:23:32    603s] ### Creating LA Mngr, finished. totSessionCpu=0:10:03 mem=6233.2M
[12/29 23:23:32    603s] Default Rule : ""
[12/29 23:23:32    603s] Non Default Rules :
[12/29 23:23:32    603s] Worst Slack : 214748.365 ns
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] Start Layer Assignment ...
[12/29 23:23:32    603s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] Select 0 cadidates out of 11484.
[12/29 23:23:32    603s] No critical nets selected. Skipped !
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] Start Assign Priority Nets ...
[12/29 23:23:32    603s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/29 23:23:32    603s] Existing Priority Nets 0 (0.0%)
[12/29 23:23:32    603s] Assigned Priority Nets 0 (0.0%)
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] Set Prefer Layer Routing Effort ...
[12/29 23:23:32    603s] Total Net(11468) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] {MMLU 0 1 10294}
[12/29 23:23:32    603s] [oiLAM] Zs 5, 6
[12/29 23:23:32    603s] ### Creating LA Mngr. totSessionCpu=0:10:03 mem=6262.3M
[12/29 23:23:32    603s] ### Creating LA Mngr, finished. totSessionCpu=0:10:03 mem=6262.3M
[12/29 23:23:32    603s] Default Rule : ""
[12/29 23:23:32    603s] Non Default Rules :
[12/29 23:23:32    603s] Worst Slack : 2.675 ns
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] Start Layer Assignment ...
[12/29 23:23:32    603s] WNS(2.675ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] Select 0 cadidates out of 11484.
[12/29 23:23:32    603s] No critical nets selected. Skipped !
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] Start Assign Priority Nets ...
[12/29 23:23:32    603s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/29 23:23:32    603s] Existing Priority Nets 0 (0.0%)
[12/29 23:23:32    603s] Assigned Priority Nets 0 (0.0%)
[12/29 23:23:32    603s] Begin: Collecting metrics
[12/29 23:23:32    603s] 
 ------------------------------------------------------------------------------------- 
| Snapshot          | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                   | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary   | 0.000 |   0 |       36.49 | 0:00:03  |        5710 |    0 |   0 |
| ccopt_pro         |       |     |             | 0:00:00  |        8015 |      |     |
| route_type_fixing |       |     |             | 0:00:00  |        6233 |      |     |
 ------------------------------------------------------------------------------------- 
[12/29 23:23:32    603s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3720.8M, current mem=3720.8M)

[12/29 23:23:32    603s] End: Collecting metrics
[12/29 23:23:32    603s] {MMLU 0 1 10294}
[12/29 23:23:32    603s] [oiLAM] Zs 5, 6
[12/29 23:23:32    603s] ### Creating LA Mngr. totSessionCpu=0:10:03 mem=6233.3M
[12/29 23:23:32    603s] ### Creating LA Mngr, finished. totSessionCpu=0:10:03 mem=6233.3M
[12/29 23:23:32    603s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6233.3M, EPOCH TIME: 1735511012.395618
[12/29 23:23:32    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:32    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:32    603s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:32    603s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:6233.3M, EPOCH TIME: 1735511012.399584
[12/29 23:23:32    603s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:32    603s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:32    603s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.488%
------------------------------------------------------------------

[12/29 23:23:32    603s] **optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 3719.1M, totSessionCpu=0:10:04 **
[12/29 23:23:32    603s] Begin: Collecting metrics
[12/29 23:23:32    603s] 
 ------------------------------------------------------------------------------------- 
| Snapshot          | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                   | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary   | 0.000 |   0 |       36.49 | 0:00:03  |        5710 |    0 |   0 |
| ccopt_pro         |       |     |             | 0:00:00  |        8015 |      |     |
| route_type_fixing |       |     |             | 0:00:00  |        6233 |      |     |
| pre_route_summary | 0.000 |   0 |       36.49 | 0:00:00  |        6234 |    0 |   0 |
 ------------------------------------------------------------------------------------- 
[12/29 23:23:32    603s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3720.8M, current mem=3719.1M)

[12/29 23:23:32    603s] End: Collecting metrics
[12/29 23:23:32    603s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[12/29 23:23:32    603s] -route_with_eco false                     # bool, default=false, user setting
[12/29 23:23:32    603s] -route_selected_net_only false            # bool, default=false, user setting
[12/29 23:23:32    603s] -route_with_timing_driven false           # bool, default=false, user setting
[12/29 23:23:32    603s] -route_with_si_driven false               # bool, default=false, user setting
[12/29 23:23:32    603s] Existing Dirty Nets : 0
[12/29 23:23:32    603s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/29 23:23:32    603s] Reset Dirty Nets : 0
[12/29 23:23:32    603s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:10:03.8/0:51:35.2 (0.2), mem = 6233.8M
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] globalDetailRoute
[12/29 23:23:32    603s] 
[12/29 23:23:32    603s] #Start globalDetailRoute on Sun Dec 29 23:23:32 2024
[12/29 23:23:32    603s] #
[12/29 23:23:32    603s] ### Time Record (globalDetailRoute) is installed.
[12/29 23:23:32    603s] ### Time Record (Pre Callback) is installed.
[12/29 23:23:32    603s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_RkiICD.rcdb.d/fpga_top.rcdb.d': 8775 access done (mem: 6361.695M)
[12/29 23:23:32    603s] eee: RC Grid memory freed = 96000 (40 X 40 X 5 X 12b)
[12/29 23:23:32    603s] ### Time Record (Pre Callback) is uninstalled.
[12/29 23:23:32    603s] ### Time Record (DB Import) is installed.
[12/29 23:23:32    603s] ### Time Record (Timing Data Generation) is installed.
[12/29 23:23:32    603s] ### Time Record (Timing Data Generation) is uninstalled.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:32    603s] ### Net info: total nets: 11484
[12/29 23:23:32    603s] ### Net info: dirty nets: 0
[12/29 23:23:32    603s] ### Net info: marked as disconnected nets: 0
[12/29 23:23:32    604s] ### Net info: fully routed nets: 8777
[12/29 23:23:32    604s] ### Net info: trivial (< 2 pins) nets: 2675
[12/29 23:23:32    604s] ### Net info: unrouted nets: 32
[12/29 23:23:32    604s] ### Net info: re-extraction nets: 0
[12/29 23:23:32    604s] ### Net info: ignored nets: 0
[12/29 23:23:32    604s] ### Net info: skip routing nets: 0
[12/29 23:23:32    604s] ### import design signature (293): route=975250720 fixed_route=438559294 flt_obj=0 vio=1905142130 swire=1694458791 shield_wire=1 net_attr=2112345881 dirty_area=0 del_dirty_area=0 cell=772651813 placement=5631183 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=438559294 sns=438559294 ppa_info=1210027593
[12/29 23:23:32    604s] ### Time Record (DB Import) is uninstalled.
[12/29 23:23:32    604s] #NanoRoute Version 23.31-s109_1 NR240401-0735/23_11-UB
[12/29 23:23:32    604s] #Skip comparing routing design signature in db-snapshot flow
[12/29 23:23:32    604s] ### Time Record (Data Preparation) is installed.
[12/29 23:23:32    604s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:23:32    604s] ### Time Record (Global Routing) is installed.
[12/29 23:23:32    604s] ### Time Record (Global Routing) is uninstalled.
[12/29 23:23:32    604s] #Total number of trivial nets (e.g. < 2 pins) = 2707 (skipped).
[12/29 23:23:32    604s] #Total number of routable nets = 8777.
[12/29 23:23:32    604s] #Total number of nets in the design = 11484.
[12/29 23:23:32    604s] #8777 routable nets have routed wires.
[12/29 23:23:32    604s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/29 23:23:32    604s] #No nets have been global routed.
[12/29 23:23:32    604s] #Using multithreading with 8 threads.
[12/29 23:23:32    604s] ### Time Record (Data Preparation) is installed.
[12/29 23:23:32    604s] #Start routing data preparation on Sun Dec 29 23:23:32 2024
[12/29 23:23:32    604s] #
[12/29 23:23:32    604s] ### Time Record (Cell Pin Access) is installed.
[12/29 23:23:32    604s] #Initial pin access analysis.
[12/29 23:23:32    604s] #Detail pin access analysis.
[12/29 23:23:32    604s] ### Time Record (Cell Pin Access) is uninstalled.
[12/29 23:23:33    604s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 23:23:33    604s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 23:23:33    604s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/29 23:23:33    604s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/29 23:23:33    604s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/29 23:23:33    604s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/29 23:23:33    604s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/29 23:23:33    604s] #pin_access_rlayer=2(met2)
[12/29 23:23:33    604s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/29 23:23:33    604s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/29 23:23:33    604s] #enable_dpt_layer_shield=F
[12/29 23:23:33    604s] #has_line_end_grid=F
[12/29 23:23:33    604s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/29 23:23:33    604s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3735.13 (MB), peak = 4899.24 (MB)
[12/29 23:23:33    604s] #Regenerating Ggrids automatically.
[12/29 23:23:33    604s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/29 23:23:33    604s] #Using automatically generated G-grids.
[12/29 23:23:33    604s] #Done routing data preparation.
[12/29 23:23:33    604s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3737.12 (MB), peak = 4899.24 (MB)
[12/29 23:23:33    604s] #WARNING (NRGR-8) Clock net prog_clk[0] bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net prog_clk[0] bottom preferred routing layer as 1.
[12/29 23:23:33    604s] #
[12/29 23:23:33    604s] #Finished routing data preparation on Sun Dec 29 23:23:33 2024
[12/29 23:23:33    604s] #
[12/29 23:23:33    604s] #Cpu time = 00:00:00
[12/29 23:23:33    604s] #Elapsed time = 00:00:00
[12/29 23:23:33    604s] #Increased memory = 11.66 (MB)
[12/29 23:23:33    604s] #Total memory = 3737.12 (MB)
[12/29 23:23:33    604s] #Peak memory = 4899.24 (MB)
[12/29 23:23:33    604s] #
[12/29 23:23:33    604s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:23:33    604s] ### Time Record (Global Routing) is installed.
[12/29 23:23:33    604s] #
[12/29 23:23:33    604s] #Start global routing on Sun Dec 29 23:23:33 2024
[12/29 23:23:33    604s] #
[12/29 23:23:33    604s] #
[12/29 23:23:33    604s] #Start global routing initialization on Sun Dec 29 23:23:33 2024
[12/29 23:23:33    604s] #
[12/29 23:23:33    604s] #WARNING (NRGR-22) Design is already detail routed.
[12/29 23:23:33    604s] ### Time Record (Global Routing) is uninstalled.
[12/29 23:23:33    604s] ### Time Record (Data Preparation) is installed.
[12/29 23:23:33    604s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:23:33    604s] ### track-assign external-init starts on Sun Dec 29 23:23:33 2024 with memory = 3737.32 (MB), peak = 4899.24 (MB)
[12/29 23:23:33    604s] ### Time Record (Track Assignment) is installed.
[12/29 23:23:33    604s] ### Time Record (Data Preparation) is installed.
[12/29 23:23:33    604s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:23:33    604s] ### Time Record (Track Assignment) is uninstalled.
[12/29 23:23:33    604s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.8 GB --1.15 [8]--
[12/29 23:23:33    604s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/29 23:23:33    604s] #Cpu time = 00:00:01
[12/29 23:23:33    604s] #Elapsed time = 00:00:00
[12/29 23:23:33    604s] #Increased memory = 11.87 (MB)
[12/29 23:23:33    604s] #Total memory = 3737.32 (MB)
[12/29 23:23:33    604s] #Peak memory = 4899.24 (MB)
[12/29 23:23:33    604s] #Using multithreading with 8 threads.
[12/29 23:23:33    604s] ### Time Record (Detail Routing) is installed.
[12/29 23:23:33    604s] ### Time Record (Data Preparation) is installed.
[12/29 23:23:33    604s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:23:33    604s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 23:23:33    604s] #
[12/29 23:23:33    604s] #Start Detail Routing..
[12/29 23:23:33    604s] #start initial detail routing ...
[12/29 23:23:33    604s] ### Design has 0 dirty nets, has valid drcs
[12/29 23:23:33    605s] ### Gcell dirty-map stats: routing = 0.00%
[12/29 23:23:33    605s] ### Gcell ext dirty-map stats: fill = 6680[22.45%] (met1 = 4691[15.76%], met2 = 5606[18.84%], met3 = 5529[18.58%], met4 = 2494[8.38%], met5 = 757[2.54%]), total gcell = 29756
[12/29 23:23:33    605s] #   number of violations = 0
[12/29 23:23:33    605s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3773.34 (MB), peak = 4899.24 (MB)
[12/29 23:23:33    605s] #Complete Detail Routing.
[12/29 23:23:33    605s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:23:33    605s] #
[12/29 23:23:33    605s] #  Routing Statistics
[12/29 23:23:33    605s] #
[12/29 23:23:33    605s] #-------------+-----------+------+
[12/29 23:23:33    605s] #  Layer      | Length(um)|  Vias|
[12/29 23:23:33    605s] #-------------+-----------+------+
[12/29 23:23:33    605s] #  poly ( 0H) |          0|     0|
[12/29 23:23:33    605s] #  met1 ( 1H) |      43037| 31438|
[12/29 23:23:33    605s] #  met2 ( 2V) |     184971| 15009|
[12/29 23:23:33    605s] #  met3 ( 3H) |     139933|  1702|
[12/29 23:23:33    605s] #  met4 ( 4V) |      33516|   176|
[12/29 23:23:33    605s] #  met5 ( 5H) |       8045|     0|
[12/29 23:23:33    605s] #-------------+-----------+------+
[12/29 23:23:33    605s] #  Total      |     409502| 48325|
[12/29 23:23:33    605s] #-------------+-----------+------+
[12/29 23:23:33    605s] #
[12/29 23:23:33    605s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:23:33    605s] #Total number of DRC violations = 0
[12/29 23:23:33    605s] ### Time Record (Detail Routing) is uninstalled.
[12/29 23:23:33    605s] #Cpu time = 00:00:00
[12/29 23:23:33    605s] #Elapsed time = 00:00:00
[12/29 23:23:33    605s] #Increased memory = 1.84 (MB)
[12/29 23:23:33    605s] #Total memory = 3739.41 (MB)
[12/29 23:23:33    605s] #Peak memory = 4899.24 (MB)
[12/29 23:23:33    605s] ### Time Record (Antenna Fixing) is installed.
[12/29 23:23:33    605s] #
[12/29 23:23:33    605s] #start routing for process antenna violation fix ...
[12/29 23:23:33    605s] ### Time Record (Data Preparation) is installed.
[12/29 23:23:33    605s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:23:33    605s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 23:23:33    606s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3822.68 (MB), peak = 4899.24 (MB)
[12/29 23:23:33    606s] #
[12/29 23:23:33    606s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:23:33    606s] #
[12/29 23:23:33    606s] #  Routing Statistics
[12/29 23:23:33    606s] #
[12/29 23:23:33    606s] #-------------+-----------+------+
[12/29 23:23:33    606s] #  Layer      | Length(um)|  Vias|
[12/29 23:23:33    606s] #-------------+-----------+------+
[12/29 23:23:33    606s] #  poly ( 0H) |          0|     0|
[12/29 23:23:33    606s] #  met1 ( 1H) |      43037| 31438|
[12/29 23:23:33    606s] #  met2 ( 2V) |     184971| 15009|
[12/29 23:23:33    606s] #  met3 ( 3H) |     139933|  1702|
[12/29 23:23:33    606s] #  met4 ( 4V) |      33516|   176|
[12/29 23:23:33    606s] #  met5 ( 5H) |       8045|     0|
[12/29 23:23:33    606s] #-------------+-----------+------+
[12/29 23:23:33    606s] #  Total      |     409502| 48325|
[12/29 23:23:33    606s] #-------------+-----------+------+
[12/29 23:23:33    606s] #
[12/29 23:23:33    606s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:23:33    606s] #Total number of DRC violations = 0
[12/29 23:23:33    606s] #Total number of process antenna violations = 0
[12/29 23:23:33    606s] #Total number of net violated process antenna rule = 0
[12/29 23:23:33    606s] #
[12/29 23:23:33    607s] #
[12/29 23:23:33    607s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:23:33    607s] #
[12/29 23:23:33    607s] #  Routing Statistics
[12/29 23:23:33    607s] #
[12/29 23:23:33    607s] #-------------+-----------+------+
[12/29 23:23:33    607s] #  Layer      | Length(um)|  Vias|
[12/29 23:23:33    607s] #-------------+-----------+------+
[12/29 23:23:33    607s] #  poly ( 0H) |          0|     0|
[12/29 23:23:33    607s] #  met1 ( 1H) |      43037| 31438|
[12/29 23:23:33    607s] #  met2 ( 2V) |     184971| 15009|
[12/29 23:23:33    607s] #  met3 ( 3H) |     139933|  1702|
[12/29 23:23:33    607s] #  met4 ( 4V) |      33516|   176|
[12/29 23:23:33    607s] #  met5 ( 5H) |       8045|     0|
[12/29 23:23:33    607s] #-------------+-----------+------+
[12/29 23:23:33    607s] #  Total      |     409502| 48325|
[12/29 23:23:33    607s] #-------------+-----------+------+
[12/29 23:23:33    607s] #
[12/29 23:23:33    607s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:23:33    607s] #Total number of DRC violations = 0
[12/29 23:23:33    607s] #Total number of process antenna violations = 0
[12/29 23:23:33    607s] #Total number of net violated process antenna rule = 0
[12/29 23:23:33    607s] #
[12/29 23:23:33    607s] ### Gcell dirty-map stats: routing = 0.00%
[12/29 23:23:33    607s] ### Gcell ext dirty-map stats: fill = 6680[22.45%] (met1 = 4691[15.76%], met2 = 5606[18.84%], met3 = 5529[18.58%], met4 = 2494[8.38%], met5 = 757[2.54%]), total gcell = 29756
[12/29 23:23:33    607s] ### Time Record (Antenna Fixing) is uninstalled.
[12/29 23:23:33    607s] ### Time Record (Data Preparation) is installed.
[12/29 23:23:33    607s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:23:33    607s] ### Time Record (Post Route Wire Spreading) is installed.
[12/29 23:23:33    607s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 3300 (  3.3000 um) route_pitch = 5000 (  5.0000 um) patch_pitch = 8960 (  8.9600 um) top_route_layer = 5 top_pin_layer = 5
[12/29 23:23:33    607s] #
[12/29 23:23:33    607s] #Start Post Route wire spreading..
[12/29 23:23:33    607s] ### Time Record (Data Preparation) is installed.
[12/29 23:23:33    607s] ### Time Record (Data Preparation) is uninstalled.
[12/29 23:23:33    607s] #
[12/29 23:23:33    607s] #Start data preparation for wire spreading...
[12/29 23:23:33    607s] #
[12/29 23:23:33    607s] #Data preparation is done on Sun Dec 29 23:23:33 2024
[12/29 23:23:33    607s] #
[12/29 23:23:33    607s] ### track-assign engine-init starts on Sun Dec 29 23:23:33 2024 with memory = 3872.05 (MB), peak = 4899.24 (MB)
[12/29 23:23:33    607s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.8 GB --1.10 [8]--
[12/29 23:23:33    607s] #
[12/29 23:23:33    607s] #Start Post Route Wire Spread.
[12/29 23:23:34    608s] #Done with 556 horizontal wires in 11 hboxes and 2183 vertical wires in 11 hboxes.
[12/29 23:23:34    608s] #Complete Post Route Wire Spread.
[12/29 23:23:34    608s] #
[12/29 23:23:34    608s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:23:34    608s] #
[12/29 23:23:34    608s] #  Routing Statistics
[12/29 23:23:34    608s] #
[12/29 23:23:34    608s] #-------------+-----------+------+
[12/29 23:23:34    608s] #  Layer      | Length(um)|  Vias|
[12/29 23:23:34    608s] #-------------+-----------+------+
[12/29 23:23:34    608s] #  poly ( 0H) |          0|     0|
[12/29 23:23:34    608s] #  met1 ( 1H) |      43087| 31438|
[12/29 23:23:34    608s] #  met2 ( 2V) |     186056| 15009|
[12/29 23:23:34    608s] #  met3 ( 3H) |     140275|  1702|
[12/29 23:23:34    608s] #  met4 ( 4V) |      33619|   176|
[12/29 23:23:34    608s] #  met5 ( 5H) |       8056|     0|
[12/29 23:23:34    608s] #-------------+-----------+------+
[12/29 23:23:34    608s] #  Total      |     411093| 48325|
[12/29 23:23:34    608s] #-------------+-----------+------+
[12/29 23:23:34    608s] #
[12/29 23:23:34    608s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:23:34    608s] #   number of violations = 0
[12/29 23:23:34    608s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3820.09 (MB), peak = 4899.24 (MB)
[12/29 23:23:34    608s] #CELL_VIEW fpga_top,init has 0 DRC violations
[12/29 23:23:34    608s] #Total number of DRC violations = 0
[12/29 23:23:34    608s] #Total number of process antenna violations = 1
[12/29 23:23:34    608s] #Total number of net violated process antenna rule = 1
[12/29 23:23:34    608s] #Post Route wire spread is done.
[12/29 23:23:34    608s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/29 23:23:34    608s] #Total number of nets with non-default rule or having extra spacing = 1
[12/29 23:23:34    608s] #
[12/29 23:23:34    608s] #  Routing Statistics
[12/29 23:23:34    608s] #
[12/29 23:23:34    608s] #-------------+-----------+------+
[12/29 23:23:34    608s] #  Layer      | Length(um)|  Vias|
[12/29 23:23:34    608s] #-------------+-----------+------+
[12/29 23:23:34    608s] #  poly ( 0H) |          0|     0|
[12/29 23:23:34    608s] #  met1 ( 1H) |      43087| 31438|
[12/29 23:23:34    608s] #  met2 ( 2V) |     186056| 15009|
[12/29 23:23:34    608s] #  met3 ( 3H) |     140275|  1702|
[12/29 23:23:34    608s] #  met4 ( 4V) |      33619|   176|
[12/29 23:23:34    608s] #  met5 ( 5H) |       8056|     0|
[12/29 23:23:34    608s] #-------------+-----------+------+
[12/29 23:23:34    608s] #  Total      |     411093| 48325|
[12/29 23:23:34    608s] #-------------+-----------+------+
[12/29 23:23:34    608s] #
[12/29 23:23:34    608s] # Total half perimeter of net bounding box: 336351 um.
[12/29 23:23:34    609s] #detailRoute Statistics:
[12/29 23:23:34    609s] #Cpu time = 00:00:04
[12/29 23:23:34    609s] #Elapsed time = 00:00:01
[12/29 23:23:34    609s] #Increased memory = 82.77 (MB)
[12/29 23:23:34    609s] #Total memory = 3820.09 (MB)
[12/29 23:23:34    609s] #Peak memory = 4899.24 (MB)
[12/29 23:23:34    609s] ### global_detail_route design signature (309): route=2063514401 flt_obj=0 vio=638300708 shield_wire=1
[12/29 23:23:34    609s] ### Time Record (DB Export) is installed.
[12/29 23:23:34    609s] ### export design design signature (310): route=2063514401 fixed_route=438559294 flt_obj=0 vio=638300708 swire=1694458791 shield_wire=1 net_attr=1816357979 dirty_area=0 del_dirty_area=0 cell=772651813 placement=5631183 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=438559294 sns=438559294 ppa_info=1210027593
[12/29 23:23:34    609s] ### Time Record (DB Export) is uninstalled.
[12/29 23:23:34    609s] ### Time Record (Post Callback) is installed.
[12/29 23:23:34    609s] ### Time Record (Post Callback) is uninstalled.
[12/29 23:23:34    609s] #
[12/29 23:23:34    609s] #globalDetailRoute statistics:
[12/29 23:23:34    609s] #Cpu time = 00:00:05
[12/29 23:23:34    609s] #Elapsed time = 00:00:02
[12/29 23:23:34    609s] #Increased memory = 85.93 (MB)
[12/29 23:23:34    609s] #Total memory = 3805.00 (MB)
[12/29 23:23:34    609s] #Peak memory = 4899.24 (MB)
[12/29 23:23:34    609s] #Number of warnings = 17
[12/29 23:23:34    609s] #Total number of warnings = 101
[12/29 23:23:34    609s] #Number of fails = 0
[12/29 23:23:34    609s] #Total number of fails = 0
[12/29 23:23:34    609s] #Complete globalDetailRoute on Sun Dec 29 23:23:34 2024
[12/29 23:23:34    609s] #
[12/29 23:23:34    609s] ### import design signature (311): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[12/29 23:23:34    609s] ### Time Record (globalDetailRoute) is uninstalled.
[12/29 23:23:34    609s] #
[12/29 23:23:34    609s] #  Scalability Statistics
[12/29 23:23:34    609s] #
[12/29 23:23:34    609s] #----------------------------+---------+-------------+------------+
[12/29 23:23:34    609s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[12/29 23:23:34    609s] #----------------------------+---------+-------------+------------+
[12/29 23:23:34    609s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  Detail Routing            | 00:00:00|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  Antenna Fixing            | 00:00:02|     00:00:00|         1.0|
[12/29 23:23:34    609s] #  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
[12/29 23:23:34    609s] #  Entire Command            | 00:00:05|     00:00:02|         2.9|
[12/29 23:23:34    609s] #----------------------------+---------+-------------+------------+
[12/29 23:23:34    609s] #
[12/29 23:23:34    609s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:05.5/0:00:01.9 (2.9), totSession cpu/real = 0:10:09.3/0:51:37.1 (0.2), mem = 6433.1M
[12/29 23:23:34    609s] 
[12/29 23:23:34    609s] =============================================================================================
[12/29 23:23:34    609s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   23.31-s109_1
[12/29 23:23:34    609s] =============================================================================================
[12/29 23:23:34    609s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 23:23:34    609s] ---------------------------------------------------------------------------------------------
[12/29 23:23:34    609s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:34    609s] [ DetailRoute            ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.4    2.9
[12/29 23:23:34    609s] [ MISC                   ]          0:00:01.8  (  93.0 % )     0:00:01.8 /  0:00:05.1    2.9
[12/29 23:23:34    609s] ---------------------------------------------------------------------------------------------
[12/29 23:23:34    609s]  EcoRoute #1 TOTAL                  0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:05.5    2.9
[12/29 23:23:34    609s] ---------------------------------------------------------------------------------------------
[12/29 23:23:34    609s] 
[12/29 23:23:34    609s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 3773.9M, totSessionCpu=0:10:09 **
[12/29 23:23:34    609s] New Signature Flow (restoreNanoRouteOptions) ....
[12/29 23:23:34    609s] Begin: Collecting metrics
[12/29 23:23:34    609s] 
 ------------------------------------------------------------------------------------- 
| Snapshot          | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                   | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary   | 0.000 |   0 |       36.49 | 0:00:03  |        5710 |    0 |   0 |
| ccopt_pro         |       |     |             | 0:00:00  |        8015 |      |     |
| route_type_fixing |       |     |             | 0:00:00  |        6233 |      |     |
| pre_route_summary | 0.000 |   0 |       36.49 | 0:00:00  |        6234 |    0 |   0 |
| eco_route         |       |     |             | 0:00:02  |        6297 |      |     |
 ------------------------------------------------------------------------------------- 
[12/29 23:23:34    609s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3773.9M, current mem=3773.9M)

[12/29 23:23:34    609s] End: Collecting metrics
[12/29 23:23:34    609s] **INFO: flowCheckPoint #5 PostEcoSummary
[12/29 23:23:34    609s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_gnd2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin SRC_BDY_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin OGC_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] #WARNING (NRIG-34) Power/Ground pin DRN_HVC of instance pad_pwr3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[12/29 23:23:34    609s] ### Net info: total nets: 11484
[12/29 23:23:34    609s] ### Net info: dirty nets: 0
[12/29 23:23:34    609s] ### Net info: marked as disconnected nets: 0
[12/29 23:23:34    609s] ### Net info: fully routed nets: 8777
[12/29 23:23:34    609s] ### Net info: trivial (< 2 pins) nets: 2675
[12/29 23:23:34    609s] ### Net info: unrouted nets: 32
[12/29 23:23:34    609s] ### Net info: re-extraction nets: 0
[12/29 23:23:34    609s] ### Net info: ignored nets: 0
[12/29 23:23:34    609s] ### Net info: skip routing nets: 0
[12/29 23:23:34    609s] ### import design signature (312): route=1525449343 fixed_route=1525449343 flt_obj=0 vio=1746992854 swire=1694458791 shield_wire=1 net_attr=2112345881 dirty_area=0 del_dirty_area=0 cell=772651813 placement=5631183 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=438559294 sns=438559294 ppa_info=1210027593
[12/29 23:23:34    609s] #Extract in post route mode
[12/29 23:23:34    609s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[12/29 23:23:34    609s] #Fast data preparation for tQuantus.
[12/29 23:23:34    609s] #Start routing data preparation on Sun Dec 29 23:23:34 2024
[12/29 23:23:34    609s] #
[12/29 23:23:35    610s] # met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 23:23:35    610s] # met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
[12/29 23:23:35    610s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[12/29 23:23:35    610s] # met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
[12/29 23:23:35    610s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[12/29 23:23:35    610s] #Regenerating Ggrids automatically.
[12/29 23:23:35    610s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/29 23:23:35    610s] #Using automatically generated G-grids.
[12/29 23:23:35    610s] #Done routing data preparation.
[12/29 23:23:35    610s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3786.90 (MB), peak = 4899.24 (MB)
[12/29 23:23:35    610s] #Start routing data preparation on Sun Dec 29 23:23:35 2024
[12/29 23:23:35    610s] #
[12/29 23:23:35    610s] #Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1)
[12/29 23:23:35    610s] #shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
[12/29 23:23:35    610s] #pin_access_rlayer=2(met2)
[12/29 23:23:35    610s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/29 23:23:35    610s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/29 23:23:35    610s] #enable_dpt_layer_shield=F
[12/29 23:23:35    610s] #has_line_end_grid=F
[12/29 23:23:35    610s] #Regenerating Ggrids automatically.
[12/29 23:23:35    610s] #Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
[12/29 23:23:35    610s] #Using automatically generated G-grids.
[12/29 23:23:35    610s] #Done routing data preparation.
[12/29 23:23:35    610s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3792.65 (MB), peak = 4899.24 (MB)
[12/29 23:23:35    610s] #
[12/29 23:23:35    610s] #Start tQuantus RC extraction...
[12/29 23:23:35    610s] #Start building rc corner(s)...
[12/29 23:23:35    610s] #Number of RC Corner = 1
[12/29 23:23:35    610s] #Corner RC_CORNER /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen 25.000000 (real) 
[12/29 23:23:35    610s] #(i=5, n=5 1000)
[12/29 23:23:35    610s] #metal1 -> met1 (1)
[12/29 23:23:35    610s] #metal2 -> met2 (2)
[12/29 23:23:35    610s] #metal3 -> met3 (3)
[12/29 23:23:35    610s] #metal4 -> met4 (4)
[12/29 23:23:35    610s] #metal5 -> met5 (5)
[12/29 23:23:35    610s] #SADV-On
[12/29 23:23:35    610s] # Corner(s) : 
[12/29 23:23:35    610s] #RC_CORNER [25.00]
[12/29 23:23:35    610s] # Corner id: 0
[12/29 23:23:35    610s] # Layout Scale: 1.000000
[12/29 23:23:35    610s] # Has Metal Fill model: yes
[12/29 23:23:35    610s] # Temperature was set
[12/29 23:23:35    610s] # Temperature : 25.000000
[12/29 23:23:35    610s] # Ref. Temp   : 25.000000
[12/29 23:23:35    610s] #SADV-Off
[12/29 23:23:35    610s] #
[12/29 23:23:35    610s] #layer[5] tech width 1600 != ict width 800.0
[12/29 23:23:35    610s] #
[12/29 23:23:35    610s] #layer[5] tech spc 1600 != ict spc 800.0
[12/29 23:23:35    610s] #total pattern=35 [5, 90]
[12/29 23:23:35    610s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[12/29 23:23:35    610s] #found CAPMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen
[12/29 23:23:35    610s] #found RESMODEL /home/cae1/Desktop/FPGA-OpenFPGA/PNR/auto_3x3_sky_scl/lef/qrcTechFile_RCgen 25.000000 
[12/29 23:23:35    610s] #CCE Version read = IQuantus/TQuantus 22.1.1-s233
[12/29 23:23:35    610s] #number model r/c [1,1] [5,90] read
[12/29 23:23:35    610s] #0 rcmodel(s) requires rebuild
[12/29 23:23:35    610s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3794.87 (MB), peak = 4899.24 (MB)
[12/29 23:23:35    610s] #Finish check_net_pin_list step Enter extract
[12/29 23:23:35    610s] #Start init net ripin tree building
[12/29 23:23:35    610s] #Finish init net ripin tree building
[12/29 23:23:35    610s] #Cpu time = 00:00:00
[12/29 23:23:35    610s] #Elapsed time = 00:00:00
[12/29 23:23:35    610s] #Increased memory = 0.00 (MB)
[12/29 23:23:35    610s] #Total memory = 3794.87 (MB)
[12/29 23:23:35    610s] #Peak memory = 4899.24 (MB)
[12/29 23:23:35    610s] #Using multithreading with 8 threads.
[12/29 23:23:35    610s] #begin processing metal fill model file
[12/29 23:23:35    610s] #end processing metal fill model file
[12/29 23:23:35    610s] #Length limit = 200 pitches
[12/29 23:23:35    610s] #opt mode = 2
[12/29 23:23:35    610s] #Finish check_net_pin_list step Fix net pin list
[12/29 23:23:35    610s] #Start generate extraction boxes.
[12/29 23:23:35    610s] #
[12/29 23:23:35    610s] #Extract using 30 x 30 Hboxes
[12/29 23:23:35    610s] #7x7 initial hboxes
[12/29 23:23:35    610s] #Use area based hbox pruning.
[12/29 23:23:35    610s] #0/0 hboxes pruned.
[12/29 23:23:35    610s] #Complete generating extraction boxes.
[12/29 23:23:35    610s] #Start step Extraction
[12/29 23:23:35    610s] #Extract 25 hboxes with 8 threads on machine with  3.79GHz 512KB Cache 24CPU...
[12/29 23:23:35    610s] #Process 0 special clock nets for rc extraction
[12/29 23:23:35    610s] #Need to add unplaced ipin PIN:clk[0] of net 132(clk[0]) into rc tree
[12/29 23:23:35    610s] #Need to add unplaced ipin PIN:ccff_tail[0] of net 589(ccff_tail[0]) into rc tree
[12/29 23:23:35    610s] #Need to add unplaced ipin PIN:ccff_head[0] of net 811(ccff_head[0]) into rc tree
[12/29 23:23:35    610s] #Need to add unplaced ipin PIN:pReset[0] of net 0(pReset[0]) into rc tree
[12/29 23:23:35    610s] #Need to add unplaced ipin PIN:prog_clk[0] of net 1(prog_clk[0]) into rc tree
[12/29 23:23:35    610s] #Need to add unplaced ipin PIN:set[0] of net 126(set[0]) into rc tree
[12/29 23:23:35    610s] #Need to add unplaced ipin PIN:reset[0] of net 127(reset[0]) into rc tree
[12/29 23:23:35    610s] #Total 8777 nets were built. 385 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/29 23:23:36    615s] #Run Statistics for Extraction:
[12/29 23:23:36    615s] #   Cpu time = 00:00:05, elapsed time = 00:00:01 .
[12/29 23:23:36    615s] #   Increased memory =   251.68 (MB), total memory =  4046.56 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:36    615s] #Register nets and terms for rcdb /tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d
[12/29 23:23:36    616s] #Finish registering nets and terms for rcdb.
[12/29 23:23:36    616s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3810.23 (MB), peak = 4899.24 (MB)
[12/29 23:23:36    616s] #RC Statistics: 45527 Res, 24797 Ground Cap, 0 XCap (Edge to Edge)
[12/29 23:23:36    616s] #RC V/H edge ratio: 0.39, Avg V/H Edge Length: 4459.98 (23757), Avg L-Edge Length: 11335.16 (14503)
[12/29 23:23:36    616s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d.
[12/29 23:23:36    616s] #Start writing RC data.
[12/29 23:23:36    616s] #Finish writing RC data
[12/29 23:23:36    616s] #Finish writing rcdb with 54675 nodes, 45898 edges, and 0 xcaps
[12/29 23:23:36    616s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3799.46 (MB), peak = 4899.24 (MB)
[12/29 23:23:36    616s] Restoring parasitic data from file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d' ...
[12/29 23:23:36    616s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d' for reading (mem: 6455.617M)
[12/29 23:23:36    616s] Reading RCDB with compressed RC data.
[12/29 23:23:36    616s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d' for content verification (mem: 6455.617M)
[12/29 23:23:36    616s] Reading RCDB with compressed RC data.
[12/29 23:23:36    616s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d': 0 access done (mem: 6455.617M)
[12/29 23:23:36    616s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d': 0 access done (mem: 6455.617M)
[12/29 23:23:36    616s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 6455.617M)
[12/29 23:23:36    616s] Following multi-corner parasitics specified:
[12/29 23:23:36    616s] 	/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d (rcdb)
[12/29 23:23:36    616s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d' for reading (mem: 6455.617M)
[12/29 23:23:36    616s] Reading RCDB with compressed RC data.
[12/29 23:23:36    616s] 		Cell fpga_top has rcdb /tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d specified
[12/29 23:23:36    616s] Cell fpga_top, hinst 
[12/29 23:23:36    616s] processing rcdb (/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d) for hinst (top) of cell (fpga_top);
[12/29 23:23:37    616s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/nr2541931_UNobu0.rcdb.d': 0 access done (mem: 6455.617M)
[12/29 23:23:37    616s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=6455.617M)
[12/29 23:23:37    616s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_3y5GSB.rcdb.d/fpga_top.rcdb.d' for reading (mem: 6455.617M)
[12/29 23:23:37    616s] Reading RCDB with compressed RC data.
[12/29 23:23:37    616s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=6455.617M)
[12/29 23:23:37    616s] Closing parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_3y5GSB.rcdb.d/fpga_top.rcdb.d': 0 access done (mem: 6455.617M)
[12/29 23:23:37    616s] Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:01.0 mem: 6455.617M)
[12/29 23:23:37    616s] #
[12/29 23:23:37    616s] #Restore RCDB.
[12/29 23:23:37    616s] #
[12/29 23:23:37    616s] #Complete tQuantus RC extraction.
[12/29 23:23:37    616s] #Cpu time = 00:00:06
[12/29 23:23:37    616s] #Elapsed time = 00:00:02
[12/29 23:23:37    616s] #Increased memory = 6.39 (MB)
[12/29 23:23:37    616s] #Total memory = 3799.04 (MB)
[12/29 23:23:37    616s] #Peak memory = 4899.24 (MB)
[12/29 23:23:37    616s] #
[12/29 23:23:37    616s] #385 inserted nodes are removed
[12/29 23:23:37    616s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/29 23:23:37    616s] ### export design design signature (314): route=1465441270 fixed_route=1465441270 flt_obj=0 vio=1746992854 swire=1694458791 shield_wire=1 net_attr=1931450929 dirty_area=0 del_dirty_area=0 cell=772651813 placement=5631183 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=438559294 sns=438559294 ppa_info=1210027593
[12/29 23:23:37    616s] ### import design signature (315): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1448358186 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1428595675 timing=1 sns=1 ppa_info=1
[12/29 23:23:37    616s] #Start Design Signature (0)
[12/29 23:23:37    616s] #Finish Inst Signature in MT(47369664)
[12/29 23:23:37    617s] #Finish Net Signature in MT(97006404)
[12/29 23:23:37    617s] #Finish SNet Signature in MT (146338464)
[12/29 23:23:37    617s] #Run time and memory report for RC extraction:
[12/29 23:23:37    617s] #RC extraction running on  3.79GHz 512KB Cache 24CPU.
[12/29 23:23:37    617s] #Run Statistics for snet signature:
[12/29 23:23:37    617s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.29/8, scale score = 0.29.
[12/29 23:23:37    617s] #    Increased memory =    -0.02 (MB), total memory =  3620.11 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:37    617s] #Run Statistics for Net Final Signature:
[12/29 23:23:37    617s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/29 23:23:37    617s] #   Increased memory =     0.00 (MB), total memory =  3620.32 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:37    617s] #Run Statistics for Net launch:
[12/29 23:23:37    617s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  6.64/8, scale score = 0.83.
[12/29 23:23:37    617s] #    Increased memory =     0.02 (MB), total memory =  3620.32 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:37    617s] #Run Statistics for Net init_dbsNet_slist:
[12/29 23:23:37    617s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[12/29 23:23:37    617s] #   Increased memory =     0.00 (MB), total memory =  3620.31 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:37    617s] #Run Statistics for net signature:
[12/29 23:23:37    617s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.81/8, scale score = 0.73.
[12/29 23:23:37    617s] #    Increased memory =    -0.18 (MB), total memory =  3620.13 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:37    617s] #Run Statistics for inst signature:
[12/29 23:23:37    617s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.05/8, scale score = 0.51.
[12/29 23:23:37    617s] #    Increased memory =    -7.04 (MB), total memory =  3620.31 (MB), peak memory =  4899.24 (MB)
[12/29 23:23:37    617s] Starting delay calculation for Setup views
[12/29 23:23:37    617s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/29 23:23:37    617s] #################################################################################
[12/29 23:23:37    617s] # Design Stage: PostRoute
[12/29 23:23:37    617s] # Design Name: fpga_top
[12/29 23:23:37    617s] # Design Mode: 130nm
[12/29 23:23:37    617s] # Analysis Mode: MMMC OCV 
[12/29 23:23:37    617s] # Parasitics Mode: SPEF/RCDB 
[12/29 23:23:37    617s] # Signoff Settings: SI Off 
[12/29 23:23:37    617s] #################################################################################
[12/29 23:23:37    617s] Calculate early delays in OCV mode...
[12/29 23:23:37    617s] Calculate late delays in OCV mode...
[12/29 23:23:37    617s] Topological Sorting (REAL = 0:00:00.0, MEM = 6304.2M, InitMEM = 6304.2M)
[12/29 23:23:37    617s] Start delay calculation (fullDC) (8 T). (MEM=3756.15)
[12/29 23:23:37    617s] *** Calculating scaling factor for MAX_LIB libraries using the default operating condition of each library.
[12/29 23:23:37    617s] eee: RC Grid memory allocated = 96000 (40 X 40 X 5 X 12b)
[12/29 23:23:37    617s] eee: pegSigSF=1.070000
[12/29 23:23:37    617s] Initializing multi-corner resistance tables ...
[12/29 23:23:37    617s] eee: Grid unit RC data computation started
[12/29 23:23:37    617s] eee: Grid unit RC data computation completed
[12/29 23:23:37    617s] eee: l=1 avDens=0.094371 usedTrk=3501.764853 availTrk=37106.286013 sigTrk=3501.764853
[12/29 23:23:37    617s] eee: l=2 avDens=0.100489 usedTrk=4494.115584 availTrk=44722.403641 sigTrk=4494.115584
[12/29 23:23:37    617s] eee: l=3 avDens=0.128735 usedTrk=3403.106882 availTrk=26434.931439 sigTrk=3403.106882
[12/29 23:23:37    617s] eee: l=4 avDens=0.059306 usedTrk=1601.940556 availTrk=27011.604916 sigTrk=1601.940556
[12/29 23:23:37    617s] eee: l=5 avDens=0.143385 usedTrk=689.180096 availTrk=4806.512467 sigTrk=689.180096
[12/29 23:23:37    617s] eee: LAM-FP: thresh=1 ; dimX=3444.000000 ; dimY=3470.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[12/29 23:23:37    617s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.349583 uaWl=1.000000 uaWlH=0.103000 aWlH=0.000000 lMod=0 pMax=0.834300 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[12/29 23:23:37    617s] eee: NetCapCache creation started. (Current Mem: 6304.164M) 
[12/29 23:23:37    617s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 6304.164M) 
[12/29 23:23:37    617s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1584.240000, 1596.200000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (39 X 39)
[12/29 23:23:37    617s] eee: Metal Layers Info:
[12/29 23:23:37    617s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 23:23:37    617s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[12/29 23:23:37    617s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 23:23:37    617s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[12/29 23:23:37    617s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[12/29 23:23:37    617s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[12/29 23:23:37    617s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[12/29 23:23:37    617s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[12/29 23:23:37    617s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[12/29 23:23:37    617s] eee: uC/uR for corner RC_CORNER, min-width/min-spacing, 30 perc over/under densities.
[12/29 23:23:37    617s] End AAE Lib Interpolated Model. (MEM=6323.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/29 23:23:37    617s] Opening parasitic data file '/tmp/innovus_temp_2541931_b285677c-7a0a-4b79-b667-6f93db267c0a_ei-vm-011_cae1_5cY5Xd/fpga_top_2541931_3y5GSB.rcdb.d/fpga_top.rcdb.d' for reading (mem: 6323.891M)
[12/29 23:23:37    617s] Reading RCDB with compressed RC data.
[12/29 23:23:37    617s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 6323.9M)
[12/29 23:23:37    617s] AAE_INFO: 8 threads acquired from CTE.
[12/29 23:23:38    619s] Total number of fetched objects 10777
[12/29 23:23:38    619s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/29 23:23:38    619s] End delay calculation. (MEM=3829.73 CPU=0:00:01.4 REAL=0:00:01.0)
[12/29 23:23:38    619s] End delay calculation (fullDC). (MEM=3829.73 CPU=0:00:01.7 REAL=0:00:01.0)
[12/29 23:23:38    619s] *** CDM Built up (cpu=0:00:02.3  real=0:00:01.0  mem= 5778.5M) ***
[12/29 23:23:38    619s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:01.0 totSessionCpu=0:10:20 mem=5770.5M)
[12/29 23:23:38    619s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5770.5M, EPOCH TIME: 1735511018.152787
[12/29 23:23:38    619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:38    619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:38    619s] 
[12/29 23:23:38    619s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:38    619s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:38    619s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5770.5M, EPOCH TIME: 1735511018.156415
[12/29 23:23:38    619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:38    619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:38    619s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.488%
------------------------------------------------------------------

[12/29 23:23:38    619s] **optDesign ... cpu = 0:00:28, real = 0:00:22, mem = 3756.3M, totSessionCpu=0:10:20 **
[12/29 23:23:38    619s] Begin: Collecting metrics
[12/29 23:23:38    620s] 
 -------------------------------------------------------------------------------------- 
| Snapshot           | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                    | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary    | 0.000 |   0 |       36.49 | 0:00:03  |        5710 |    0 |   0 |
| ccopt_pro          |       |     |             | 0:00:00  |        8015 |      |     |
| route_type_fixing  |       |     |             | 0:00:00  |        6233 |      |     |
| pre_route_summary  | 0.000 |   0 |       36.49 | 0:00:00  |        6234 |    0 |   0 |
| eco_route          |       |     |             | 0:00:02  |        6297 |      |     |
| post_route_summary | 0.000 |   0 |       36.49 | 0:00:01  |        5805 |    0 |   0 |
 -------------------------------------------------------------------------------------- 
[12/29 23:23:38    620s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3773.9M, current mem=3756.3M)

[12/29 23:23:38    620s] End: Collecting metrics
[12/29 23:23:38    620s] Executing marking Critical Nets1
[12/29 23:23:38    620s] **INFO: flowCheckPoint #6 OptimizationRecovery
[12/29 23:23:38    620s] *** Timing Is met
[12/29 23:23:38    620s] *** Check timing (0:00:00.1)
[12/29 23:23:38    620s] **INFO: flowCheckPoint #7 FinalSummary
[12/29 23:23:38    620s] OPTC: user 20.0
[12/29 23:23:38    620s] Reported timing to dir ./timingReports
[12/29 23:23:38    620s] **optDesign ... cpu = 0:00:28, real = 0:00:22, mem = 3749.3M, totSessionCpu=0:10:21 **
[12/29 23:23:38    620s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5772.5M, EPOCH TIME: 1735511018.638038
[12/29 23:23:38    620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:38    620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:38    620s] 
[12/29 23:23:38    620s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[12/29 23:23:38    620s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[12/29 23:23:38    620s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.005, REAL:0.004, MEM:5772.5M, EPOCH TIME: 1735511018.641685
[12/29 23:23:38    620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:38    620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:40    621s] 
------------------------------------------------------------------
     optDesign Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 VIEW_SETUP 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  1501   |   N/A   |  1501   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.488%
------------------------------------------------------------------

[12/29 23:23:40    621s] Begin: Collecting metrics
[12/29 23:23:40    621s] **INFO: Starting Blocking QThread with 8 CPU
[12/29 23:23:40    621s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[12/29 23:23:40    621s] Multi-CPU acceleration using 8 CPU(s).
[12/29 23:23:40      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.6M
[12/29 23:23:40      0s] Multithreaded Timing Analysis is initialized with 8 threads
[12/29 23:23:40      0s] 
[12/29 23:23:40      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3756.3M, current mem=3087.1M)
[12/29 23:23:40      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3135.6M, current mem=3092.4M)
[12/29 23:23:40      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 512.6M
[12/29 23:23:40      0s] 
[12/29 23:23:40      0s] =============================================================================================
[12/29 23:23:40      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.31-s109_1
[12/29 23:23:40      0s] =============================================================================================
[12/29 23:23:40      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 23:23:40      0s] ---------------------------------------------------------------------------------------------
[12/29 23:23:40      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/29 23:23:40      0s] ---------------------------------------------------------------------------------------------
[12/29 23:23:40      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/29 23:23:40      0s] ---------------------------------------------------------------------------------------------
[12/29 23:23:40      0s] 

[12/29 23:23:41    621s]  
_______________________________________________________________________
[12/29 23:23:41    621s]  -------------------------------------------------------------------------------------- 
[12/29 23:23:41    621s] | Snapshot           | WNS   | TNS | Density (%) | Resource               | DRVs       |
[12/29 23:23:41    621s] |                    | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
[12/29 23:23:41    621s] |--------------------+-------+-----+-------------+----------+-------------+------+-----|
[12/29 23:23:41    621s] | initial_summary    | 0.000 |   0 |       36.49 | 0:00:03  |        5710 |    0 |   0 |
[12/29 23:23:41    621s] | ccopt_pro          |       |     |             | 0:00:00  |        8015 |      |     |
[12/29 23:23:41    621s] | route_type_fixing  |       |     |             | 0:00:00  |        6233 |      |     |
[12/29 23:23:41    621s] | pre_route_summary  | 0.000 |   0 |       36.49 | 0:00:00  |        6234 |    0 |   0 |
[12/29 23:23:41    621s] | eco_route          |       |     |             | 0:00:02  |        6297 |      |     |
[12/29 23:23:41    621s] | post_route_summary | 0.000 |   0 |       36.49 | 0:00:01  |        5805 |    0 |   0 |
[12/29 23:23:41    621s] | final_summary      | 0.000 |   0 |       36.49 | 0:00:03  |        5802 |    0 |   0 |
[12/29 23:23:41    621s]  -------------------------------------------------------------------------------------- 
[12/29 23:23:41    621s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3756.3M, current mem=3751.6M)

[12/29 23:23:41    621s] End: Collecting metrics
[12/29 23:23:41    621s] **optDesign ... cpu = 0:00:29, real = 0:00:25, mem = 3751.6M, totSessionCpu=0:10:22 **
[12/29 23:23:41    621s] *** Finished optDesign ***
[12/29 23:23:41    621s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 23:23:41    621s] UM:*                                                                   final
[12/29 23:23:41    621s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/29 23:23:41    621s] UM:*                                                                   opt_design_postroute
[12/29 23:23:48    622s] Info: final physical memory for 9 CRR processes is 845.51MB.
[12/29 23:23:49    622s] Info: Summary of CRR changes:
[12/29 23:23:49    622s]       - Timing transform commits:       0
[12/29 23:23:49    622s] Deleting Lib Analyzer.
[12/29 23:23:49    622s] Info: Destroy the CCOpt slew target map.
[12/29 23:23:49    622s] 
[12/29 23:23:49    622s] *** Summary of all messages that are not suppressed in this session:
[12/29 23:23:49    622s] Severity  ID               Count  Summary                                  
[12/29 23:23:49    622s] WARNING   IMPSP-105            2  'setPlaceMode -maxRouteLayer' will becom...
[12/29 23:23:49    622s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[12/29 23:23:49    622s] WARNING   IMPOPT-7139          1  'setExtractRCMode -coupled false' has be...
[12/29 23:23:49    622s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[12/29 23:23:49    622s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[12/29 23:23:49    622s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[12/29 23:23:49    622s] WARNING   NRIG-34             15  Power/Ground pin %s of instance %s is no...
[12/29 23:23:49    622s] *** Message Summary: 24 warning(s), 0 error(s)
[12/29 23:23:49    622s] 
[12/29 23:23:49    622s] clean pInstBBox. size 0
[12/29 23:23:49    622s] Cell fpga_top LLGs are deleted
[12/29 23:23:49    622s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:49    622s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/29 23:23:49    622s] Info: pop threads available for lower-level modules during optimization.
[12/29 23:23:49    622s] *** optDesign #2 [finish] () : cpu/real = 0:00:29.9/0:00:33.6 (0.9), totSession cpu/real = 0:10:22.2/0:51:52.3 (0.2), mem = 5801.6M
[12/29 23:23:49    622s] 
[12/29 23:23:49    622s] =============================================================================================
[12/29 23:23:49    622s]  Final TAT Report : optDesign #2                                                23.31-s109_1
[12/29 23:23:49    622s] =============================================================================================
[12/29 23:23:49    622s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/29 23:23:49    622s] ---------------------------------------------------------------------------------------------
[12/29 23:23:49    622s] [ InitOpt                ]      1   0:00:09.6  (  28.6 % )     0:00:09.8 /  0:00:01.5    0.2
[12/29 23:23:49    622s] [ DrvOpt                 ]      1   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:00.9    1.2
[12/29 23:23:49    622s] [ ViewPruning            ]     14   0:00:00.4  (   1.1 % )     0:00:00.5 /  0:00:00.9    1.8
[12/29 23:23:49    622s] [ LayerAssignment        ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/29 23:23:49    622s] [ BuildHoldData          ]      1   0:00:02.5  (   7.5 % )     0:00:03.7 /  0:00:05.9    1.6
[12/29 23:23:49    622s] [ OptSummaryReport       ]      5   0:00:00.1  (   0.2 % )     0:00:02.5 /  0:00:01.7    0.7
[12/29 23:23:49    622s] [ MetricReport           ]      7   0:00:01.4  (   4.2 % )     0:00:01.4 /  0:00:01.1    0.8
[12/29 23:23:49    622s] [ DrvReport              ]      8   0:00:02.1  (   6.3 % )     0:00:02.1 /  0:00:01.0    0.5
[12/29 23:23:49    622s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[12/29 23:23:49    622s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.9
[12/29 23:23:49    622s] [ RefinePlace            ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.7
[12/29 23:23:49    622s] [ ClockDrv               ]      1   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.7    1.1
[12/29 23:23:49    622s] [ EcoRoute               ]      1   0:00:01.9  (   5.7 % )     0:00:01.9 /  0:00:05.5    2.9
[12/29 23:23:49    622s] [ ExtractRC              ]      2   0:00:02.6  (   7.6 % )     0:00:02.6 /  0:00:07.7    3.0
[12/29 23:23:49    622s] [ UpdateTimingGraph      ]     13   0:00:00.2  (   0.7 % )     0:00:02.0 /  0:00:06.1    3.1
[12/29 23:23:49    622s] [ FullDelayCalc          ]      2   0:00:01.1  (   3.2 % )     0:00:01.1 /  0:00:03.9    3.6
[12/29 23:23:49    622s] [ TimingUpdate           ]     20   0:00:00.7  (   2.1 % )     0:00:00.7 /  0:00:02.7    3.9
[12/29 23:23:49    622s] [ TimingReport           ]      5   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.7
[12/29 23:23:49    622s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/29 23:23:49    622s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/29 23:23:49    622s] [ MISC                   ]          0:00:08.9  (  26.6 % )     0:00:08.9 /  0:00:00.8    0.1
[12/29 23:23:49    622s] ---------------------------------------------------------------------------------------------
[12/29 23:23:49    622s]  optDesign #2 TOTAL                 0:00:33.6  ( 100.0 % )     0:00:33.6 /  0:00:29.9    0.9
[12/29 23:23:49    622s] ---------------------------------------------------------------------------------------------
[12/29 23:23:49    622s] 
[12/29 23:23:49    622s] 
[12/29 23:23:49    622s] TimeStamp Deleting Cell Server Begin ...
[12/29 23:23:49    622s] 
[12/29 23:23:49    622s] TimeStamp Deleting Cell Server End ...
[12/29 23:29:46    643s] <CMD> streamOut fpga -mapFile /eda/cadence/pdks/sky130/sky130_scl_9T_0_0_5/gds/sky130_stream.mapFile -libName DesignLib -units 1000 -mode ALL
[12/29 23:29:46    643s] Parse flat map file '/eda/cadence/pdks/sky130/sky130_scl_9T_0_0_5/gds/sky130_stream.mapFile'
[12/29 23:29:46    643s] Writing GDSII file ...
[12/29 23:29:46    643s] 	****** db unit per micron = 1000 ******
[12/29 23:29:46    643s] 	****** output gds2 file unit per micron = 1000 ******
[12/29 23:29:46    643s] 	****** unit scaling factor = 1 ******
[12/29 23:29:46    643s] Output for instance
[12/29 23:29:46    643s] Output for bump
[12/29 23:29:46    643s] Output for physical terminals
[12/29 23:29:46    643s] Output for logical terminals
[12/29 23:29:46    643s] Output for regular nets
[12/29 23:29:47    643s] Output for special nets and metal fills
[12/29 23:29:47    643s] Convert 0 swires and 0 svias from compressed groups
[12/29 23:29:47    643s] Output for via structure generation total number 22
[12/29 23:29:47    643s] Statistics for GDS generated (version 3)
[12/29 23:29:47    643s] ----------------------------------------
[12/29 23:29:47    643s] Stream Out Layer Mapping Information:
[12/29 23:29:47    643s] GDS Layer Number          GDS Layer Name
[12/29 23:29:47    643s] ----------------------------------------
[12/29 23:29:47    643s]     72                              met5
[12/29 23:29:47    643s]     69                              via2
[12/29 23:29:47    643s]     68                               via
[12/29 23:29:47    643s]     69                              met2
[12/29 23:29:47    643s]     70                              met3
[12/29 23:29:47    643s]     68                              met1
[12/29 23:29:47    643s]     71                              via4
[12/29 23:29:47    643s]     70                              via3
[12/29 23:29:47    643s]     71                              met4
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Stream Out Information Processed for GDS version 3:
[12/29 23:29:47    643s] Units: 1000 DBU
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Object                             Count
[12/29 23:29:47    643s] ----------------------------------------
[12/29 23:29:47    643s] Instances                           8745
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Ports/Pins                             0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Nets                              109134
[12/29 23:29:47    643s]     metal layer met1               13460
[12/29 23:29:47    643s]     metal layer met2               72367
[12/29 23:29:47    643s]     metal layer met3               20573
[12/29 23:29:47    643s]     metal layer met4                2561
[12/29 23:29:47    643s]     metal layer met5                 173
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s]     Via Instances                  48325
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Special Nets                        2027
[12/29 23:29:47    643s]     metal layer met1                 462
[12/29 23:29:47    643s]     metal layer met3                  10
[12/29 23:29:47    643s]     metal layer met4                 923
[12/29 23:29:47    643s]     metal layer met5                 632
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s]     Via Instances                   2820
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Metal Fills                            0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s]     Via Instances                      0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Metal FillOPCs                         0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s]     Via Instances                      0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Metal FillDRCs                         0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s]     Via Instances                      0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Text                                  39
[12/29 23:29:47    643s]     metal layer met3                   7
[12/29 23:29:47    643s]     metal layer met5                  32
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Blockages                              0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Custom Text                            0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Custom Box                             0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] Trim Metal                             0
[12/29 23:29:47    643s] 
[12/29 23:29:47    643s] ######Streamout is finished!
[12/29 23:36:43    663s] <CMD> streamOut fpga.gds -mapFile /eda/cadence/pdks/sky130/sky130_scl_9T_0_0_5/gds/sky130_stream.mapFile -libName DesignLib -units 1000 -mode ALL
[12/29 23:36:43    663s] Parse flat map file '/eda/cadence/pdks/sky130/sky130_scl_9T_0_0_5/gds/sky130_stream.mapFile'
[12/29 23:36:43    663s] Writing GDSII file ...
[12/29 23:36:43    663s] 	****** db unit per micron = 1000 ******
[12/29 23:36:43    663s] 	****** output gds2 file unit per micron = 1000 ******
[12/29 23:36:43    663s] 	****** unit scaling factor = 1 ******
[12/29 23:36:43    663s] Output for instance
[12/29 23:36:43    663s] Output for bump
[12/29 23:36:43    663s] Output for physical terminals
[12/29 23:36:43    663s] Output for logical terminals
[12/29 23:36:43    663s] Output for regular nets
[12/29 23:36:43    663s] Output for special nets and metal fills
[12/29 23:36:43    663s] Convert 0 swires and 0 svias from compressed groups
[12/29 23:36:43    663s] Output for via structure generation total number 22
[12/29 23:36:43    663s] Statistics for GDS generated (version 3)
[12/29 23:36:43    663s] ----------------------------------------
[12/29 23:36:43    663s] Stream Out Layer Mapping Information:
[12/29 23:36:43    663s] GDS Layer Number          GDS Layer Name
[12/29 23:36:43    663s] ----------------------------------------
[12/29 23:36:43    663s]     72                              met5
[12/29 23:36:43    663s]     69                              via2
[12/29 23:36:43    663s]     68                               via
[12/29 23:36:43    663s]     69                              met2
[12/29 23:36:43    663s]     70                              met3
[12/29 23:36:43    663s]     68                              met1
[12/29 23:36:43    663s]     71                              via4
[12/29 23:36:43    663s]     70                              via3
[12/29 23:36:43    663s]     71                              met4
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Stream Out Information Processed for GDS version 3:
[12/29 23:36:43    663s] Units: 1000 DBU
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Object                             Count
[12/29 23:36:43    663s] ----------------------------------------
[12/29 23:36:43    663s] Instances                           8745
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Ports/Pins                             0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Nets                              109134
[12/29 23:36:43    663s]     metal layer met1               13460
[12/29 23:36:43    663s]     metal layer met2               72367
[12/29 23:36:43    663s]     metal layer met3               20573
[12/29 23:36:43    663s]     metal layer met4                2561
[12/29 23:36:43    663s]     metal layer met5                 173
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s]     Via Instances                  48325
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Special Nets                        2027
[12/29 23:36:43    663s]     metal layer met1                 462
[12/29 23:36:43    663s]     metal layer met3                  10
[12/29 23:36:43    663s]     metal layer met4                 923
[12/29 23:36:43    663s]     metal layer met5                 632
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s]     Via Instances                   2820
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Metal Fills                            0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s]     Via Instances                      0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Metal FillOPCs                         0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s]     Via Instances                      0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Metal FillDRCs                         0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s]     Via Instances                      0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Text                                  39
[12/29 23:36:43    663s]     metal layer met3                   7
[12/29 23:36:43    663s]     metal layer met5                  32
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Blockages                              0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Custom Text                            0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Custom Box                             0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] Trim Metal                             0
[12/29 23:36:43    663s] 
[12/29 23:36:43    663s] ######Streamout is finished!
[12/29 23:39:10    670s] <CMD> saveNetlist post_layout_fpga.v
[12/29 23:39:10    670s] Writing Netlist "post_layout_fpga.v" ...
