`timescale 1ns/100ps

module ACC_TB();
	reg Clk;
	reg Sh;
	reg Ad;
	reg Load;
	reg [8:0] Entradas;
	
	wire [8:0] Saidas;
	
	/*
	module ACC (
		input Load, Sh, Ad, Clk, 
		input [8:0] Entradas,
		output [8:0] Saidas
	);	
	*/
	
	ACC DUT (
		.Load(Load),
		.Sh(Sh),
		.Ad(Ad),
		.Clk(Clk),
		.Entradas(Entradas),
		.Saidas(Saidas)
	);
	
	initial begin
        Clk = 0;
        forever #10 Clk = ~Clk;
    end


    initial begin
        K = 0;
        St = 0;
        M = 0;

        @(negedge Clk);
			St = 1;

        repeat(3) begin
            @(negedge Clk);
            M = ~M;
            K = 0;
        end
        
        @(negedge Clk);
			K = 1;
			M = 1;

        #20 $finish;
    end

    initial begin
        $monitor("Time=%0t: St=%b M=%b K=%b | Load=%b Sh=%b Ad=%b Idle=%b Done=%b",
                $time, St, M, K, Load, Sh, Ad, Idle, Done);
    end

endmodule
