#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_002DB120 .scope module, "dff" "dff" 2 9;
 .timescale 0 0;
v002DF768_0 .net "clk", 0 0, C4<z>; 0 drivers
v002DF7C0_0 .net "d", 0 0, C4<z>; 0 drivers
v002DF818_0 .var "q", 0 0;
v002DDEA8_0 .var "qnot", 0 0;
E_006D2028 .event posedge, v002DF768_0;
S_002DB098 .scope module, "principal" "principal" 3 34;
 .timescale 0 0;
v0070EA80_0 .var "clear", 0 0;
v0070EAD8_0 .net "clk", 0 0, v0070EA28_0; 1 drivers
v0070EB30_0 .var "data", 3 0;
v0070EB88_0 .var "load", 0 0;
S_002DB4D8 .scope module, "clk1" "clock" 3 39, 4 7, S_002DB098;
 .timescale 0 0;
v0070EA28_0 .var "clk", 0 0;
S_002DB230 .scope module, "piso" "parallel_in_serial_out" 3 40, 3 11, S_002DB098;
 .timescale 0 0;
L_006E3598 .functor AND 1, v0070EB88_0, L_0070EF80, C4<1>, C4<1>;
L_006E36E8 .functor AND 1, v0070EB88_0, L_0070F030, C4<1>, C4<1>;
L_006E3790 .functor AND 1, v0070EB88_0, L_0070F0E0, C4<1>, C4<1>;
L_006E36B0 .functor AND 1, v0070EB88_0, L_0070F190, C4<1>, C4<1>;
v0070E2F0_0 .net *"_s0", 0 0, L_006E3598; 1 drivers
v0070E348_0 .net *"_s11", 0 0, L_0070F0E0; 1 drivers
v0070E3A0_0 .net *"_s12", 0 0, L_006E36B0; 1 drivers
v0070E3F8_0 .net *"_s15", 0 0, L_0070F190; 1 drivers
v0070E450_0 .net *"_s3", 0 0, L_0070EF80; 1 drivers
v0070E4A8_0 .net *"_s4", 0 0, L_006E36E8; 1 drivers
v0070E500_0 .net *"_s7", 0 0, L_0070F030; 1 drivers
v0070E558_0 .net *"_s8", 0 0, L_006E3790; 1 drivers
v0070E5B0_0 .net "clear", 0 0, v0070EA80_0; 1 drivers
v0070E608_0 .alias "clk", 0 0, v0070EAD8_0;
RS_006E7274 .resolv tri, L_0070EF28, L_0070EFD8, L_0070F088, L_0070F138;
v0070E660_0 .net8 "d", 3 0, RS_006E7274; 4 drivers
v0070E6B8_0 .net "data", 3 0, v0070EB30_0; 1 drivers
v0070E710_0 .net "load", 0 0, v0070EB88_0; 1 drivers
v0070E768_0 .net "q1", 0 0, v0070E240_0; 1 drivers
v0070E7C0_0 .net "q2", 0 0, v0070E030_0; 1 drivers
v0070E818_0 .net "q3", 0 0, v0070DE20_0; 1 drivers
v0070E870_0 .net "q4", 0 0, v0070DC10_0; 1 drivers
v0070E8C8_0 .net "qnot1", 0 0, v0070E298_0; 1 drivers
v0070E920_0 .net "qnot2", 0 0, v0070E088_0; 1 drivers
v0070E978_0 .net "qnot3", 0 0, v0070DE78_0; 1 drivers
v0070E9D0_0 .net "qnot4", 0 0, v0070DC68_0; 1 drivers
E_006D1E28 .event posedge, v002DDF58_0;
L_0070EF28 .part/pv L_006E3598, 0, 1, 4;
L_0070EF80 .part v0070EB30_0, 0, 1;
L_0070EFD8 .part/pv L_006E36E8, 1, 1, 4;
L_0070F030 .part v0070EB30_0, 1, 1;
L_0070F088 .part/pv L_006E3790, 2, 1, 4;
L_0070F0E0 .part v0070EB30_0, 2, 1;
L_0070F138 .part/pv L_006E36B0, 3, 1, 4;
L_0070F190 .part v0070EB30_0, 3, 1;
L_0070F1E8 .part RS_006E7274, 3, 1;
L_0070F240 .part RS_006E7274, 2, 1;
L_0070F298 .part RS_006E7274, 1, 1;
L_0070F2F0 .part RS_006E7274, 0, 1;
S_002DB450 .scope module, "flip1" "dff2" 3 22, 2 18, S_002DB230;
 .timescale 0 0;
v0070E0E0_0 .alias "clear", 0 0, v0070E5B0_0;
v0070E138_0 .alias "clk", 0 0, v0070EAD8_0;
v0070E190_0 .net "d", 0 0, C4<0>; 1 drivers
v0070E1E8_0 .net "preset", 0 0, L_0070F1E8; 1 drivers
v0070E240_0 .var "q", 0 0;
v0070E298_0 .var "qnot", 0 0;
E_006D1A68 .event posedge, v0070E1E8_0, v002DDF00_0, v002DDF58_0;
S_002DB3C8 .scope module, "flip2" "dff2" 3 23, 2 18, S_002DB230;
 .timescale 0 0;
v0070DED0_0 .alias "clear", 0 0, v0070E5B0_0;
v0070DF28_0 .alias "clk", 0 0, v0070EAD8_0;
v0070DF80_0 .alias "d", 0 0, v0070E768_0;
v0070DFD8_0 .net "preset", 0 0, L_0070F240; 1 drivers
v0070E030_0 .var "q", 0 0;
v0070E088_0 .var "qnot", 0 0;
E_006D1A88 .event posedge, v0070DFD8_0, v002DDF00_0, v002DDF58_0;
S_002DB340 .scope module, "flip3" "dff2" 3 24, 2 18, S_002DB230;
 .timescale 0 0;
v0070DCC0_0 .alias "clear", 0 0, v0070E5B0_0;
v0070DD18_0 .alias "clk", 0 0, v0070EAD8_0;
v0070DD70_0 .alias "d", 0 0, v0070E7C0_0;
v0070DDC8_0 .net "preset", 0 0, L_0070F298; 1 drivers
v0070DE20_0 .var "q", 0 0;
v0070DE78_0 .var "qnot", 0 0;
E_006D1E48 .event posedge, v0070DDC8_0, v002DDF00_0, v002DDF58_0;
S_002DB2B8 .scope module, "flip4" "dff2" 3 25, 2 18, S_002DB230;
 .timescale 0 0;
v002DDF00_0 .alias "clear", 0 0, v0070E5B0_0;
v002DDF58_0 .alias "clk", 0 0, v0070EAD8_0;
v006E5130_0 .alias "d", 0 0, v0070E818_0;
v006E5188_0 .net "preset", 0 0, L_0070F2F0; 1 drivers
v0070DC10_0 .var "q", 0 0;
v0070DC68_0 .var "qnot", 0 0;
E_006D2008 .event posedge, v006E5188_0, v002DDF00_0, v002DDF58_0;
S_002DB010 .scope module, "srff" "srff" 2 47;
 .timescale 0 0;
v0070EC10_0 .net "clk", 0 0, C4<z>; 0 drivers
v0070EC68_0 .var "q", 0 0;
v0070ECC0_0 .var "qnot", 0 0;
v0070ED18_0 .net "r", 0 0, C4<z>; 0 drivers
v0070ED70_0 .net "s", 0 0, C4<z>; 0 drivers
E_006D53B0 .event posedge, v0070EC10_0;
S_002DAF88 .scope module, "tff" "tff" 2 71;
 .timescale 0 0;
v0070EDC8_0 .net "clock", 0 0, C4<z>; 0 drivers
v0070EE20_0 .var "q", 0 0;
v0070EE78_0 .var "qnot", 0 0;
v0070EED0_0 .net "t", 0 0, C4<z>; 0 drivers
E_006D53F0 .event posedge, v0070EDC8_0;
    .scope S_002DB120;
T_0 ;
    %wait E_006D2028;
    %load/v 8, v002DF7C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002DF818_0, 0, 8;
    %load/v 8, v002DF7C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v002DDEA8_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_002DB4D8;
T_1 ;
    %set/v v0070EA28_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_002DB4D8;
T_2 ;
    %delay 5, 0;
    %load/v 8, v0070EA28_0, 1;
    %inv 8, 1;
    %set/v v0070EA28_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_002DB450;
T_3 ;
    %wait E_006D1A68;
    %load/v 8, v0070E0E0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0070E240_0, 0, 1;
    %set/v v0070E298_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0070E1E8_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v0070E240_0, 1, 1;
    %set/v v0070E298_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0070E190_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E240_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E298_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E240_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E298_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_002DB3C8;
T_4 ;
    %wait E_006D1A88;
    %load/v 8, v0070DED0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0070E030_0, 0, 1;
    %set/v v0070E088_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0070DFD8_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v0070E030_0, 1, 1;
    %set/v v0070E088_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0070DF80_0, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E030_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E088_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E030_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E088_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_002DB340;
T_5 ;
    %wait E_006D1E48;
    %load/v 8, v0070DCC0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0070DE20_0, 0, 1;
    %set/v v0070DE78_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0070DDC8_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v0070DE20_0, 1, 1;
    %set/v v0070DE78_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0070DD70_0, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070DE20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070DE78_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0070DE20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070DE78_0, 0, 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_002DB2B8;
T_6 ;
    %wait E_006D2008;
    %load/v 8, v002DDF00_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v0070DC10_0, 0, 1;
    %set/v v0070DC68_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v006E5188_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v0070DC10_0, 1, 1;
    %set/v v0070DC68_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v006E5130_0, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070DC10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070DC68_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0070DC10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070DC68_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_002DB230;
T_7 ;
    %wait E_006D1E28;
    %vpi_call 3 29 "$display", "%d %b %b %b %b", $time, v0070E768_0, v0070E7C0_0, v0070E818_0, v0070E870_0;
    %jmp T_7;
    .thread T_7;
    .scope S_002DB098;
T_8 ;
    %set/v v0070EA80_0, 0, 1;
    %set/v v0070EB88_0, 0, 1;
    %movi 8, 13, 4;
    %set/v v0070EB30_0, 8, 4;
    %vpi_call 3 45 "$display", "\011\011   d a b c d";
    %delay 1, 0;
    %set/v v0070EA80_0, 1, 1;
    %delay 1, 0;
    %set/v v0070EA80_0, 0, 1;
    %delay 1, 0;
    %set/v v0070EB88_0, 1, 1;
    %delay 1, 0;
    %set/v v0070EB88_0, 0, 1;
    %delay 44, 0;
    %movi 8, 14, 4;
    %set/v v0070EB30_0, 8, 4;
    %delay 3, 0;
    %set/v v0070EB88_0, 1, 1;
    %delay 1, 0;
    %set/v v0070EB88_0, 0, 1;
    %delay 60, 0;
    %vpi_call 3 53 "$finish";
    %end;
    .thread T_8;
    .scope S_002DB010;
T_9 ;
    %wait E_006D53B0;
    %load/v 8, v0070ED70_0, 1;
    %load/v 9, v0070ED18_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EC68_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070ECC0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0070ED70_0, 1;
    %inv 8, 1;
    %load/v 9, v0070ED18_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EC68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070ECC0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0070ED70_0, 1;
    %load/v 9, v0070ED18_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EC68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070ECC0_0, 0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_002DAF88;
T_10 ;
    %wait E_006D53F0;
    %load/v 8, v0070EED0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0070EED0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EE20_0, 0, 8;
    %load/v 8, v0070EE78_0, 1;
    %inv 8, 1;
    %set/v v0070EE78_0, 8, 1;
    %jmp T_10.1;
T_10.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EE20_0, 0, 0;
    %load/v 8, v0070EE20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EE78_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "C:\Users\Oswaldo\Documents\Ciência da Computação - LABORATÓRIO\382175\AQR1\Guia 08\Exercicio0085.v";
    "./clock.v";
