//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the ARM target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*146 cases */, 55|128,90/*11575*/,  TARGET_VAL(ISD::OR),// ->11580
/*5*/       OPC_Scope, 93|128,62/*8029*/, /*->8037*/ // 17 children in Scope
/*8*/         OPC_MoveChild, 0,
/*10*/        OPC_Scope, 118|128,8/*1142*/, /*->1155*/ // 13 children in Scope
/*13*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*16*/          OPC_MoveChild, 0,
/*18*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*21*/          OPC_RecordChild0, // #0 = $Rm
/*22*/          OPC_MoveChild, 1,
/*24*/          OPC_CheckInteger, 8, 
/*26*/          OPC_CheckType, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_MoveParent,
/*30*/          OPC_MoveParent,
/*31*/          OPC_MoveChild, 1,
/*33*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*36*/          OPC_MoveChild, 0,
/*38*/          OPC_Scope, 16|128,1/*144*/, /*->185*/ // 5 children in Scope
/*41*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*45*/            OPC_MoveChild, 0,
/*47*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/            OPC_MoveChild, 0,
/*52*/            OPC_CheckSame, 0,
/*54*/            OPC_MoveParent,
/*55*/            OPC_MoveChild, 1,
/*57*/            OPC_CheckInteger, 8, 
/*59*/            OPC_CheckType, MVT::i32,
/*61*/            OPC_MoveParent,
/*62*/            OPC_MoveParent,
/*63*/            OPC_MoveParent,
/*64*/            OPC_MoveChild, 1,
/*66*/            OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*69*/            OPC_MoveChild, 0,
/*71*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*76*/            OPC_MoveChild, 0,
/*78*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*81*/            OPC_MoveChild, 0,
/*83*/            OPC_CheckSame, 0,
/*85*/            OPC_MoveParent,
/*86*/            OPC_MoveChild, 1,
/*88*/            OPC_CheckInteger, 8, 
/*90*/            OPC_CheckType, MVT::i32,
/*92*/            OPC_MoveParent,
/*93*/            OPC_MoveParent,
/*94*/            OPC_MoveParent,
/*95*/            OPC_MoveChild, 1,
/*97*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*103*/           OPC_MoveChild, 0,
/*105*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*108*/           OPC_MoveChild, 0,
/*110*/           OPC_CheckSame, 0,
/*112*/           OPC_MoveParent,
/*113*/           OPC_MoveChild, 1,
/*115*/           OPC_CheckInteger, 8, 
/*117*/           OPC_CheckType, MVT::i32,
/*119*/           OPC_MoveParent,
/*120*/           OPC_MoveParent,
/*121*/           OPC_MoveParent,
/*122*/           OPC_MoveParent,
/*123*/           OPC_MoveParent,
/*124*/           OPC_CheckType, MVT::i32,
/*126*/           OPC_Scope, 18, /*->146*/ // 3 children in Scope
/*128*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*130*/             OPC_EmitInteger, MVT::i32, 14, 
/*133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*136*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*146*/           /*Scope*/ 18, /*->165*/
/*147*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*149*/             OPC_EmitInteger, MVT::i32, 14, 
/*152*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*155*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*165*/           /*Scope*/ 18, /*->184*/
/*166*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*168*/             OPC_EmitInteger, MVT::i32, 14, 
/*171*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*174*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*184*/           0, /*End of Scope*/
/*185*/         /*Scope*/ 118|128,3/*502*/, /*->689*/
/*187*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*190*/           OPC_MoveChild, 0,
/*192*/           OPC_Scope, 98, /*->292*/ // 5 children in Scope
/*194*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*199*/             OPC_MoveChild, 0,
/*201*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*204*/             OPC_MoveChild, 0,
/*206*/             OPC_CheckSame, 0,
/*208*/             OPC_MoveParent,
/*209*/             OPC_MoveChild, 1,
/*211*/             OPC_CheckInteger, 8, 
/*213*/             OPC_CheckType, MVT::i32,
/*215*/             OPC_MoveParent,
/*216*/             OPC_MoveParent,
/*217*/             OPC_MoveParent,
/*218*/             OPC_MoveChild, 1,
/*220*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*224*/             OPC_MoveChild, 0,
/*226*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*229*/             OPC_MoveChild, 0,
/*231*/             OPC_CheckSame, 0,
/*233*/             OPC_MoveParent,
/*234*/             OPC_MoveChild, 1,
/*236*/             OPC_CheckInteger, 8, 
/*238*/             OPC_CheckType, MVT::i32,
/*240*/             OPC_MoveParent,
/*241*/             OPC_MoveParent,
/*242*/             OPC_MoveParent,
/*243*/             OPC_MoveParent,
/*244*/             OPC_MoveChild, 1,
/*246*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*252*/             OPC_MoveChild, 0,
/*254*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*257*/             OPC_MoveChild, 0,
/*259*/             OPC_CheckSame, 0,
/*261*/             OPC_MoveParent,
/*262*/             OPC_MoveChild, 1,
/*264*/             OPC_CheckInteger, 8, 
/*266*/             OPC_CheckType, MVT::i32,
/*268*/             OPC_MoveParent,
/*269*/             OPC_MoveParent,
/*270*/             OPC_MoveParent,
/*271*/             OPC_MoveParent,
/*272*/             OPC_CheckType, MVT::i32,
/*274*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*276*/             OPC_EmitInteger, MVT::i32, 14, 
/*279*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*282*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*292*/           /*Scope*/ 98, /*->391*/
/*293*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*297*/             OPC_MoveChild, 0,
/*299*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*302*/             OPC_MoveChild, 0,
/*304*/             OPC_CheckSame, 0,
/*306*/             OPC_MoveParent,
/*307*/             OPC_MoveChild, 1,
/*309*/             OPC_CheckInteger, 8, 
/*311*/             OPC_CheckType, MVT::i32,
/*313*/             OPC_MoveParent,
/*314*/             OPC_MoveParent,
/*315*/             OPC_MoveParent,
/*316*/             OPC_MoveChild, 1,
/*318*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*324*/             OPC_MoveChild, 0,
/*326*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*329*/             OPC_MoveChild, 0,
/*331*/             OPC_CheckSame, 0,
/*333*/             OPC_MoveParent,
/*334*/             OPC_MoveChild, 1,
/*336*/             OPC_CheckInteger, 8, 
/*338*/             OPC_CheckType, MVT::i32,
/*340*/             OPC_MoveParent,
/*341*/             OPC_MoveParent,
/*342*/             OPC_MoveParent,
/*343*/             OPC_MoveParent,
/*344*/             OPC_MoveChild, 1,
/*346*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*351*/             OPC_MoveChild, 0,
/*353*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*356*/             OPC_MoveChild, 0,
/*358*/             OPC_CheckSame, 0,
/*360*/             OPC_MoveParent,
/*361*/             OPC_MoveChild, 1,
/*363*/             OPC_CheckInteger, 8, 
/*365*/             OPC_CheckType, MVT::i32,
/*367*/             OPC_MoveParent,
/*368*/             OPC_MoveParent,
/*369*/             OPC_MoveParent,
/*370*/             OPC_MoveParent,
/*371*/             OPC_CheckType, MVT::i32,
/*373*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*375*/             OPC_EmitInteger, MVT::i32, 14, 
/*378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*381*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*391*/           /*Scope*/ 98, /*->490*/
/*392*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*398*/             OPC_MoveChild, 0,
/*400*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*403*/             OPC_MoveChild, 0,
/*405*/             OPC_CheckSame, 0,
/*407*/             OPC_MoveParent,
/*408*/             OPC_MoveChild, 1,
/*410*/             OPC_CheckInteger, 8, 
/*412*/             OPC_CheckType, MVT::i32,
/*414*/             OPC_MoveParent,
/*415*/             OPC_MoveParent,
/*416*/             OPC_MoveParent,
/*417*/             OPC_MoveChild, 1,
/*419*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*423*/             OPC_MoveChild, 0,
/*425*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*428*/             OPC_MoveChild, 0,
/*430*/             OPC_CheckSame, 0,
/*432*/             OPC_MoveParent,
/*433*/             OPC_MoveChild, 1,
/*435*/             OPC_CheckInteger, 8, 
/*437*/             OPC_CheckType, MVT::i32,
/*439*/             OPC_MoveParent,
/*440*/             OPC_MoveParent,
/*441*/             OPC_MoveParent,
/*442*/             OPC_MoveParent,
/*443*/             OPC_MoveChild, 1,
/*445*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*450*/             OPC_MoveChild, 0,
/*452*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*455*/             OPC_MoveChild, 0,
/*457*/             OPC_CheckSame, 0,
/*459*/             OPC_MoveParent,
/*460*/             OPC_MoveChild, 1,
/*462*/             OPC_CheckInteger, 8, 
/*464*/             OPC_CheckType, MVT::i32,
/*466*/             OPC_MoveParent,
/*467*/             OPC_MoveParent,
/*468*/             OPC_MoveParent,
/*469*/             OPC_MoveParent,
/*470*/             OPC_CheckType, MVT::i32,
/*472*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*474*/             OPC_EmitInteger, MVT::i32, 14, 
/*477*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*480*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*490*/           /*Scope*/ 98, /*->589*/
/*491*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*496*/             OPC_MoveChild, 0,
/*498*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*501*/             OPC_MoveChild, 0,
/*503*/             OPC_CheckSame, 0,
/*505*/             OPC_MoveParent,
/*506*/             OPC_MoveChild, 1,
/*508*/             OPC_CheckInteger, 8, 
/*510*/             OPC_CheckType, MVT::i32,
/*512*/             OPC_MoveParent,
/*513*/             OPC_MoveParent,
/*514*/             OPC_MoveParent,
/*515*/             OPC_MoveChild, 1,
/*517*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*523*/             OPC_MoveChild, 0,
/*525*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*528*/             OPC_MoveChild, 0,
/*530*/             OPC_CheckSame, 0,
/*532*/             OPC_MoveParent,
/*533*/             OPC_MoveChild, 1,
/*535*/             OPC_CheckInteger, 8, 
/*537*/             OPC_CheckType, MVT::i32,
/*539*/             OPC_MoveParent,
/*540*/             OPC_MoveParent,
/*541*/             OPC_MoveParent,
/*542*/             OPC_MoveParent,
/*543*/             OPC_MoveChild, 1,
/*545*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*549*/             OPC_MoveChild, 0,
/*551*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*554*/             OPC_MoveChild, 0,
/*556*/             OPC_CheckSame, 0,
/*558*/             OPC_MoveParent,
/*559*/             OPC_MoveChild, 1,
/*561*/             OPC_CheckInteger, 8, 
/*563*/             OPC_CheckType, MVT::i32,
/*565*/             OPC_MoveParent,
/*566*/             OPC_MoveParent,
/*567*/             OPC_MoveParent,
/*568*/             OPC_MoveParent,
/*569*/             OPC_CheckType, MVT::i32,
/*571*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*573*/             OPC_EmitInteger, MVT::i32, 14, 
/*576*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*579*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*589*/           /*Scope*/ 98, /*->688*/
/*590*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*596*/             OPC_MoveChild, 0,
/*598*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*601*/             OPC_MoveChild, 0,
/*603*/             OPC_CheckSame, 0,
/*605*/             OPC_MoveParent,
/*606*/             OPC_MoveChild, 1,
/*608*/             OPC_CheckInteger, 8, 
/*610*/             OPC_CheckType, MVT::i32,
/*612*/             OPC_MoveParent,
/*613*/             OPC_MoveParent,
/*614*/             OPC_MoveParent,
/*615*/             OPC_MoveChild, 1,
/*617*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*622*/             OPC_MoveChild, 0,
/*624*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*627*/             OPC_MoveChild, 0,
/*629*/             OPC_CheckSame, 0,
/*631*/             OPC_MoveParent,
/*632*/             OPC_MoveChild, 1,
/*634*/             OPC_CheckInteger, 8, 
/*636*/             OPC_CheckType, MVT::i32,
/*638*/             OPC_MoveParent,
/*639*/             OPC_MoveParent,
/*640*/             OPC_MoveParent,
/*641*/             OPC_MoveParent,
/*642*/             OPC_MoveChild, 1,
/*644*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*648*/             OPC_MoveChild, 0,
/*650*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*653*/             OPC_MoveChild, 0,
/*655*/             OPC_CheckSame, 0,
/*657*/             OPC_MoveParent,
/*658*/             OPC_MoveChild, 1,
/*660*/             OPC_CheckInteger, 8, 
/*662*/             OPC_CheckType, MVT::i32,
/*664*/             OPC_MoveParent,
/*665*/             OPC_MoveParent,
/*666*/             OPC_MoveParent,
/*667*/             OPC_MoveParent,
/*668*/             OPC_CheckType, MVT::i32,
/*670*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*672*/             OPC_EmitInteger, MVT::i32, 14, 
/*675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*688*/           0, /*End of Scope*/
/*689*/         /*Scope*/ 50|128,1/*178*/, /*->869*/
/*691*/           OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*697*/           OPC_MoveChild, 0,
/*699*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*702*/           OPC_MoveChild, 0,
/*704*/           OPC_CheckSame, 0,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveChild, 1,
/*709*/           OPC_CheckInteger, 8, 
/*711*/           OPC_CheckType, MVT::i32,
/*713*/           OPC_MoveParent,
/*714*/           OPC_MoveParent,
/*715*/           OPC_MoveParent,
/*716*/           OPC_MoveChild, 1,
/*718*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*721*/           OPC_MoveChild, 0,
/*723*/           OPC_Scope, 71, /*->796*/ // 2 children in Scope
/*725*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*729*/             OPC_MoveChild, 0,
/*731*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*734*/             OPC_MoveChild, 0,
/*736*/             OPC_CheckSame, 0,
/*738*/             OPC_MoveParent,
/*739*/             OPC_MoveChild, 1,
/*741*/             OPC_CheckInteger, 8, 
/*743*/             OPC_CheckType, MVT::i32,
/*745*/             OPC_MoveParent,
/*746*/             OPC_MoveParent,
/*747*/             OPC_MoveParent,
/*748*/             OPC_MoveChild, 1,
/*750*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*755*/             OPC_MoveChild, 0,
/*757*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*760*/             OPC_MoveChild, 0,
/*762*/             OPC_CheckSame, 0,
/*764*/             OPC_MoveParent,
/*765*/             OPC_MoveChild, 1,
/*767*/             OPC_CheckInteger, 8, 
/*769*/             OPC_CheckType, MVT::i32,
/*771*/             OPC_MoveParent,
/*772*/             OPC_MoveParent,
/*773*/             OPC_MoveParent,
/*774*/             OPC_MoveParent,
/*775*/             OPC_MoveParent,
/*776*/             OPC_CheckType, MVT::i32,
/*778*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*780*/             OPC_EmitInteger, MVT::i32, 14, 
/*783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*796*/           /*Scope*/ 71, /*->868*/
/*797*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*802*/             OPC_MoveChild, 0,
/*804*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*807*/             OPC_MoveChild, 0,
/*809*/             OPC_CheckSame, 0,
/*811*/             OPC_MoveParent,
/*812*/             OPC_MoveChild, 1,
/*814*/             OPC_CheckInteger, 8, 
/*816*/             OPC_CheckType, MVT::i32,
/*818*/             OPC_MoveParent,
/*819*/             OPC_MoveParent,
/*820*/             OPC_MoveParent,
/*821*/             OPC_MoveChild, 1,
/*823*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*827*/             OPC_MoveChild, 0,
/*829*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*832*/             OPC_MoveChild, 0,
/*834*/             OPC_CheckSame, 0,
/*836*/             OPC_MoveParent,
/*837*/             OPC_MoveChild, 1,
/*839*/             OPC_CheckInteger, 8, 
/*841*/             OPC_CheckType, MVT::i32,
/*843*/             OPC_MoveParent,
/*844*/             OPC_MoveParent,
/*845*/             OPC_MoveParent,
/*846*/             OPC_MoveParent,
/*847*/             OPC_MoveParent,
/*848*/             OPC_CheckType, MVT::i32,
/*850*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*852*/             OPC_EmitInteger, MVT::i32, 14, 
/*855*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*858*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*868*/           0, /*End of Scope*/
/*869*/         /*Scope*/ 51|128,1/*179*/, /*->1050*/
/*871*/           OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*876*/           OPC_MoveChild, 0,
/*878*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*881*/           OPC_MoveChild, 0,
/*883*/           OPC_CheckSame, 0,
/*885*/           OPC_MoveParent,
/*886*/           OPC_MoveChild, 1,
/*888*/           OPC_CheckInteger, 8, 
/*890*/           OPC_CheckType, MVT::i32,
/*892*/           OPC_MoveParent,
/*893*/           OPC_MoveParent,
/*894*/           OPC_MoveParent,
/*895*/           OPC_MoveChild, 1,
/*897*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*900*/           OPC_MoveChild, 0,
/*902*/           OPC_Scope, 72, /*->976*/ // 2 children in Scope
/*904*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*908*/             OPC_MoveChild, 0,
/*910*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*913*/             OPC_MoveChild, 0,
/*915*/             OPC_CheckSame, 0,
/*917*/             OPC_MoveParent,
/*918*/             OPC_MoveChild, 1,
/*920*/             OPC_CheckInteger, 8, 
/*922*/             OPC_CheckType, MVT::i32,
/*924*/             OPC_MoveParent,
/*925*/             OPC_MoveParent,
/*926*/             OPC_MoveParent,
/*927*/             OPC_MoveChild, 1,
/*929*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*935*/             OPC_MoveChild, 0,
/*937*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*940*/             OPC_MoveChild, 0,
/*942*/             OPC_CheckSame, 0,
/*944*/             OPC_MoveParent,
/*945*/             OPC_MoveChild, 1,
/*947*/             OPC_CheckInteger, 8, 
/*949*/             OPC_CheckType, MVT::i32,
/*951*/             OPC_MoveParent,
/*952*/             OPC_MoveParent,
/*953*/             OPC_MoveParent,
/*954*/             OPC_MoveParent,
/*955*/             OPC_MoveParent,
/*956*/             OPC_CheckType, MVT::i32,
/*958*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*960*/             OPC_EmitInteger, MVT::i32, 14, 
/*963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*966*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*976*/           /*Scope*/ 72, /*->1049*/
/*977*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*983*/             OPC_MoveChild, 0,
/*985*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*988*/             OPC_MoveChild, 0,
/*990*/             OPC_CheckSame, 0,
/*992*/             OPC_MoveParent,
/*993*/             OPC_MoveChild, 1,
/*995*/             OPC_CheckInteger, 8, 
/*997*/             OPC_CheckType, MVT::i32,
/*999*/             OPC_MoveParent,
/*1000*/            OPC_MoveParent,
/*1001*/            OPC_MoveParent,
/*1002*/            OPC_MoveChild, 1,
/*1004*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1008*/            OPC_MoveChild, 0,
/*1010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1013*/            OPC_MoveChild, 0,
/*1015*/            OPC_CheckSame, 0,
/*1017*/            OPC_MoveParent,
/*1018*/            OPC_MoveChild, 1,
/*1020*/            OPC_CheckInteger, 8, 
/*1022*/            OPC_CheckType, MVT::i32,
/*1024*/            OPC_MoveParent,
/*1025*/            OPC_MoveParent,
/*1026*/            OPC_MoveParent,
/*1027*/            OPC_MoveParent,
/*1028*/            OPC_MoveParent,
/*1029*/            OPC_CheckType, MVT::i32,
/*1031*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1033*/            OPC_EmitInteger, MVT::i32, 14, 
/*1036*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1039*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1049*/          0, /*End of Scope*/
/*1050*/        /*Scope*/ 103, /*->1154*/
/*1051*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1055*/          OPC_MoveChild, 0,
/*1057*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1060*/          OPC_MoveChild, 0,
/*1062*/          OPC_CheckSame, 0,
/*1064*/          OPC_MoveParent,
/*1065*/          OPC_MoveChild, 1,
/*1067*/          OPC_CheckInteger, 8, 
/*1069*/          OPC_CheckType, MVT::i32,
/*1071*/          OPC_MoveParent,
/*1072*/          OPC_MoveParent,
/*1073*/          OPC_MoveParent,
/*1074*/          OPC_MoveChild, 1,
/*1076*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1079*/          OPC_MoveChild, 0,
/*1081*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1087*/          OPC_MoveChild, 0,
/*1089*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1092*/          OPC_MoveChild, 0,
/*1094*/          OPC_CheckSame, 0,
/*1096*/          OPC_MoveParent,
/*1097*/          OPC_MoveChild, 1,
/*1099*/          OPC_CheckInteger, 8, 
/*1101*/          OPC_CheckType, MVT::i32,
/*1103*/          OPC_MoveParent,
/*1104*/          OPC_MoveParent,
/*1105*/          OPC_MoveParent,
/*1106*/          OPC_MoveChild, 1,
/*1108*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1113*/          OPC_MoveChild, 0,
/*1115*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1118*/          OPC_MoveChild, 0,
/*1120*/          OPC_CheckSame, 0,
/*1122*/          OPC_MoveParent,
/*1123*/          OPC_MoveChild, 1,
/*1125*/          OPC_CheckInteger, 8, 
/*1127*/          OPC_CheckType, MVT::i32,
/*1129*/          OPC_MoveParent,
/*1130*/          OPC_MoveParent,
/*1131*/          OPC_MoveParent,
/*1132*/          OPC_MoveParent,
/*1133*/          OPC_MoveParent,
/*1134*/          OPC_CheckType, MVT::i32,
/*1136*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1138*/          OPC_EmitInteger, MVT::i32, 14, 
/*1141*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1144*/          OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (REV16:i32 GPR:i32:$Rm)
/*1154*/        0, /*End of Scope*/
/*1155*/      /*Scope*/ 125|128,10/*1405*/, /*->2562*/
/*1157*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1160*/        OPC_MoveChild, 0,
/*1162*/        OPC_Scope, 81|128,5/*721*/, /*->1886*/ // 4 children in Scope
/*1165*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1168*/          OPC_MoveChild, 0,
/*1170*/          OPC_Scope, 118, /*->1290*/ // 6 children in Scope
/*1172*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1176*/            OPC_MoveChild, 0,
/*1178*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1181*/            OPC_RecordChild0, // #0 = $Rm
/*1182*/            OPC_MoveChild, 1,
/*1184*/            OPC_CheckInteger, 8, 
/*1186*/            OPC_CheckType, MVT::i32,
/*1188*/            OPC_MoveParent,
/*1189*/            OPC_MoveParent,
/*1190*/            OPC_MoveParent,
/*1191*/            OPC_MoveChild, 1,
/*1193*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1198*/            OPC_MoveChild, 0,
/*1200*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1203*/            OPC_MoveChild, 0,
/*1205*/            OPC_CheckSame, 0,
/*1207*/            OPC_MoveParent,
/*1208*/            OPC_MoveChild, 1,
/*1210*/            OPC_CheckInteger, 8, 
/*1212*/            OPC_CheckType, MVT::i32,
/*1214*/            OPC_MoveParent,
/*1215*/            OPC_MoveParent,
/*1216*/            OPC_MoveParent,
/*1217*/            OPC_MoveParent,
/*1218*/            OPC_MoveChild, 1,
/*1220*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1226*/            OPC_MoveChild, 0,
/*1228*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1231*/            OPC_MoveChild, 0,
/*1233*/            OPC_CheckSame, 0,
/*1235*/            OPC_MoveParent,
/*1236*/            OPC_MoveChild, 1,
/*1238*/            OPC_CheckInteger, 8, 
/*1240*/            OPC_CheckType, MVT::i32,
/*1242*/            OPC_MoveParent,
/*1243*/            OPC_MoveParent,
/*1244*/            OPC_MoveParent,
/*1245*/            OPC_MoveParent,
/*1246*/            OPC_MoveChild, 1,
/*1248*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1251*/            OPC_MoveChild, 0,
/*1253*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1256*/            OPC_MoveChild, 0,
/*1258*/            OPC_CheckSame, 0,
/*1260*/            OPC_MoveParent,
/*1261*/            OPC_MoveChild, 1,
/*1263*/            OPC_CheckInteger, 8, 
/*1265*/            OPC_CheckType, MVT::i32,
/*1267*/            OPC_MoveParent,
/*1268*/            OPC_MoveParent,
/*1269*/            OPC_MoveParent,
/*1270*/            OPC_CheckType, MVT::i32,
/*1272*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1274*/            OPC_EmitInteger, MVT::i32, 14, 
/*1277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1280*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1290*/          /*Scope*/ 118, /*->1409*/
/*1291*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1296*/            OPC_MoveChild, 0,
/*1298*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1301*/            OPC_RecordChild0, // #0 = $Rm
/*1302*/            OPC_MoveChild, 1,
/*1304*/            OPC_CheckInteger, 8, 
/*1306*/            OPC_CheckType, MVT::i32,
/*1308*/            OPC_MoveParent,
/*1309*/            OPC_MoveParent,
/*1310*/            OPC_MoveParent,
/*1311*/            OPC_MoveChild, 1,
/*1313*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1317*/            OPC_MoveChild, 0,
/*1319*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1322*/            OPC_MoveChild, 0,
/*1324*/            OPC_CheckSame, 0,
/*1326*/            OPC_MoveParent,
/*1327*/            OPC_MoveChild, 1,
/*1329*/            OPC_CheckInteger, 8, 
/*1331*/            OPC_CheckType, MVT::i32,
/*1333*/            OPC_MoveParent,
/*1334*/            OPC_MoveParent,
/*1335*/            OPC_MoveParent,
/*1336*/            OPC_MoveParent,
/*1337*/            OPC_MoveChild, 1,
/*1339*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1345*/            OPC_MoveChild, 0,
/*1347*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1350*/            OPC_MoveChild, 0,
/*1352*/            OPC_CheckSame, 0,
/*1354*/            OPC_MoveParent,
/*1355*/            OPC_MoveChild, 1,
/*1357*/            OPC_CheckInteger, 8, 
/*1359*/            OPC_CheckType, MVT::i32,
/*1361*/            OPC_MoveParent,
/*1362*/            OPC_MoveParent,
/*1363*/            OPC_MoveParent,
/*1364*/            OPC_MoveParent,
/*1365*/            OPC_MoveChild, 1,
/*1367*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1370*/            OPC_MoveChild, 0,
/*1372*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1375*/            OPC_MoveChild, 0,
/*1377*/            OPC_CheckSame, 0,
/*1379*/            OPC_MoveParent,
/*1380*/            OPC_MoveChild, 1,
/*1382*/            OPC_CheckInteger, 8, 
/*1384*/            OPC_CheckType, MVT::i32,
/*1386*/            OPC_MoveParent,
/*1387*/            OPC_MoveParent,
/*1388*/            OPC_MoveParent,
/*1389*/            OPC_CheckType, MVT::i32,
/*1391*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1393*/            OPC_EmitInteger, MVT::i32, 14, 
/*1396*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1399*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1409*/          /*Scope*/ 118, /*->1528*/
/*1410*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1414*/            OPC_MoveChild, 0,
/*1416*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1419*/            OPC_RecordChild0, // #0 = $Rm
/*1420*/            OPC_MoveChild, 1,
/*1422*/            OPC_CheckInteger, 8, 
/*1424*/            OPC_CheckType, MVT::i32,
/*1426*/            OPC_MoveParent,
/*1427*/            OPC_MoveParent,
/*1428*/            OPC_MoveParent,
/*1429*/            OPC_MoveChild, 1,
/*1431*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1437*/            OPC_MoveChild, 0,
/*1439*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1442*/            OPC_MoveChild, 0,
/*1444*/            OPC_CheckSame, 0,
/*1446*/            OPC_MoveParent,
/*1447*/            OPC_MoveChild, 1,
/*1449*/            OPC_CheckInteger, 8, 
/*1451*/            OPC_CheckType, MVT::i32,
/*1453*/            OPC_MoveParent,
/*1454*/            OPC_MoveParent,
/*1455*/            OPC_MoveParent,
/*1456*/            OPC_MoveParent,
/*1457*/            OPC_MoveChild, 1,
/*1459*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1464*/            OPC_MoveChild, 0,
/*1466*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1469*/            OPC_MoveChild, 0,
/*1471*/            OPC_CheckSame, 0,
/*1473*/            OPC_MoveParent,
/*1474*/            OPC_MoveChild, 1,
/*1476*/            OPC_CheckInteger, 8, 
/*1478*/            OPC_CheckType, MVT::i32,
/*1480*/            OPC_MoveParent,
/*1481*/            OPC_MoveParent,
/*1482*/            OPC_MoveParent,
/*1483*/            OPC_MoveParent,
/*1484*/            OPC_MoveChild, 1,
/*1486*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1489*/            OPC_MoveChild, 0,
/*1491*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1494*/            OPC_MoveChild, 0,
/*1496*/            OPC_CheckSame, 0,
/*1498*/            OPC_MoveParent,
/*1499*/            OPC_MoveChild, 1,
/*1501*/            OPC_CheckInteger, 8, 
/*1503*/            OPC_CheckType, MVT::i32,
/*1505*/            OPC_MoveParent,
/*1506*/            OPC_MoveParent,
/*1507*/            OPC_MoveParent,
/*1508*/            OPC_CheckType, MVT::i32,
/*1510*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1512*/            OPC_EmitInteger, MVT::i32, 14, 
/*1515*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1518*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1528*/          /*Scope*/ 118, /*->1647*/
/*1529*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1535*/            OPC_MoveChild, 0,
/*1537*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1540*/            OPC_RecordChild0, // #0 = $Rm
/*1541*/            OPC_MoveChild, 1,
/*1543*/            OPC_CheckInteger, 8, 
/*1545*/            OPC_CheckType, MVT::i32,
/*1547*/            OPC_MoveParent,
/*1548*/            OPC_MoveParent,
/*1549*/            OPC_MoveParent,
/*1550*/            OPC_MoveChild, 1,
/*1552*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1556*/            OPC_MoveChild, 0,
/*1558*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1561*/            OPC_MoveChild, 0,
/*1563*/            OPC_CheckSame, 0,
/*1565*/            OPC_MoveParent,
/*1566*/            OPC_MoveChild, 1,
/*1568*/            OPC_CheckInteger, 8, 
/*1570*/            OPC_CheckType, MVT::i32,
/*1572*/            OPC_MoveParent,
/*1573*/            OPC_MoveParent,
/*1574*/            OPC_MoveParent,
/*1575*/            OPC_MoveParent,
/*1576*/            OPC_MoveChild, 1,
/*1578*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1583*/            OPC_MoveChild, 0,
/*1585*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1588*/            OPC_MoveChild, 0,
/*1590*/            OPC_CheckSame, 0,
/*1592*/            OPC_MoveParent,
/*1593*/            OPC_MoveChild, 1,
/*1595*/            OPC_CheckInteger, 8, 
/*1597*/            OPC_CheckType, MVT::i32,
/*1599*/            OPC_MoveParent,
/*1600*/            OPC_MoveParent,
/*1601*/            OPC_MoveParent,
/*1602*/            OPC_MoveParent,
/*1603*/            OPC_MoveChild, 1,
/*1605*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1608*/            OPC_MoveChild, 0,
/*1610*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1613*/            OPC_MoveChild, 0,
/*1615*/            OPC_CheckSame, 0,
/*1617*/            OPC_MoveParent,
/*1618*/            OPC_MoveChild, 1,
/*1620*/            OPC_CheckInteger, 8, 
/*1622*/            OPC_CheckType, MVT::i32,
/*1624*/            OPC_MoveParent,
/*1625*/            OPC_MoveParent,
/*1626*/            OPC_MoveParent,
/*1627*/            OPC_CheckType, MVT::i32,
/*1629*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1647*/          /*Scope*/ 118, /*->1766*/
/*1648*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1653*/            OPC_MoveChild, 0,
/*1655*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1658*/            OPC_RecordChild0, // #0 = $Rm
/*1659*/            OPC_MoveChild, 1,
/*1661*/            OPC_CheckInteger, 8, 
/*1663*/            OPC_CheckType, MVT::i32,
/*1665*/            OPC_MoveParent,
/*1666*/            OPC_MoveParent,
/*1667*/            OPC_MoveParent,
/*1668*/            OPC_MoveChild, 1,
/*1670*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1676*/            OPC_MoveChild, 0,
/*1678*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1681*/            OPC_MoveChild, 0,
/*1683*/            OPC_CheckSame, 0,
/*1685*/            OPC_MoveParent,
/*1686*/            OPC_MoveChild, 1,
/*1688*/            OPC_CheckInteger, 8, 
/*1690*/            OPC_CheckType, MVT::i32,
/*1692*/            OPC_MoveParent,
/*1693*/            OPC_MoveParent,
/*1694*/            OPC_MoveParent,
/*1695*/            OPC_MoveParent,
/*1696*/            OPC_MoveChild, 1,
/*1698*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1702*/            OPC_MoveChild, 0,
/*1704*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1707*/            OPC_MoveChild, 0,
/*1709*/            OPC_CheckSame, 0,
/*1711*/            OPC_MoveParent,
/*1712*/            OPC_MoveChild, 1,
/*1714*/            OPC_CheckInteger, 8, 
/*1716*/            OPC_CheckType, MVT::i32,
/*1718*/            OPC_MoveParent,
/*1719*/            OPC_MoveParent,
/*1720*/            OPC_MoveParent,
/*1721*/            OPC_MoveParent,
/*1722*/            OPC_MoveChild, 1,
/*1724*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1727*/            OPC_MoveChild, 0,
/*1729*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1732*/            OPC_MoveChild, 0,
/*1734*/            OPC_CheckSame, 0,
/*1736*/            OPC_MoveParent,
/*1737*/            OPC_MoveChild, 1,
/*1739*/            OPC_CheckInteger, 8, 
/*1741*/            OPC_CheckType, MVT::i32,
/*1743*/            OPC_MoveParent,
/*1744*/            OPC_MoveParent,
/*1745*/            OPC_MoveParent,
/*1746*/            OPC_CheckType, MVT::i32,
/*1748*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1750*/            OPC_EmitInteger, MVT::i32, 14, 
/*1753*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1756*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1766*/          /*Scope*/ 118, /*->1885*/
/*1767*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1773*/            OPC_MoveChild, 0,
/*1775*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1778*/            OPC_RecordChild0, // #0 = $Rm
/*1779*/            OPC_MoveChild, 1,
/*1781*/            OPC_CheckInteger, 8, 
/*1783*/            OPC_CheckType, MVT::i32,
/*1785*/            OPC_MoveParent,
/*1786*/            OPC_MoveParent,
/*1787*/            OPC_MoveParent,
/*1788*/            OPC_MoveChild, 1,
/*1790*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1795*/            OPC_MoveChild, 0,
/*1797*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1800*/            OPC_MoveChild, 0,
/*1802*/            OPC_CheckSame, 0,
/*1804*/            OPC_MoveParent,
/*1805*/            OPC_MoveChild, 1,
/*1807*/            OPC_CheckInteger, 8, 
/*1809*/            OPC_CheckType, MVT::i32,
/*1811*/            OPC_MoveParent,
/*1812*/            OPC_MoveParent,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_MoveParent,
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1821*/            OPC_MoveChild, 0,
/*1823*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1826*/            OPC_MoveChild, 0,
/*1828*/            OPC_CheckSame, 0,
/*1830*/            OPC_MoveParent,
/*1831*/            OPC_MoveChild, 1,
/*1833*/            OPC_CheckInteger, 8, 
/*1835*/            OPC_CheckType, MVT::i32,
/*1837*/            OPC_MoveParent,
/*1838*/            OPC_MoveParent,
/*1839*/            OPC_MoveParent,
/*1840*/            OPC_MoveParent,
/*1841*/            OPC_MoveChild, 1,
/*1843*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1846*/            OPC_MoveChild, 0,
/*1848*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1851*/            OPC_MoveChild, 0,
/*1853*/            OPC_CheckSame, 0,
/*1855*/            OPC_MoveParent,
/*1856*/            OPC_MoveChild, 1,
/*1858*/            OPC_CheckInteger, 8, 
/*1860*/            OPC_CheckType, MVT::i32,
/*1862*/            OPC_MoveParent,
/*1863*/            OPC_MoveParent,
/*1864*/            OPC_MoveParent,
/*1865*/            OPC_CheckType, MVT::i32,
/*1867*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1869*/            OPC_EmitInteger, MVT::i32, 14, 
/*1872*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1875*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1885*/          0, /*End of Scope*/
/*1886*/        /*Scope*/ 94|128,1/*222*/, /*->2110*/
/*1888*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1894*/          OPC_MoveChild, 0,
/*1896*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1899*/          OPC_RecordChild0, // #0 = $Rm
/*1900*/          OPC_MoveChild, 1,
/*1902*/          OPC_CheckInteger, 8, 
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_MoveParent,
/*1907*/          OPC_MoveParent,
/*1908*/          OPC_MoveParent,
/*1909*/          OPC_MoveChild, 1,
/*1911*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1914*/          OPC_MoveChild, 0,
/*1916*/          OPC_Scope, 95, /*->2013*/ // 2 children in Scope
/*1918*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1922*/            OPC_MoveChild, 0,
/*1924*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1927*/            OPC_MoveChild, 0,
/*1929*/            OPC_CheckSame, 0,
/*1931*/            OPC_MoveParent,
/*1932*/            OPC_MoveChild, 1,
/*1934*/            OPC_CheckInteger, 8, 
/*1936*/            OPC_CheckType, MVT::i32,
/*1938*/            OPC_MoveParent,
/*1939*/            OPC_MoveParent,
/*1940*/            OPC_MoveParent,
/*1941*/            OPC_MoveChild, 1,
/*1943*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1948*/            OPC_MoveChild, 0,
/*1950*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1953*/            OPC_MoveChild, 0,
/*1955*/            OPC_CheckSame, 0,
/*1957*/            OPC_MoveParent,
/*1958*/            OPC_MoveChild, 1,
/*1960*/            OPC_CheckInteger, 8, 
/*1962*/            OPC_CheckType, MVT::i32,
/*1964*/            OPC_MoveParent,
/*1965*/            OPC_MoveParent,
/*1966*/            OPC_MoveParent,
/*1967*/            OPC_MoveParent,
/*1968*/            OPC_MoveParent,
/*1969*/            OPC_MoveChild, 1,
/*1971*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1974*/            OPC_MoveChild, 0,
/*1976*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1979*/            OPC_MoveChild, 0,
/*1981*/            OPC_CheckSame, 0,
/*1983*/            OPC_MoveParent,
/*1984*/            OPC_MoveChild, 1,
/*1986*/            OPC_CheckInteger, 8, 
/*1988*/            OPC_CheckType, MVT::i32,
/*1990*/            OPC_MoveParent,
/*1991*/            OPC_MoveParent,
/*1992*/            OPC_MoveParent,
/*1993*/            OPC_CheckType, MVT::i32,
/*1995*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1997*/            OPC_EmitInteger, MVT::i32, 14, 
/*2000*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2003*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2013*/          /*Scope*/ 95, /*->2109*/
/*2014*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2019*/            OPC_MoveChild, 0,
/*2021*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2024*/            OPC_MoveChild, 0,
/*2026*/            OPC_CheckSame, 0,
/*2028*/            OPC_MoveParent,
/*2029*/            OPC_MoveChild, 1,
/*2031*/            OPC_CheckInteger, 8, 
/*2033*/            OPC_CheckType, MVT::i32,
/*2035*/            OPC_MoveParent,
/*2036*/            OPC_MoveParent,
/*2037*/            OPC_MoveParent,
/*2038*/            OPC_MoveChild, 1,
/*2040*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2044*/            OPC_MoveChild, 0,
/*2046*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2049*/            OPC_MoveChild, 0,
/*2051*/            OPC_CheckSame, 0,
/*2053*/            OPC_MoveParent,
/*2054*/            OPC_MoveChild, 1,
/*2056*/            OPC_CheckInteger, 8, 
/*2058*/            OPC_CheckType, MVT::i32,
/*2060*/            OPC_MoveParent,
/*2061*/            OPC_MoveParent,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_MoveParent,
/*2065*/            OPC_MoveChild, 1,
/*2067*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2070*/            OPC_MoveChild, 0,
/*2072*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2075*/            OPC_MoveChild, 0,
/*2077*/            OPC_CheckSame, 0,
/*2079*/            OPC_MoveParent,
/*2080*/            OPC_MoveChild, 1,
/*2082*/            OPC_CheckInteger, 8, 
/*2084*/            OPC_CheckType, MVT::i32,
/*2086*/            OPC_MoveParent,
/*2087*/            OPC_MoveParent,
/*2088*/            OPC_MoveParent,
/*2089*/            OPC_CheckType, MVT::i32,
/*2091*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2093*/            OPC_EmitInteger, MVT::i32, 14, 
/*2096*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2099*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2109*/          0, /*End of Scope*/
/*2110*/        /*Scope*/ 95|128,1/*223*/, /*->2335*/
/*2112*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2117*/          OPC_MoveChild, 0,
/*2119*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2122*/          OPC_RecordChild0, // #0 = $Rm
/*2123*/          OPC_MoveChild, 1,
/*2125*/          OPC_CheckInteger, 8, 
/*2127*/          OPC_CheckType, MVT::i32,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_MoveParent,
/*2132*/          OPC_MoveChild, 1,
/*2134*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2137*/          OPC_MoveChild, 0,
/*2139*/          OPC_Scope, 96, /*->2237*/ // 2 children in Scope
/*2141*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2145*/            OPC_MoveChild, 0,
/*2147*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2150*/            OPC_MoveChild, 0,
/*2152*/            OPC_CheckSame, 0,
/*2154*/            OPC_MoveParent,
/*2155*/            OPC_MoveChild, 1,
/*2157*/            OPC_CheckInteger, 8, 
/*2159*/            OPC_CheckType, MVT::i32,
/*2161*/            OPC_MoveParent,
/*2162*/            OPC_MoveParent,
/*2163*/            OPC_MoveParent,
/*2164*/            OPC_MoveChild, 1,
/*2166*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2172*/            OPC_MoveChild, 0,
/*2174*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2177*/            OPC_MoveChild, 0,
/*2179*/            OPC_CheckSame, 0,
/*2181*/            OPC_MoveParent,
/*2182*/            OPC_MoveChild, 1,
/*2184*/            OPC_CheckInteger, 8, 
/*2186*/            OPC_CheckType, MVT::i32,
/*2188*/            OPC_MoveParent,
/*2189*/            OPC_MoveParent,
/*2190*/            OPC_MoveParent,
/*2191*/            OPC_MoveParent,
/*2192*/            OPC_MoveParent,
/*2193*/            OPC_MoveChild, 1,
/*2195*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2198*/            OPC_MoveChild, 0,
/*2200*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2203*/            OPC_MoveChild, 0,
/*2205*/            OPC_CheckSame, 0,
/*2207*/            OPC_MoveParent,
/*2208*/            OPC_MoveChild, 1,
/*2210*/            OPC_CheckInteger, 8, 
/*2212*/            OPC_CheckType, MVT::i32,
/*2214*/            OPC_MoveParent,
/*2215*/            OPC_MoveParent,
/*2216*/            OPC_MoveParent,
/*2217*/            OPC_CheckType, MVT::i32,
/*2219*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2221*/            OPC_EmitInteger, MVT::i32, 14, 
/*2224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2237*/          /*Scope*/ 96, /*->2334*/
/*2238*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2244*/            OPC_MoveChild, 0,
/*2246*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2249*/            OPC_MoveChild, 0,
/*2251*/            OPC_CheckSame, 0,
/*2253*/            OPC_MoveParent,
/*2254*/            OPC_MoveChild, 1,
/*2256*/            OPC_CheckInteger, 8, 
/*2258*/            OPC_CheckType, MVT::i32,
/*2260*/            OPC_MoveParent,
/*2261*/            OPC_MoveParent,
/*2262*/            OPC_MoveParent,
/*2263*/            OPC_MoveChild, 1,
/*2265*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2269*/            OPC_MoveChild, 0,
/*2271*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2274*/            OPC_MoveChild, 0,
/*2276*/            OPC_CheckSame, 0,
/*2278*/            OPC_MoveParent,
/*2279*/            OPC_MoveChild, 1,
/*2281*/            OPC_CheckInteger, 8, 
/*2283*/            OPC_CheckType, MVT::i32,
/*2285*/            OPC_MoveParent,
/*2286*/            OPC_MoveParent,
/*2287*/            OPC_MoveParent,
/*2288*/            OPC_MoveParent,
/*2289*/            OPC_MoveParent,
/*2290*/            OPC_MoveChild, 1,
/*2292*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2295*/            OPC_MoveChild, 0,
/*2297*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2300*/            OPC_MoveChild, 0,
/*2302*/            OPC_CheckSame, 0,
/*2304*/            OPC_MoveParent,
/*2305*/            OPC_MoveChild, 1,
/*2307*/            OPC_CheckInteger, 8, 
/*2309*/            OPC_CheckType, MVT::i32,
/*2311*/            OPC_MoveParent,
/*2312*/            OPC_MoveParent,
/*2313*/            OPC_MoveParent,
/*2314*/            OPC_CheckType, MVT::i32,
/*2316*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2318*/            OPC_EmitInteger, MVT::i32, 14, 
/*2321*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2324*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2334*/          0, /*End of Scope*/
/*2335*/        /*Scope*/ 96|128,1/*224*/, /*->2561*/
/*2337*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2341*/          OPC_MoveChild, 0,
/*2343*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2346*/          OPC_RecordChild0, // #0 = $Rm
/*2347*/          OPC_MoveChild, 1,
/*2349*/          OPC_CheckInteger, 8, 
/*2351*/          OPC_CheckType, MVT::i32,
/*2353*/          OPC_MoveParent,
/*2354*/          OPC_MoveParent,
/*2355*/          OPC_MoveParent,
/*2356*/          OPC_MoveChild, 1,
/*2358*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2361*/          OPC_MoveChild, 0,
/*2363*/          OPC_Scope, 97, /*->2462*/ // 2 children in Scope
/*2365*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2370*/            OPC_MoveChild, 0,
/*2372*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2375*/            OPC_MoveChild, 0,
/*2377*/            OPC_CheckSame, 0,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveChild, 1,
/*2382*/            OPC_CheckInteger, 8, 
/*2384*/            OPC_CheckType, MVT::i32,
/*2386*/            OPC_MoveParent,
/*2387*/            OPC_MoveParent,
/*2388*/            OPC_MoveParent,
/*2389*/            OPC_MoveChild, 1,
/*2391*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2397*/            OPC_MoveChild, 0,
/*2399*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2402*/            OPC_MoveChild, 0,
/*2404*/            OPC_CheckSame, 0,
/*2406*/            OPC_MoveParent,
/*2407*/            OPC_MoveChild, 1,
/*2409*/            OPC_CheckInteger, 8, 
/*2411*/            OPC_CheckType, MVT::i32,
/*2413*/            OPC_MoveParent,
/*2414*/            OPC_MoveParent,
/*2415*/            OPC_MoveParent,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_MoveChild, 1,
/*2420*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2423*/            OPC_MoveChild, 0,
/*2425*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2428*/            OPC_MoveChild, 0,
/*2430*/            OPC_CheckSame, 0,
/*2432*/            OPC_MoveParent,
/*2433*/            OPC_MoveChild, 1,
/*2435*/            OPC_CheckInteger, 8, 
/*2437*/            OPC_CheckType, MVT::i32,
/*2439*/            OPC_MoveParent,
/*2440*/            OPC_MoveParent,
/*2441*/            OPC_MoveParent,
/*2442*/            OPC_CheckType, MVT::i32,
/*2444*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2446*/            OPC_EmitInteger, MVT::i32, 14, 
/*2449*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2452*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2462*/          /*Scope*/ 97, /*->2560*/
/*2463*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2469*/            OPC_MoveChild, 0,
/*2471*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2474*/            OPC_MoveChild, 0,
/*2476*/            OPC_CheckSame, 0,
/*2478*/            OPC_MoveParent,
/*2479*/            OPC_MoveChild, 1,
/*2481*/            OPC_CheckInteger, 8, 
/*2483*/            OPC_CheckType, MVT::i32,
/*2485*/            OPC_MoveParent,
/*2486*/            OPC_MoveParent,
/*2487*/            OPC_MoveParent,
/*2488*/            OPC_MoveChild, 1,
/*2490*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2495*/            OPC_MoveChild, 0,
/*2497*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2500*/            OPC_MoveChild, 0,
/*2502*/            OPC_CheckSame, 0,
/*2504*/            OPC_MoveParent,
/*2505*/            OPC_MoveChild, 1,
/*2507*/            OPC_CheckInteger, 8, 
/*2509*/            OPC_CheckType, MVT::i32,
/*2511*/            OPC_MoveParent,
/*2512*/            OPC_MoveParent,
/*2513*/            OPC_MoveParent,
/*2514*/            OPC_MoveParent,
/*2515*/            OPC_MoveParent,
/*2516*/            OPC_MoveChild, 1,
/*2518*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2521*/            OPC_MoveChild, 0,
/*2523*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2526*/            OPC_MoveChild, 0,
/*2528*/            OPC_CheckSame, 0,
/*2530*/            OPC_MoveParent,
/*2531*/            OPC_MoveChild, 1,
/*2533*/            OPC_CheckInteger, 8, 
/*2535*/            OPC_CheckType, MVT::i32,
/*2537*/            OPC_MoveParent,
/*2538*/            OPC_MoveParent,
/*2539*/            OPC_MoveParent,
/*2540*/            OPC_CheckType, MVT::i32,
/*2542*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2544*/            OPC_EmitInteger, MVT::i32, 14, 
/*2547*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2560*/          0, /*End of Scope*/
/*2561*/        0, /*End of Scope*/
/*2562*/      /*Scope*/ 100|128,7/*996*/, /*->3560*/
/*2564*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*2567*/        OPC_MoveChild, 0,
/*2569*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2572*/        OPC_RecordChild0, // #0 = $Rm
/*2573*/        OPC_MoveChild, 1,
/*2575*/        OPC_CheckInteger, 8, 
/*2577*/        OPC_CheckType, MVT::i32,
/*2579*/        OPC_MoveParent,
/*2580*/        OPC_MoveParent,
/*2581*/        OPC_MoveParent,
/*2582*/        OPC_MoveChild, 1,
/*2584*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2587*/        OPC_MoveChild, 0,
/*2589*/        OPC_Scope, 118|128,3/*502*/, /*->3094*/ // 4 children in Scope
/*2592*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2595*/          OPC_MoveChild, 0,
/*2597*/          OPC_Scope, 98, /*->2697*/ // 5 children in Scope
/*2599*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2604*/            OPC_MoveChild, 0,
/*2606*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2609*/            OPC_MoveChild, 0,
/*2611*/            OPC_CheckSame, 0,
/*2613*/            OPC_MoveParent,
/*2614*/            OPC_MoveChild, 1,
/*2616*/            OPC_CheckInteger, 8, 
/*2618*/            OPC_CheckType, MVT::i32,
/*2620*/            OPC_MoveParent,
/*2621*/            OPC_MoveParent,
/*2622*/            OPC_MoveParent,
/*2623*/            OPC_MoveChild, 1,
/*2625*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2629*/            OPC_MoveChild, 0,
/*2631*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2634*/            OPC_MoveChild, 0,
/*2636*/            OPC_CheckSame, 0,
/*2638*/            OPC_MoveParent,
/*2639*/            OPC_MoveChild, 1,
/*2641*/            OPC_CheckInteger, 8, 
/*2643*/            OPC_CheckType, MVT::i32,
/*2645*/            OPC_MoveParent,
/*2646*/            OPC_MoveParent,
/*2647*/            OPC_MoveParent,
/*2648*/            OPC_MoveParent,
/*2649*/            OPC_MoveChild, 1,
/*2651*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2657*/            OPC_MoveChild, 0,
/*2659*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2662*/            OPC_MoveChild, 0,
/*2664*/            OPC_CheckSame, 0,
/*2666*/            OPC_MoveParent,
/*2667*/            OPC_MoveChild, 1,
/*2669*/            OPC_CheckInteger, 8, 
/*2671*/            OPC_CheckType, MVT::i32,
/*2673*/            OPC_MoveParent,
/*2674*/            OPC_MoveParent,
/*2675*/            OPC_MoveParent,
/*2676*/            OPC_MoveParent,
/*2677*/            OPC_CheckType, MVT::i32,
/*2679*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2681*/            OPC_EmitInteger, MVT::i32, 14, 
/*2684*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2687*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2697*/          /*Scope*/ 98, /*->2796*/
/*2698*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2702*/            OPC_MoveChild, 0,
/*2704*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2707*/            OPC_MoveChild, 0,
/*2709*/            OPC_CheckSame, 0,
/*2711*/            OPC_MoveParent,
/*2712*/            OPC_MoveChild, 1,
/*2714*/            OPC_CheckInteger, 8, 
/*2716*/            OPC_CheckType, MVT::i32,
/*2718*/            OPC_MoveParent,
/*2719*/            OPC_MoveParent,
/*2720*/            OPC_MoveParent,
/*2721*/            OPC_MoveChild, 1,
/*2723*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2729*/            OPC_MoveChild, 0,
/*2731*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2734*/            OPC_MoveChild, 0,
/*2736*/            OPC_CheckSame, 0,
/*2738*/            OPC_MoveParent,
/*2739*/            OPC_MoveChild, 1,
/*2741*/            OPC_CheckInteger, 8, 
/*2743*/            OPC_CheckType, MVT::i32,
/*2745*/            OPC_MoveParent,
/*2746*/            OPC_MoveParent,
/*2747*/            OPC_MoveParent,
/*2748*/            OPC_MoveParent,
/*2749*/            OPC_MoveChild, 1,
/*2751*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2756*/            OPC_MoveChild, 0,
/*2758*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2761*/            OPC_MoveChild, 0,
/*2763*/            OPC_CheckSame, 0,
/*2765*/            OPC_MoveParent,
/*2766*/            OPC_MoveChild, 1,
/*2768*/            OPC_CheckInteger, 8, 
/*2770*/            OPC_CheckType, MVT::i32,
/*2772*/            OPC_MoveParent,
/*2773*/            OPC_MoveParent,
/*2774*/            OPC_MoveParent,
/*2775*/            OPC_MoveParent,
/*2776*/            OPC_CheckType, MVT::i32,
/*2778*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2780*/            OPC_EmitInteger, MVT::i32, 14, 
/*2783*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2786*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2796*/          /*Scope*/ 98, /*->2895*/
/*2797*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2803*/            OPC_MoveChild, 0,
/*2805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2808*/            OPC_MoveChild, 0,
/*2810*/            OPC_CheckSame, 0,
/*2812*/            OPC_MoveParent,
/*2813*/            OPC_MoveChild, 1,
/*2815*/            OPC_CheckInteger, 8, 
/*2817*/            OPC_CheckType, MVT::i32,
/*2819*/            OPC_MoveParent,
/*2820*/            OPC_MoveParent,
/*2821*/            OPC_MoveParent,
/*2822*/            OPC_MoveChild, 1,
/*2824*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2828*/            OPC_MoveChild, 0,
/*2830*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2833*/            OPC_MoveChild, 0,
/*2835*/            OPC_CheckSame, 0,
/*2837*/            OPC_MoveParent,
/*2838*/            OPC_MoveChild, 1,
/*2840*/            OPC_CheckInteger, 8, 
/*2842*/            OPC_CheckType, MVT::i32,
/*2844*/            OPC_MoveParent,
/*2845*/            OPC_MoveParent,
/*2846*/            OPC_MoveParent,
/*2847*/            OPC_MoveParent,
/*2848*/            OPC_MoveChild, 1,
/*2850*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2860*/            OPC_MoveChild, 0,
/*2862*/            OPC_CheckSame, 0,
/*2864*/            OPC_MoveParent,
/*2865*/            OPC_MoveChild, 1,
/*2867*/            OPC_CheckInteger, 8, 
/*2869*/            OPC_CheckType, MVT::i32,
/*2871*/            OPC_MoveParent,
/*2872*/            OPC_MoveParent,
/*2873*/            OPC_MoveParent,
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_CheckType, MVT::i32,
/*2877*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2879*/            OPC_EmitInteger, MVT::i32, 14, 
/*2882*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2885*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2895*/          /*Scope*/ 98, /*->2994*/
/*2896*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2901*/            OPC_MoveChild, 0,
/*2903*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2906*/            OPC_MoveChild, 0,
/*2908*/            OPC_CheckSame, 0,
/*2910*/            OPC_MoveParent,
/*2911*/            OPC_MoveChild, 1,
/*2913*/            OPC_CheckInteger, 8, 
/*2915*/            OPC_CheckType, MVT::i32,
/*2917*/            OPC_MoveParent,
/*2918*/            OPC_MoveParent,
/*2919*/            OPC_MoveParent,
/*2920*/            OPC_MoveChild, 1,
/*2922*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2928*/            OPC_MoveChild, 0,
/*2930*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2933*/            OPC_MoveChild, 0,
/*2935*/            OPC_CheckSame, 0,
/*2937*/            OPC_MoveParent,
/*2938*/            OPC_MoveChild, 1,
/*2940*/            OPC_CheckInteger, 8, 
/*2942*/            OPC_CheckType, MVT::i32,
/*2944*/            OPC_MoveParent,
/*2945*/            OPC_MoveParent,
/*2946*/            OPC_MoveParent,
/*2947*/            OPC_MoveParent,
/*2948*/            OPC_MoveChild, 1,
/*2950*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2954*/            OPC_MoveChild, 0,
/*2956*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2959*/            OPC_MoveChild, 0,
/*2961*/            OPC_CheckSame, 0,
/*2963*/            OPC_MoveParent,
/*2964*/            OPC_MoveChild, 1,
/*2966*/            OPC_CheckInteger, 8, 
/*2968*/            OPC_CheckType, MVT::i32,
/*2970*/            OPC_MoveParent,
/*2971*/            OPC_MoveParent,
/*2972*/            OPC_MoveParent,
/*2973*/            OPC_MoveParent,
/*2974*/            OPC_CheckType, MVT::i32,
/*2976*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2978*/            OPC_EmitInteger, MVT::i32, 14, 
/*2981*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2984*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2994*/          /*Scope*/ 98, /*->3093*/
/*2995*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3001*/            OPC_MoveChild, 0,
/*3003*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3006*/            OPC_MoveChild, 0,
/*3008*/            OPC_CheckSame, 0,
/*3010*/            OPC_MoveParent,
/*3011*/            OPC_MoveChild, 1,
/*3013*/            OPC_CheckInteger, 8, 
/*3015*/            OPC_CheckType, MVT::i32,
/*3017*/            OPC_MoveParent,
/*3018*/            OPC_MoveParent,
/*3019*/            OPC_MoveParent,
/*3020*/            OPC_MoveChild, 1,
/*3022*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3027*/            OPC_MoveChild, 0,
/*3029*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3032*/            OPC_MoveChild, 0,
/*3034*/            OPC_CheckSame, 0,
/*3036*/            OPC_MoveParent,
/*3037*/            OPC_MoveChild, 1,
/*3039*/            OPC_CheckInteger, 8, 
/*3041*/            OPC_CheckType, MVT::i32,
/*3043*/            OPC_MoveParent,
/*3044*/            OPC_MoveParent,
/*3045*/            OPC_MoveParent,
/*3046*/            OPC_MoveParent,
/*3047*/            OPC_MoveChild, 1,
/*3049*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3053*/            OPC_MoveChild, 0,
/*3055*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3058*/            OPC_MoveChild, 0,
/*3060*/            OPC_CheckSame, 0,
/*3062*/            OPC_MoveParent,
/*3063*/            OPC_MoveChild, 1,
/*3065*/            OPC_CheckInteger, 8, 
/*3067*/            OPC_CheckType, MVT::i32,
/*3069*/            OPC_MoveParent,
/*3070*/            OPC_MoveParent,
/*3071*/            OPC_MoveParent,
/*3072*/            OPC_MoveParent,
/*3073*/            OPC_CheckType, MVT::i32,
/*3075*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3077*/            OPC_EmitInteger, MVT::i32, 14, 
/*3080*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3083*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3093*/          0, /*End of Scope*/
/*3094*/        /*Scope*/ 50|128,1/*178*/, /*->3274*/
/*3096*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3102*/          OPC_MoveChild, 0,
/*3104*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3107*/          OPC_MoveChild, 0,
/*3109*/          OPC_CheckSame, 0,
/*3111*/          OPC_MoveParent,
/*3112*/          OPC_MoveChild, 1,
/*3114*/          OPC_CheckInteger, 8, 
/*3116*/          OPC_CheckType, MVT::i32,
/*3118*/          OPC_MoveParent,
/*3119*/          OPC_MoveParent,
/*3120*/          OPC_MoveParent,
/*3121*/          OPC_MoveChild, 1,
/*3123*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3126*/          OPC_MoveChild, 0,
/*3128*/          OPC_Scope, 71, /*->3201*/ // 2 children in Scope
/*3130*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3134*/            OPC_MoveChild, 0,
/*3136*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3139*/            OPC_MoveChild, 0,
/*3141*/            OPC_CheckSame, 0,
/*3143*/            OPC_MoveParent,
/*3144*/            OPC_MoveChild, 1,
/*3146*/            OPC_CheckInteger, 8, 
/*3148*/            OPC_CheckType, MVT::i32,
/*3150*/            OPC_MoveParent,
/*3151*/            OPC_MoveParent,
/*3152*/            OPC_MoveParent,
/*3153*/            OPC_MoveChild, 1,
/*3155*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3160*/            OPC_MoveChild, 0,
/*3162*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3165*/            OPC_MoveChild, 0,
/*3167*/            OPC_CheckSame, 0,
/*3169*/            OPC_MoveParent,
/*3170*/            OPC_MoveChild, 1,
/*3172*/            OPC_CheckInteger, 8, 
/*3174*/            OPC_CheckType, MVT::i32,
/*3176*/            OPC_MoveParent,
/*3177*/            OPC_MoveParent,
/*3178*/            OPC_MoveParent,
/*3179*/            OPC_MoveParent,
/*3180*/            OPC_MoveParent,
/*3181*/            OPC_CheckType, MVT::i32,
/*3183*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3185*/            OPC_EmitInteger, MVT::i32, 14, 
/*3188*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3201*/          /*Scope*/ 71, /*->3273*/
/*3202*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3207*/            OPC_MoveChild, 0,
/*3209*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3212*/            OPC_MoveChild, 0,
/*3214*/            OPC_CheckSame, 0,
/*3216*/            OPC_MoveParent,
/*3217*/            OPC_MoveChild, 1,
/*3219*/            OPC_CheckInteger, 8, 
/*3221*/            OPC_CheckType, MVT::i32,
/*3223*/            OPC_MoveParent,
/*3224*/            OPC_MoveParent,
/*3225*/            OPC_MoveParent,
/*3226*/            OPC_MoveChild, 1,
/*3228*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3232*/            OPC_MoveChild, 0,
/*3234*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3237*/            OPC_MoveChild, 0,
/*3239*/            OPC_CheckSame, 0,
/*3241*/            OPC_MoveParent,
/*3242*/            OPC_MoveChild, 1,
/*3244*/            OPC_CheckInteger, 8, 
/*3246*/            OPC_CheckType, MVT::i32,
/*3248*/            OPC_MoveParent,
/*3249*/            OPC_MoveParent,
/*3250*/            OPC_MoveParent,
/*3251*/            OPC_MoveParent,
/*3252*/            OPC_MoveParent,
/*3253*/            OPC_CheckType, MVT::i32,
/*3255*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3257*/            OPC_EmitInteger, MVT::i32, 14, 
/*3260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3263*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3273*/          0, /*End of Scope*/
/*3274*/        /*Scope*/ 51|128,1/*179*/, /*->3455*/
/*3276*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3281*/          OPC_MoveChild, 0,
/*3283*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3286*/          OPC_MoveChild, 0,
/*3288*/          OPC_CheckSame, 0,
/*3290*/          OPC_MoveParent,
/*3291*/          OPC_MoveChild, 1,
/*3293*/          OPC_CheckInteger, 8, 
/*3295*/          OPC_CheckType, MVT::i32,
/*3297*/          OPC_MoveParent,
/*3298*/          OPC_MoveParent,
/*3299*/          OPC_MoveParent,
/*3300*/          OPC_MoveChild, 1,
/*3302*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3305*/          OPC_MoveChild, 0,
/*3307*/          OPC_Scope, 72, /*->3381*/ // 2 children in Scope
/*3309*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3313*/            OPC_MoveChild, 0,
/*3315*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3318*/            OPC_MoveChild, 0,
/*3320*/            OPC_CheckSame, 0,
/*3322*/            OPC_MoveParent,
/*3323*/            OPC_MoveChild, 1,
/*3325*/            OPC_CheckInteger, 8, 
/*3327*/            OPC_CheckType, MVT::i32,
/*3329*/            OPC_MoveParent,
/*3330*/            OPC_MoveParent,
/*3331*/            OPC_MoveParent,
/*3332*/            OPC_MoveChild, 1,
/*3334*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3340*/            OPC_MoveChild, 0,
/*3342*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3345*/            OPC_MoveChild, 0,
/*3347*/            OPC_CheckSame, 0,
/*3349*/            OPC_MoveParent,
/*3350*/            OPC_MoveChild, 1,
/*3352*/            OPC_CheckInteger, 8, 
/*3354*/            OPC_CheckType, MVT::i32,
/*3356*/            OPC_MoveParent,
/*3357*/            OPC_MoveParent,
/*3358*/            OPC_MoveParent,
/*3359*/            OPC_MoveParent,
/*3360*/            OPC_MoveParent,
/*3361*/            OPC_CheckType, MVT::i32,
/*3363*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3365*/            OPC_EmitInteger, MVT::i32, 14, 
/*3368*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3371*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3381*/          /*Scope*/ 72, /*->3454*/
/*3382*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3388*/            OPC_MoveChild, 0,
/*3390*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3393*/            OPC_MoveChild, 0,
/*3395*/            OPC_CheckSame, 0,
/*3397*/            OPC_MoveParent,
/*3398*/            OPC_MoveChild, 1,
/*3400*/            OPC_CheckInteger, 8, 
/*3402*/            OPC_CheckType, MVT::i32,
/*3404*/            OPC_MoveParent,
/*3405*/            OPC_MoveParent,
/*3406*/            OPC_MoveParent,
/*3407*/            OPC_MoveChild, 1,
/*3409*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3413*/            OPC_MoveChild, 0,
/*3415*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3418*/            OPC_MoveChild, 0,
/*3420*/            OPC_CheckSame, 0,
/*3422*/            OPC_MoveParent,
/*3423*/            OPC_MoveChild, 1,
/*3425*/            OPC_CheckInteger, 8, 
/*3427*/            OPC_CheckType, MVT::i32,
/*3429*/            OPC_MoveParent,
/*3430*/            OPC_MoveParent,
/*3431*/            OPC_MoveParent,
/*3432*/            OPC_MoveParent,
/*3433*/            OPC_MoveParent,
/*3434*/            OPC_CheckType, MVT::i32,
/*3436*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3438*/            OPC_EmitInteger, MVT::i32, 14, 
/*3441*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3444*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3454*/          0, /*End of Scope*/
/*3455*/        /*Scope*/ 103, /*->3559*/
/*3456*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3460*/          OPC_MoveChild, 0,
/*3462*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3465*/          OPC_MoveChild, 0,
/*3467*/          OPC_CheckSame, 0,
/*3469*/          OPC_MoveParent,
/*3470*/          OPC_MoveChild, 1,
/*3472*/          OPC_CheckInteger, 8, 
/*3474*/          OPC_CheckType, MVT::i32,
/*3476*/          OPC_MoveParent,
/*3477*/          OPC_MoveParent,
/*3478*/          OPC_MoveParent,
/*3479*/          OPC_MoveChild, 1,
/*3481*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3484*/          OPC_MoveChild, 0,
/*3486*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3492*/          OPC_MoveChild, 0,
/*3494*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3497*/          OPC_MoveChild, 0,
/*3499*/          OPC_CheckSame, 0,
/*3501*/          OPC_MoveParent,
/*3502*/          OPC_MoveChild, 1,
/*3504*/          OPC_CheckInteger, 8, 
/*3506*/          OPC_CheckType, MVT::i32,
/*3508*/          OPC_MoveParent,
/*3509*/          OPC_MoveParent,
/*3510*/          OPC_MoveParent,
/*3511*/          OPC_MoveChild, 1,
/*3513*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3518*/          OPC_MoveChild, 0,
/*3520*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3523*/          OPC_MoveChild, 0,
/*3525*/          OPC_CheckSame, 0,
/*3527*/          OPC_MoveParent,
/*3528*/          OPC_MoveChild, 1,
/*3530*/          OPC_CheckInteger, 8, 
/*3532*/          OPC_CheckType, MVT::i32,
/*3534*/          OPC_MoveParent,
/*3535*/          OPC_MoveParent,
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_MoveParent,
/*3538*/          OPC_MoveParent,
/*3539*/          OPC_CheckType, MVT::i32,
/*3541*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3543*/          OPC_EmitInteger, MVT::i32, 14, 
/*3546*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3549*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3559*/        0, /*End of Scope*/
/*3560*/      /*Scope*/ 125|128,10/*1405*/, /*->4967*/
/*3562*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3565*/        OPC_MoveChild, 0,
/*3567*/        OPC_Scope, 81|128,5/*721*/, /*->4291*/ // 4 children in Scope
/*3570*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3573*/          OPC_MoveChild, 0,
/*3575*/          OPC_Scope, 118, /*->3695*/ // 6 children in Scope
/*3577*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3581*/            OPC_MoveChild, 0,
/*3583*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3586*/            OPC_RecordChild0, // #0 = $Rm
/*3587*/            OPC_MoveChild, 1,
/*3589*/            OPC_CheckInteger, 8, 
/*3591*/            OPC_CheckType, MVT::i32,
/*3593*/            OPC_MoveParent,
/*3594*/            OPC_MoveParent,
/*3595*/            OPC_MoveParent,
/*3596*/            OPC_MoveChild, 1,
/*3598*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3603*/            OPC_MoveChild, 0,
/*3605*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3608*/            OPC_MoveChild, 0,
/*3610*/            OPC_CheckSame, 0,
/*3612*/            OPC_MoveParent,
/*3613*/            OPC_MoveChild, 1,
/*3615*/            OPC_CheckInteger, 8, 
/*3617*/            OPC_CheckType, MVT::i32,
/*3619*/            OPC_MoveParent,
/*3620*/            OPC_MoveParent,
/*3621*/            OPC_MoveParent,
/*3622*/            OPC_MoveParent,
/*3623*/            OPC_MoveChild, 1,
/*3625*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3631*/            OPC_MoveChild, 0,
/*3633*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3636*/            OPC_MoveChild, 0,
/*3638*/            OPC_CheckSame, 0,
/*3640*/            OPC_MoveParent,
/*3641*/            OPC_MoveChild, 1,
/*3643*/            OPC_CheckInteger, 8, 
/*3645*/            OPC_CheckType, MVT::i32,
/*3647*/            OPC_MoveParent,
/*3648*/            OPC_MoveParent,
/*3649*/            OPC_MoveParent,
/*3650*/            OPC_MoveParent,
/*3651*/            OPC_MoveChild, 1,
/*3653*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3656*/            OPC_MoveChild, 0,
/*3658*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3661*/            OPC_MoveChild, 0,
/*3663*/            OPC_CheckSame, 0,
/*3665*/            OPC_MoveParent,
/*3666*/            OPC_MoveChild, 1,
/*3668*/            OPC_CheckInteger, 8, 
/*3670*/            OPC_CheckType, MVT::i32,
/*3672*/            OPC_MoveParent,
/*3673*/            OPC_MoveParent,
/*3674*/            OPC_MoveParent,
/*3675*/            OPC_CheckType, MVT::i32,
/*3677*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3679*/            OPC_EmitInteger, MVT::i32, 14, 
/*3682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3695*/          /*Scope*/ 118, /*->3814*/
/*3696*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3701*/            OPC_MoveChild, 0,
/*3703*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3706*/            OPC_RecordChild0, // #0 = $Rm
/*3707*/            OPC_MoveChild, 1,
/*3709*/            OPC_CheckInteger, 8, 
/*3711*/            OPC_CheckType, MVT::i32,
/*3713*/            OPC_MoveParent,
/*3714*/            OPC_MoveParent,
/*3715*/            OPC_MoveParent,
/*3716*/            OPC_MoveChild, 1,
/*3718*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3722*/            OPC_MoveChild, 0,
/*3724*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3727*/            OPC_MoveChild, 0,
/*3729*/            OPC_CheckSame, 0,
/*3731*/            OPC_MoveParent,
/*3732*/            OPC_MoveChild, 1,
/*3734*/            OPC_CheckInteger, 8, 
/*3736*/            OPC_CheckType, MVT::i32,
/*3738*/            OPC_MoveParent,
/*3739*/            OPC_MoveParent,
/*3740*/            OPC_MoveParent,
/*3741*/            OPC_MoveParent,
/*3742*/            OPC_MoveChild, 1,
/*3744*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3750*/            OPC_MoveChild, 0,
/*3752*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3755*/            OPC_MoveChild, 0,
/*3757*/            OPC_CheckSame, 0,
/*3759*/            OPC_MoveParent,
/*3760*/            OPC_MoveChild, 1,
/*3762*/            OPC_CheckInteger, 8, 
/*3764*/            OPC_CheckType, MVT::i32,
/*3766*/            OPC_MoveParent,
/*3767*/            OPC_MoveParent,
/*3768*/            OPC_MoveParent,
/*3769*/            OPC_MoveParent,
/*3770*/            OPC_MoveChild, 1,
/*3772*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3775*/            OPC_MoveChild, 0,
/*3777*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3780*/            OPC_MoveChild, 0,
/*3782*/            OPC_CheckSame, 0,
/*3784*/            OPC_MoveParent,
/*3785*/            OPC_MoveChild, 1,
/*3787*/            OPC_CheckInteger, 8, 
/*3789*/            OPC_CheckType, MVT::i32,
/*3791*/            OPC_MoveParent,
/*3792*/            OPC_MoveParent,
/*3793*/            OPC_MoveParent,
/*3794*/            OPC_CheckType, MVT::i32,
/*3796*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3798*/            OPC_EmitInteger, MVT::i32, 14, 
/*3801*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3804*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3814*/          /*Scope*/ 118, /*->3933*/
/*3815*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3819*/            OPC_MoveChild, 0,
/*3821*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3824*/            OPC_RecordChild0, // #0 = $Rm
/*3825*/            OPC_MoveChild, 1,
/*3827*/            OPC_CheckInteger, 8, 
/*3829*/            OPC_CheckType, MVT::i32,
/*3831*/            OPC_MoveParent,
/*3832*/            OPC_MoveParent,
/*3833*/            OPC_MoveParent,
/*3834*/            OPC_MoveChild, 1,
/*3836*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3842*/            OPC_MoveChild, 0,
/*3844*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3847*/            OPC_MoveChild, 0,
/*3849*/            OPC_CheckSame, 0,
/*3851*/            OPC_MoveParent,
/*3852*/            OPC_MoveChild, 1,
/*3854*/            OPC_CheckInteger, 8, 
/*3856*/            OPC_CheckType, MVT::i32,
/*3858*/            OPC_MoveParent,
/*3859*/            OPC_MoveParent,
/*3860*/            OPC_MoveParent,
/*3861*/            OPC_MoveParent,
/*3862*/            OPC_MoveChild, 1,
/*3864*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3869*/            OPC_MoveChild, 0,
/*3871*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3874*/            OPC_MoveChild, 0,
/*3876*/            OPC_CheckSame, 0,
/*3878*/            OPC_MoveParent,
/*3879*/            OPC_MoveChild, 1,
/*3881*/            OPC_CheckInteger, 8, 
/*3883*/            OPC_CheckType, MVT::i32,
/*3885*/            OPC_MoveParent,
/*3886*/            OPC_MoveParent,
/*3887*/            OPC_MoveParent,
/*3888*/            OPC_MoveParent,
/*3889*/            OPC_MoveChild, 1,
/*3891*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3894*/            OPC_MoveChild, 0,
/*3896*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3899*/            OPC_MoveChild, 0,
/*3901*/            OPC_CheckSame, 0,
/*3903*/            OPC_MoveParent,
/*3904*/            OPC_MoveChild, 1,
/*3906*/            OPC_CheckInteger, 8, 
/*3908*/            OPC_CheckType, MVT::i32,
/*3910*/            OPC_MoveParent,
/*3911*/            OPC_MoveParent,
/*3912*/            OPC_MoveParent,
/*3913*/            OPC_CheckType, MVT::i32,
/*3915*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3917*/            OPC_EmitInteger, MVT::i32, 14, 
/*3920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3933*/          /*Scope*/ 118, /*->4052*/
/*3934*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3940*/            OPC_MoveChild, 0,
/*3942*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3945*/            OPC_RecordChild0, // #0 = $Rm
/*3946*/            OPC_MoveChild, 1,
/*3948*/            OPC_CheckInteger, 8, 
/*3950*/            OPC_CheckType, MVT::i32,
/*3952*/            OPC_MoveParent,
/*3953*/            OPC_MoveParent,
/*3954*/            OPC_MoveParent,
/*3955*/            OPC_MoveChild, 1,
/*3957*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3961*/            OPC_MoveChild, 0,
/*3963*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3966*/            OPC_MoveChild, 0,
/*3968*/            OPC_CheckSame, 0,
/*3970*/            OPC_MoveParent,
/*3971*/            OPC_MoveChild, 1,
/*3973*/            OPC_CheckInteger, 8, 
/*3975*/            OPC_CheckType, MVT::i32,
/*3977*/            OPC_MoveParent,
/*3978*/            OPC_MoveParent,
/*3979*/            OPC_MoveParent,
/*3980*/            OPC_MoveParent,
/*3981*/            OPC_MoveChild, 1,
/*3983*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3988*/            OPC_MoveChild, 0,
/*3990*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3993*/            OPC_MoveChild, 0,
/*3995*/            OPC_CheckSame, 0,
/*3997*/            OPC_MoveParent,
/*3998*/            OPC_MoveChild, 1,
/*4000*/            OPC_CheckInteger, 8, 
/*4002*/            OPC_CheckType, MVT::i32,
/*4004*/            OPC_MoveParent,
/*4005*/            OPC_MoveParent,
/*4006*/            OPC_MoveParent,
/*4007*/            OPC_MoveParent,
/*4008*/            OPC_MoveChild, 1,
/*4010*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4013*/            OPC_MoveChild, 0,
/*4015*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4018*/            OPC_MoveChild, 0,
/*4020*/            OPC_CheckSame, 0,
/*4022*/            OPC_MoveParent,
/*4023*/            OPC_MoveChild, 1,
/*4025*/            OPC_CheckInteger, 8, 
/*4027*/            OPC_CheckType, MVT::i32,
/*4029*/            OPC_MoveParent,
/*4030*/            OPC_MoveParent,
/*4031*/            OPC_MoveParent,
/*4032*/            OPC_CheckType, MVT::i32,
/*4034*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4036*/            OPC_EmitInteger, MVT::i32, 14, 
/*4039*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4052*/          /*Scope*/ 118, /*->4171*/
/*4053*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4058*/            OPC_MoveChild, 0,
/*4060*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4063*/            OPC_RecordChild0, // #0 = $Rm
/*4064*/            OPC_MoveChild, 1,
/*4066*/            OPC_CheckInteger, 8, 
/*4068*/            OPC_CheckType, MVT::i32,
/*4070*/            OPC_MoveParent,
/*4071*/            OPC_MoveParent,
/*4072*/            OPC_MoveParent,
/*4073*/            OPC_MoveChild, 1,
/*4075*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4081*/            OPC_MoveChild, 0,
/*4083*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4086*/            OPC_MoveChild, 0,
/*4088*/            OPC_CheckSame, 0,
/*4090*/            OPC_MoveParent,
/*4091*/            OPC_MoveChild, 1,
/*4093*/            OPC_CheckInteger, 8, 
/*4095*/            OPC_CheckType, MVT::i32,
/*4097*/            OPC_MoveParent,
/*4098*/            OPC_MoveParent,
/*4099*/            OPC_MoveParent,
/*4100*/            OPC_MoveParent,
/*4101*/            OPC_MoveChild, 1,
/*4103*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4107*/            OPC_MoveChild, 0,
/*4109*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4112*/            OPC_MoveChild, 0,
/*4114*/            OPC_CheckSame, 0,
/*4116*/            OPC_MoveParent,
/*4117*/            OPC_MoveChild, 1,
/*4119*/            OPC_CheckInteger, 8, 
/*4121*/            OPC_CheckType, MVT::i32,
/*4123*/            OPC_MoveParent,
/*4124*/            OPC_MoveParent,
/*4125*/            OPC_MoveParent,
/*4126*/            OPC_MoveParent,
/*4127*/            OPC_MoveChild, 1,
/*4129*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4132*/            OPC_MoveChild, 0,
/*4134*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4137*/            OPC_MoveChild, 0,
/*4139*/            OPC_CheckSame, 0,
/*4141*/            OPC_MoveParent,
/*4142*/            OPC_MoveChild, 1,
/*4144*/            OPC_CheckInteger, 8, 
/*4146*/            OPC_CheckType, MVT::i32,
/*4148*/            OPC_MoveParent,
/*4149*/            OPC_MoveParent,
/*4150*/            OPC_MoveParent,
/*4151*/            OPC_CheckType, MVT::i32,
/*4153*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4155*/            OPC_EmitInteger, MVT::i32, 14, 
/*4158*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4161*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4171*/          /*Scope*/ 118, /*->4290*/
/*4172*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4178*/            OPC_MoveChild, 0,
/*4180*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4183*/            OPC_RecordChild0, // #0 = $Rm
/*4184*/            OPC_MoveChild, 1,
/*4186*/            OPC_CheckInteger, 8, 
/*4188*/            OPC_CheckType, MVT::i32,
/*4190*/            OPC_MoveParent,
/*4191*/            OPC_MoveParent,
/*4192*/            OPC_MoveParent,
/*4193*/            OPC_MoveChild, 1,
/*4195*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4200*/            OPC_MoveChild, 0,
/*4202*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4205*/            OPC_MoveChild, 0,
/*4207*/            OPC_CheckSame, 0,
/*4209*/            OPC_MoveParent,
/*4210*/            OPC_MoveChild, 1,
/*4212*/            OPC_CheckInteger, 8, 
/*4214*/            OPC_CheckType, MVT::i32,
/*4216*/            OPC_MoveParent,
/*4217*/            OPC_MoveParent,
/*4218*/            OPC_MoveParent,
/*4219*/            OPC_MoveParent,
/*4220*/            OPC_MoveChild, 1,
/*4222*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4226*/            OPC_MoveChild, 0,
/*4228*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4231*/            OPC_MoveChild, 0,
/*4233*/            OPC_CheckSame, 0,
/*4235*/            OPC_MoveParent,
/*4236*/            OPC_MoveChild, 1,
/*4238*/            OPC_CheckInteger, 8, 
/*4240*/            OPC_CheckType, MVT::i32,
/*4242*/            OPC_MoveParent,
/*4243*/            OPC_MoveParent,
/*4244*/            OPC_MoveParent,
/*4245*/            OPC_MoveParent,
/*4246*/            OPC_MoveChild, 1,
/*4248*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4251*/            OPC_MoveChild, 0,
/*4253*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4256*/            OPC_MoveChild, 0,
/*4258*/            OPC_CheckSame, 0,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_MoveChild, 1,
/*4263*/            OPC_CheckInteger, 8, 
/*4265*/            OPC_CheckType, MVT::i32,
/*4267*/            OPC_MoveParent,
/*4268*/            OPC_MoveParent,
/*4269*/            OPC_MoveParent,
/*4270*/            OPC_CheckType, MVT::i32,
/*4272*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4274*/            OPC_EmitInteger, MVT::i32, 14, 
/*4277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4280*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4290*/          0, /*End of Scope*/
/*4291*/        /*Scope*/ 94|128,1/*222*/, /*->4515*/
/*4293*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4299*/          OPC_MoveChild, 0,
/*4301*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4304*/          OPC_RecordChild0, // #0 = $Rm
/*4305*/          OPC_MoveChild, 1,
/*4307*/          OPC_CheckInteger, 8, 
/*4309*/          OPC_CheckType, MVT::i32,
/*4311*/          OPC_MoveParent,
/*4312*/          OPC_MoveParent,
/*4313*/          OPC_MoveParent,
/*4314*/          OPC_MoveChild, 1,
/*4316*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4319*/          OPC_MoveChild, 0,
/*4321*/          OPC_Scope, 95, /*->4418*/ // 2 children in Scope
/*4323*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4327*/            OPC_MoveChild, 0,
/*4329*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4332*/            OPC_MoveChild, 0,
/*4334*/            OPC_CheckSame, 0,
/*4336*/            OPC_MoveParent,
/*4337*/            OPC_MoveChild, 1,
/*4339*/            OPC_CheckInteger, 8, 
/*4341*/            OPC_CheckType, MVT::i32,
/*4343*/            OPC_MoveParent,
/*4344*/            OPC_MoveParent,
/*4345*/            OPC_MoveParent,
/*4346*/            OPC_MoveChild, 1,
/*4348*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4353*/            OPC_MoveChild, 0,
/*4355*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4358*/            OPC_MoveChild, 0,
/*4360*/            OPC_CheckSame, 0,
/*4362*/            OPC_MoveParent,
/*4363*/            OPC_MoveChild, 1,
/*4365*/            OPC_CheckInteger, 8, 
/*4367*/            OPC_CheckType, MVT::i32,
/*4369*/            OPC_MoveParent,
/*4370*/            OPC_MoveParent,
/*4371*/            OPC_MoveParent,
/*4372*/            OPC_MoveParent,
/*4373*/            OPC_MoveParent,
/*4374*/            OPC_MoveChild, 1,
/*4376*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4379*/            OPC_MoveChild, 0,
/*4381*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4384*/            OPC_MoveChild, 0,
/*4386*/            OPC_CheckSame, 0,
/*4388*/            OPC_MoveParent,
/*4389*/            OPC_MoveChild, 1,
/*4391*/            OPC_CheckInteger, 8, 
/*4393*/            OPC_CheckType, MVT::i32,
/*4395*/            OPC_MoveParent,
/*4396*/            OPC_MoveParent,
/*4397*/            OPC_MoveParent,
/*4398*/            OPC_CheckType, MVT::i32,
/*4400*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4402*/            OPC_EmitInteger, MVT::i32, 14, 
/*4405*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4408*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4418*/          /*Scope*/ 95, /*->4514*/
/*4419*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4424*/            OPC_MoveChild, 0,
/*4426*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4429*/            OPC_MoveChild, 0,
/*4431*/            OPC_CheckSame, 0,
/*4433*/            OPC_MoveParent,
/*4434*/            OPC_MoveChild, 1,
/*4436*/            OPC_CheckInteger, 8, 
/*4438*/            OPC_CheckType, MVT::i32,
/*4440*/            OPC_MoveParent,
/*4441*/            OPC_MoveParent,
/*4442*/            OPC_MoveParent,
/*4443*/            OPC_MoveChild, 1,
/*4445*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4449*/            OPC_MoveChild, 0,
/*4451*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4454*/            OPC_MoveChild, 0,
/*4456*/            OPC_CheckSame, 0,
/*4458*/            OPC_MoveParent,
/*4459*/            OPC_MoveChild, 1,
/*4461*/            OPC_CheckInteger, 8, 
/*4463*/            OPC_CheckType, MVT::i32,
/*4465*/            OPC_MoveParent,
/*4466*/            OPC_MoveParent,
/*4467*/            OPC_MoveParent,
/*4468*/            OPC_MoveParent,
/*4469*/            OPC_MoveParent,
/*4470*/            OPC_MoveChild, 1,
/*4472*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4475*/            OPC_MoveChild, 0,
/*4477*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4480*/            OPC_MoveChild, 0,
/*4482*/            OPC_CheckSame, 0,
/*4484*/            OPC_MoveParent,
/*4485*/            OPC_MoveChild, 1,
/*4487*/            OPC_CheckInteger, 8, 
/*4489*/            OPC_CheckType, MVT::i32,
/*4491*/            OPC_MoveParent,
/*4492*/            OPC_MoveParent,
/*4493*/            OPC_MoveParent,
/*4494*/            OPC_CheckType, MVT::i32,
/*4496*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4498*/            OPC_EmitInteger, MVT::i32, 14, 
/*4501*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4504*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4514*/          0, /*End of Scope*/
/*4515*/        /*Scope*/ 95|128,1/*223*/, /*->4740*/
/*4517*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4522*/          OPC_MoveChild, 0,
/*4524*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4527*/          OPC_RecordChild0, // #0 = $Rm
/*4528*/          OPC_MoveChild, 1,
/*4530*/          OPC_CheckInteger, 8, 
/*4532*/          OPC_CheckType, MVT::i32,
/*4534*/          OPC_MoveParent,
/*4535*/          OPC_MoveParent,
/*4536*/          OPC_MoveParent,
/*4537*/          OPC_MoveChild, 1,
/*4539*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4542*/          OPC_MoveChild, 0,
/*4544*/          OPC_Scope, 96, /*->4642*/ // 2 children in Scope
/*4546*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4550*/            OPC_MoveChild, 0,
/*4552*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4555*/            OPC_MoveChild, 0,
/*4557*/            OPC_CheckSame, 0,
/*4559*/            OPC_MoveParent,
/*4560*/            OPC_MoveChild, 1,
/*4562*/            OPC_CheckInteger, 8, 
/*4564*/            OPC_CheckType, MVT::i32,
/*4566*/            OPC_MoveParent,
/*4567*/            OPC_MoveParent,
/*4568*/            OPC_MoveParent,
/*4569*/            OPC_MoveChild, 1,
/*4571*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4577*/            OPC_MoveChild, 0,
/*4579*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4582*/            OPC_MoveChild, 0,
/*4584*/            OPC_CheckSame, 0,
/*4586*/            OPC_MoveParent,
/*4587*/            OPC_MoveChild, 1,
/*4589*/            OPC_CheckInteger, 8, 
/*4591*/            OPC_CheckType, MVT::i32,
/*4593*/            OPC_MoveParent,
/*4594*/            OPC_MoveParent,
/*4595*/            OPC_MoveParent,
/*4596*/            OPC_MoveParent,
/*4597*/            OPC_MoveParent,
/*4598*/            OPC_MoveChild, 1,
/*4600*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4603*/            OPC_MoveChild, 0,
/*4605*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4608*/            OPC_MoveChild, 0,
/*4610*/            OPC_CheckSame, 0,
/*4612*/            OPC_MoveParent,
/*4613*/            OPC_MoveChild, 1,
/*4615*/            OPC_CheckInteger, 8, 
/*4617*/            OPC_CheckType, MVT::i32,
/*4619*/            OPC_MoveParent,
/*4620*/            OPC_MoveParent,
/*4621*/            OPC_MoveParent,
/*4622*/            OPC_CheckType, MVT::i32,
/*4624*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4626*/            OPC_EmitInteger, MVT::i32, 14, 
/*4629*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4632*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4642*/          /*Scope*/ 96, /*->4739*/
/*4643*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4649*/            OPC_MoveChild, 0,
/*4651*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4654*/            OPC_MoveChild, 0,
/*4656*/            OPC_CheckSame, 0,
/*4658*/            OPC_MoveParent,
/*4659*/            OPC_MoveChild, 1,
/*4661*/            OPC_CheckInteger, 8, 
/*4663*/            OPC_CheckType, MVT::i32,
/*4665*/            OPC_MoveParent,
/*4666*/            OPC_MoveParent,
/*4667*/            OPC_MoveParent,
/*4668*/            OPC_MoveChild, 1,
/*4670*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4674*/            OPC_MoveChild, 0,
/*4676*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4679*/            OPC_MoveChild, 0,
/*4681*/            OPC_CheckSame, 0,
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveChild, 1,
/*4686*/            OPC_CheckInteger, 8, 
/*4688*/            OPC_CheckType, MVT::i32,
/*4690*/            OPC_MoveParent,
/*4691*/            OPC_MoveParent,
/*4692*/            OPC_MoveParent,
/*4693*/            OPC_MoveParent,
/*4694*/            OPC_MoveParent,
/*4695*/            OPC_MoveChild, 1,
/*4697*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4700*/            OPC_MoveChild, 0,
/*4702*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4705*/            OPC_MoveChild, 0,
/*4707*/            OPC_CheckSame, 0,
/*4709*/            OPC_MoveParent,
/*4710*/            OPC_MoveChild, 1,
/*4712*/            OPC_CheckInteger, 8, 
/*4714*/            OPC_CheckType, MVT::i32,
/*4716*/            OPC_MoveParent,
/*4717*/            OPC_MoveParent,
/*4718*/            OPC_MoveParent,
/*4719*/            OPC_CheckType, MVT::i32,
/*4721*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4723*/            OPC_EmitInteger, MVT::i32, 14, 
/*4726*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4729*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4739*/          0, /*End of Scope*/
/*4740*/        /*Scope*/ 96|128,1/*224*/, /*->4966*/
/*4742*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4746*/          OPC_MoveChild, 0,
/*4748*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4751*/          OPC_RecordChild0, // #0 = $Rm
/*4752*/          OPC_MoveChild, 1,
/*4754*/          OPC_CheckInteger, 8, 
/*4756*/          OPC_CheckType, MVT::i32,
/*4758*/          OPC_MoveParent,
/*4759*/          OPC_MoveParent,
/*4760*/          OPC_MoveParent,
/*4761*/          OPC_MoveChild, 1,
/*4763*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4766*/          OPC_MoveChild, 0,
/*4768*/          OPC_Scope, 97, /*->4867*/ // 2 children in Scope
/*4770*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4775*/            OPC_MoveChild, 0,
/*4777*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4780*/            OPC_MoveChild, 0,
/*4782*/            OPC_CheckSame, 0,
/*4784*/            OPC_MoveParent,
/*4785*/            OPC_MoveChild, 1,
/*4787*/            OPC_CheckInteger, 8, 
/*4789*/            OPC_CheckType, MVT::i32,
/*4791*/            OPC_MoveParent,
/*4792*/            OPC_MoveParent,
/*4793*/            OPC_MoveParent,
/*4794*/            OPC_MoveChild, 1,
/*4796*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4802*/            OPC_MoveChild, 0,
/*4804*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4807*/            OPC_MoveChild, 0,
/*4809*/            OPC_CheckSame, 0,
/*4811*/            OPC_MoveParent,
/*4812*/            OPC_MoveChild, 1,
/*4814*/            OPC_CheckInteger, 8, 
/*4816*/            OPC_CheckType, MVT::i32,
/*4818*/            OPC_MoveParent,
/*4819*/            OPC_MoveParent,
/*4820*/            OPC_MoveParent,
/*4821*/            OPC_MoveParent,
/*4822*/            OPC_MoveParent,
/*4823*/            OPC_MoveChild, 1,
/*4825*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4828*/            OPC_MoveChild, 0,
/*4830*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4833*/            OPC_MoveChild, 0,
/*4835*/            OPC_CheckSame, 0,
/*4837*/            OPC_MoveParent,
/*4838*/            OPC_MoveChild, 1,
/*4840*/            OPC_CheckInteger, 8, 
/*4842*/            OPC_CheckType, MVT::i32,
/*4844*/            OPC_MoveParent,
/*4845*/            OPC_MoveParent,
/*4846*/            OPC_MoveParent,
/*4847*/            OPC_CheckType, MVT::i32,
/*4849*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4851*/            OPC_EmitInteger, MVT::i32, 14, 
/*4854*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4857*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4867*/          /*Scope*/ 97, /*->4965*/
/*4868*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4874*/            OPC_MoveChild, 0,
/*4876*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4879*/            OPC_MoveChild, 0,
/*4881*/            OPC_CheckSame, 0,
/*4883*/            OPC_MoveParent,
/*4884*/            OPC_MoveChild, 1,
/*4886*/            OPC_CheckInteger, 8, 
/*4888*/            OPC_CheckType, MVT::i32,
/*4890*/            OPC_MoveParent,
/*4891*/            OPC_MoveParent,
/*4892*/            OPC_MoveParent,
/*4893*/            OPC_MoveChild, 1,
/*4895*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4900*/            OPC_MoveChild, 0,
/*4902*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4905*/            OPC_MoveChild, 0,
/*4907*/            OPC_CheckSame, 0,
/*4909*/            OPC_MoveParent,
/*4910*/            OPC_MoveChild, 1,
/*4912*/            OPC_CheckInteger, 8, 
/*4914*/            OPC_CheckType, MVT::i32,
/*4916*/            OPC_MoveParent,
/*4917*/            OPC_MoveParent,
/*4918*/            OPC_MoveParent,
/*4919*/            OPC_MoveParent,
/*4920*/            OPC_MoveParent,
/*4921*/            OPC_MoveChild, 1,
/*4923*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4926*/            OPC_MoveChild, 0,
/*4928*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4931*/            OPC_MoveChild, 0,
/*4933*/            OPC_CheckSame, 0,
/*4935*/            OPC_MoveParent,
/*4936*/            OPC_MoveChild, 1,
/*4938*/            OPC_CheckInteger, 8, 
/*4940*/            OPC_CheckType, MVT::i32,
/*4942*/            OPC_MoveParent,
/*4943*/            OPC_MoveParent,
/*4944*/            OPC_MoveParent,
/*4945*/            OPC_CheckType, MVT::i32,
/*4947*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4949*/            OPC_EmitInteger, MVT::i32, 14, 
/*4952*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4955*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4965*/          0, /*End of Scope*/
/*4966*/        0, /*End of Scope*/
/*4967*/      /*Scope*/ 100|128,7/*996*/, /*->5965*/
/*4969*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*4972*/        OPC_MoveChild, 0,
/*4974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4977*/        OPC_RecordChild0, // #0 = $Rm
/*4978*/        OPC_MoveChild, 1,
/*4980*/        OPC_CheckInteger, 8, 
/*4982*/        OPC_CheckType, MVT::i32,
/*4984*/        OPC_MoveParent,
/*4985*/        OPC_MoveParent,
/*4986*/        OPC_MoveParent,
/*4987*/        OPC_MoveChild, 1,
/*4989*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4992*/        OPC_MoveChild, 0,
/*4994*/        OPC_Scope, 118|128,3/*502*/, /*->5499*/ // 4 children in Scope
/*4997*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5000*/          OPC_MoveChild, 0,
/*5002*/          OPC_Scope, 98, /*->5102*/ // 5 children in Scope
/*5004*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5009*/            OPC_MoveChild, 0,
/*5011*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5014*/            OPC_MoveChild, 0,
/*5016*/            OPC_CheckSame, 0,
/*5018*/            OPC_MoveParent,
/*5019*/            OPC_MoveChild, 1,
/*5021*/            OPC_CheckInteger, 8, 
/*5023*/            OPC_CheckType, MVT::i32,
/*5025*/            OPC_MoveParent,
/*5026*/            OPC_MoveParent,
/*5027*/            OPC_MoveParent,
/*5028*/            OPC_MoveChild, 1,
/*5030*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5034*/            OPC_MoveChild, 0,
/*5036*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5039*/            OPC_MoveChild, 0,
/*5041*/            OPC_CheckSame, 0,
/*5043*/            OPC_MoveParent,
/*5044*/            OPC_MoveChild, 1,
/*5046*/            OPC_CheckInteger, 8, 
/*5048*/            OPC_CheckType, MVT::i32,
/*5050*/            OPC_MoveParent,
/*5051*/            OPC_MoveParent,
/*5052*/            OPC_MoveParent,
/*5053*/            OPC_MoveParent,
/*5054*/            OPC_MoveChild, 1,
/*5056*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5062*/            OPC_MoveChild, 0,
/*5064*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5067*/            OPC_MoveChild, 0,
/*5069*/            OPC_CheckSame, 0,
/*5071*/            OPC_MoveParent,
/*5072*/            OPC_MoveChild, 1,
/*5074*/            OPC_CheckInteger, 8, 
/*5076*/            OPC_CheckType, MVT::i32,
/*5078*/            OPC_MoveParent,
/*5079*/            OPC_MoveParent,
/*5080*/            OPC_MoveParent,
/*5081*/            OPC_MoveParent,
/*5082*/            OPC_CheckType, MVT::i32,
/*5084*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5086*/            OPC_EmitInteger, MVT::i32, 14, 
/*5089*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5092*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5102*/          /*Scope*/ 98, /*->5201*/
/*5103*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5107*/            OPC_MoveChild, 0,
/*5109*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5112*/            OPC_MoveChild, 0,
/*5114*/            OPC_CheckSame, 0,
/*5116*/            OPC_MoveParent,
/*5117*/            OPC_MoveChild, 1,
/*5119*/            OPC_CheckInteger, 8, 
/*5121*/            OPC_CheckType, MVT::i32,
/*5123*/            OPC_MoveParent,
/*5124*/            OPC_MoveParent,
/*5125*/            OPC_MoveParent,
/*5126*/            OPC_MoveChild, 1,
/*5128*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5134*/            OPC_MoveChild, 0,
/*5136*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5139*/            OPC_MoveChild, 0,
/*5141*/            OPC_CheckSame, 0,
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_MoveChild, 1,
/*5146*/            OPC_CheckInteger, 8, 
/*5148*/            OPC_CheckType, MVT::i32,
/*5150*/            OPC_MoveParent,
/*5151*/            OPC_MoveParent,
/*5152*/            OPC_MoveParent,
/*5153*/            OPC_MoveParent,
/*5154*/            OPC_MoveChild, 1,
/*5156*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5161*/            OPC_MoveChild, 0,
/*5163*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5166*/            OPC_MoveChild, 0,
/*5168*/            OPC_CheckSame, 0,
/*5170*/            OPC_MoveParent,
/*5171*/            OPC_MoveChild, 1,
/*5173*/            OPC_CheckInteger, 8, 
/*5175*/            OPC_CheckType, MVT::i32,
/*5177*/            OPC_MoveParent,
/*5178*/            OPC_MoveParent,
/*5179*/            OPC_MoveParent,
/*5180*/            OPC_MoveParent,
/*5181*/            OPC_CheckType, MVT::i32,
/*5183*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5185*/            OPC_EmitInteger, MVT::i32, 14, 
/*5188*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5191*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5201*/          /*Scope*/ 98, /*->5300*/
/*5202*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5208*/            OPC_MoveChild, 0,
/*5210*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5213*/            OPC_MoveChild, 0,
/*5215*/            OPC_CheckSame, 0,
/*5217*/            OPC_MoveParent,
/*5218*/            OPC_MoveChild, 1,
/*5220*/            OPC_CheckInteger, 8, 
/*5222*/            OPC_CheckType, MVT::i32,
/*5224*/            OPC_MoveParent,
/*5225*/            OPC_MoveParent,
/*5226*/            OPC_MoveParent,
/*5227*/            OPC_MoveChild, 1,
/*5229*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5233*/            OPC_MoveChild, 0,
/*5235*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5238*/            OPC_MoveChild, 0,
/*5240*/            OPC_CheckSame, 0,
/*5242*/            OPC_MoveParent,
/*5243*/            OPC_MoveChild, 1,
/*5245*/            OPC_CheckInteger, 8, 
/*5247*/            OPC_CheckType, MVT::i32,
/*5249*/            OPC_MoveParent,
/*5250*/            OPC_MoveParent,
/*5251*/            OPC_MoveParent,
/*5252*/            OPC_MoveParent,
/*5253*/            OPC_MoveChild, 1,
/*5255*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5260*/            OPC_MoveChild, 0,
/*5262*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5265*/            OPC_MoveChild, 0,
/*5267*/            OPC_CheckSame, 0,
/*5269*/            OPC_MoveParent,
/*5270*/            OPC_MoveChild, 1,
/*5272*/            OPC_CheckInteger, 8, 
/*5274*/            OPC_CheckType, MVT::i32,
/*5276*/            OPC_MoveParent,
/*5277*/            OPC_MoveParent,
/*5278*/            OPC_MoveParent,
/*5279*/            OPC_MoveParent,
/*5280*/            OPC_CheckType, MVT::i32,
/*5282*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5284*/            OPC_EmitInteger, MVT::i32, 14, 
/*5287*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5290*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5300*/          /*Scope*/ 98, /*->5399*/
/*5301*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5306*/            OPC_MoveChild, 0,
/*5308*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5311*/            OPC_MoveChild, 0,
/*5313*/            OPC_CheckSame, 0,
/*5315*/            OPC_MoveParent,
/*5316*/            OPC_MoveChild, 1,
/*5318*/            OPC_CheckInteger, 8, 
/*5320*/            OPC_CheckType, MVT::i32,
/*5322*/            OPC_MoveParent,
/*5323*/            OPC_MoveParent,
/*5324*/            OPC_MoveParent,
/*5325*/            OPC_MoveChild, 1,
/*5327*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5333*/            OPC_MoveChild, 0,
/*5335*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5338*/            OPC_MoveChild, 0,
/*5340*/            OPC_CheckSame, 0,
/*5342*/            OPC_MoveParent,
/*5343*/            OPC_MoveChild, 1,
/*5345*/            OPC_CheckInteger, 8, 
/*5347*/            OPC_CheckType, MVT::i32,
/*5349*/            OPC_MoveParent,
/*5350*/            OPC_MoveParent,
/*5351*/            OPC_MoveParent,
/*5352*/            OPC_MoveParent,
/*5353*/            OPC_MoveChild, 1,
/*5355*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5359*/            OPC_MoveChild, 0,
/*5361*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5364*/            OPC_MoveChild, 0,
/*5366*/            OPC_CheckSame, 0,
/*5368*/            OPC_MoveParent,
/*5369*/            OPC_MoveChild, 1,
/*5371*/            OPC_CheckInteger, 8, 
/*5373*/            OPC_CheckType, MVT::i32,
/*5375*/            OPC_MoveParent,
/*5376*/            OPC_MoveParent,
/*5377*/            OPC_MoveParent,
/*5378*/            OPC_MoveParent,
/*5379*/            OPC_CheckType, MVT::i32,
/*5381*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5383*/            OPC_EmitInteger, MVT::i32, 14, 
/*5386*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5389*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5399*/          /*Scope*/ 98, /*->5498*/
/*5400*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5406*/            OPC_MoveChild, 0,
/*5408*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5411*/            OPC_MoveChild, 0,
/*5413*/            OPC_CheckSame, 0,
/*5415*/            OPC_MoveParent,
/*5416*/            OPC_MoveChild, 1,
/*5418*/            OPC_CheckInteger, 8, 
/*5420*/            OPC_CheckType, MVT::i32,
/*5422*/            OPC_MoveParent,
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_MoveParent,
/*5425*/            OPC_MoveChild, 1,
/*5427*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5432*/            OPC_MoveChild, 0,
/*5434*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5437*/            OPC_MoveChild, 0,
/*5439*/            OPC_CheckSame, 0,
/*5441*/            OPC_MoveParent,
/*5442*/            OPC_MoveChild, 1,
/*5444*/            OPC_CheckInteger, 8, 
/*5446*/            OPC_CheckType, MVT::i32,
/*5448*/            OPC_MoveParent,
/*5449*/            OPC_MoveParent,
/*5450*/            OPC_MoveParent,
/*5451*/            OPC_MoveParent,
/*5452*/            OPC_MoveChild, 1,
/*5454*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5458*/            OPC_MoveChild, 0,
/*5460*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5463*/            OPC_MoveChild, 0,
/*5465*/            OPC_CheckSame, 0,
/*5467*/            OPC_MoveParent,
/*5468*/            OPC_MoveChild, 1,
/*5470*/            OPC_CheckInteger, 8, 
/*5472*/            OPC_CheckType, MVT::i32,
/*5474*/            OPC_MoveParent,
/*5475*/            OPC_MoveParent,
/*5476*/            OPC_MoveParent,
/*5477*/            OPC_MoveParent,
/*5478*/            OPC_CheckType, MVT::i32,
/*5480*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5482*/            OPC_EmitInteger, MVT::i32, 14, 
/*5485*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5488*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5498*/          0, /*End of Scope*/
/*5499*/        /*Scope*/ 50|128,1/*178*/, /*->5679*/
/*5501*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5507*/          OPC_MoveChild, 0,
/*5509*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5512*/          OPC_MoveChild, 0,
/*5514*/          OPC_CheckSame, 0,
/*5516*/          OPC_MoveParent,
/*5517*/          OPC_MoveChild, 1,
/*5519*/          OPC_CheckInteger, 8, 
/*5521*/          OPC_CheckType, MVT::i32,
/*5523*/          OPC_MoveParent,
/*5524*/          OPC_MoveParent,
/*5525*/          OPC_MoveParent,
/*5526*/          OPC_MoveChild, 1,
/*5528*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5531*/          OPC_MoveChild, 0,
/*5533*/          OPC_Scope, 71, /*->5606*/ // 2 children in Scope
/*5535*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5539*/            OPC_MoveChild, 0,
/*5541*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5544*/            OPC_MoveChild, 0,
/*5546*/            OPC_CheckSame, 0,
/*5548*/            OPC_MoveParent,
/*5549*/            OPC_MoveChild, 1,
/*5551*/            OPC_CheckInteger, 8, 
/*5553*/            OPC_CheckType, MVT::i32,
/*5555*/            OPC_MoveParent,
/*5556*/            OPC_MoveParent,
/*5557*/            OPC_MoveParent,
/*5558*/            OPC_MoveChild, 1,
/*5560*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5565*/            OPC_MoveChild, 0,
/*5567*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5570*/            OPC_MoveChild, 0,
/*5572*/            OPC_CheckSame, 0,
/*5574*/            OPC_MoveParent,
/*5575*/            OPC_MoveChild, 1,
/*5577*/            OPC_CheckInteger, 8, 
/*5579*/            OPC_CheckType, MVT::i32,
/*5581*/            OPC_MoveParent,
/*5582*/            OPC_MoveParent,
/*5583*/            OPC_MoveParent,
/*5584*/            OPC_MoveParent,
/*5585*/            OPC_MoveParent,
/*5586*/            OPC_CheckType, MVT::i32,
/*5588*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5590*/            OPC_EmitInteger, MVT::i32, 14, 
/*5593*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5596*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5606*/          /*Scope*/ 71, /*->5678*/
/*5607*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5612*/            OPC_MoveChild, 0,
/*5614*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5617*/            OPC_MoveChild, 0,
/*5619*/            OPC_CheckSame, 0,
/*5621*/            OPC_MoveParent,
/*5622*/            OPC_MoveChild, 1,
/*5624*/            OPC_CheckInteger, 8, 
/*5626*/            OPC_CheckType, MVT::i32,
/*5628*/            OPC_MoveParent,
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveChild, 1,
/*5633*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5637*/            OPC_MoveChild, 0,
/*5639*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5642*/            OPC_MoveChild, 0,
/*5644*/            OPC_CheckSame, 0,
/*5646*/            OPC_MoveParent,
/*5647*/            OPC_MoveChild, 1,
/*5649*/            OPC_CheckInteger, 8, 
/*5651*/            OPC_CheckType, MVT::i32,
/*5653*/            OPC_MoveParent,
/*5654*/            OPC_MoveParent,
/*5655*/            OPC_MoveParent,
/*5656*/            OPC_MoveParent,
/*5657*/            OPC_MoveParent,
/*5658*/            OPC_CheckType, MVT::i32,
/*5660*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5662*/            OPC_EmitInteger, MVT::i32, 14, 
/*5665*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5668*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5678*/          0, /*End of Scope*/
/*5679*/        /*Scope*/ 51|128,1/*179*/, /*->5860*/
/*5681*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5686*/          OPC_MoveChild, 0,
/*5688*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5691*/          OPC_MoveChild, 0,
/*5693*/          OPC_CheckSame, 0,
/*5695*/          OPC_MoveParent,
/*5696*/          OPC_MoveChild, 1,
/*5698*/          OPC_CheckInteger, 8, 
/*5700*/          OPC_CheckType, MVT::i32,
/*5702*/          OPC_MoveParent,
/*5703*/          OPC_MoveParent,
/*5704*/          OPC_MoveParent,
/*5705*/          OPC_MoveChild, 1,
/*5707*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5710*/          OPC_MoveChild, 0,
/*5712*/          OPC_Scope, 72, /*->5786*/ // 2 children in Scope
/*5714*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5718*/            OPC_MoveChild, 0,
/*5720*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5723*/            OPC_MoveChild, 0,
/*5725*/            OPC_CheckSame, 0,
/*5727*/            OPC_MoveParent,
/*5728*/            OPC_MoveChild, 1,
/*5730*/            OPC_CheckInteger, 8, 
/*5732*/            OPC_CheckType, MVT::i32,
/*5734*/            OPC_MoveParent,
/*5735*/            OPC_MoveParent,
/*5736*/            OPC_MoveParent,
/*5737*/            OPC_MoveChild, 1,
/*5739*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5745*/            OPC_MoveChild, 0,
/*5747*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5750*/            OPC_MoveChild, 0,
/*5752*/            OPC_CheckSame, 0,
/*5754*/            OPC_MoveParent,
/*5755*/            OPC_MoveChild, 1,
/*5757*/            OPC_CheckInteger, 8, 
/*5759*/            OPC_CheckType, MVT::i32,
/*5761*/            OPC_MoveParent,
/*5762*/            OPC_MoveParent,
/*5763*/            OPC_MoveParent,
/*5764*/            OPC_MoveParent,
/*5765*/            OPC_MoveParent,
/*5766*/            OPC_CheckType, MVT::i32,
/*5768*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5770*/            OPC_EmitInteger, MVT::i32, 14, 
/*5773*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5776*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5786*/          /*Scope*/ 72, /*->5859*/
/*5787*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5793*/            OPC_MoveChild, 0,
/*5795*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5798*/            OPC_MoveChild, 0,
/*5800*/            OPC_CheckSame, 0,
/*5802*/            OPC_MoveParent,
/*5803*/            OPC_MoveChild, 1,
/*5805*/            OPC_CheckInteger, 8, 
/*5807*/            OPC_CheckType, MVT::i32,
/*5809*/            OPC_MoveParent,
/*5810*/            OPC_MoveParent,
/*5811*/            OPC_MoveParent,
/*5812*/            OPC_MoveChild, 1,
/*5814*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5818*/            OPC_MoveChild, 0,
/*5820*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5823*/            OPC_MoveChild, 0,
/*5825*/            OPC_CheckSame, 0,
/*5827*/            OPC_MoveParent,
/*5828*/            OPC_MoveChild, 1,
/*5830*/            OPC_CheckInteger, 8, 
/*5832*/            OPC_CheckType, MVT::i32,
/*5834*/            OPC_MoveParent,
/*5835*/            OPC_MoveParent,
/*5836*/            OPC_MoveParent,
/*5837*/            OPC_MoveParent,
/*5838*/            OPC_MoveParent,
/*5839*/            OPC_CheckType, MVT::i32,
/*5841*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5843*/            OPC_EmitInteger, MVT::i32, 14, 
/*5846*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5849*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5859*/          0, /*End of Scope*/
/*5860*/        /*Scope*/ 103, /*->5964*/
/*5861*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5865*/          OPC_MoveChild, 0,
/*5867*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5870*/          OPC_MoveChild, 0,
/*5872*/          OPC_CheckSame, 0,
/*5874*/          OPC_MoveParent,
/*5875*/          OPC_MoveChild, 1,
/*5877*/          OPC_CheckInteger, 8, 
/*5879*/          OPC_CheckType, MVT::i32,
/*5881*/          OPC_MoveParent,
/*5882*/          OPC_MoveParent,
/*5883*/          OPC_MoveParent,
/*5884*/          OPC_MoveChild, 1,
/*5886*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5889*/          OPC_MoveChild, 0,
/*5891*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5897*/          OPC_MoveChild, 0,
/*5899*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5902*/          OPC_MoveChild, 0,
/*5904*/          OPC_CheckSame, 0,
/*5906*/          OPC_MoveParent,
/*5907*/          OPC_MoveChild, 1,
/*5909*/          OPC_CheckInteger, 8, 
/*5911*/          OPC_CheckType, MVT::i32,
/*5913*/          OPC_MoveParent,
/*5914*/          OPC_MoveParent,
/*5915*/          OPC_MoveParent,
/*5916*/          OPC_MoveChild, 1,
/*5918*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5923*/          OPC_MoveChild, 0,
/*5925*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5928*/          OPC_MoveChild, 0,
/*5930*/          OPC_CheckSame, 0,
/*5932*/          OPC_MoveParent,
/*5933*/          OPC_MoveChild, 1,
/*5935*/          OPC_CheckInteger, 8, 
/*5937*/          OPC_CheckType, MVT::i32,
/*5939*/          OPC_MoveParent,
/*5940*/          OPC_MoveParent,
/*5941*/          OPC_MoveParent,
/*5942*/          OPC_MoveParent,
/*5943*/          OPC_MoveParent,
/*5944*/          OPC_CheckType, MVT::i32,
/*5946*/          OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5948*/          OPC_EmitInteger, MVT::i32, 14, 
/*5951*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5954*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5964*/        0, /*End of Scope*/
/*5965*/      /*Scope*/ 125|128,10/*1405*/, /*->7372*/
/*5967*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5970*/        OPC_MoveChild, 0,
/*5972*/        OPC_Scope, 81|128,5/*721*/, /*->6696*/ // 4 children in Scope
/*5975*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5978*/          OPC_MoveChild, 0,
/*5980*/          OPC_Scope, 118, /*->6100*/ // 6 children in Scope
/*5982*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5986*/            OPC_MoveChild, 0,
/*5988*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5991*/            OPC_RecordChild0, // #0 = $Rm
/*5992*/            OPC_MoveChild, 1,
/*5994*/            OPC_CheckInteger, 8, 
/*5996*/            OPC_CheckType, MVT::i32,
/*5998*/            OPC_MoveParent,
/*5999*/            OPC_MoveParent,
/*6000*/            OPC_MoveParent,
/*6001*/            OPC_MoveChild, 1,
/*6003*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6008*/            OPC_MoveChild, 0,
/*6010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6013*/            OPC_MoveChild, 0,
/*6015*/            OPC_CheckSame, 0,
/*6017*/            OPC_MoveParent,
/*6018*/            OPC_MoveChild, 1,
/*6020*/            OPC_CheckInteger, 8, 
/*6022*/            OPC_CheckType, MVT::i32,
/*6024*/            OPC_MoveParent,
/*6025*/            OPC_MoveParent,
/*6026*/            OPC_MoveParent,
/*6027*/            OPC_MoveParent,
/*6028*/            OPC_MoveChild, 1,
/*6030*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6036*/            OPC_MoveChild, 0,
/*6038*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6041*/            OPC_MoveChild, 0,
/*6043*/            OPC_CheckSame, 0,
/*6045*/            OPC_MoveParent,
/*6046*/            OPC_MoveChild, 1,
/*6048*/            OPC_CheckInteger, 8, 
/*6050*/            OPC_CheckType, MVT::i32,
/*6052*/            OPC_MoveParent,
/*6053*/            OPC_MoveParent,
/*6054*/            OPC_MoveParent,
/*6055*/            OPC_MoveParent,
/*6056*/            OPC_MoveChild, 1,
/*6058*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6061*/            OPC_MoveChild, 0,
/*6063*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6066*/            OPC_MoveChild, 0,
/*6068*/            OPC_CheckSame, 0,
/*6070*/            OPC_MoveParent,
/*6071*/            OPC_MoveChild, 1,
/*6073*/            OPC_CheckInteger, 8, 
/*6075*/            OPC_CheckType, MVT::i32,
/*6077*/            OPC_MoveParent,
/*6078*/            OPC_MoveParent,
/*6079*/            OPC_MoveParent,
/*6080*/            OPC_CheckType, MVT::i32,
/*6082*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6084*/            OPC_EmitInteger, MVT::i32, 14, 
/*6087*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6090*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6100*/          /*Scope*/ 118, /*->6219*/
/*6101*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6106*/            OPC_MoveChild, 0,
/*6108*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6111*/            OPC_RecordChild0, // #0 = $Rm
/*6112*/            OPC_MoveChild, 1,
/*6114*/            OPC_CheckInteger, 8, 
/*6116*/            OPC_CheckType, MVT::i32,
/*6118*/            OPC_MoveParent,
/*6119*/            OPC_MoveParent,
/*6120*/            OPC_MoveParent,
/*6121*/            OPC_MoveChild, 1,
/*6123*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6127*/            OPC_MoveChild, 0,
/*6129*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6132*/            OPC_MoveChild, 0,
/*6134*/            OPC_CheckSame, 0,
/*6136*/            OPC_MoveParent,
/*6137*/            OPC_MoveChild, 1,
/*6139*/            OPC_CheckInteger, 8, 
/*6141*/            OPC_CheckType, MVT::i32,
/*6143*/            OPC_MoveParent,
/*6144*/            OPC_MoveParent,
/*6145*/            OPC_MoveParent,
/*6146*/            OPC_MoveParent,
/*6147*/            OPC_MoveChild, 1,
/*6149*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6155*/            OPC_MoveChild, 0,
/*6157*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6160*/            OPC_MoveChild, 0,
/*6162*/            OPC_CheckSame, 0,
/*6164*/            OPC_MoveParent,
/*6165*/            OPC_MoveChild, 1,
/*6167*/            OPC_CheckInteger, 8, 
/*6169*/            OPC_CheckType, MVT::i32,
/*6171*/            OPC_MoveParent,
/*6172*/            OPC_MoveParent,
/*6173*/            OPC_MoveParent,
/*6174*/            OPC_MoveParent,
/*6175*/            OPC_MoveChild, 1,
/*6177*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6180*/            OPC_MoveChild, 0,
/*6182*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6185*/            OPC_MoveChild, 0,
/*6187*/            OPC_CheckSame, 0,
/*6189*/            OPC_MoveParent,
/*6190*/            OPC_MoveChild, 1,
/*6192*/            OPC_CheckInteger, 8, 
/*6194*/            OPC_CheckType, MVT::i32,
/*6196*/            OPC_MoveParent,
/*6197*/            OPC_MoveParent,
/*6198*/            OPC_MoveParent,
/*6199*/            OPC_CheckType, MVT::i32,
/*6201*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6203*/            OPC_EmitInteger, MVT::i32, 14, 
/*6206*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6209*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6219*/          /*Scope*/ 118, /*->6338*/
/*6220*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6224*/            OPC_MoveChild, 0,
/*6226*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6229*/            OPC_RecordChild0, // #0 = $Rm
/*6230*/            OPC_MoveChild, 1,
/*6232*/            OPC_CheckInteger, 8, 
/*6234*/            OPC_CheckType, MVT::i32,
/*6236*/            OPC_MoveParent,
/*6237*/            OPC_MoveParent,
/*6238*/            OPC_MoveParent,
/*6239*/            OPC_MoveChild, 1,
/*6241*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6247*/            OPC_MoveChild, 0,
/*6249*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6252*/            OPC_MoveChild, 0,
/*6254*/            OPC_CheckSame, 0,
/*6256*/            OPC_MoveParent,
/*6257*/            OPC_MoveChild, 1,
/*6259*/            OPC_CheckInteger, 8, 
/*6261*/            OPC_CheckType, MVT::i32,
/*6263*/            OPC_MoveParent,
/*6264*/            OPC_MoveParent,
/*6265*/            OPC_MoveParent,
/*6266*/            OPC_MoveParent,
/*6267*/            OPC_MoveChild, 1,
/*6269*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6274*/            OPC_MoveChild, 0,
/*6276*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6279*/            OPC_MoveChild, 0,
/*6281*/            OPC_CheckSame, 0,
/*6283*/            OPC_MoveParent,
/*6284*/            OPC_MoveChild, 1,
/*6286*/            OPC_CheckInteger, 8, 
/*6288*/            OPC_CheckType, MVT::i32,
/*6290*/            OPC_MoveParent,
/*6291*/            OPC_MoveParent,
/*6292*/            OPC_MoveParent,
/*6293*/            OPC_MoveParent,
/*6294*/            OPC_MoveChild, 1,
/*6296*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6299*/            OPC_MoveChild, 0,
/*6301*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6304*/            OPC_MoveChild, 0,
/*6306*/            OPC_CheckSame, 0,
/*6308*/            OPC_MoveParent,
/*6309*/            OPC_MoveChild, 1,
/*6311*/            OPC_CheckInteger, 8, 
/*6313*/            OPC_CheckType, MVT::i32,
/*6315*/            OPC_MoveParent,
/*6316*/            OPC_MoveParent,
/*6317*/            OPC_MoveParent,
/*6318*/            OPC_CheckType, MVT::i32,
/*6320*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6322*/            OPC_EmitInteger, MVT::i32, 14, 
/*6325*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6328*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6338*/          /*Scope*/ 118, /*->6457*/
/*6339*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6345*/            OPC_MoveChild, 0,
/*6347*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6350*/            OPC_RecordChild0, // #0 = $Rm
/*6351*/            OPC_MoveChild, 1,
/*6353*/            OPC_CheckInteger, 8, 
/*6355*/            OPC_CheckType, MVT::i32,
/*6357*/            OPC_MoveParent,
/*6358*/            OPC_MoveParent,
/*6359*/            OPC_MoveParent,
/*6360*/            OPC_MoveChild, 1,
/*6362*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6366*/            OPC_MoveChild, 0,
/*6368*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6371*/            OPC_MoveChild, 0,
/*6373*/            OPC_CheckSame, 0,
/*6375*/            OPC_MoveParent,
/*6376*/            OPC_MoveChild, 1,
/*6378*/            OPC_CheckInteger, 8, 
/*6380*/            OPC_CheckType, MVT::i32,
/*6382*/            OPC_MoveParent,
/*6383*/            OPC_MoveParent,
/*6384*/            OPC_MoveParent,
/*6385*/            OPC_MoveParent,
/*6386*/            OPC_MoveChild, 1,
/*6388*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6393*/            OPC_MoveChild, 0,
/*6395*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6398*/            OPC_MoveChild, 0,
/*6400*/            OPC_CheckSame, 0,
/*6402*/            OPC_MoveParent,
/*6403*/            OPC_MoveChild, 1,
/*6405*/            OPC_CheckInteger, 8, 
/*6407*/            OPC_CheckType, MVT::i32,
/*6409*/            OPC_MoveParent,
/*6410*/            OPC_MoveParent,
/*6411*/            OPC_MoveParent,
/*6412*/            OPC_MoveParent,
/*6413*/            OPC_MoveChild, 1,
/*6415*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6418*/            OPC_MoveChild, 0,
/*6420*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6423*/            OPC_MoveChild, 0,
/*6425*/            OPC_CheckSame, 0,
/*6427*/            OPC_MoveParent,
/*6428*/            OPC_MoveChild, 1,
/*6430*/            OPC_CheckInteger, 8, 
/*6432*/            OPC_CheckType, MVT::i32,
/*6434*/            OPC_MoveParent,
/*6435*/            OPC_MoveParent,
/*6436*/            OPC_MoveParent,
/*6437*/            OPC_CheckType, MVT::i32,
/*6439*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6441*/            OPC_EmitInteger, MVT::i32, 14, 
/*6444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6447*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6457*/          /*Scope*/ 118, /*->6576*/
/*6458*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6463*/            OPC_MoveChild, 0,
/*6465*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6468*/            OPC_RecordChild0, // #0 = $Rm
/*6469*/            OPC_MoveChild, 1,
/*6471*/            OPC_CheckInteger, 8, 
/*6473*/            OPC_CheckType, MVT::i32,
/*6475*/            OPC_MoveParent,
/*6476*/            OPC_MoveParent,
/*6477*/            OPC_MoveParent,
/*6478*/            OPC_MoveChild, 1,
/*6480*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6486*/            OPC_MoveChild, 0,
/*6488*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6491*/            OPC_MoveChild, 0,
/*6493*/            OPC_CheckSame, 0,
/*6495*/            OPC_MoveParent,
/*6496*/            OPC_MoveChild, 1,
/*6498*/            OPC_CheckInteger, 8, 
/*6500*/            OPC_CheckType, MVT::i32,
/*6502*/            OPC_MoveParent,
/*6503*/            OPC_MoveParent,
/*6504*/            OPC_MoveParent,
/*6505*/            OPC_MoveParent,
/*6506*/            OPC_MoveChild, 1,
/*6508*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6512*/            OPC_MoveChild, 0,
/*6514*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6517*/            OPC_MoveChild, 0,
/*6519*/            OPC_CheckSame, 0,
/*6521*/            OPC_MoveParent,
/*6522*/            OPC_MoveChild, 1,
/*6524*/            OPC_CheckInteger, 8, 
/*6526*/            OPC_CheckType, MVT::i32,
/*6528*/            OPC_MoveParent,
/*6529*/            OPC_MoveParent,
/*6530*/            OPC_MoveParent,
/*6531*/            OPC_MoveParent,
/*6532*/            OPC_MoveChild, 1,
/*6534*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6537*/            OPC_MoveChild, 0,
/*6539*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6542*/            OPC_MoveChild, 0,
/*6544*/            OPC_CheckSame, 0,
/*6546*/            OPC_MoveParent,
/*6547*/            OPC_MoveChild, 1,
/*6549*/            OPC_CheckInteger, 8, 
/*6551*/            OPC_CheckType, MVT::i32,
/*6553*/            OPC_MoveParent,
/*6554*/            OPC_MoveParent,
/*6555*/            OPC_MoveParent,
/*6556*/            OPC_CheckType, MVT::i32,
/*6558*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6560*/            OPC_EmitInteger, MVT::i32, 14, 
/*6563*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6566*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6576*/          /*Scope*/ 118, /*->6695*/
/*6577*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6583*/            OPC_MoveChild, 0,
/*6585*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6588*/            OPC_RecordChild0, // #0 = $Rm
/*6589*/            OPC_MoveChild, 1,
/*6591*/            OPC_CheckInteger, 8, 
/*6593*/            OPC_CheckType, MVT::i32,
/*6595*/            OPC_MoveParent,
/*6596*/            OPC_MoveParent,
/*6597*/            OPC_MoveParent,
/*6598*/            OPC_MoveChild, 1,
/*6600*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6605*/            OPC_MoveChild, 0,
/*6607*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6610*/            OPC_MoveChild, 0,
/*6612*/            OPC_CheckSame, 0,
/*6614*/            OPC_MoveParent,
/*6615*/            OPC_MoveChild, 1,
/*6617*/            OPC_CheckInteger, 8, 
/*6619*/            OPC_CheckType, MVT::i32,
/*6621*/            OPC_MoveParent,
/*6622*/            OPC_MoveParent,
/*6623*/            OPC_MoveParent,
/*6624*/            OPC_MoveParent,
/*6625*/            OPC_MoveChild, 1,
/*6627*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6631*/            OPC_MoveChild, 0,
/*6633*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6636*/            OPC_MoveChild, 0,
/*6638*/            OPC_CheckSame, 0,
/*6640*/            OPC_MoveParent,
/*6641*/            OPC_MoveChild, 1,
/*6643*/            OPC_CheckInteger, 8, 
/*6645*/            OPC_CheckType, MVT::i32,
/*6647*/            OPC_MoveParent,
/*6648*/            OPC_MoveParent,
/*6649*/            OPC_MoveParent,
/*6650*/            OPC_MoveParent,
/*6651*/            OPC_MoveChild, 1,
/*6653*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6656*/            OPC_MoveChild, 0,
/*6658*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6661*/            OPC_MoveChild, 0,
/*6663*/            OPC_CheckSame, 0,
/*6665*/            OPC_MoveParent,
/*6666*/            OPC_MoveChild, 1,
/*6668*/            OPC_CheckInteger, 8, 
/*6670*/            OPC_CheckType, MVT::i32,
/*6672*/            OPC_MoveParent,
/*6673*/            OPC_MoveParent,
/*6674*/            OPC_MoveParent,
/*6675*/            OPC_CheckType, MVT::i32,
/*6677*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6679*/            OPC_EmitInteger, MVT::i32, 14, 
/*6682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6695*/          0, /*End of Scope*/
/*6696*/        /*Scope*/ 94|128,1/*222*/, /*->6920*/
/*6698*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6704*/          OPC_MoveChild, 0,
/*6706*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6709*/          OPC_RecordChild0, // #0 = $Rm
/*6710*/          OPC_MoveChild, 1,
/*6712*/          OPC_CheckInteger, 8, 
/*6714*/          OPC_CheckType, MVT::i32,
/*6716*/          OPC_MoveParent,
/*6717*/          OPC_MoveParent,
/*6718*/          OPC_MoveParent,
/*6719*/          OPC_MoveChild, 1,
/*6721*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6724*/          OPC_MoveChild, 0,
/*6726*/          OPC_Scope, 95, /*->6823*/ // 2 children in Scope
/*6728*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6732*/            OPC_MoveChild, 0,
/*6734*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6737*/            OPC_MoveChild, 0,
/*6739*/            OPC_CheckSame, 0,
/*6741*/            OPC_MoveParent,
/*6742*/            OPC_MoveChild, 1,
/*6744*/            OPC_CheckInteger, 8, 
/*6746*/            OPC_CheckType, MVT::i32,
/*6748*/            OPC_MoveParent,
/*6749*/            OPC_MoveParent,
/*6750*/            OPC_MoveParent,
/*6751*/            OPC_MoveChild, 1,
/*6753*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6758*/            OPC_MoveChild, 0,
/*6760*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6763*/            OPC_MoveChild, 0,
/*6765*/            OPC_CheckSame, 0,
/*6767*/            OPC_MoveParent,
/*6768*/            OPC_MoveChild, 1,
/*6770*/            OPC_CheckInteger, 8, 
/*6772*/            OPC_CheckType, MVT::i32,
/*6774*/            OPC_MoveParent,
/*6775*/            OPC_MoveParent,
/*6776*/            OPC_MoveParent,
/*6777*/            OPC_MoveParent,
/*6778*/            OPC_MoveParent,
/*6779*/            OPC_MoveChild, 1,
/*6781*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6784*/            OPC_MoveChild, 0,
/*6786*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6789*/            OPC_MoveChild, 0,
/*6791*/            OPC_CheckSame, 0,
/*6793*/            OPC_MoveParent,
/*6794*/            OPC_MoveChild, 1,
/*6796*/            OPC_CheckInteger, 8, 
/*6798*/            OPC_CheckType, MVT::i32,
/*6800*/            OPC_MoveParent,
/*6801*/            OPC_MoveParent,
/*6802*/            OPC_MoveParent,
/*6803*/            OPC_CheckType, MVT::i32,
/*6805*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6807*/            OPC_EmitInteger, MVT::i32, 14, 
/*6810*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6813*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6823*/          /*Scope*/ 95, /*->6919*/
/*6824*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6829*/            OPC_MoveChild, 0,
/*6831*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6834*/            OPC_MoveChild, 0,
/*6836*/            OPC_CheckSame, 0,
/*6838*/            OPC_MoveParent,
/*6839*/            OPC_MoveChild, 1,
/*6841*/            OPC_CheckInteger, 8, 
/*6843*/            OPC_CheckType, MVT::i32,
/*6845*/            OPC_MoveParent,
/*6846*/            OPC_MoveParent,
/*6847*/            OPC_MoveParent,
/*6848*/            OPC_MoveChild, 1,
/*6850*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6854*/            OPC_MoveChild, 0,
/*6856*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6859*/            OPC_MoveChild, 0,
/*6861*/            OPC_CheckSame, 0,
/*6863*/            OPC_MoveParent,
/*6864*/            OPC_MoveChild, 1,
/*6866*/            OPC_CheckInteger, 8, 
/*6868*/            OPC_CheckType, MVT::i32,
/*6870*/            OPC_MoveParent,
/*6871*/            OPC_MoveParent,
/*6872*/            OPC_MoveParent,
/*6873*/            OPC_MoveParent,
/*6874*/            OPC_MoveParent,
/*6875*/            OPC_MoveChild, 1,
/*6877*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6880*/            OPC_MoveChild, 0,
/*6882*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6885*/            OPC_MoveChild, 0,
/*6887*/            OPC_CheckSame, 0,
/*6889*/            OPC_MoveParent,
/*6890*/            OPC_MoveChild, 1,
/*6892*/            OPC_CheckInteger, 8, 
/*6894*/            OPC_CheckType, MVT::i32,
/*6896*/            OPC_MoveParent,
/*6897*/            OPC_MoveParent,
/*6898*/            OPC_MoveParent,
/*6899*/            OPC_CheckType, MVT::i32,
/*6901*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6903*/            OPC_EmitInteger, MVT::i32, 14, 
/*6906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6919*/          0, /*End of Scope*/
/*6920*/        /*Scope*/ 95|128,1/*223*/, /*->7145*/
/*6922*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6927*/          OPC_MoveChild, 0,
/*6929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6932*/          OPC_RecordChild0, // #0 = $Rm
/*6933*/          OPC_MoveChild, 1,
/*6935*/          OPC_CheckInteger, 8, 
/*6937*/          OPC_CheckType, MVT::i32,
/*6939*/          OPC_MoveParent,
/*6940*/          OPC_MoveParent,
/*6941*/          OPC_MoveParent,
/*6942*/          OPC_MoveChild, 1,
/*6944*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6947*/          OPC_MoveChild, 0,
/*6949*/          OPC_Scope, 96, /*->7047*/ // 2 children in Scope
/*6951*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6955*/            OPC_MoveChild, 0,
/*6957*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6960*/            OPC_MoveChild, 0,
/*6962*/            OPC_CheckSame, 0,
/*6964*/            OPC_MoveParent,
/*6965*/            OPC_MoveChild, 1,
/*6967*/            OPC_CheckInteger, 8, 
/*6969*/            OPC_CheckType, MVT::i32,
/*6971*/            OPC_MoveParent,
/*6972*/            OPC_MoveParent,
/*6973*/            OPC_MoveParent,
/*6974*/            OPC_MoveChild, 1,
/*6976*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6982*/            OPC_MoveChild, 0,
/*6984*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6987*/            OPC_MoveChild, 0,
/*6989*/            OPC_CheckSame, 0,
/*6991*/            OPC_MoveParent,
/*6992*/            OPC_MoveChild, 1,
/*6994*/            OPC_CheckInteger, 8, 
/*6996*/            OPC_CheckType, MVT::i32,
/*6998*/            OPC_MoveParent,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveParent,
/*7001*/            OPC_MoveParent,
/*7002*/            OPC_MoveParent,
/*7003*/            OPC_MoveChild, 1,
/*7005*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7008*/            OPC_MoveChild, 0,
/*7010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7013*/            OPC_MoveChild, 0,
/*7015*/            OPC_CheckSame, 0,
/*7017*/            OPC_MoveParent,
/*7018*/            OPC_MoveChild, 1,
/*7020*/            OPC_CheckInteger, 8, 
/*7022*/            OPC_CheckType, MVT::i32,
/*7024*/            OPC_MoveParent,
/*7025*/            OPC_MoveParent,
/*7026*/            OPC_MoveParent,
/*7027*/            OPC_CheckType, MVT::i32,
/*7029*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7031*/            OPC_EmitInteger, MVT::i32, 14, 
/*7034*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7037*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7047*/          /*Scope*/ 96, /*->7144*/
/*7048*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7054*/            OPC_MoveChild, 0,
/*7056*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7059*/            OPC_MoveChild, 0,
/*7061*/            OPC_CheckSame, 0,
/*7063*/            OPC_MoveParent,
/*7064*/            OPC_MoveChild, 1,
/*7066*/            OPC_CheckInteger, 8, 
/*7068*/            OPC_CheckType, MVT::i32,
/*7070*/            OPC_MoveParent,
/*7071*/            OPC_MoveParent,
/*7072*/            OPC_MoveParent,
/*7073*/            OPC_MoveChild, 1,
/*7075*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*7079*/            OPC_MoveChild, 0,
/*7081*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7084*/            OPC_MoveChild, 0,
/*7086*/            OPC_CheckSame, 0,
/*7088*/            OPC_MoveParent,
/*7089*/            OPC_MoveChild, 1,
/*7091*/            OPC_CheckInteger, 8, 
/*7093*/            OPC_CheckType, MVT::i32,
/*7095*/            OPC_MoveParent,
/*7096*/            OPC_MoveParent,
/*7097*/            OPC_MoveParent,
/*7098*/            OPC_MoveParent,
/*7099*/            OPC_MoveParent,
/*7100*/            OPC_MoveChild, 1,
/*7102*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7105*/            OPC_MoveChild, 0,
/*7107*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7110*/            OPC_MoveChild, 0,
/*7112*/            OPC_CheckSame, 0,
/*7114*/            OPC_MoveParent,
/*7115*/            OPC_MoveChild, 1,
/*7117*/            OPC_CheckInteger, 8, 
/*7119*/            OPC_CheckType, MVT::i32,
/*7121*/            OPC_MoveParent,
/*7122*/            OPC_MoveParent,
/*7123*/            OPC_MoveParent,
/*7124*/            OPC_CheckType, MVT::i32,
/*7126*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7128*/            OPC_EmitInteger, MVT::i32, 14, 
/*7131*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7134*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7144*/          0, /*End of Scope*/
/*7145*/        /*Scope*/ 96|128,1/*224*/, /*->7371*/
/*7147*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*7151*/          OPC_MoveChild, 0,
/*7153*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7156*/          OPC_RecordChild0, // #0 = $Rm
/*7157*/          OPC_MoveChild, 1,
/*7159*/          OPC_CheckInteger, 8, 
/*7161*/          OPC_CheckType, MVT::i32,
/*7163*/          OPC_MoveParent,
/*7164*/          OPC_MoveParent,
/*7165*/          OPC_MoveParent,
/*7166*/          OPC_MoveChild, 1,
/*7168*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*7171*/          OPC_MoveChild, 0,
/*7173*/          OPC_Scope, 97, /*->7272*/ // 2 children in Scope
/*7175*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*7180*/            OPC_MoveChild, 0,
/*7182*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7185*/            OPC_MoveChild, 0,
/*7187*/            OPC_CheckSame, 0,
/*7189*/            OPC_MoveParent,
/*7190*/            OPC_MoveChild, 1,
/*7192*/            OPC_CheckInteger, 8, 
/*7194*/            OPC_CheckType, MVT::i32,
/*7196*/            OPC_MoveParent,
/*7197*/            OPC_MoveParent,
/*7198*/            OPC_MoveParent,
/*7199*/            OPC_MoveChild, 1,
/*7201*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7207*/            OPC_MoveChild, 0,
/*7209*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7212*/            OPC_MoveChild, 0,
/*7214*/            OPC_CheckSame, 0,
/*7216*/            OPC_MoveParent,
/*7217*/            OPC_MoveChild, 1,
/*7219*/            OPC_CheckInteger, 8, 
/*7221*/            OPC_CheckType, MVT::i32,
/*7223*/            OPC_MoveParent,
/*7224*/            OPC_MoveParent,
/*7225*/            OPC_MoveParent,
/*7226*/            OPC_MoveParent,
/*7227*/            OPC_MoveParent,
/*7228*/            OPC_MoveChild, 1,
/*7230*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7233*/            OPC_MoveChild, 0,
/*7235*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7238*/            OPC_MoveChild, 0,
/*7240*/            OPC_CheckSame, 0,
/*7242*/            OPC_MoveParent,
/*7243*/            OPC_MoveChild, 1,
/*7245*/            OPC_CheckInteger, 8, 
/*7247*/            OPC_CheckType, MVT::i32,
/*7249*/            OPC_MoveParent,
/*7250*/            OPC_MoveParent,
/*7251*/            OPC_MoveParent,
/*7252*/            OPC_CheckType, MVT::i32,
/*7254*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7256*/            OPC_EmitInteger, MVT::i32, 14, 
/*7259*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7262*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7272*/          /*Scope*/ 97, /*->7370*/
/*7273*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7279*/            OPC_MoveChild, 0,
/*7281*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7284*/            OPC_MoveChild, 0,
/*7286*/            OPC_CheckSame, 0,
/*7288*/            OPC_MoveParent,
/*7289*/            OPC_MoveChild, 1,
/*7291*/            OPC_CheckInteger, 8, 
/*7293*/            OPC_CheckType, MVT::i32,
/*7295*/            OPC_MoveParent,
/*7296*/            OPC_MoveParent,
/*7297*/            OPC_MoveParent,
/*7298*/            OPC_MoveChild, 1,
/*7300*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*7305*/            OPC_MoveChild, 0,
/*7307*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7310*/            OPC_MoveChild, 0,
/*7312*/            OPC_CheckSame, 0,
/*7314*/            OPC_MoveParent,
/*7315*/            OPC_MoveChild, 1,
/*7317*/            OPC_CheckInteger, 8, 
/*7319*/            OPC_CheckType, MVT::i32,
/*7321*/            OPC_MoveParent,
/*7322*/            OPC_MoveParent,
/*7323*/            OPC_MoveParent,
/*7324*/            OPC_MoveParent,
/*7325*/            OPC_MoveParent,
/*7326*/            OPC_MoveChild, 1,
/*7328*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7331*/            OPC_MoveChild, 0,
/*7333*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7336*/            OPC_MoveChild, 0,
/*7338*/            OPC_CheckSame, 0,
/*7340*/            OPC_MoveParent,
/*7341*/            OPC_MoveChild, 1,
/*7343*/            OPC_CheckInteger, 8, 
/*7345*/            OPC_CheckType, MVT::i32,
/*7347*/            OPC_MoveParent,
/*7348*/            OPC_MoveParent,
/*7349*/            OPC_MoveParent,
/*7350*/            OPC_CheckType, MVT::i32,
/*7352*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7354*/            OPC_EmitInteger, MVT::i32, 14, 
/*7357*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7360*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7370*/          0, /*End of Scope*/
/*7371*/        0, /*End of Scope*/
/*7372*/      /*Scope*/ 60, /*->7433*/
/*7373*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7377*/        OPC_RecordChild0, // #0 = $Rn
/*7378*/        OPC_MoveParent,
/*7379*/        OPC_MoveChild, 1,
/*7381*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7387*/        OPC_MoveChild, 0,
/*7389*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7392*/        OPC_RecordChild0, // #1 = $Rm
/*7393*/        OPC_RecordChild1, // #2 = $sh
/*7394*/        OPC_MoveChild, 1,
/*7396*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7399*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7401*/        OPC_CheckType, MVT::i32,
/*7403*/        OPC_MoveParent,
/*7404*/        OPC_MoveParent,
/*7405*/        OPC_MoveParent,
/*7406*/        OPC_CheckType, MVT::i32,
/*7408*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7410*/        OPC_EmitConvertToTarget, 2,
/*7412*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7415*/        OPC_EmitInteger, MVT::i32, 14, 
/*7418*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7433*/      /*Scope*/ 106, /*->7540*/
/*7434*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7440*/        OPC_RecordChild0, // #0 = $Rn
/*7441*/        OPC_MoveParent,
/*7442*/        OPC_MoveChild, 1,
/*7444*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7448*/        OPC_MoveChild, 0,
/*7450*/        OPC_SwitchOpcode /*2 cases */, 41,  TARGET_VAL(ISD::SRA),// ->7495
/*7454*/          OPC_RecordChild0, // #1 = $Rm
/*7455*/          OPC_RecordChild1, // #2 = $sh
/*7456*/          OPC_MoveChild, 1,
/*7458*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7461*/          OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7463*/          OPC_CheckType, MVT::i32,
/*7465*/          OPC_MoveParent,
/*7466*/          OPC_MoveParent,
/*7467*/          OPC_MoveParent,
/*7468*/          OPC_CheckType, MVT::i32,
/*7470*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7472*/          OPC_EmitConvertToTarget, 2,
/*7474*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7477*/          OPC_EmitInteger, MVT::i32, 14, 
/*7480*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7483*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$Rn, GPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                /*SwitchOpcode*/ 41,  TARGET_VAL(ISD::SRL),// ->7539
/*7498*/          OPC_RecordChild0, // #1 = $src2
/*7499*/          OPC_RecordChild1, // #2 = $sh
/*7500*/          OPC_MoveChild, 1,
/*7502*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7505*/          OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7507*/          OPC_CheckType, MVT::i32,
/*7509*/          OPC_MoveParent,
/*7510*/          OPC_MoveParent,
/*7511*/          OPC_MoveParent,
/*7512*/          OPC_CheckType, MVT::i32,
/*7514*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7516*/          OPC_EmitConvertToTarget, 2,
/*7518*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7521*/          OPC_EmitInteger, MVT::i32, 14, 
/*7524*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7527*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
                0, // EndSwitchOpcode
/*7540*/      /*Scope*/ 60, /*->7601*/
/*7541*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7545*/        OPC_RecordChild0, // #0 = $Rn
/*7546*/        OPC_MoveParent,
/*7547*/        OPC_MoveChild, 1,
/*7549*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7555*/        OPC_MoveChild, 0,
/*7557*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7560*/        OPC_RecordChild0, // #1 = $Rm
/*7561*/        OPC_RecordChild1, // #2 = $sh
/*7562*/        OPC_MoveChild, 1,
/*7564*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7567*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7569*/        OPC_CheckType, MVT::i32,
/*7571*/        OPC_MoveParent,
/*7572*/        OPC_MoveParent,
/*7573*/        OPC_MoveParent,
/*7574*/        OPC_CheckType, MVT::i32,
/*7576*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7578*/        OPC_EmitConvertToTarget, 2,
/*7580*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7583*/        OPC_EmitInteger, MVT::i32, 14, 
/*7586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7601*/      /*Scope*/ 36|128,1/*164*/, /*->7767*/
/*7603*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7609*/        OPC_Scope, 100, /*->7711*/ // 2 children in Scope
/*7611*/          OPC_RecordChild0, // #0 = $Rn
/*7612*/          OPC_MoveParent,
/*7613*/          OPC_MoveChild, 1,
/*7615*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7619*/          OPC_MoveChild, 0,
/*7621*/          OPC_SwitchOpcode /*2 cases */, 41,  TARGET_VAL(ISD::SRA),// ->7666
/*7625*/            OPC_RecordChild0, // #1 = $Rm
/*7626*/            OPC_RecordChild1, // #2 = $sh
/*7627*/            OPC_MoveChild, 1,
/*7629*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7632*/            OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7634*/            OPC_CheckType, MVT::i32,
/*7636*/            OPC_MoveParent,
/*7637*/            OPC_MoveParent,
/*7638*/            OPC_MoveParent,
/*7639*/            OPC_CheckType, MVT::i32,
/*7641*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7643*/            OPC_EmitConvertToTarget, 2,
/*7645*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7648*/            OPC_EmitInteger, MVT::i32, 14, 
/*7651*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7654*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                  /*SwitchOpcode*/ 41,  TARGET_VAL(ISD::SRL),// ->7710
/*7669*/            OPC_RecordChild0, // #1 = $src2
/*7670*/            OPC_RecordChild1, // #2 = $sh
/*7671*/            OPC_MoveChild, 1,
/*7673*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7676*/            OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7678*/            OPC_CheckType, MVT::i32,
/*7680*/            OPC_MoveParent,
/*7681*/            OPC_MoveParent,
/*7682*/            OPC_MoveParent,
/*7683*/            OPC_CheckType, MVT::i32,
/*7685*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7687*/            OPC_EmitConvertToTarget, 2,
/*7689*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7692*/            OPC_EmitInteger, MVT::i32, 14, 
/*7695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7698*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
                  0, // EndSwitchOpcode
/*7711*/        /*Scope*/ 54, /*->7766*/
/*7712*/          OPC_MoveChild, 0,
/*7714*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7717*/          OPC_RecordChild0, // #0 = $Rm
/*7718*/          OPC_RecordChild1, // #1 = $sh
/*7719*/          OPC_MoveChild, 1,
/*7721*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7724*/          OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7726*/          OPC_CheckType, MVT::i32,
/*7728*/          OPC_MoveParent,
/*7729*/          OPC_MoveParent,
/*7730*/          OPC_MoveParent,
/*7731*/          OPC_MoveChild, 1,
/*7733*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7737*/          OPC_RecordChild0, // #2 = $Rn
/*7738*/          OPC_MoveParent,
/*7739*/          OPC_CheckType, MVT::i32,
/*7741*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7743*/          OPC_EmitConvertToTarget, 1,
/*7745*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7748*/          OPC_EmitInteger, MVT::i32, 14, 
/*7751*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7754*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7766*/        0, /*End of Scope*/
/*7767*/      /*Scope*/ 60, /*->7828*/
/*7768*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7772*/        OPC_MoveChild, 0,
/*7774*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7777*/        OPC_RecordChild0, // #0 = $Rm
/*7778*/        OPC_RecordChild1, // #1 = $sh
/*7779*/        OPC_MoveChild, 1,
/*7781*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7784*/        OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7786*/        OPC_CheckType, MVT::i32,
/*7788*/        OPC_MoveParent,
/*7789*/        OPC_MoveParent,
/*7790*/        OPC_MoveParent,
/*7791*/        OPC_MoveChild, 1,
/*7793*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7799*/        OPC_RecordChild0, // #2 = $Rn
/*7800*/        OPC_MoveParent,
/*7801*/        OPC_CheckType, MVT::i32,
/*7803*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7805*/        OPC_EmitConvertToTarget, 1,
/*7807*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7810*/        OPC_EmitInteger, MVT::i32, 14, 
/*7813*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7816*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (or:i32 (and:i32 (sra:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32), (and:i32 GPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPR:i32:$Rn, GPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
/*7828*/      /*Scope*/ 60, /*->7889*/
/*7829*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7835*/        OPC_MoveChild, 0,
/*7837*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7840*/        OPC_RecordChild0, // #0 = $Rm
/*7841*/        OPC_RecordChild1, // #1 = $sh
/*7842*/        OPC_MoveChild, 1,
/*7844*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7847*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7849*/        OPC_CheckType, MVT::i32,
/*7851*/        OPC_MoveParent,
/*7852*/        OPC_MoveParent,
/*7853*/        OPC_MoveParent,
/*7854*/        OPC_MoveChild, 1,
/*7856*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7860*/        OPC_RecordChild0, // #2 = $Rn
/*7861*/        OPC_MoveParent,
/*7862*/        OPC_CheckType, MVT::i32,
/*7864*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7866*/        OPC_EmitConvertToTarget, 1,
/*7868*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7871*/        OPC_EmitInteger, MVT::i32, 14, 
/*7874*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7877*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7889*/      /*Scope*/ 17|128,1/*145*/, /*->8036*/
/*7891*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7895*/        OPC_MoveChild, 0,
/*7897*/        OPC_SwitchOpcode /*2 cases */, 51,  TARGET_VAL(ISD::SRA),// ->7952
/*7901*/          OPC_RecordChild0, // #0 = $Rm
/*7902*/          OPC_RecordChild1, // #1 = $sh
/*7903*/          OPC_MoveChild, 1,
/*7905*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7908*/          OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7910*/          OPC_CheckType, MVT::i32,
/*7912*/          OPC_MoveParent,
/*7913*/          OPC_MoveParent,
/*7914*/          OPC_MoveParent,
/*7915*/          OPC_MoveChild, 1,
/*7917*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7923*/          OPC_RecordChild0, // #2 = $Rn
/*7924*/          OPC_MoveParent,
/*7925*/          OPC_CheckType, MVT::i32,
/*7927*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7929*/          OPC_EmitConvertToTarget, 1,
/*7931*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7934*/          OPC_EmitInteger, MVT::i32, 14, 
/*7937*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7940*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                /*SwitchOpcode*/ 80,  TARGET_VAL(ISD::SRL),// ->8035
/*7955*/          OPC_RecordChild0, // #0 = $src2
/*7956*/          OPC_RecordChild1, // #1 = $sh
/*7957*/          OPC_MoveChild, 1,
/*7959*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7962*/          OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7964*/          OPC_CheckType, MVT::i32,
/*7966*/          OPC_MoveParent,
/*7967*/          OPC_MoveParent,
/*7968*/          OPC_MoveParent,
/*7969*/          OPC_MoveChild, 1,
/*7971*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7977*/          OPC_RecordChild0, // #2 = $src1
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_CheckType, MVT::i32,
/*7981*/          OPC_Scope, 25, /*->8008*/ // 2 children in Scope
/*7983*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7985*/            OPC_EmitConvertToTarget, 1,
/*7987*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7990*/            OPC_EmitInteger, MVT::i32, 14, 
/*7993*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7996*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
/*8008*/          /*Scope*/ 25, /*->8034*/
/*8009*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8011*/            OPC_EmitConvertToTarget, 1,
/*8013*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8016*/            OPC_EmitInteger, MVT::i32, 14, 
/*8019*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8022*/            OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
/*8034*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
/*8036*/      0, /*End of Scope*/
/*8037*/    /*Scope*/ 51, /*->8089*/
/*8038*/      OPC_RecordChild0, // #0 = $Rn
/*8039*/      OPC_MoveChild, 1,
/*8041*/      OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8044*/      OPC_RecordChild0, // #1 = $ShiftedRm
/*8045*/      OPC_MoveChild, 1,
/*8047*/      OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8058*/      OPC_MoveParent,
/*8059*/      OPC_MoveParent,
/*8060*/      OPC_CheckType, MVT::i32,
/*8062*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8064*/      OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*8067*/      OPC_EmitInteger, MVT::i32, 14, 
/*8070*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8073*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8076*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8089*/    /*Scope*/ 98|128,4/*610*/, /*->8701*/
/*8091*/      OPC_MoveChild, 0,
/*8093*/      OPC_Scope, 49, /*->8144*/ // 10 children in Scope
/*8095*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8098*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*8099*/        OPC_MoveChild, 1,
/*8101*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8112*/        OPC_MoveParent,
/*8113*/        OPC_MoveParent,
/*8114*/        OPC_RecordChild1, // #1 = $Rn
/*8115*/        OPC_CheckType, MVT::i32,
/*8117*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8119*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*8122*/        OPC_EmitInteger, MVT::i32, 14, 
/*8125*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8128*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8131*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8144*/      /*Scope*/ 68, /*->8213*/
/*8145*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8149*/        OPC_RecordChild0, // #0 = $Rn
/*8150*/        OPC_MoveParent,
/*8151*/        OPC_MoveChild, 1,
/*8153*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8159*/        OPC_RecordChild0, // #1 = $Rm
/*8160*/        OPC_MoveParent,
/*8161*/        OPC_CheckType, MVT::i32,
/*8163*/        OPC_Scope, 23, /*->8188*/ // 2 children in Scope
/*8165*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8167*/          OPC_EmitInteger, MVT::i32, 0, 
/*8170*/          OPC_EmitInteger, MVT::i32, 14, 
/*8173*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (and:i32 GPR:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*8188*/        /*Scope*/ 23, /*->8212*/
/*8189*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8191*/          OPC_EmitInteger, MVT::i32, 0, 
/*8194*/          OPC_EmitInteger, MVT::i32, 14, 
/*8197*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8200*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*8212*/        0, /*End of Scope*/
/*8213*/      /*Scope*/ 68, /*->8282*/
/*8214*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8220*/        OPC_RecordChild0, // #0 = $src2
/*8221*/        OPC_MoveParent,
/*8222*/        OPC_MoveChild, 1,
/*8224*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8228*/        OPC_RecordChild0, // #1 = $src1
/*8229*/        OPC_MoveParent,
/*8230*/        OPC_CheckType, MVT::i32,
/*8232*/        OPC_Scope, 23, /*->8257*/ // 2 children in Scope
/*8234*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8236*/          OPC_EmitInteger, MVT::i32, 0, 
/*8239*/          OPC_EmitInteger, MVT::i32, 14, 
/*8242*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8245*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*8257*/        /*Scope*/ 23, /*->8281*/
/*8258*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8260*/          OPC_EmitInteger, MVT::i32, 0, 
/*8263*/          OPC_EmitInteger, MVT::i32, 14, 
/*8266*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8269*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rm, 4294901760:i32), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*8281*/        0, /*End of Scope*/
/*8282*/      /*Scope*/ 51, /*->8334*/
/*8283*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8287*/        OPC_RecordChild0, // #0 = $Rn
/*8288*/        OPC_MoveParent,
/*8289*/        OPC_MoveChild, 1,
/*8291*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8294*/        OPC_RecordChild0, // #1 = $Rm
/*8295*/        OPC_RecordChild1, // #2 = $sh
/*8296*/        OPC_MoveChild, 1,
/*8298*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8301*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8303*/        OPC_CheckType, MVT::i32,
/*8305*/        OPC_MoveParent,
/*8306*/        OPC_MoveParent,
/*8307*/        OPC_CheckType, MVT::i32,
/*8309*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8311*/        OPC_EmitConvertToTarget, 2,
/*8313*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8316*/        OPC_EmitInteger, MVT::i32, 14, 
/*8319*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8322*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8334*/      /*Scope*/ 53, /*->8388*/
/*8335*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8341*/        OPC_RecordChild0, // #0 = $src1
/*8342*/        OPC_MoveParent,
/*8343*/        OPC_MoveChild, 1,
/*8345*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8348*/        OPC_RecordChild0, // #1 = $src2
/*8349*/        OPC_RecordChild1, // #2 = $sh
/*8350*/        OPC_MoveChild, 1,
/*8352*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8355*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8357*/        OPC_CheckType, MVT::i32,
/*8359*/        OPC_MoveParent,
/*8360*/        OPC_MoveParent,
/*8361*/        OPC_CheckType, MVT::i32,
/*8363*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8365*/        OPC_EmitConvertToTarget, 2,
/*8367*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8370*/        OPC_EmitInteger, MVT::i32, 14, 
/*8373*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8376*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8388*/      /*Scope*/ 51, /*->8440*/
/*8389*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8393*/        OPC_RecordChild0, // #0 = $src1
/*8394*/        OPC_MoveParent,
/*8395*/        OPC_MoveChild, 1,
/*8397*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8400*/        OPC_RecordChild0, // #1 = $src2
/*8401*/        OPC_RecordChild1, // #2 = $sh
/*8402*/        OPC_MoveChild, 1,
/*8404*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8407*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8409*/        OPC_CheckType, MVT::i32,
/*8411*/        OPC_MoveParent,
/*8412*/        OPC_MoveParent,
/*8413*/        OPC_CheckType, MVT::i32,
/*8415*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8417*/        OPC_EmitConvertToTarget, 2,
/*8419*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8422*/        OPC_EmitInteger, MVT::i32, 14, 
/*8425*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8428*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8440*/      /*Scope*/ 53, /*->8494*/
/*8441*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8447*/        OPC_RecordChild0, // #0 = $src1
/*8448*/        OPC_MoveParent,
/*8449*/        OPC_MoveChild, 1,
/*8451*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8454*/        OPC_RecordChild0, // #1 = $src2
/*8455*/        OPC_RecordChild1, // #2 = $sh
/*8456*/        OPC_MoveChild, 1,
/*8458*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8461*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8463*/        OPC_CheckType, MVT::i32,
/*8465*/        OPC_MoveParent,
/*8466*/        OPC_MoveParent,
/*8467*/        OPC_CheckType, MVT::i32,
/*8469*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8471*/        OPC_EmitConvertToTarget, 2,
/*8473*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8476*/        OPC_EmitInteger, MVT::i32, 14, 
/*8479*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8482*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8494*/      /*Scope*/ 80, /*->8575*/
/*8495*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8498*/        OPC_RecordChild0, // #0 = $src2
/*8499*/        OPC_RecordChild1, // #1 = $sh
/*8500*/        OPC_MoveChild, 1,
/*8502*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8505*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8507*/        OPC_CheckType, MVT::i32,
/*8509*/        OPC_MoveParent,
/*8510*/        OPC_MoveParent,
/*8511*/        OPC_MoveChild, 1,
/*8513*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8517*/        OPC_RecordChild0, // #2 = $src1
/*8518*/        OPC_MoveParent,
/*8519*/        OPC_CheckType, MVT::i32,
/*8521*/        OPC_Scope, 25, /*->8548*/ // 2 children in Scope
/*8523*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8525*/          OPC_EmitConvertToTarget, 1,
/*8527*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8530*/          OPC_EmitInteger, MVT::i32, 14, 
/*8533*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8536*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8548*/        /*Scope*/ 25, /*->8574*/
/*8549*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8551*/          OPC_EmitConvertToTarget, 1,
/*8553*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8556*/          OPC_EmitInteger, MVT::i32, 14, 
/*8559*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8562*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8574*/        0, /*End of Scope*/
/*8575*/      /*Scope*/ 82, /*->8658*/
/*8576*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8579*/        OPC_RecordChild0, // #0 = $src2
/*8580*/        OPC_RecordChild1, // #1 = $sh
/*8581*/        OPC_MoveChild, 1,
/*8583*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8586*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8588*/        OPC_CheckType, MVT::i32,
/*8590*/        OPC_MoveParent,
/*8591*/        OPC_MoveParent,
/*8592*/        OPC_MoveChild, 1,
/*8594*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8600*/        OPC_RecordChild0, // #2 = $src1
/*8601*/        OPC_MoveParent,
/*8602*/        OPC_CheckType, MVT::i32,
/*8604*/        OPC_Scope, 25, /*->8631*/ // 2 children in Scope
/*8606*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8608*/          OPC_EmitConvertToTarget, 1,
/*8610*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8613*/          OPC_EmitInteger, MVT::i32, 14, 
/*8616*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8619*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8631*/        /*Scope*/ 25, /*->8657*/
/*8632*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8634*/          OPC_EmitConvertToTarget, 1,
/*8636*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8639*/          OPC_EmitInteger, MVT::i32, 14, 
/*8642*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8645*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8657*/        0, /*End of Scope*/
/*8658*/      /*Scope*/ 41, /*->8700*/
/*8659*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8663*/        OPC_RecordChild0, // #0 = $src
/*8664*/        OPC_MoveParent,
/*8665*/        OPC_RecordChild1, // #1 = $imm
/*8666*/        OPC_MoveChild, 1,
/*8668*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8671*/        OPC_CheckPredicate, 4, // Predicate_lo16AllZero
/*8673*/        OPC_MoveParent,
/*8674*/        OPC_CheckType, MVT::i32,
/*8676*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*8678*/        OPC_EmitConvertToTarget, 1,
/*8680*/        OPC_EmitNodeXForm, 2, 2, // hi16
/*8683*/        OPC_EmitInteger, MVT::i32, 14, 
/*8686*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8689*/        OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*8700*/      0, /*End of Scope*/
/*8701*/    /*Scope*/ 32, /*->8734*/
/*8702*/      OPC_RecordChild0, // #0 = $Rn
/*8703*/      OPC_RecordChild1, // #1 = $shift
/*8704*/      OPC_CheckType, MVT::i32,
/*8706*/      OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*8708*/      OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*8711*/      OPC_EmitInteger, MVT::i32, 14, 
/*8714*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8717*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8720*/      OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*8734*/    /*Scope*/ 43, /*->8778*/
/*8735*/      OPC_MoveChild, 0,
/*8737*/      OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8741*/      OPC_RecordChild0, // #0 = $src
/*8742*/      OPC_MoveParent,
/*8743*/      OPC_RecordChild1, // #1 = $imm
/*8744*/      OPC_MoveChild, 1,
/*8746*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8749*/      OPC_CheckPredicate, 4, // Predicate_lo16AllZero
/*8751*/      OPC_MoveParent,
/*8752*/      OPC_CheckType, MVT::i32,
/*8754*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8756*/      OPC_EmitConvertToTarget, 1,
/*8758*/      OPC_EmitNodeXForm, 2, 2, // hi16
/*8761*/      OPC_EmitInteger, MVT::i32, 14, 
/*8764*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8767*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*8778*/    /*Scope*/ 21|128,1/*149*/, /*->8929*/
/*8780*/      OPC_RecordChild0, // #0 = $Rn
/*8781*/      OPC_Scope, 56, /*->8839*/ // 3 children in Scope
/*8783*/        OPC_MoveChild, 1,
/*8785*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8788*/        OPC_RecordChild0, // #1 = $imm
/*8789*/        OPC_MoveChild, 0,
/*8791*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8794*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8796*/        OPC_MoveParent,
/*8797*/        OPC_MoveChild, 1,
/*8799*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8810*/        OPC_MoveParent,
/*8811*/        OPC_MoveParent,
/*8812*/        OPC_CheckType, MVT::i32,
/*8814*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8816*/        OPC_EmitConvertToTarget, 1,
/*8818*/        OPC_EmitInteger, MVT::i32, 14, 
/*8821*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8824*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8827*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8839*/      /*Scope*/ 31, /*->8871*/
/*8840*/        OPC_RecordChild1, // #1 = $Rn
/*8841*/        OPC_CheckType, MVT::i32,
/*8843*/        OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*8845*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*8848*/        OPC_EmitInteger, MVT::i32, 14, 
/*8851*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8854*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8857*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*8871*/      /*Scope*/ 56, /*->8928*/
/*8872*/        OPC_MoveChild, 1,
/*8874*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8877*/        OPC_MoveChild, 0,
/*8879*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8890*/        OPC_MoveParent,
/*8891*/        OPC_RecordChild1, // #1 = $imm
/*8892*/        OPC_MoveChild, 1,
/*8894*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8897*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8899*/        OPC_MoveParent,
/*8900*/        OPC_MoveParent,
/*8901*/        OPC_CheckType, MVT::i32,
/*8903*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8905*/        OPC_EmitConvertToTarget, 1,
/*8907*/        OPC_EmitInteger, MVT::i32, 14, 
/*8910*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8916*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8928*/      0, /*End of Scope*/
/*8929*/    /*Scope*/ 113, /*->9043*/
/*8930*/      OPC_MoveChild, 0,
/*8932*/      OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8935*/      OPC_Scope, 52, /*->8989*/ // 2 children in Scope
/*8937*/        OPC_RecordChild0, // #0 = $imm
/*8938*/        OPC_MoveChild, 0,
/*8940*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8943*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8945*/        OPC_MoveParent,
/*8946*/        OPC_MoveChild, 1,
/*8948*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8959*/        OPC_MoveParent,
/*8960*/        OPC_MoveParent,
/*8961*/        OPC_RecordChild1, // #1 = $Rn
/*8962*/        OPC_CheckType, MVT::i32,
/*8964*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8966*/        OPC_EmitConvertToTarget, 0,
/*8968*/        OPC_EmitInteger, MVT::i32, 14, 
/*8971*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8974*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8989*/      /*Scope*/ 52, /*->9042*/
/*8990*/        OPC_MoveChild, 0,
/*8992*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9003*/        OPC_MoveParent,
/*9004*/        OPC_RecordChild1, // #0 = $imm
/*9005*/        OPC_MoveChild, 1,
/*9007*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9010*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*9012*/        OPC_MoveParent,
/*9013*/        OPC_MoveParent,
/*9014*/        OPC_RecordChild1, // #1 = $Rn
/*9015*/        OPC_CheckType, MVT::i32,
/*9017*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9019*/        OPC_EmitConvertToTarget, 0,
/*9021*/        OPC_EmitInteger, MVT::i32, 14, 
/*9024*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9027*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9030*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*9042*/      0, /*End of Scope*/
/*9043*/    /*Scope*/ 110, /*->9154*/
/*9044*/      OPC_RecordChild0, // #0 = $Rn
/*9045*/      OPC_Scope, 59, /*->9106*/ // 2 children in Scope
/*9047*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*9048*/        OPC_CheckType, MVT::i32,
/*9050*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9052*/        OPC_Scope, 25, /*->9079*/ // 2 children in Scope
/*9054*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*9057*/          OPC_EmitInteger, MVT::i32, 14, 
/*9060*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9063*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9066*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*9079*/        /*Scope*/ 25, /*->9105*/
/*9080*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*9083*/          OPC_EmitInteger, MVT::i32, 14, 
/*9086*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9089*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9092*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*9105*/        0, /*End of Scope*/
/*9106*/      /*Scope*/ 46, /*->9153*/
/*9107*/        OPC_MoveChild, 1,
/*9109*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9112*/        OPC_RecordChild0, // #1 = $Rm
/*9113*/        OPC_MoveChild, 1,
/*9115*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9126*/        OPC_MoveParent,
/*9127*/        OPC_MoveParent,
/*9128*/        OPC_CheckType, MVT::i32,
/*9130*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9132*/        OPC_EmitInteger, MVT::i32, 14, 
/*9135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9138*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9141*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*9153*/      0, /*End of Scope*/
/*9154*/    /*Scope*/ 47, /*->9202*/
/*9155*/      OPC_MoveChild, 0,
/*9157*/      OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9160*/      OPC_RecordChild0, // #0 = $Rm
/*9161*/      OPC_MoveChild, 1,
/*9163*/      OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9174*/      OPC_MoveParent,
/*9175*/      OPC_MoveParent,
/*9176*/      OPC_RecordChild1, // #1 = $Rn
/*9177*/      OPC_CheckType, MVT::i32,
/*9179*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9181*/      OPC_EmitInteger, MVT::i32, 14, 
/*9184*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9187*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9190*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
              // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
              // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*9202*/    /*Scope*/ 61, /*->9264*/
/*9203*/      OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9209*/      OPC_RecordChild0, // #0 = $src
/*9210*/      OPC_CheckType, MVT::i32,
/*9212*/      OPC_Scope, 24, /*->9238*/ // 2 children in Scope
/*9214*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*9216*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*9221*/        OPC_EmitInteger, MVT::i32, 14, 
/*9224*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9227*/        OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*9238*/      /*Scope*/ 24, /*->9263*/
/*9239*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9241*/        OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*9246*/        OPC_EmitInteger, MVT::i32, 14, 
/*9249*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9252*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*9263*/      0, /*End of Scope*/
/*9264*/    /*Scope*/ 57|128,1/*185*/, /*->9451*/
/*9266*/      OPC_RecordChild0, // #0 = $Rn
/*9267*/      OPC_RecordChild1, // #1 = $imm
/*9268*/      OPC_Scope, 103, /*->9373*/ // 2 children in Scope
/*9270*/        OPC_MoveChild, 1,
/*9272*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9275*/        OPC_Scope, 30, /*->9307*/ // 3 children in Scope
/*9277*/          OPC_CheckPredicate, 6, // Predicate_so_imm
/*9279*/          OPC_MoveParent,
/*9280*/          OPC_CheckType, MVT::i32,
/*9282*/          OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*9284*/          OPC_EmitConvertToTarget, 1,
/*9286*/          OPC_EmitInteger, MVT::i32, 14, 
/*9289*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9292*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9295*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*9307*/        /*Scope*/ 30, /*->9338*/
/*9308*/          OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*9310*/          OPC_MoveParent,
/*9311*/          OPC_CheckType, MVT::i32,
/*9313*/          OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9315*/          OPC_EmitConvertToTarget, 1,
/*9317*/          OPC_EmitInteger, MVT::i32, 14, 
/*9320*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9323*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9326*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*9338*/        /*Scope*/ 33, /*->9372*/
/*9339*/          OPC_CheckPredicate, 7, // Predicate_t2_so_imm_not
/*9341*/          OPC_MoveParent,
/*9342*/          OPC_CheckType, MVT::i32,
/*9344*/          OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9346*/          OPC_EmitConvertToTarget, 1,
/*9348*/          OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*9351*/          OPC_EmitInteger, MVT::i32, 14, 
/*9354*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9357*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9360*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*9372*/        0, /*End of Scope*/
/*9373*/      /*Scope*/ 76, /*->9450*/
/*9374*/        OPC_CheckType, MVT::i32,
/*9376*/        OPC_Scope, 23, /*->9401*/ // 3 children in Scope
/*9378*/          OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*9380*/          OPC_EmitInteger, MVT::i32, 14, 
/*9383*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9386*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9389*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*9401*/        /*Scope*/ 23, /*->9425*/
/*9402*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*9404*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*9407*/          OPC_EmitInteger, MVT::i32, 14, 
/*9410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*9425*/        /*Scope*/ 23, /*->9449*/
/*9426*/          OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9428*/          OPC_EmitInteger, MVT::i32, 14, 
/*9431*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9434*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9437*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*9449*/        0, /*End of Scope*/
/*9450*/      0, /*End of Scope*/
/*9451*/    /*Scope*/ 29|128,13/*1693*/, /*->11146*/
/*9453*/      OPC_MoveChild, 0,
/*9455*/      OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9458*/      OPC_Scope, 46|128,5/*686*/, /*->10147*/ // 4 children in Scope
/*9461*/        OPC_RecordChild0, // #0 = $Vn
/*9462*/        OPC_Scope, 102|128,3/*486*/, /*->9951*/ // 2 children in Scope
/*9465*/          OPC_RecordChild1, // #1 = $src1
/*9466*/          OPC_MoveParent,
/*9467*/          OPC_MoveChild, 1,
/*9469*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9472*/          OPC_Scope, 12|128,1/*140*/, /*->9615*/ // 4 children in Scope
/*9475*/            OPC_RecordChild0, // #2 = $Vm
/*9476*/            OPC_MoveChild, 1,
/*9478*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9481*/            OPC_MoveChild, 0,
/*9483*/            OPC_Scope, 79, /*->9564*/ // 2 children in Scope
/*9485*/              OPC_CheckSame, 1,
/*9487*/              OPC_MoveParent,
/*9488*/              OPC_MoveChild, 1,
/*9490*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9493*/              OPC_MoveChild, 0,
/*9495*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9498*/              OPC_MoveChild, 0,
/*9500*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9503*/              OPC_MoveParent,
/*9504*/              OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*9506*/              OPC_SwitchType /*2 cases */, 26,  MVT::v8i8,// ->9535
/*9509*/                OPC_MoveParent,
/*9510*/                OPC_MoveParent,
/*9511*/                OPC_MoveParent,
/*9512*/                OPC_MoveParent,
/*9513*/                OPC_CheckType, MVT::v2i32,
/*9515*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9517*/                OPC_EmitInteger, MVT::i32, 14, 
/*9520*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9523*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                      /*SwitchType*/ 26,  MVT::v16i8,// ->9563
/*9537*/                OPC_MoveParent,
/*9538*/                OPC_MoveParent,
/*9539*/                OPC_MoveParent,
/*9540*/                OPC_MoveParent,
/*9541*/                OPC_CheckType, MVT::v4i32,
/*9543*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9545*/                OPC_EmitInteger, MVT::i32, 14, 
/*9548*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9551*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                      0, // EndSwitchType
/*9564*/            /*Scope*/ 49, /*->9614*/
/*9565*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9568*/              OPC_MoveChild, 0,
/*9570*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9573*/              OPC_MoveChild, 0,
/*9575*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9578*/              OPC_MoveParent,
/*9579*/              OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*9581*/              OPC_CheckType, MVT::v8i8,
/*9583*/              OPC_MoveParent,
/*9584*/              OPC_MoveParent,
/*9585*/              OPC_MoveChild, 1,
/*9587*/              OPC_CheckSame, 1,
/*9589*/              OPC_MoveParent,
/*9590*/              OPC_MoveParent,
/*9591*/              OPC_MoveParent,
/*9592*/              OPC_CheckType, MVT::v2i32,
/*9594*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9596*/              OPC_EmitInteger, MVT::i32, 14, 
/*9599*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9602*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9614*/            0, /*End of Scope*/
/*9615*/          /*Scope*/ 111, /*->9727*/
/*9616*/            OPC_MoveChild, 0,
/*9618*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9621*/            OPC_MoveChild, 0,
/*9623*/            OPC_Scope, 50, /*->9675*/ // 2 children in Scope
/*9625*/              OPC_CheckSame, 1,
/*9627*/              OPC_MoveParent,
/*9628*/              OPC_MoveChild, 1,
/*9630*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9633*/              OPC_MoveChild, 0,
/*9635*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9638*/              OPC_MoveChild, 0,
/*9640*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9643*/              OPC_MoveParent,
/*9644*/              OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*9646*/              OPC_CheckType, MVT::v8i8,
/*9648*/              OPC_MoveParent,
/*9649*/              OPC_MoveParent,
/*9650*/              OPC_MoveParent,
/*9651*/              OPC_RecordChild1, // #2 = $Vm
/*9652*/              OPC_MoveParent,
/*9653*/              OPC_CheckType, MVT::v2i32,
/*9655*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9657*/              OPC_EmitInteger, MVT::i32, 14, 
/*9660*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9663*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9675*/            /*Scope*/ 50, /*->9726*/
/*9676*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9679*/              OPC_MoveChild, 0,
/*9681*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9684*/              OPC_MoveChild, 0,
/*9686*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9689*/              OPC_MoveParent,
/*9690*/              OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*9692*/              OPC_CheckType, MVT::v8i8,
/*9694*/              OPC_MoveParent,
/*9695*/              OPC_MoveParent,
/*9696*/              OPC_MoveChild, 1,
/*9698*/              OPC_CheckSame, 1,
/*9700*/              OPC_MoveParent,
/*9701*/              OPC_MoveParent,
/*9702*/              OPC_RecordChild1, // #2 = $Vm
/*9703*/              OPC_MoveParent,
/*9704*/              OPC_CheckType, MVT::v2i32,
/*9706*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9708*/              OPC_EmitInteger, MVT::i32, 14, 
/*9711*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9714*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9726*/            0, /*End of Scope*/
/*9727*/          /*Scope*/ 110, /*->9838*/
/*9728*/            OPC_RecordChild0, // #2 = $Vm
/*9729*/            OPC_MoveChild, 1,
/*9731*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9734*/            OPC_MoveChild, 0,
/*9736*/            OPC_Scope, 49, /*->9787*/ // 2 children in Scope
/*9738*/              OPC_CheckSame, 0,
/*9740*/              OPC_MoveParent,
/*9741*/              OPC_MoveChild, 1,
/*9743*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9746*/              OPC_MoveChild, 0,
/*9748*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9751*/              OPC_MoveChild, 0,
/*9753*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9756*/              OPC_MoveParent,
/*9757*/              OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*9759*/              OPC_CheckType, MVT::v8i8,
/*9761*/              OPC_MoveParent,
/*9762*/              OPC_MoveParent,
/*9763*/              OPC_MoveParent,
/*9764*/              OPC_MoveParent,
/*9765*/              OPC_CheckType, MVT::v2i32,
/*9767*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9769*/              OPC_EmitInteger, MVT::i32, 14, 
/*9772*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9775*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9787*/            /*Scope*/ 49, /*->9837*/
/*9788*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9791*/              OPC_MoveChild, 0,
/*9793*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9796*/              OPC_MoveChild, 0,
/*9798*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9801*/              OPC_MoveParent,
/*9802*/              OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*9804*/              OPC_CheckType, MVT::v8i8,
/*9806*/              OPC_MoveParent,
/*9807*/              OPC_MoveParent,
/*9808*/              OPC_MoveChild, 1,
/*9810*/              OPC_CheckSame, 0,
/*9812*/              OPC_MoveParent,
/*9813*/              OPC_MoveParent,
/*9814*/              OPC_MoveParent,
/*9815*/              OPC_CheckType, MVT::v2i32,
/*9817*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9819*/              OPC_EmitInteger, MVT::i32, 14, 
/*9822*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9825*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9837*/            0, /*End of Scope*/
/*9838*/          /*Scope*/ 111, /*->9950*/
/*9839*/            OPC_MoveChild, 0,
/*9841*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9844*/            OPC_MoveChild, 0,
/*9846*/            OPC_Scope, 50, /*->9898*/ // 2 children in Scope
/*9848*/              OPC_CheckSame, 0,
/*9850*/              OPC_MoveParent,
/*9851*/              OPC_MoveChild, 1,
/*9853*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9856*/              OPC_MoveChild, 0,
/*9858*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9861*/              OPC_MoveChild, 0,
/*9863*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9866*/              OPC_MoveParent,
/*9867*/              OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*9869*/              OPC_CheckType, MVT::v8i8,
/*9871*/              OPC_MoveParent,
/*9872*/              OPC_MoveParent,
/*9873*/              OPC_MoveParent,
/*9874*/              OPC_RecordChild1, // #2 = $Vm
/*9875*/              OPC_MoveParent,
/*9876*/              OPC_CheckType, MVT::v2i32,
/*9878*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9880*/              OPC_EmitInteger, MVT::i32, 14, 
/*9883*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9886*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9898*/            /*Scope*/ 50, /*->9949*/
/*9899*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9902*/              OPC_MoveChild, 0,
/*9904*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9907*/              OPC_MoveChild, 0,
/*9909*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9912*/              OPC_MoveParent,
/*9913*/              OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*9915*/              OPC_CheckType, MVT::v8i8,
/*9917*/              OPC_MoveParent,
/*9918*/              OPC_MoveParent,
/*9919*/              OPC_MoveChild, 1,
/*9921*/              OPC_CheckSame, 0,
/*9923*/              OPC_MoveParent,
/*9924*/              OPC_MoveParent,
/*9925*/              OPC_RecordChild1, // #2 = $Vm
/*9926*/              OPC_MoveParent,
/*9927*/              OPC_CheckType, MVT::v2i32,
/*9929*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*9931*/              OPC_EmitInteger, MVT::i32, 14, 
/*9934*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9937*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9949*/            0, /*End of Scope*/
/*9950*/          0, /*End of Scope*/
/*9951*/        /*Scope*/ 65|128,1/*193*/, /*->10146*/
/*9953*/          OPC_MoveChild, 1,
/*9955*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9958*/          OPC_Scope, 92, /*->10052*/ // 2 children in Scope
/*9960*/            OPC_RecordChild0, // #1 = $src1
/*9961*/            OPC_MoveChild, 1,
/*9963*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9966*/            OPC_MoveChild, 0,
/*9968*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9971*/            OPC_MoveChild, 0,
/*9973*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9976*/            OPC_MoveParent,
/*9977*/            OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*9979*/            OPC_CheckType, MVT::v8i8,
/*9981*/            OPC_MoveParent,
/*9982*/            OPC_MoveParent,
/*9983*/            OPC_MoveParent,
/*9984*/            OPC_MoveParent,
/*9985*/            OPC_MoveChild, 1,
/*9987*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9990*/            OPC_Scope, 29, /*->10021*/ // 2 children in Scope
/*9992*/              OPC_RecordChild0, // #2 = $Vn
/*9993*/              OPC_MoveChild, 1,
/*9995*/              OPC_CheckSame, 1,
/*9997*/              OPC_MoveParent,
/*9998*/              OPC_MoveParent,
/*9999*/              OPC_CheckType, MVT::v2i32,
/*10001*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10003*/             OPC_EmitInteger, MVT::i32, 14, 
/*10006*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10009*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10021*/           /*Scope*/ 29, /*->10051*/
/*10022*/             OPC_MoveChild, 0,
/*10024*/             OPC_CheckSame, 1,
/*10026*/             OPC_MoveParent,
/*10027*/             OPC_RecordChild1, // #2 = $Vn
/*10028*/             OPC_MoveParent,
/*10029*/             OPC_CheckType, MVT::v2i32,
/*10031*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10033*/             OPC_EmitInteger, MVT::i32, 14, 
/*10036*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10039*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10051*/           0, /*End of Scope*/
/*10052*/         /*Scope*/ 92, /*->10145*/
/*10053*/           OPC_MoveChild, 0,
/*10055*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10058*/           OPC_MoveChild, 0,
/*10060*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10063*/           OPC_MoveChild, 0,
/*10065*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10068*/           OPC_MoveParent,
/*10069*/           OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10071*/           OPC_CheckType, MVT::v8i8,
/*10073*/           OPC_MoveParent,
/*10074*/           OPC_MoveParent,
/*10075*/           OPC_RecordChild1, // #1 = $src1
/*10076*/           OPC_MoveParent,
/*10077*/           OPC_MoveParent,
/*10078*/           OPC_MoveChild, 1,
/*10080*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10083*/           OPC_Scope, 29, /*->10114*/ // 2 children in Scope
/*10085*/             OPC_RecordChild0, // #2 = $Vn
/*10086*/             OPC_MoveChild, 1,
/*10088*/             OPC_CheckSame, 1,
/*10090*/             OPC_MoveParent,
/*10091*/             OPC_MoveParent,
/*10092*/             OPC_CheckType, MVT::v2i32,
/*10094*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10096*/             OPC_EmitInteger, MVT::i32, 14, 
/*10099*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10102*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10114*/           /*Scope*/ 29, /*->10144*/
/*10115*/             OPC_MoveChild, 0,
/*10117*/             OPC_CheckSame, 1,
/*10119*/             OPC_MoveParent,
/*10120*/             OPC_RecordChild1, // #2 = $Vn
/*10121*/             OPC_MoveParent,
/*10122*/             OPC_CheckType, MVT::v2i32,
/*10124*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10126*/             OPC_EmitInteger, MVT::i32, 14, 
/*10129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10132*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1)), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10144*/           0, /*End of Scope*/
/*10145*/         0, /*End of Scope*/
/*10146*/       0, /*End of Scope*/
/*10147*/     /*Scope*/ 67|128,1/*195*/, /*->10344*/
/*10149*/       OPC_MoveChild, 0,
/*10151*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10154*/       OPC_Scope, 93, /*->10249*/ // 2 children in Scope
/*10156*/         OPC_RecordChild0, // #0 = $src1
/*10157*/         OPC_MoveChild, 1,
/*10159*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10162*/         OPC_MoveChild, 0,
/*10164*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10167*/         OPC_MoveChild, 0,
/*10169*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10172*/         OPC_MoveParent,
/*10173*/         OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10175*/         OPC_CheckType, MVT::v8i8,
/*10177*/         OPC_MoveParent,
/*10178*/         OPC_MoveParent,
/*10179*/         OPC_MoveParent,
/*10180*/         OPC_RecordChild1, // #1 = $Vm
/*10181*/         OPC_MoveParent,
/*10182*/         OPC_MoveChild, 1,
/*10184*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10187*/         OPC_Scope, 29, /*->10218*/ // 2 children in Scope
/*10189*/           OPC_RecordChild0, // #2 = $Vn
/*10190*/           OPC_MoveChild, 1,
/*10192*/           OPC_CheckSame, 0,
/*10194*/           OPC_MoveParent,
/*10195*/           OPC_MoveParent,
/*10196*/           OPC_CheckType, MVT::v2i32,
/*10198*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10200*/           OPC_EmitInteger, MVT::i32, 14, 
/*10203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10206*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10218*/         /*Scope*/ 29, /*->10248*/
/*10219*/           OPC_MoveChild, 0,
/*10221*/           OPC_CheckSame, 0,
/*10223*/           OPC_MoveParent,
/*10224*/           OPC_RecordChild1, // #2 = $Vn
/*10225*/           OPC_MoveParent,
/*10226*/           OPC_CheckType, MVT::v2i32,
/*10228*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10230*/           OPC_EmitInteger, MVT::i32, 14, 
/*10233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10236*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10248*/         0, /*End of Scope*/
/*10249*/       /*Scope*/ 93, /*->10343*/
/*10250*/         OPC_MoveChild, 0,
/*10252*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10255*/         OPC_MoveChild, 0,
/*10257*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10260*/         OPC_MoveChild, 0,
/*10262*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10265*/         OPC_MoveParent,
/*10266*/         OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10268*/         OPC_CheckType, MVT::v8i8,
/*10270*/         OPC_MoveParent,
/*10271*/         OPC_MoveParent,
/*10272*/         OPC_RecordChild1, // #0 = $src1
/*10273*/         OPC_MoveParent,
/*10274*/         OPC_RecordChild1, // #1 = $Vm
/*10275*/         OPC_MoveParent,
/*10276*/         OPC_MoveChild, 1,
/*10278*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10281*/         OPC_Scope, 29, /*->10312*/ // 2 children in Scope
/*10283*/           OPC_RecordChild0, // #2 = $Vn
/*10284*/           OPC_MoveChild, 1,
/*10286*/           OPC_CheckSame, 0,
/*10288*/           OPC_MoveParent,
/*10289*/           OPC_MoveParent,
/*10290*/           OPC_CheckType, MVT::v2i32,
/*10292*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10294*/           OPC_EmitInteger, MVT::i32, 14, 
/*10297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10300*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10312*/         /*Scope*/ 29, /*->10342*/
/*10313*/           OPC_MoveChild, 0,
/*10315*/           OPC_CheckSame, 0,
/*10317*/           OPC_MoveParent,
/*10318*/           OPC_RecordChild1, // #2 = $Vn
/*10319*/           OPC_MoveParent,
/*10320*/           OPC_CheckType, MVT::v2i32,
/*10322*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10324*/           OPC_EmitInteger, MVT::i32, 14, 
/*10327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10330*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10342*/         0, /*End of Scope*/
/*10343*/       0, /*End of Scope*/
/*10344*/     /*Scope*/ 90|128,4/*602*/, /*->10948*/
/*10346*/       OPC_RecordChild0, // #0 = $Vn
/*10347*/       OPC_Scope, 18|128,3/*402*/, /*->10752*/ // 2 children in Scope
/*10350*/         OPC_RecordChild1, // #1 = $src1
/*10351*/         OPC_MoveParent,
/*10352*/         OPC_MoveChild, 1,
/*10354*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10357*/         OPC_Scope, 57, /*->10416*/ // 4 children in Scope
/*10359*/           OPC_RecordChild0, // #2 = $Vm
/*10360*/           OPC_MoveChild, 1,
/*10362*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10365*/           OPC_MoveChild, 0,
/*10367*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10370*/           OPC_MoveChild, 0,
/*10372*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10375*/           OPC_MoveChild, 0,
/*10377*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10380*/           OPC_MoveParent,
/*10381*/           OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10383*/           OPC_CheckType, MVT::v16i8,
/*10385*/           OPC_MoveParent,
/*10386*/           OPC_MoveParent,
/*10387*/           OPC_MoveChild, 1,
/*10389*/           OPC_CheckSame, 1,
/*10391*/           OPC_MoveParent,
/*10392*/           OPC_MoveParent,
/*10393*/           OPC_MoveParent,
/*10394*/           OPC_CheckType, MVT::v4i32,
/*10396*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10398*/           OPC_EmitInteger, MVT::i32, 14, 
/*10401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10404*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1))) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10416*/         /*Scope*/ 111, /*->10528*/
/*10417*/           OPC_MoveChild, 0,
/*10419*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10422*/           OPC_MoveChild, 0,
/*10424*/           OPC_Scope, 50, /*->10476*/ // 2 children in Scope
/*10426*/             OPC_CheckSame, 1,
/*10428*/             OPC_MoveParent,
/*10429*/             OPC_MoveChild, 1,
/*10431*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10434*/             OPC_MoveChild, 0,
/*10436*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10439*/             OPC_MoveChild, 0,
/*10441*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10444*/             OPC_MoveParent,
/*10445*/             OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10447*/             OPC_CheckType, MVT::v16i8,
/*10449*/             OPC_MoveParent,
/*10450*/             OPC_MoveParent,
/*10451*/             OPC_MoveParent,
/*10452*/             OPC_RecordChild1, // #2 = $Vm
/*10453*/             OPC_MoveParent,
/*10454*/             OPC_CheckType, MVT::v4i32,
/*10456*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10458*/             OPC_EmitInteger, MVT::i32, 14, 
/*10461*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10464*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10476*/           /*Scope*/ 50, /*->10527*/
/*10477*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10480*/             OPC_MoveChild, 0,
/*10482*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10485*/             OPC_MoveChild, 0,
/*10487*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10490*/             OPC_MoveParent,
/*10491*/             OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10493*/             OPC_CheckType, MVT::v16i8,
/*10495*/             OPC_MoveParent,
/*10496*/             OPC_MoveParent,
/*10497*/             OPC_MoveChild, 1,
/*10499*/             OPC_CheckSame, 1,
/*10501*/             OPC_MoveParent,
/*10502*/             OPC_MoveParent,
/*10503*/             OPC_RecordChild1, // #2 = $Vm
/*10504*/             OPC_MoveParent,
/*10505*/             OPC_CheckType, MVT::v4i32,
/*10507*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10509*/             OPC_EmitInteger, MVT::i32, 14, 
/*10512*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10515*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10527*/           0, /*End of Scope*/
/*10528*/         /*Scope*/ 110, /*->10639*/
/*10529*/           OPC_RecordChild0, // #2 = $Vm
/*10530*/           OPC_MoveChild, 1,
/*10532*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10535*/           OPC_MoveChild, 0,
/*10537*/           OPC_Scope, 49, /*->10588*/ // 2 children in Scope
/*10539*/             OPC_CheckSame, 0,
/*10541*/             OPC_MoveParent,
/*10542*/             OPC_MoveChild, 1,
/*10544*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10547*/             OPC_MoveChild, 0,
/*10549*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10552*/             OPC_MoveChild, 0,
/*10554*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10557*/             OPC_MoveParent,
/*10558*/             OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10560*/             OPC_CheckType, MVT::v16i8,
/*10562*/             OPC_MoveParent,
/*10563*/             OPC_MoveParent,
/*10564*/             OPC_MoveParent,
/*10565*/             OPC_MoveParent,
/*10566*/             OPC_CheckType, MVT::v4i32,
/*10568*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10570*/             OPC_EmitInteger, MVT::i32, 14, 
/*10573*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10576*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10588*/           /*Scope*/ 49, /*->10638*/
/*10589*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10592*/             OPC_MoveChild, 0,
/*10594*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10597*/             OPC_MoveChild, 0,
/*10599*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10602*/             OPC_MoveParent,
/*10603*/             OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10605*/             OPC_CheckType, MVT::v16i8,
/*10607*/             OPC_MoveParent,
/*10608*/             OPC_MoveParent,
/*10609*/             OPC_MoveChild, 1,
/*10611*/             OPC_CheckSame, 0,
/*10613*/             OPC_MoveParent,
/*10614*/             OPC_MoveParent,
/*10615*/             OPC_MoveParent,
/*10616*/             OPC_CheckType, MVT::v4i32,
/*10618*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10620*/             OPC_EmitInteger, MVT::i32, 14, 
/*10623*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10626*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10638*/           0, /*End of Scope*/
/*10639*/         /*Scope*/ 111, /*->10751*/
/*10640*/           OPC_MoveChild, 0,
/*10642*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10645*/           OPC_MoveChild, 0,
/*10647*/           OPC_Scope, 50, /*->10699*/ // 2 children in Scope
/*10649*/             OPC_CheckSame, 0,
/*10651*/             OPC_MoveParent,
/*10652*/             OPC_MoveChild, 1,
/*10654*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10657*/             OPC_MoveChild, 0,
/*10659*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10662*/             OPC_MoveChild, 0,
/*10664*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10667*/             OPC_MoveParent,
/*10668*/             OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10670*/             OPC_CheckType, MVT::v16i8,
/*10672*/             OPC_MoveParent,
/*10673*/             OPC_MoveParent,
/*10674*/             OPC_MoveParent,
/*10675*/             OPC_RecordChild1, // #2 = $Vm
/*10676*/             OPC_MoveParent,
/*10677*/             OPC_CheckType, MVT::v4i32,
/*10679*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10681*/             OPC_EmitInteger, MVT::i32, 14, 
/*10684*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10687*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10699*/           /*Scope*/ 50, /*->10750*/
/*10700*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10703*/             OPC_MoveChild, 0,
/*10705*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10708*/             OPC_MoveChild, 0,
/*10710*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10713*/             OPC_MoveParent,
/*10714*/             OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10716*/             OPC_CheckType, MVT::v16i8,
/*10718*/             OPC_MoveParent,
/*10719*/             OPC_MoveParent,
/*10720*/             OPC_MoveChild, 1,
/*10722*/             OPC_CheckSame, 0,
/*10724*/             OPC_MoveParent,
/*10725*/             OPC_MoveParent,
/*10726*/             OPC_RecordChild1, // #2 = $Vm
/*10727*/             OPC_MoveParent,
/*10728*/             OPC_CheckType, MVT::v4i32,
/*10730*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10732*/             OPC_EmitInteger, MVT::i32, 14, 
/*10735*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10738*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10750*/           0, /*End of Scope*/
/*10751*/         0, /*End of Scope*/
/*10752*/       /*Scope*/ 65|128,1/*193*/, /*->10947*/
/*10754*/         OPC_MoveChild, 1,
/*10756*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10759*/         OPC_Scope, 92, /*->10853*/ // 2 children in Scope
/*10761*/           OPC_RecordChild0, // #1 = $src1
/*10762*/           OPC_MoveChild, 1,
/*10764*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10767*/           OPC_MoveChild, 0,
/*10769*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10772*/           OPC_MoveChild, 0,
/*10774*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10777*/           OPC_MoveParent,
/*10778*/           OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10780*/           OPC_CheckType, MVT::v16i8,
/*10782*/           OPC_MoveParent,
/*10783*/           OPC_MoveParent,
/*10784*/           OPC_MoveParent,
/*10785*/           OPC_MoveParent,
/*10786*/           OPC_MoveChild, 1,
/*10788*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10791*/           OPC_Scope, 29, /*->10822*/ // 2 children in Scope
/*10793*/             OPC_RecordChild0, // #2 = $Vn
/*10794*/             OPC_MoveChild, 1,
/*10796*/             OPC_CheckSame, 1,
/*10798*/             OPC_MoveParent,
/*10799*/             OPC_MoveParent,
/*10800*/             OPC_CheckType, MVT::v4i32,
/*10802*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10804*/             OPC_EmitInteger, MVT::i32, 14, 
/*10807*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10810*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10822*/           /*Scope*/ 29, /*->10852*/
/*10823*/             OPC_MoveChild, 0,
/*10825*/             OPC_CheckSame, 1,
/*10827*/             OPC_MoveParent,
/*10828*/             OPC_RecordChild1, // #2 = $Vn
/*10829*/             OPC_MoveParent,
/*10830*/             OPC_CheckType, MVT::v4i32,
/*10832*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10834*/             OPC_EmitInteger, MVT::i32, 14, 
/*10837*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10840*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10852*/           0, /*End of Scope*/
/*10853*/         /*Scope*/ 92, /*->10946*/
/*10854*/           OPC_MoveChild, 0,
/*10856*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10859*/           OPC_MoveChild, 0,
/*10861*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10864*/           OPC_MoveChild, 0,
/*10866*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10869*/           OPC_MoveParent,
/*10870*/           OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10872*/           OPC_CheckType, MVT::v16i8,
/*10874*/           OPC_MoveParent,
/*10875*/           OPC_MoveParent,
/*10876*/           OPC_RecordChild1, // #1 = $src1
/*10877*/           OPC_MoveParent,
/*10878*/           OPC_MoveParent,
/*10879*/           OPC_MoveChild, 1,
/*10881*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10884*/           OPC_Scope, 29, /*->10915*/ // 2 children in Scope
/*10886*/             OPC_RecordChild0, // #2 = $Vn
/*10887*/             OPC_MoveChild, 1,
/*10889*/             OPC_CheckSame, 1,
/*10891*/             OPC_MoveParent,
/*10892*/             OPC_MoveParent,
/*10893*/             OPC_CheckType, MVT::v4i32,
/*10895*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10897*/             OPC_EmitInteger, MVT::i32, 14, 
/*10900*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10903*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10915*/           /*Scope*/ 29, /*->10945*/
/*10916*/             OPC_MoveChild, 0,
/*10918*/             OPC_CheckSame, 1,
/*10920*/             OPC_MoveParent,
/*10921*/             OPC_RecordChild1, // #2 = $Vn
/*10922*/             OPC_MoveParent,
/*10923*/             OPC_CheckType, MVT::v4i32,
/*10925*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10927*/             OPC_EmitInteger, MVT::i32, 14, 
/*10930*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10933*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1)), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10945*/           0, /*End of Scope*/
/*10946*/         0, /*End of Scope*/
/*10947*/       0, /*End of Scope*/
/*10948*/     /*Scope*/ 67|128,1/*195*/, /*->11145*/
/*10950*/       OPC_MoveChild, 0,
/*10952*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10955*/       OPC_Scope, 93, /*->11050*/ // 2 children in Scope
/*10957*/         OPC_RecordChild0, // #0 = $src1
/*10958*/         OPC_MoveChild, 1,
/*10960*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10963*/         OPC_MoveChild, 0,
/*10965*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10968*/         OPC_MoveChild, 0,
/*10970*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10973*/         OPC_MoveParent,
/*10974*/         OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*10976*/         OPC_CheckType, MVT::v16i8,
/*10978*/         OPC_MoveParent,
/*10979*/         OPC_MoveParent,
/*10980*/         OPC_MoveParent,
/*10981*/         OPC_RecordChild1, // #1 = $Vm
/*10982*/         OPC_MoveParent,
/*10983*/         OPC_MoveChild, 1,
/*10985*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10988*/         OPC_Scope, 29, /*->11019*/ // 2 children in Scope
/*10990*/           OPC_RecordChild0, // #2 = $Vn
/*10991*/           OPC_MoveChild, 1,
/*10993*/           OPC_CheckSame, 0,
/*10995*/           OPC_MoveParent,
/*10996*/           OPC_MoveParent,
/*10997*/           OPC_CheckType, MVT::v4i32,
/*10999*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11001*/           OPC_EmitInteger, MVT::i32, 14, 
/*11004*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11007*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11019*/         /*Scope*/ 29, /*->11049*/
/*11020*/           OPC_MoveChild, 0,
/*11022*/           OPC_CheckSame, 0,
/*11024*/           OPC_MoveParent,
/*11025*/           OPC_RecordChild1, // #2 = $Vn
/*11026*/           OPC_MoveParent,
/*11027*/           OPC_CheckType, MVT::v4i32,
/*11029*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11031*/           OPC_EmitInteger, MVT::i32, 14, 
/*11034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11037*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11049*/         0, /*End of Scope*/
/*11050*/       /*Scope*/ 93, /*->11144*/
/*11051*/         OPC_MoveChild, 0,
/*11053*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11056*/         OPC_MoveChild, 0,
/*11058*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11061*/         OPC_MoveChild, 0,
/*11063*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11066*/         OPC_MoveParent,
/*11067*/         OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*11069*/         OPC_CheckType, MVT::v16i8,
/*11071*/         OPC_MoveParent,
/*11072*/         OPC_MoveParent,
/*11073*/         OPC_RecordChild1, // #0 = $src1
/*11074*/         OPC_MoveParent,
/*11075*/         OPC_RecordChild1, // #1 = $Vm
/*11076*/         OPC_MoveParent,
/*11077*/         OPC_MoveChild, 1,
/*11079*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11082*/         OPC_Scope, 29, /*->11113*/ // 2 children in Scope
/*11084*/           OPC_RecordChild0, // #2 = $Vn
/*11085*/           OPC_MoveChild, 1,
/*11087*/           OPC_CheckSame, 0,
/*11089*/           OPC_MoveParent,
/*11090*/           OPC_MoveParent,
/*11091*/           OPC_CheckType, MVT::v4i32,
/*11093*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11095*/           OPC_EmitInteger, MVT::i32, 14, 
/*11098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11101*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11113*/         /*Scope*/ 29, /*->11143*/
/*11114*/           OPC_MoveChild, 0,
/*11116*/           OPC_CheckSame, 0,
/*11118*/           OPC_MoveParent,
/*11119*/           OPC_RecordChild1, // #2 = $Vn
/*11120*/           OPC_MoveParent,
/*11121*/           OPC_CheckType, MVT::v4i32,
/*11123*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11125*/           OPC_EmitInteger, MVT::i32, 14, 
/*11128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11143*/         0, /*End of Scope*/
/*11144*/       0, /*End of Scope*/
/*11145*/     0, /*End of Scope*/
/*11146*/   /*Scope*/ 0|128,1/*128*/, /*->11276*/
/*11148*/     OPC_RecordChild0, // #0 = $Vn
/*11149*/     OPC_MoveChild, 1,
/*11151*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11154*/     OPC_Scope, 73, /*->11229*/ // 2 children in Scope
/*11156*/       OPC_RecordChild0, // #1 = $Vm
/*11157*/       OPC_MoveChild, 1,
/*11159*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11162*/       OPC_MoveChild, 0,
/*11164*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11167*/       OPC_MoveChild, 0,
/*11169*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11172*/       OPC_MoveParent,
/*11173*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*11175*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->11202
/*11178*/         OPC_MoveParent,
/*11179*/         OPC_MoveParent,
/*11180*/         OPC_MoveParent,
/*11181*/         OPC_CheckType, MVT::v2i32,
/*11183*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11185*/         OPC_EmitInteger, MVT::i32, 14, 
/*11188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->11228
/*11204*/         OPC_MoveParent,
/*11205*/         OPC_MoveParent,
/*11206*/         OPC_MoveParent,
/*11207*/         OPC_CheckType, MVT::v4i32,
/*11209*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11211*/         OPC_EmitInteger, MVT::i32, 14, 
/*11214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*11229*/     /*Scope*/ 45, /*->11275*/
/*11230*/       OPC_MoveChild, 0,
/*11232*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11235*/       OPC_MoveChild, 0,
/*11237*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11240*/       OPC_MoveChild, 0,
/*11242*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11245*/       OPC_MoveParent,
/*11246*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*11248*/       OPC_CheckType, MVT::v8i8,
/*11250*/       OPC_MoveParent,
/*11251*/       OPC_MoveParent,
/*11252*/       OPC_RecordChild1, // #1 = $Vm
/*11253*/       OPC_MoveParent,
/*11254*/       OPC_CheckType, MVT::v2i32,
/*11256*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11258*/       OPC_EmitInteger, MVT::i32, 14, 
/*11261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11275*/     0, /*End of Scope*/
/*11276*/   /*Scope*/ 101, /*->11378*/
/*11277*/     OPC_MoveChild, 0,
/*11279*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11282*/     OPC_Scope, 46, /*->11330*/ // 2 children in Scope
/*11284*/       OPC_RecordChild0, // #0 = $Vm
/*11285*/       OPC_MoveChild, 1,
/*11287*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11290*/       OPC_MoveChild, 0,
/*11292*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11295*/       OPC_MoveChild, 0,
/*11297*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11300*/       OPC_MoveParent,
/*11301*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*11303*/       OPC_CheckType, MVT::v8i8,
/*11305*/       OPC_MoveParent,
/*11306*/       OPC_MoveParent,
/*11307*/       OPC_MoveParent,
/*11308*/       OPC_RecordChild1, // #1 = $Vn
/*11309*/       OPC_CheckType, MVT::v2i32,
/*11311*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11313*/       OPC_EmitInteger, MVT::i32, 14, 
/*11316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11319*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11330*/     /*Scope*/ 46, /*->11377*/
/*11331*/       OPC_MoveChild, 0,
/*11333*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11336*/       OPC_MoveChild, 0,
/*11338*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11341*/       OPC_MoveChild, 0,
/*11343*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11346*/       OPC_MoveParent,
/*11347*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*11349*/       OPC_CheckType, MVT::v8i8,
/*11351*/       OPC_MoveParent,
/*11352*/       OPC_MoveParent,
/*11353*/       OPC_RecordChild1, // #0 = $Vm
/*11354*/       OPC_MoveParent,
/*11355*/       OPC_RecordChild1, // #1 = $Vn
/*11356*/       OPC_CheckType, MVT::v2i32,
/*11358*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11360*/       OPC_EmitInteger, MVT::i32, 14, 
/*11363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11377*/     0, /*End of Scope*/
/*11378*/   /*Scope*/ 51, /*->11430*/
/*11379*/     OPC_RecordChild0, // #0 = $Vn
/*11380*/     OPC_MoveChild, 1,
/*11382*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11385*/     OPC_MoveChild, 0,
/*11387*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11390*/     OPC_MoveChild, 0,
/*11392*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11395*/     OPC_MoveChild, 0,
/*11397*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11400*/     OPC_MoveParent,
/*11401*/     OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*11403*/     OPC_CheckType, MVT::v16i8,
/*11405*/     OPC_MoveParent,
/*11406*/     OPC_MoveParent,
/*11407*/     OPC_RecordChild1, // #1 = $Vm
/*11408*/     OPC_MoveParent,
/*11409*/     OPC_CheckType, MVT::v4i32,
/*11411*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11413*/     OPC_EmitInteger, MVT::i32, 14, 
/*11416*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11419*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11430*/   /*Scope*/ 101, /*->11532*/
/*11431*/     OPC_MoveChild, 0,
/*11433*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11436*/     OPC_Scope, 46, /*->11484*/ // 2 children in Scope
/*11438*/       OPC_RecordChild0, // #0 = $Vm
/*11439*/       OPC_MoveChild, 1,
/*11441*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11444*/       OPC_MoveChild, 0,
/*11446*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11449*/       OPC_MoveChild, 0,
/*11451*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11454*/       OPC_MoveParent,
/*11455*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*11457*/       OPC_CheckType, MVT::v16i8,
/*11459*/       OPC_MoveParent,
/*11460*/       OPC_MoveParent,
/*11461*/       OPC_MoveParent,
/*11462*/       OPC_RecordChild1, // #1 = $Vn
/*11463*/       OPC_CheckType, MVT::v4i32,
/*11465*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11467*/       OPC_EmitInteger, MVT::i32, 14, 
/*11470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11484*/     /*Scope*/ 46, /*->11531*/
/*11485*/       OPC_MoveChild, 0,
/*11487*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11490*/       OPC_MoveChild, 0,
/*11492*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11495*/       OPC_MoveChild, 0,
/*11497*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11500*/       OPC_MoveParent,
/*11501*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*11503*/       OPC_CheckType, MVT::v16i8,
/*11505*/       OPC_MoveParent,
/*11506*/       OPC_MoveParent,
/*11507*/       OPC_RecordChild1, // #0 = $Vm
/*11508*/       OPC_MoveParent,
/*11509*/       OPC_RecordChild1, // #1 = $Vn
/*11510*/       OPC_CheckType, MVT::v4i32,
/*11512*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11514*/       OPC_EmitInteger, MVT::i32, 14, 
/*11517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11531*/     0, /*End of Scope*/
/*11532*/   /*Scope*/ 46, /*->11579*/
/*11533*/     OPC_RecordChild0, // #0 = $Vn
/*11534*/     OPC_RecordChild1, // #1 = $Vm
/*11535*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->11557
/*11538*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11540*/       OPC_EmitInteger, MVT::i32, 14, 
/*11543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->11578
/*11559*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11561*/       OPC_EmitInteger, MVT::i32, 14, 
/*11564*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11567*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*11579*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 124|128,90/*11644*/,  TARGET_VAL(ISD::ADD),// ->23228
/*11584*/   OPC_Scope, 99, /*->11685*/ // 73 children in Scope
/*11586*/     OPC_RecordChild0, // #0 = $acc
/*11587*/     OPC_MoveChild, 1,
/*11589*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11592*/     OPC_MoveChild, 0,
/*11594*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11597*/     OPC_MoveChild, 0,
/*11599*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11602*/     OPC_RecordChild0, // #1 = $a
/*11603*/     OPC_MoveChild, 1,
/*11605*/     OPC_CheckInteger, 16, 
/*11607*/     OPC_CheckType, MVT::i32,
/*11609*/     OPC_MoveParent,
/*11610*/     OPC_MoveParent,
/*11611*/     OPC_MoveChild, 1,
/*11613*/     OPC_CheckInteger, 16, 
/*11615*/     OPC_CheckType, MVT::i32,
/*11617*/     OPC_MoveParent,
/*11618*/     OPC_MoveParent,
/*11619*/     OPC_MoveChild, 1,
/*11621*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11624*/     OPC_MoveChild, 0,
/*11626*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11629*/     OPC_RecordChild0, // #2 = $b
/*11630*/     OPC_MoveChild, 1,
/*11632*/     OPC_CheckInteger, 16, 
/*11634*/     OPC_CheckType, MVT::i32,
/*11636*/     OPC_MoveParent,
/*11637*/     OPC_MoveParent,
/*11638*/     OPC_MoveChild, 1,
/*11640*/     OPC_CheckInteger, 16, 
/*11642*/     OPC_CheckType, MVT::i32,
/*11644*/     OPC_MoveParent,
/*11645*/     OPC_MoveParent,
/*11646*/     OPC_MoveParent,
/*11647*/     OPC_CheckType, MVT::i32,
/*11649*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*11651*/     OPC_EmitInteger, MVT::i32, 14, 
/*11654*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11657*/     OPC_Scope, 12, /*->11671*/ // 2 children in Scope
/*11659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11671*/     /*Scope*/ 12, /*->11684*/
/*11672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11684*/     0, /*End of Scope*/
/*11685*/   /*Scope*/ 99, /*->11785*/
/*11686*/     OPC_MoveChild, 0,
/*11688*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11691*/     OPC_MoveChild, 0,
/*11693*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11696*/     OPC_MoveChild, 0,
/*11698*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11701*/     OPC_RecordChild0, // #0 = $a
/*11702*/     OPC_MoveChild, 1,
/*11704*/     OPC_CheckInteger, 16, 
/*11706*/     OPC_CheckType, MVT::i32,
/*11708*/     OPC_MoveParent,
/*11709*/     OPC_MoveParent,
/*11710*/     OPC_MoveChild, 1,
/*11712*/     OPC_CheckInteger, 16, 
/*11714*/     OPC_CheckType, MVT::i32,
/*11716*/     OPC_MoveParent,
/*11717*/     OPC_MoveParent,
/*11718*/     OPC_MoveChild, 1,
/*11720*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11723*/     OPC_MoveChild, 0,
/*11725*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11728*/     OPC_RecordChild0, // #1 = $b
/*11729*/     OPC_MoveChild, 1,
/*11731*/     OPC_CheckInteger, 16, 
/*11733*/     OPC_CheckType, MVT::i32,
/*11735*/     OPC_MoveParent,
/*11736*/     OPC_MoveParent,
/*11737*/     OPC_MoveChild, 1,
/*11739*/     OPC_CheckInteger, 16, 
/*11741*/     OPC_CheckType, MVT::i32,
/*11743*/     OPC_MoveParent,
/*11744*/     OPC_MoveParent,
/*11745*/     OPC_MoveParent,
/*11746*/     OPC_RecordChild1, // #2 = $acc
/*11747*/     OPC_CheckType, MVT::i32,
/*11749*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*11751*/     OPC_EmitInteger, MVT::i32, 14, 
/*11754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11757*/     OPC_Scope, 12, /*->11771*/ // 2 children in Scope
/*11759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11771*/     /*Scope*/ 12, /*->11784*/
/*11772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11784*/     0, /*End of Scope*/
/*11785*/   /*Scope*/ 67|128,1/*195*/, /*->11982*/
/*11787*/     OPC_RecordChild0, // #0 = $Rn
/*11788*/     OPC_MoveChild, 1,
/*11790*/     OPC_Scope, 46, /*->11838*/ // 4 children in Scope
/*11792*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11795*/       OPC_MoveChild, 0,
/*11797*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11800*/       OPC_RecordChild0, // #1 = $Rm
/*11801*/       OPC_RecordChild1, // #2 = $rot
/*11802*/       OPC_MoveChild, 1,
/*11804*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11807*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11809*/       OPC_CheckType, MVT::i32,
/*11811*/       OPC_MoveParent,
/*11812*/       OPC_MoveParent,
/*11813*/       OPC_MoveParent,
/*11814*/       OPC_CheckType, MVT::i32,
/*11816*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11818*/       OPC_EmitConvertToTarget, 2,
/*11820*/       OPC_EmitInteger, MVT::i32, 14, 
/*11823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11826*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*11838*/     /*Scope*/ 47, /*->11886*/
/*11839*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11843*/       OPC_MoveChild, 0,
/*11845*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11848*/       OPC_RecordChild0, // #1 = $Rm
/*11849*/       OPC_RecordChild1, // #2 = $rot
/*11850*/       OPC_MoveChild, 1,
/*11852*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11855*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11857*/       OPC_CheckType, MVT::i32,
/*11859*/       OPC_MoveParent,
/*11860*/       OPC_MoveParent,
/*11861*/       OPC_MoveParent,
/*11862*/       OPC_CheckType, MVT::i32,
/*11864*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11866*/       OPC_EmitConvertToTarget, 2,
/*11868*/       OPC_EmitInteger, MVT::i32, 14, 
/*11871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*11886*/     /*Scope*/ 46, /*->11933*/
/*11887*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11890*/       OPC_MoveChild, 0,
/*11892*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11895*/       OPC_RecordChild0, // #1 = $Rm
/*11896*/       OPC_RecordChild1, // #2 = $rot
/*11897*/       OPC_MoveChild, 1,
/*11899*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11902*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11904*/       OPC_CheckType, MVT::i32,
/*11906*/       OPC_MoveParent,
/*11907*/       OPC_MoveParent,
/*11908*/       OPC_MoveParent,
/*11909*/       OPC_CheckType, MVT::i32,
/*11911*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11913*/       OPC_EmitConvertToTarget, 2,
/*11915*/       OPC_EmitInteger, MVT::i32, 14, 
/*11918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*11933*/     /*Scope*/ 47, /*->11981*/
/*11934*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11938*/       OPC_MoveChild, 0,
/*11940*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11943*/       OPC_RecordChild0, // #1 = $Rm
/*11944*/       OPC_RecordChild1, // #2 = $rot
/*11945*/       OPC_MoveChild, 1,
/*11947*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11950*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11952*/       OPC_CheckType, MVT::i32,
/*11954*/       OPC_MoveParent,
/*11955*/       OPC_MoveParent,
/*11956*/       OPC_MoveParent,
/*11957*/       OPC_CheckType, MVT::i32,
/*11959*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11961*/       OPC_EmitConvertToTarget, 2,
/*11963*/       OPC_EmitInteger, MVT::i32, 14, 
/*11966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*11981*/     0, /*End of Scope*/
/*11982*/   /*Scope*/ 70|128,1/*198*/, /*->12182*/
/*11984*/     OPC_MoveChild, 0,
/*11986*/     OPC_Scope, 47, /*->12035*/ // 4 children in Scope
/*11988*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11991*/       OPC_MoveChild, 0,
/*11993*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11996*/       OPC_RecordChild0, // #0 = $Rm
/*11997*/       OPC_RecordChild1, // #1 = $rot
/*11998*/       OPC_MoveChild, 1,
/*12000*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12003*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12005*/       OPC_CheckType, MVT::i32,
/*12007*/       OPC_MoveParent,
/*12008*/       OPC_MoveParent,
/*12009*/       OPC_MoveParent,
/*12010*/       OPC_RecordChild1, // #2 = $Rn
/*12011*/       OPC_CheckType, MVT::i32,
/*12013*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12015*/       OPC_EmitConvertToTarget, 1,
/*12017*/       OPC_EmitInteger, MVT::i32, 14, 
/*12020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*12035*/     /*Scope*/ 48, /*->12084*/
/*12036*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12040*/       OPC_MoveChild, 0,
/*12042*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12045*/       OPC_RecordChild0, // #0 = $Rm
/*12046*/       OPC_RecordChild1, // #1 = $rot
/*12047*/       OPC_MoveChild, 1,
/*12049*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12052*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12054*/       OPC_CheckType, MVT::i32,
/*12056*/       OPC_MoveParent,
/*12057*/       OPC_MoveParent,
/*12058*/       OPC_MoveParent,
/*12059*/       OPC_RecordChild1, // #2 = $Rn
/*12060*/       OPC_CheckType, MVT::i32,
/*12062*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12064*/       OPC_EmitConvertToTarget, 1,
/*12066*/       OPC_EmitInteger, MVT::i32, 14, 
/*12069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*12084*/     /*Scope*/ 47, /*->12132*/
/*12085*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12088*/       OPC_MoveChild, 0,
/*12090*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12093*/       OPC_RecordChild0, // #0 = $Rm
/*12094*/       OPC_RecordChild1, // #1 = $rot
/*12095*/       OPC_MoveChild, 1,
/*12097*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12100*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12102*/       OPC_CheckType, MVT::i32,
/*12104*/       OPC_MoveParent,
/*12105*/       OPC_MoveParent,
/*12106*/       OPC_MoveParent,
/*12107*/       OPC_RecordChild1, // #2 = $Rn
/*12108*/       OPC_CheckType, MVT::i32,
/*12110*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12112*/       OPC_EmitConvertToTarget, 1,
/*12114*/       OPC_EmitInteger, MVT::i32, 14, 
/*12117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12120*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*12132*/     /*Scope*/ 48, /*->12181*/
/*12133*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12137*/       OPC_MoveChild, 0,
/*12139*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12142*/       OPC_RecordChild0, // #0 = $Rm
/*12143*/       OPC_RecordChild1, // #1 = $rot
/*12144*/       OPC_MoveChild, 1,
/*12146*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12149*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12151*/       OPC_CheckType, MVT::i32,
/*12153*/       OPC_MoveParent,
/*12154*/       OPC_MoveParent,
/*12155*/       OPC_MoveParent,
/*12156*/       OPC_RecordChild1, // #2 = $Rn
/*12157*/       OPC_CheckType, MVT::i32,
/*12159*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12161*/       OPC_EmitConvertToTarget, 1,
/*12163*/       OPC_EmitInteger, MVT::i32, 14, 
/*12166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*12181*/     0, /*End of Scope*/
/*12182*/   /*Scope*/ 91|128,1/*219*/, /*->12403*/
/*12184*/     OPC_RecordChild0, // #0 = $acc
/*12185*/     OPC_MoveChild, 1,
/*12187*/     OPC_SwitchOpcode /*2 cases */, 15|128,1/*143*/,  TARGET_VAL(ISD::MUL),// ->12335
/*12192*/       OPC_MoveChild, 0,
/*12194*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12197*/       OPC_Scope, 59, /*->12258*/ // 2 children in Scope
/*12199*/         OPC_MoveChild, 0,
/*12201*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12204*/         OPC_RecordChild0, // #1 = $a
/*12205*/         OPC_MoveChild, 1,
/*12207*/         OPC_CheckInteger, 16, 
/*12209*/         OPC_CheckType, MVT::i32,
/*12211*/         OPC_MoveParent,
/*12212*/         OPC_MoveParent,
/*12213*/         OPC_MoveChild, 1,
/*12215*/         OPC_CheckInteger, 16, 
/*12217*/         OPC_CheckType, MVT::i32,
/*12219*/         OPC_MoveParent,
/*12220*/         OPC_MoveParent,
/*12221*/         OPC_MoveChild, 1,
/*12223*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12226*/         OPC_RecordChild0, // #2 = $b
/*12227*/         OPC_MoveChild, 1,
/*12229*/         OPC_CheckInteger, 16, 
/*12231*/         OPC_CheckType, MVT::i32,
/*12233*/         OPC_MoveParent,
/*12234*/         OPC_MoveParent,
/*12235*/         OPC_MoveParent,
/*12236*/         OPC_CheckType, MVT::i32,
/*12238*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12240*/         OPC_EmitInteger, MVT::i32, 14, 
/*12243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12258*/       /*Scope*/ 75, /*->12334*/
/*12259*/         OPC_RecordChild0, // #1 = $a
/*12260*/         OPC_MoveChild, 1,
/*12262*/         OPC_CheckInteger, 16, 
/*12264*/         OPC_CheckType, MVT::i32,
/*12266*/         OPC_MoveParent,
/*12267*/         OPC_MoveParent,
/*12268*/         OPC_MoveChild, 1,
/*12270*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12273*/         OPC_MoveChild, 0,
/*12275*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12278*/         OPC_RecordChild0, // #2 = $b
/*12279*/         OPC_MoveChild, 1,
/*12281*/         OPC_CheckInteger, 16, 
/*12283*/         OPC_CheckType, MVT::i32,
/*12285*/         OPC_MoveParent,
/*12286*/         OPC_MoveParent,
/*12287*/         OPC_MoveChild, 1,
/*12289*/         OPC_CheckInteger, 16, 
/*12291*/         OPC_CheckType, MVT::i32,
/*12293*/         OPC_MoveParent,
/*12294*/         OPC_MoveParent,
/*12295*/         OPC_MoveParent,
/*12296*/         OPC_CheckType, MVT::i32,
/*12298*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12300*/         OPC_EmitInteger, MVT::i32, 14, 
/*12303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12306*/         OPC_Scope, 12, /*->12320*/ // 2 children in Scope
/*12308*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12320*/         /*Scope*/ 12, /*->12333*/
/*12321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12333*/         0, /*End of Scope*/
/*12334*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->12402
/*12338*/       OPC_MoveChild, 0,
/*12340*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12343*/       OPC_RecordChild0, // #1 = $a
/*12344*/       OPC_MoveChild, 1,
/*12346*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12349*/       OPC_MoveChild, 0,
/*12351*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12354*/       OPC_RecordChild0, // #2 = $b
/*12355*/       OPC_MoveChild, 1,
/*12357*/       OPC_CheckInteger, 16, 
/*12359*/       OPC_CheckType, MVT::i32,
/*12361*/       OPC_MoveParent,
/*12362*/       OPC_MoveParent,
/*12363*/       OPC_MoveChild, 1,
/*12365*/       OPC_CheckInteger, 16, 
/*12367*/       OPC_CheckType, MVT::i32,
/*12369*/       OPC_MoveParent,
/*12370*/       OPC_MoveParent,
/*12371*/       OPC_MoveParent,
/*12372*/       OPC_MoveChild, 1,
/*12374*/       OPC_CheckInteger, 16, 
/*12376*/       OPC_CheckType, MVT::i32,
/*12378*/       OPC_MoveParent,
/*12379*/       OPC_MoveParent,
/*12380*/       OPC_CheckType, MVT::i32,
/*12382*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12384*/       OPC_EmitInteger, MVT::i32, 14, 
/*12387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*12403*/   /*Scope*/ 6|128,1/*134*/, /*->12539*/
/*12405*/     OPC_MoveChild, 0,
/*12407*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12410*/     OPC_MoveChild, 0,
/*12412*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12415*/     OPC_Scope, 60, /*->12477*/ // 2 children in Scope
/*12417*/       OPC_MoveChild, 0,
/*12419*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12422*/       OPC_RecordChild0, // #0 = $a
/*12423*/       OPC_MoveChild, 1,
/*12425*/       OPC_CheckInteger, 16, 
/*12427*/       OPC_CheckType, MVT::i32,
/*12429*/       OPC_MoveParent,
/*12430*/       OPC_MoveParent,
/*12431*/       OPC_MoveChild, 1,
/*12433*/       OPC_CheckInteger, 16, 
/*12435*/       OPC_CheckType, MVT::i32,
/*12437*/       OPC_MoveParent,
/*12438*/       OPC_MoveParent,
/*12439*/       OPC_MoveChild, 1,
/*12441*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12444*/       OPC_RecordChild0, // #1 = $b
/*12445*/       OPC_MoveChild, 1,
/*12447*/       OPC_CheckInteger, 16, 
/*12449*/       OPC_CheckType, MVT::i32,
/*12451*/       OPC_MoveParent,
/*12452*/       OPC_MoveParent,
/*12453*/       OPC_MoveParent,
/*12454*/       OPC_RecordChild1, // #2 = $acc
/*12455*/       OPC_CheckType, MVT::i32,
/*12457*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12459*/       OPC_EmitInteger, MVT::i32, 14, 
/*12462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12477*/     /*Scope*/ 60, /*->12538*/
/*12478*/       OPC_RecordChild0, // #0 = $b
/*12479*/       OPC_MoveChild, 1,
/*12481*/       OPC_CheckInteger, 16, 
/*12483*/       OPC_CheckType, MVT::i32,
/*12485*/       OPC_MoveParent,
/*12486*/       OPC_MoveParent,
/*12487*/       OPC_MoveChild, 1,
/*12489*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12492*/       OPC_MoveChild, 0,
/*12494*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12497*/       OPC_RecordChild0, // #1 = $a
/*12498*/       OPC_MoveChild, 1,
/*12500*/       OPC_CheckInteger, 16, 
/*12502*/       OPC_CheckType, MVT::i32,
/*12504*/       OPC_MoveParent,
/*12505*/       OPC_MoveParent,
/*12506*/       OPC_MoveChild, 1,
/*12508*/       OPC_CheckInteger, 16, 
/*12510*/       OPC_CheckType, MVT::i32,
/*12512*/       OPC_MoveParent,
/*12513*/       OPC_MoveParent,
/*12514*/       OPC_MoveParent,
/*12515*/       OPC_RecordChild1, // #2 = $acc
/*12516*/       OPC_CheckType, MVT::i32,
/*12518*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12520*/       OPC_EmitInteger, MVT::i32, 14, 
/*12523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12538*/     0, /*End of Scope*/
/*12539*/   /*Scope*/ 70, /*->12610*/
/*12540*/     OPC_RecordChild0, // #0 = $acc
/*12541*/     OPC_MoveChild, 1,
/*12543*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12546*/     OPC_MoveChild, 0,
/*12548*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12551*/     OPC_MoveChild, 0,
/*12553*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12556*/     OPC_RecordChild0, // #1 = $b
/*12557*/     OPC_MoveChild, 1,
/*12559*/     OPC_CheckInteger, 16, 
/*12561*/     OPC_CheckType, MVT::i32,
/*12563*/     OPC_MoveParent,
/*12564*/     OPC_MoveParent,
/*12565*/     OPC_MoveChild, 1,
/*12567*/     OPC_CheckInteger, 16, 
/*12569*/     OPC_CheckType, MVT::i32,
/*12571*/     OPC_MoveParent,
/*12572*/     OPC_MoveParent,
/*12573*/     OPC_MoveChild, 1,
/*12575*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12578*/     OPC_RecordChild0, // #2 = $a
/*12579*/     OPC_MoveChild, 1,
/*12581*/     OPC_CheckInteger, 16, 
/*12583*/     OPC_CheckType, MVT::i32,
/*12585*/     OPC_MoveParent,
/*12586*/     OPC_MoveParent,
/*12587*/     OPC_MoveParent,
/*12588*/     OPC_CheckType, MVT::i32,
/*12590*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12592*/     OPC_EmitInteger, MVT::i32, 14, 
/*12595*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12598*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 30
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12610*/   /*Scope*/ 6|128,1/*134*/, /*->12746*/
/*12612*/     OPC_MoveChild, 0,
/*12614*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12617*/     OPC_MoveChild, 0,
/*12619*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12622*/     OPC_Scope, 60, /*->12684*/ // 2 children in Scope
/*12624*/       OPC_RecordChild0, // #0 = $a
/*12625*/       OPC_MoveChild, 1,
/*12627*/       OPC_CheckInteger, 16, 
/*12629*/       OPC_CheckType, MVT::i32,
/*12631*/       OPC_MoveParent,
/*12632*/       OPC_MoveParent,
/*12633*/       OPC_MoveChild, 1,
/*12635*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12638*/       OPC_MoveChild, 0,
/*12640*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12643*/       OPC_RecordChild0, // #1 = $b
/*12644*/       OPC_MoveChild, 1,
/*12646*/       OPC_CheckInteger, 16, 
/*12648*/       OPC_CheckType, MVT::i32,
/*12650*/       OPC_MoveParent,
/*12651*/       OPC_MoveParent,
/*12652*/       OPC_MoveChild, 1,
/*12654*/       OPC_CheckInteger, 16, 
/*12656*/       OPC_CheckType, MVT::i32,
/*12658*/       OPC_MoveParent,
/*12659*/       OPC_MoveParent,
/*12660*/       OPC_MoveParent,
/*12661*/       OPC_RecordChild1, // #2 = $acc
/*12662*/       OPC_CheckType, MVT::i32,
/*12664*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12666*/       OPC_EmitInteger, MVT::i32, 14, 
/*12669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12684*/     /*Scope*/ 60, /*->12745*/
/*12685*/       OPC_MoveChild, 0,
/*12687*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12690*/       OPC_RecordChild0, // #0 = $b
/*12691*/       OPC_MoveChild, 1,
/*12693*/       OPC_CheckInteger, 16, 
/*12695*/       OPC_CheckType, MVT::i32,
/*12697*/       OPC_MoveParent,
/*12698*/       OPC_MoveParent,
/*12699*/       OPC_MoveChild, 1,
/*12701*/       OPC_CheckInteger, 16, 
/*12703*/       OPC_CheckType, MVT::i32,
/*12705*/       OPC_MoveParent,
/*12706*/       OPC_MoveParent,
/*12707*/       OPC_MoveChild, 1,
/*12709*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12712*/       OPC_RecordChild0, // #1 = $a
/*12713*/       OPC_MoveChild, 1,
/*12715*/       OPC_CheckInteger, 16, 
/*12717*/       OPC_CheckType, MVT::i32,
/*12719*/       OPC_MoveParent,
/*12720*/       OPC_MoveParent,
/*12721*/       OPC_MoveParent,
/*12722*/       OPC_RecordChild1, // #2 = $acc
/*12723*/       OPC_CheckType, MVT::i32,
/*12725*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12727*/       OPC_EmitInteger, MVT::i32, 14, 
/*12730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12745*/     0, /*End of Scope*/
/*12746*/   /*Scope*/ 70, /*->12817*/
/*12747*/     OPC_RecordChild0, // #0 = $acc
/*12748*/     OPC_MoveChild, 1,
/*12750*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12753*/     OPC_MoveChild, 0,
/*12755*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12758*/     OPC_MoveChild, 0,
/*12760*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12763*/     OPC_MoveChild, 0,
/*12765*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12768*/     OPC_RecordChild0, // #1 = $b
/*12769*/     OPC_MoveChild, 1,
/*12771*/     OPC_CheckInteger, 16, 
/*12773*/     OPC_CheckType, MVT::i32,
/*12775*/     OPC_MoveParent,
/*12776*/     OPC_MoveParent,
/*12777*/     OPC_MoveChild, 1,
/*12779*/     OPC_CheckInteger, 16, 
/*12781*/     OPC_CheckType, MVT::i32,
/*12783*/     OPC_MoveParent,
/*12784*/     OPC_MoveParent,
/*12785*/     OPC_RecordChild1, // #2 = $a
/*12786*/     OPC_MoveParent,
/*12787*/     OPC_MoveChild, 1,
/*12789*/     OPC_CheckInteger, 16, 
/*12791*/     OPC_CheckType, MVT::i32,
/*12793*/     OPC_MoveParent,
/*12794*/     OPC_MoveParent,
/*12795*/     OPC_CheckType, MVT::i32,
/*12797*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12799*/     OPC_EmitInteger, MVT::i32, 14, 
/*12802*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12805*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12817*/   /*Scope*/ 6|128,1/*134*/, /*->12953*/
/*12819*/     OPC_MoveChild, 0,
/*12821*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12824*/     OPC_MoveChild, 0,
/*12826*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12829*/     OPC_Scope, 60, /*->12891*/ // 2 children in Scope
/*12831*/       OPC_RecordChild0, // #0 = $a
/*12832*/       OPC_MoveChild, 1,
/*12834*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12837*/       OPC_MoveChild, 0,
/*12839*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12842*/       OPC_RecordChild0, // #1 = $b
/*12843*/       OPC_MoveChild, 1,
/*12845*/       OPC_CheckInteger, 16, 
/*12847*/       OPC_CheckType, MVT::i32,
/*12849*/       OPC_MoveParent,
/*12850*/       OPC_MoveParent,
/*12851*/       OPC_MoveChild, 1,
/*12853*/       OPC_CheckInteger, 16, 
/*12855*/       OPC_CheckType, MVT::i32,
/*12857*/       OPC_MoveParent,
/*12858*/       OPC_MoveParent,
/*12859*/       OPC_MoveParent,
/*12860*/       OPC_MoveChild, 1,
/*12862*/       OPC_CheckInteger, 16, 
/*12864*/       OPC_CheckType, MVT::i32,
/*12866*/       OPC_MoveParent,
/*12867*/       OPC_MoveParent,
/*12868*/       OPC_RecordChild1, // #2 = $acc
/*12869*/       OPC_CheckType, MVT::i32,
/*12871*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12873*/       OPC_EmitInteger, MVT::i32, 14, 
/*12876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12891*/     /*Scope*/ 60, /*->12952*/
/*12892*/       OPC_MoveChild, 0,
/*12894*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12897*/       OPC_MoveChild, 0,
/*12899*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12902*/       OPC_RecordChild0, // #0 = $b
/*12903*/       OPC_MoveChild, 1,
/*12905*/       OPC_CheckInteger, 16, 
/*12907*/       OPC_CheckType, MVT::i32,
/*12909*/       OPC_MoveParent,
/*12910*/       OPC_MoveParent,
/*12911*/       OPC_MoveChild, 1,
/*12913*/       OPC_CheckInteger, 16, 
/*12915*/       OPC_CheckType, MVT::i32,
/*12917*/       OPC_MoveParent,
/*12918*/       OPC_MoveParent,
/*12919*/       OPC_RecordChild1, // #1 = $a
/*12920*/       OPC_MoveParent,
/*12921*/       OPC_MoveChild, 1,
/*12923*/       OPC_CheckInteger, 16, 
/*12925*/       OPC_CheckType, MVT::i32,
/*12927*/       OPC_MoveParent,
/*12928*/       OPC_MoveParent,
/*12929*/       OPC_RecordChild1, // #2 = $acc
/*12930*/       OPC_CheckType, MVT::i32,
/*12932*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12934*/       OPC_EmitInteger, MVT::i32, 14, 
/*12937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12952*/     0, /*End of Scope*/
/*12953*/   /*Scope*/ 115, /*->13069*/
/*12954*/     OPC_RecordChild0, // #0 = $Rn
/*12955*/     OPC_MoveChild, 1,
/*12957*/     OPC_Scope, 26, /*->12985*/ // 4 children in Scope
/*12959*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12962*/       OPC_RecordChild0, // #1 = $Rm
/*12963*/       OPC_MoveParent,
/*12964*/       OPC_CheckType, MVT::i32,
/*12966*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12968*/       OPC_EmitInteger, MVT::i32, 14, 
/*12971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*12985*/     /*Scope*/ 27, /*->13013*/
/*12986*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12990*/       OPC_RecordChild0, // #1 = $Rm
/*12991*/       OPC_MoveParent,
/*12992*/       OPC_CheckType, MVT::i32,
/*12994*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12996*/       OPC_EmitInteger, MVT::i32, 14, 
/*12999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13013*/     /*Scope*/ 26, /*->13040*/
/*13014*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13017*/       OPC_RecordChild0, // #1 = $Rm
/*13018*/       OPC_MoveParent,
/*13019*/       OPC_CheckType, MVT::i32,
/*13021*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13023*/       OPC_EmitInteger, MVT::i32, 14, 
/*13026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13040*/     /*Scope*/ 27, /*->13068*/
/*13041*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13045*/       OPC_RecordChild0, // #1 = $Rm
/*13046*/       OPC_MoveParent,
/*13047*/       OPC_CheckType, MVT::i32,
/*13049*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13051*/       OPC_EmitInteger, MVT::i32, 14, 
/*13054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13068*/     0, /*End of Scope*/
/*13069*/   /*Scope*/ 118, /*->13188*/
/*13070*/     OPC_MoveChild, 0,
/*13072*/     OPC_Scope, 27, /*->13101*/ // 4 children in Scope
/*13074*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13077*/       OPC_RecordChild0, // #0 = $Rm
/*13078*/       OPC_MoveParent,
/*13079*/       OPC_RecordChild1, // #1 = $Rn
/*13080*/       OPC_CheckType, MVT::i32,
/*13082*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13084*/       OPC_EmitInteger, MVT::i32, 14, 
/*13087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13101*/     /*Scope*/ 28, /*->13130*/
/*13102*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13106*/       OPC_RecordChild0, // #0 = $Rm
/*13107*/       OPC_MoveParent,
/*13108*/       OPC_RecordChild1, // #1 = $Rn
/*13109*/       OPC_CheckType, MVT::i32,
/*13111*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13113*/       OPC_EmitInteger, MVT::i32, 14, 
/*13116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13130*/     /*Scope*/ 27, /*->13158*/
/*13131*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13134*/       OPC_RecordChild0, // #0 = $Rm
/*13135*/       OPC_MoveParent,
/*13136*/       OPC_RecordChild1, // #1 = $Rn
/*13137*/       OPC_CheckType, MVT::i32,
/*13139*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13141*/       OPC_EmitInteger, MVT::i32, 14, 
/*13144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13147*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13158*/     /*Scope*/ 28, /*->13187*/
/*13159*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13163*/       OPC_RecordChild0, // #0 = $Rm
/*13164*/       OPC_MoveParent,
/*13165*/       OPC_RecordChild1, // #1 = $Rn
/*13166*/       OPC_CheckType, MVT::i32,
/*13168*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13170*/       OPC_EmitInteger, MVT::i32, 14, 
/*13173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13187*/     0, /*End of Scope*/
/*13188*/   /*Scope*/ 54|128,1/*182*/, /*->13372*/
/*13190*/     OPC_RecordChild0, // #0 = $Ra
/*13191*/     OPC_MoveChild, 1,
/*13193*/     OPC_SwitchOpcode /*2 cases */, 96,  TARGET_VAL(ISD::MUL),// ->13293
/*13197*/       OPC_MoveChild, 0,
/*13199*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13202*/       OPC_RecordChild0, // #1 = $Rn
/*13203*/       OPC_MoveChild, 1,
/*13205*/       OPC_CheckInteger, 16, 
/*13207*/       OPC_CheckType, MVT::i32,
/*13209*/       OPC_MoveParent,
/*13210*/       OPC_MoveParent,
/*13211*/       OPC_MoveChild, 1,
/*13213*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13216*/       OPC_RecordChild0, // #2 = $Rm
/*13217*/       OPC_MoveChild, 1,
/*13219*/       OPC_CheckInteger, 16, 
/*13221*/       OPC_CheckType, MVT::i32,
/*13223*/       OPC_MoveParent,
/*13224*/       OPC_MoveParent,
/*13225*/       OPC_MoveParent,
/*13226*/       OPC_CheckType, MVT::i32,
/*13228*/       OPC_Scope, 20, /*->13250*/ // 3 children in Scope
/*13230*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13232*/         OPC_EmitInteger, MVT::i32, 14, 
/*13235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13250*/       /*Scope*/ 20, /*->13271*/
/*13251*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13253*/         OPC_EmitInteger, MVT::i32, 14, 
/*13256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13271*/       /*Scope*/ 20, /*->13292*/
/*13272*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13274*/         OPC_EmitInteger, MVT::i32, 14, 
/*13277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13292*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->13371
/*13296*/       OPC_MoveChild, 0,
/*13298*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13301*/       OPC_RecordChild0, // #1 = $Rn
/*13302*/       OPC_MoveChild, 1,
/*13304*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13307*/       OPC_RecordChild0, // #2 = $Rm
/*13308*/       OPC_MoveChild, 1,
/*13310*/       OPC_CheckInteger, 16, 
/*13312*/       OPC_CheckType, MVT::i32,
/*13314*/       OPC_MoveParent,
/*13315*/       OPC_MoveParent,
/*13316*/       OPC_MoveParent,
/*13317*/       OPC_MoveChild, 1,
/*13319*/       OPC_CheckInteger, 16, 
/*13321*/       OPC_CheckType, MVT::i32,
/*13323*/       OPC_MoveParent,
/*13324*/       OPC_MoveParent,
/*13325*/       OPC_CheckType, MVT::i32,
/*13327*/       OPC_Scope, 20, /*->13349*/ // 2 children in Scope
/*13329*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13331*/         OPC_EmitInteger, MVT::i32, 14, 
/*13334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13349*/       /*Scope*/ 20, /*->13370*/
/*13350*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13352*/         OPC_EmitInteger, MVT::i32, 14, 
/*13355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13370*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*13372*/   /*Scope*/ 73, /*->13446*/
/*13373*/     OPC_MoveChild, 0,
/*13375*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13378*/     OPC_MoveChild, 0,
/*13380*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13383*/     OPC_RecordChild0, // #0 = $Rn
/*13384*/     OPC_MoveChild, 1,
/*13386*/     OPC_CheckInteger, 16, 
/*13388*/     OPC_CheckType, MVT::i32,
/*13390*/     OPC_MoveParent,
/*13391*/     OPC_MoveParent,
/*13392*/     OPC_MoveChild, 1,
/*13394*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13397*/     OPC_RecordChild0, // #1 = $Rm
/*13398*/     OPC_MoveChild, 1,
/*13400*/     OPC_CheckInteger, 16, 
/*13402*/     OPC_CheckType, MVT::i32,
/*13404*/     OPC_MoveParent,
/*13405*/     OPC_MoveParent,
/*13406*/     OPC_MoveParent,
/*13407*/     OPC_RecordChild1, // #2 = $Ra
/*13408*/     OPC_CheckType, MVT::i32,
/*13410*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13412*/     OPC_EmitInteger, MVT::i32, 14, 
/*13415*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13418*/     OPC_Scope, 12, /*->13432*/ // 2 children in Scope
/*13420*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13432*/     /*Scope*/ 12, /*->13445*/
/*13433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13445*/     0, /*End of Scope*/
/*13446*/   /*Scope*/ 57, /*->13504*/
/*13447*/     OPC_RecordChild0, // #0 = $Ra
/*13448*/     OPC_MoveChild, 1,
/*13450*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13453*/     OPC_MoveChild, 0,
/*13455*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13458*/     OPC_MoveChild, 0,
/*13460*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13463*/     OPC_RecordChild0, // #1 = $Rm
/*13464*/     OPC_MoveChild, 1,
/*13466*/     OPC_CheckInteger, 16, 
/*13468*/     OPC_CheckType, MVT::i32,
/*13470*/     OPC_MoveParent,
/*13471*/     OPC_MoveParent,
/*13472*/     OPC_RecordChild1, // #2 = $Rn
/*13473*/     OPC_MoveParent,
/*13474*/     OPC_MoveChild, 1,
/*13476*/     OPC_CheckInteger, 16, 
/*13478*/     OPC_CheckType, MVT::i32,
/*13480*/     OPC_MoveParent,
/*13481*/     OPC_MoveParent,
/*13482*/     OPC_CheckType, MVT::i32,
/*13484*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13486*/     OPC_EmitInteger, MVT::i32, 14, 
/*13489*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13492*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13504*/   /*Scope*/ 108, /*->13613*/
/*13505*/     OPC_MoveChild, 0,
/*13507*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13510*/     OPC_MoveChild, 0,
/*13512*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13515*/     OPC_Scope, 47, /*->13564*/ // 2 children in Scope
/*13517*/       OPC_RecordChild0, // #0 = $Rn
/*13518*/       OPC_MoveChild, 1,
/*13520*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13523*/       OPC_RecordChild0, // #1 = $Rm
/*13524*/       OPC_MoveChild, 1,
/*13526*/       OPC_CheckInteger, 16, 
/*13528*/       OPC_CheckType, MVT::i32,
/*13530*/       OPC_MoveParent,
/*13531*/       OPC_MoveParent,
/*13532*/       OPC_MoveParent,
/*13533*/       OPC_MoveChild, 1,
/*13535*/       OPC_CheckInteger, 16, 
/*13537*/       OPC_CheckType, MVT::i32,
/*13539*/       OPC_MoveParent,
/*13540*/       OPC_MoveParent,
/*13541*/       OPC_RecordChild1, // #2 = $Ra
/*13542*/       OPC_CheckType, MVT::i32,
/*13544*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13546*/       OPC_EmitInteger, MVT::i32, 14, 
/*13549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13564*/     /*Scope*/ 47, /*->13612*/
/*13565*/       OPC_MoveChild, 0,
/*13567*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13570*/       OPC_RecordChild0, // #0 = $Rm
/*13571*/       OPC_MoveChild, 1,
/*13573*/       OPC_CheckInteger, 16, 
/*13575*/       OPC_CheckType, MVT::i32,
/*13577*/       OPC_MoveParent,
/*13578*/       OPC_MoveParent,
/*13579*/       OPC_RecordChild1, // #1 = $Rn
/*13580*/       OPC_MoveParent,
/*13581*/       OPC_MoveChild, 1,
/*13583*/       OPC_CheckInteger, 16, 
/*13585*/       OPC_CheckType, MVT::i32,
/*13587*/       OPC_MoveParent,
/*13588*/       OPC_MoveParent,
/*13589*/       OPC_RecordChild1, // #2 = $Ra
/*13590*/       OPC_CheckType, MVT::i32,
/*13592*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13594*/       OPC_EmitInteger, MVT::i32, 14, 
/*13597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13612*/     0, /*End of Scope*/
/*13613*/   /*Scope*/ 57, /*->13671*/
/*13614*/     OPC_RecordChild0, // #0 = $Ra
/*13615*/     OPC_MoveChild, 1,
/*13617*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13620*/     OPC_MoveChild, 0,
/*13622*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13625*/     OPC_RecordChild0, // #1 = $Rm
/*13626*/     OPC_MoveChild, 1,
/*13628*/     OPC_CheckInteger, 16, 
/*13630*/     OPC_CheckType, MVT::i32,
/*13632*/     OPC_MoveParent,
/*13633*/     OPC_MoveParent,
/*13634*/     OPC_MoveChild, 1,
/*13636*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13639*/     OPC_RecordChild0, // #2 = $Rn
/*13640*/     OPC_MoveChild, 1,
/*13642*/     OPC_CheckInteger, 16, 
/*13644*/     OPC_CheckType, MVT::i32,
/*13646*/     OPC_MoveParent,
/*13647*/     OPC_MoveParent,
/*13648*/     OPC_MoveParent,
/*13649*/     OPC_CheckType, MVT::i32,
/*13651*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13653*/     OPC_EmitInteger, MVT::i32, 14, 
/*13656*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13659*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32))) - Complexity = 22
              // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13671*/   /*Scope*/ 73, /*->13745*/
/*13672*/     OPC_MoveChild, 0,
/*13674*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13677*/     OPC_MoveChild, 0,
/*13679*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13682*/     OPC_RecordChild0, // #0 = $Rn
/*13683*/     OPC_MoveChild, 1,
/*13685*/     OPC_CheckInteger, 16, 
/*13687*/     OPC_CheckType, MVT::i32,
/*13689*/     OPC_MoveParent,
/*13690*/     OPC_MoveParent,
/*13691*/     OPC_MoveChild, 1,
/*13693*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13696*/     OPC_RecordChild0, // #1 = $Rm
/*13697*/     OPC_MoveChild, 1,
/*13699*/     OPC_CheckInteger, 16, 
/*13701*/     OPC_CheckType, MVT::i32,
/*13703*/     OPC_MoveParent,
/*13704*/     OPC_MoveParent,
/*13705*/     OPC_MoveParent,
/*13706*/     OPC_RecordChild1, // #2 = $Ra
/*13707*/     OPC_CheckType, MVT::i32,
/*13709*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13711*/     OPC_EmitInteger, MVT::i32, 14, 
/*13714*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13717*/     OPC_Scope, 12, /*->13731*/ // 2 children in Scope
/*13719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13731*/     /*Scope*/ 12, /*->13744*/
/*13732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13744*/     0, /*End of Scope*/
/*13745*/   /*Scope*/ 57, /*->13803*/
/*13746*/     OPC_RecordChild0, // #0 = $Ra
/*13747*/     OPC_MoveChild, 1,
/*13749*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13752*/     OPC_MoveChild, 0,
/*13754*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13757*/     OPC_MoveChild, 0,
/*13759*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13762*/     OPC_RecordChild0, // #1 = $Rm
/*13763*/     OPC_MoveChild, 1,
/*13765*/     OPC_CheckInteger, 16, 
/*13767*/     OPC_CheckType, MVT::i32,
/*13769*/     OPC_MoveParent,
/*13770*/     OPC_MoveParent,
/*13771*/     OPC_RecordChild1, // #2 = $Rn
/*13772*/     OPC_MoveParent,
/*13773*/     OPC_MoveChild, 1,
/*13775*/     OPC_CheckInteger, 16, 
/*13777*/     OPC_CheckType, MVT::i32,
/*13779*/     OPC_MoveParent,
/*13780*/     OPC_MoveParent,
/*13781*/     OPC_CheckType, MVT::i32,
/*13783*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13785*/     OPC_EmitInteger, MVT::i32, 14, 
/*13788*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13791*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13803*/   /*Scope*/ 108, /*->13912*/
/*13804*/     OPC_MoveChild, 0,
/*13806*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13809*/     OPC_MoveChild, 0,
/*13811*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13814*/     OPC_Scope, 47, /*->13863*/ // 2 children in Scope
/*13816*/       OPC_RecordChild0, // #0 = $Rn
/*13817*/       OPC_MoveChild, 1,
/*13819*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13822*/       OPC_RecordChild0, // #1 = $Rm
/*13823*/       OPC_MoveChild, 1,
/*13825*/       OPC_CheckInteger, 16, 
/*13827*/       OPC_CheckType, MVT::i32,
/*13829*/       OPC_MoveParent,
/*13830*/       OPC_MoveParent,
/*13831*/       OPC_MoveParent,
/*13832*/       OPC_MoveChild, 1,
/*13834*/       OPC_CheckInteger, 16, 
/*13836*/       OPC_CheckType, MVT::i32,
/*13838*/       OPC_MoveParent,
/*13839*/       OPC_MoveParent,
/*13840*/       OPC_RecordChild1, // #2 = $Ra
/*13841*/       OPC_CheckType, MVT::i32,
/*13843*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13845*/       OPC_EmitInteger, MVT::i32, 14, 
/*13848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13863*/     /*Scope*/ 47, /*->13911*/
/*13864*/       OPC_MoveChild, 0,
/*13866*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13869*/       OPC_RecordChild0, // #0 = $Rm
/*13870*/       OPC_MoveChild, 1,
/*13872*/       OPC_CheckInteger, 16, 
/*13874*/       OPC_CheckType, MVT::i32,
/*13876*/       OPC_MoveParent,
/*13877*/       OPC_MoveParent,
/*13878*/       OPC_RecordChild1, // #1 = $Rn
/*13879*/       OPC_MoveParent,
/*13880*/       OPC_MoveChild, 1,
/*13882*/       OPC_CheckInteger, 16, 
/*13884*/       OPC_CheckType, MVT::i32,
/*13886*/       OPC_MoveParent,
/*13887*/       OPC_MoveParent,
/*13888*/       OPC_RecordChild1, // #2 = $Ra
/*13889*/       OPC_CheckType, MVT::i32,
/*13891*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13893*/       OPC_EmitInteger, MVT::i32, 14, 
/*13896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13911*/     0, /*End of Scope*/
/*13912*/   /*Scope*/ 118|128,1/*246*/, /*->14160*/
/*13914*/     OPC_RecordChild0, // #0 = $Ra
/*13915*/     OPC_MoveChild, 1,
/*13917*/     OPC_SwitchOpcode /*2 cases */, 35|128,1/*163*/,  TARGET_VAL(ISD::MUL),// ->14085
/*13922*/       OPC_MoveChild, 0,
/*13924*/       OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->13994
/*13928*/         OPC_RecordChild0, // #1 = $Rn
/*13929*/         OPC_MoveChild, 1,
/*13931*/         OPC_CheckValueType, MVT::i16,
/*13933*/         OPC_MoveParent,
/*13934*/         OPC_MoveParent,
/*13935*/         OPC_MoveChild, 1,
/*13937*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13940*/         OPC_RecordChild0, // #2 = $Rm
/*13941*/         OPC_MoveChild, 1,
/*13943*/         OPC_CheckInteger, 16, 
/*13945*/         OPC_CheckType, MVT::i32,
/*13947*/         OPC_MoveParent,
/*13948*/         OPC_MoveParent,
/*13949*/         OPC_MoveParent,
/*13950*/         OPC_Scope, 20, /*->13972*/ // 2 children in Scope
/*13952*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13954*/           OPC_EmitInteger, MVT::i32, 14, 
/*13957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13972*/         /*Scope*/ 20, /*->13993*/
/*13973*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13975*/           OPC_EmitInteger, MVT::i32, 14, 
/*13978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13993*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 87,  TARGET_VAL(ISD::SRA),// ->14084
/*13997*/         OPC_RecordChild0, // #1 = $Rn
/*13998*/         OPC_MoveChild, 1,
/*14000*/         OPC_CheckInteger, 16, 
/*14002*/         OPC_CheckType, MVT::i32,
/*14004*/         OPC_MoveParent,
/*14005*/         OPC_MoveParent,
/*14006*/         OPC_MoveChild, 1,
/*14008*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14011*/         OPC_RecordChild0, // #2 = $Rm
/*14012*/         OPC_MoveChild, 1,
/*14014*/         OPC_CheckValueType, MVT::i16,
/*14016*/         OPC_MoveParent,
/*14017*/         OPC_MoveParent,
/*14018*/         OPC_MoveParent,
/*14019*/         OPC_Scope, 20, /*->14041*/ // 3 children in Scope
/*14021*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14023*/           OPC_EmitInteger, MVT::i32, 14, 
/*14026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14029*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14041*/         /*Scope*/ 20, /*->14062*/
/*14042*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14044*/           OPC_EmitInteger, MVT::i32, 14, 
/*14047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14062*/         /*Scope*/ 20, /*->14083*/
/*14063*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14065*/           OPC_EmitInteger, MVT::i32, 14, 
/*14068*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14071*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14083*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->14159
/*14088*/       OPC_MoveChild, 0,
/*14090*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14093*/       OPC_RecordChild0, // #1 = $Rn
/*14094*/       OPC_MoveChild, 1,
/*14096*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14099*/       OPC_RecordChild0, // #2 = $Rm
/*14100*/       OPC_MoveChild, 1,
/*14102*/       OPC_CheckValueType, MVT::i16,
/*14104*/       OPC_MoveParent,
/*14105*/       OPC_MoveParent,
/*14106*/       OPC_MoveParent,
/*14107*/       OPC_MoveChild, 1,
/*14109*/       OPC_CheckInteger, 16, 
/*14111*/       OPC_CheckType, MVT::i32,
/*14113*/       OPC_MoveParent,
/*14114*/       OPC_MoveParent,
/*14115*/       OPC_Scope, 20, /*->14137*/ // 2 children in Scope
/*14117*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14119*/         OPC_EmitInteger, MVT::i32, 14, 
/*14122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14137*/       /*Scope*/ 20, /*->14158*/
/*14138*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14140*/         OPC_EmitInteger, MVT::i32, 14, 
/*14143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14146*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14158*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*14160*/   /*Scope*/ 101, /*->14262*/
/*14161*/     OPC_MoveChild, 0,
/*14163*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14166*/     OPC_MoveChild, 0,
/*14168*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14215
/*14172*/       OPC_RecordChild0, // #0 = $Rn
/*14173*/       OPC_MoveChild, 1,
/*14175*/       OPC_CheckValueType, MVT::i16,
/*14177*/       OPC_MoveParent,
/*14178*/       OPC_MoveParent,
/*14179*/       OPC_MoveChild, 1,
/*14181*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14184*/       OPC_RecordChild0, // #1 = $Rm
/*14185*/       OPC_MoveChild, 1,
/*14187*/       OPC_CheckInteger, 16, 
/*14189*/       OPC_CheckType, MVT::i32,
/*14191*/       OPC_MoveParent,
/*14192*/       OPC_MoveParent,
/*14193*/       OPC_MoveParent,
/*14194*/       OPC_RecordChild1, // #2 = $Ra
/*14195*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14197*/       OPC_EmitInteger, MVT::i32, 14, 
/*14200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->14261
/*14218*/       OPC_RecordChild0, // #0 = $Rm
/*14219*/       OPC_MoveChild, 1,
/*14221*/       OPC_CheckInteger, 16, 
/*14223*/       OPC_CheckType, MVT::i32,
/*14225*/       OPC_MoveParent,
/*14226*/       OPC_MoveParent,
/*14227*/       OPC_MoveChild, 1,
/*14229*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14232*/       OPC_RecordChild0, // #1 = $Rn
/*14233*/       OPC_MoveChild, 1,
/*14235*/       OPC_CheckValueType, MVT::i16,
/*14237*/       OPC_MoveParent,
/*14238*/       OPC_MoveParent,
/*14239*/       OPC_MoveParent,
/*14240*/       OPC_RecordChild1, // #2 = $Ra
/*14241*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14243*/       OPC_EmitInteger, MVT::i32, 14, 
/*14246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14262*/   /*Scope*/ 53, /*->14316*/
/*14263*/     OPC_RecordChild0, // #0 = $Ra
/*14264*/     OPC_MoveChild, 1,
/*14266*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14269*/     OPC_MoveChild, 0,
/*14271*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14274*/     OPC_RecordChild0, // #1 = $Rm
/*14275*/     OPC_MoveChild, 1,
/*14277*/     OPC_CheckValueType, MVT::i16,
/*14279*/     OPC_MoveParent,
/*14280*/     OPC_MoveParent,
/*14281*/     OPC_MoveChild, 1,
/*14283*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14286*/     OPC_RecordChild0, // #2 = $Rn
/*14287*/     OPC_MoveChild, 1,
/*14289*/     OPC_CheckInteger, 16, 
/*14291*/     OPC_CheckType, MVT::i32,
/*14293*/     OPC_MoveParent,
/*14294*/     OPC_MoveParent,
/*14295*/     OPC_MoveParent,
/*14296*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14298*/     OPC_EmitInteger, MVT::i32, 14, 
/*14301*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14304*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32))) - Complexity = 17
              // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14316*/   /*Scope*/ 101, /*->14418*/
/*14317*/     OPC_MoveChild, 0,
/*14319*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14322*/     OPC_MoveChild, 0,
/*14324*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SRA),// ->14371
/*14328*/       OPC_RecordChild0, // #0 = $Rn
/*14329*/       OPC_MoveChild, 1,
/*14331*/       OPC_CheckInteger, 16, 
/*14333*/       OPC_CheckType, MVT::i32,
/*14335*/       OPC_MoveParent,
/*14336*/       OPC_MoveParent,
/*14337*/       OPC_MoveChild, 1,
/*14339*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14342*/       OPC_RecordChild0, // #1 = $Rm
/*14343*/       OPC_MoveChild, 1,
/*14345*/       OPC_CheckValueType, MVT::i16,
/*14347*/       OPC_MoveParent,
/*14348*/       OPC_MoveParent,
/*14349*/       OPC_MoveParent,
/*14350*/       OPC_RecordChild1, // #2 = $Ra
/*14351*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14353*/       OPC_EmitInteger, MVT::i32, 14, 
/*14356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14417
/*14374*/       OPC_RecordChild0, // #0 = $Rm
/*14375*/       OPC_MoveChild, 1,
/*14377*/       OPC_CheckValueType, MVT::i16,
/*14379*/       OPC_MoveParent,
/*14380*/       OPC_MoveParent,
/*14381*/       OPC_MoveChild, 1,
/*14383*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14386*/       OPC_RecordChild0, // #1 = $Rn
/*14387*/       OPC_MoveChild, 1,
/*14389*/       OPC_CheckInteger, 16, 
/*14391*/       OPC_CheckType, MVT::i32,
/*14393*/       OPC_MoveParent,
/*14394*/       OPC_MoveParent,
/*14395*/       OPC_MoveParent,
/*14396*/       OPC_RecordChild1, // #2 = $Ra
/*14397*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14399*/       OPC_EmitInteger, MVT::i32, 14, 
/*14402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14418*/   /*Scope*/ 53, /*->14472*/
/*14419*/     OPC_RecordChild0, // #0 = $Ra
/*14420*/     OPC_MoveChild, 1,
/*14422*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14425*/     OPC_MoveChild, 0,
/*14427*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14430*/     OPC_MoveChild, 0,
/*14432*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14435*/     OPC_RecordChild0, // #1 = $Rm
/*14436*/     OPC_MoveChild, 1,
/*14438*/     OPC_CheckValueType, MVT::i16,
/*14440*/     OPC_MoveParent,
/*14441*/     OPC_MoveParent,
/*14442*/     OPC_RecordChild1, // #2 = $Rn
/*14443*/     OPC_MoveParent,
/*14444*/     OPC_MoveChild, 1,
/*14446*/     OPC_CheckInteger, 16, 
/*14448*/     OPC_CheckType, MVT::i32,
/*14450*/     OPC_MoveParent,
/*14451*/     OPC_MoveParent,
/*14452*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14454*/     OPC_EmitInteger, MVT::i32, 14, 
/*14457*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14460*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14472*/   /*Scope*/ 100, /*->14573*/
/*14473*/     OPC_MoveChild, 0,
/*14475*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14478*/     OPC_MoveChild, 0,
/*14480*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14483*/     OPC_Scope, 43, /*->14528*/ // 2 children in Scope
/*14485*/       OPC_RecordChild0, // #0 = $Rn
/*14486*/       OPC_MoveChild, 1,
/*14488*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14491*/       OPC_RecordChild0, // #1 = $Rm
/*14492*/       OPC_MoveChild, 1,
/*14494*/       OPC_CheckValueType, MVT::i16,
/*14496*/       OPC_MoveParent,
/*14497*/       OPC_MoveParent,
/*14498*/       OPC_MoveParent,
/*14499*/       OPC_MoveChild, 1,
/*14501*/       OPC_CheckInteger, 16, 
/*14503*/       OPC_CheckType, MVT::i32,
/*14505*/       OPC_MoveParent,
/*14506*/       OPC_MoveParent,
/*14507*/       OPC_RecordChild1, // #2 = $Ra
/*14508*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14510*/       OPC_EmitInteger, MVT::i32, 14, 
/*14513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14528*/     /*Scope*/ 43, /*->14572*/
/*14529*/       OPC_MoveChild, 0,
/*14531*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14534*/       OPC_RecordChild0, // #0 = $Rm
/*14535*/       OPC_MoveChild, 1,
/*14537*/       OPC_CheckValueType, MVT::i16,
/*14539*/       OPC_MoveParent,
/*14540*/       OPC_MoveParent,
/*14541*/       OPC_RecordChild1, // #1 = $Rn
/*14542*/       OPC_MoveParent,
/*14543*/       OPC_MoveChild, 1,
/*14545*/       OPC_CheckInteger, 16, 
/*14547*/       OPC_CheckType, MVT::i32,
/*14549*/       OPC_MoveParent,
/*14550*/       OPC_MoveParent,
/*14551*/       OPC_RecordChild1, // #2 = $Ra
/*14552*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14554*/       OPC_EmitInteger, MVT::i32, 14, 
/*14557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14572*/     0, /*End of Scope*/
/*14573*/   /*Scope*/ 53, /*->14627*/
/*14574*/     OPC_RecordChild0, // #0 = $Ra
/*14575*/     OPC_MoveChild, 1,
/*14577*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14580*/     OPC_MoveChild, 0,
/*14582*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14585*/     OPC_RecordChild0, // #1 = $Rm
/*14586*/     OPC_MoveChild, 1,
/*14588*/     OPC_CheckInteger, 16, 
/*14590*/     OPC_CheckType, MVT::i32,
/*14592*/     OPC_MoveParent,
/*14593*/     OPC_MoveParent,
/*14594*/     OPC_MoveChild, 1,
/*14596*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14599*/     OPC_RecordChild0, // #2 = $Rn
/*14600*/     OPC_MoveChild, 1,
/*14602*/     OPC_CheckValueType, MVT::i16,
/*14604*/     OPC_MoveParent,
/*14605*/     OPC_MoveParent,
/*14606*/     OPC_MoveParent,
/*14607*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14609*/     OPC_EmitInteger, MVT::i32, 14, 
/*14612*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14615*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other))) - Complexity = 17
              // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14627*/   /*Scope*/ 101, /*->14729*/
/*14628*/     OPC_MoveChild, 0,
/*14630*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14633*/     OPC_MoveChild, 0,
/*14635*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14682
/*14639*/       OPC_RecordChild0, // #0 = $Rn
/*14640*/       OPC_MoveChild, 1,
/*14642*/       OPC_CheckValueType, MVT::i16,
/*14644*/       OPC_MoveParent,
/*14645*/       OPC_MoveParent,
/*14646*/       OPC_MoveChild, 1,
/*14648*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14651*/       OPC_RecordChild0, // #1 = $Rm
/*14652*/       OPC_MoveChild, 1,
/*14654*/       OPC_CheckInteger, 16, 
/*14656*/       OPC_CheckType, MVT::i32,
/*14658*/       OPC_MoveParent,
/*14659*/       OPC_MoveParent,
/*14660*/       OPC_MoveParent,
/*14661*/       OPC_RecordChild1, // #2 = $Ra
/*14662*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14664*/       OPC_EmitInteger, MVT::i32, 14, 
/*14667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->14728
/*14685*/       OPC_RecordChild0, // #0 = $Rm
/*14686*/       OPC_MoveChild, 1,
/*14688*/       OPC_CheckInteger, 16, 
/*14690*/       OPC_CheckType, MVT::i32,
/*14692*/       OPC_MoveParent,
/*14693*/       OPC_MoveParent,
/*14694*/       OPC_MoveChild, 1,
/*14696*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14699*/       OPC_RecordChild0, // #1 = $Rn
/*14700*/       OPC_MoveChild, 1,
/*14702*/       OPC_CheckValueType, MVT::i16,
/*14704*/       OPC_MoveParent,
/*14705*/       OPC_MoveParent,
/*14706*/       OPC_MoveParent,
/*14707*/       OPC_RecordChild1, // #2 = $Ra
/*14708*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14710*/       OPC_EmitInteger, MVT::i32, 14, 
/*14713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14729*/   /*Scope*/ 53, /*->14783*/
/*14730*/     OPC_RecordChild0, // #0 = $Ra
/*14731*/     OPC_MoveChild, 1,
/*14733*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14736*/     OPC_MoveChild, 0,
/*14738*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14741*/     OPC_RecordChild0, // #1 = $Rm
/*14742*/     OPC_MoveChild, 1,
/*14744*/     OPC_CheckValueType, MVT::i16,
/*14746*/     OPC_MoveParent,
/*14747*/     OPC_MoveParent,
/*14748*/     OPC_MoveChild, 1,
/*14750*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14753*/     OPC_RecordChild0, // #2 = $Rn
/*14754*/     OPC_MoveChild, 1,
/*14756*/     OPC_CheckInteger, 16, 
/*14758*/     OPC_CheckType, MVT::i32,
/*14760*/     OPC_MoveParent,
/*14761*/     OPC_MoveParent,
/*14762*/     OPC_MoveParent,
/*14763*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14765*/     OPC_EmitInteger, MVT::i32, 14, 
/*14768*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14771*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32))) - Complexity = 17
              // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14783*/   /*Scope*/ 101, /*->14885*/
/*14784*/     OPC_MoveChild, 0,
/*14786*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14789*/     OPC_MoveChild, 0,
/*14791*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SRA),// ->14838
/*14795*/       OPC_RecordChild0, // #0 = $Rn
/*14796*/       OPC_MoveChild, 1,
/*14798*/       OPC_CheckInteger, 16, 
/*14800*/       OPC_CheckType, MVT::i32,
/*14802*/       OPC_MoveParent,
/*14803*/       OPC_MoveParent,
/*14804*/       OPC_MoveChild, 1,
/*14806*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14809*/       OPC_RecordChild0, // #1 = $Rm
/*14810*/       OPC_MoveChild, 1,
/*14812*/       OPC_CheckValueType, MVT::i16,
/*14814*/       OPC_MoveParent,
/*14815*/       OPC_MoveParent,
/*14816*/       OPC_MoveParent,
/*14817*/       OPC_RecordChild1, // #2 = $Ra
/*14818*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14820*/       OPC_EmitInteger, MVT::i32, 14, 
/*14823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14826*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14884
/*14841*/       OPC_RecordChild0, // #0 = $Rm
/*14842*/       OPC_MoveChild, 1,
/*14844*/       OPC_CheckValueType, MVT::i16,
/*14846*/       OPC_MoveParent,
/*14847*/       OPC_MoveParent,
/*14848*/       OPC_MoveChild, 1,
/*14850*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14853*/       OPC_RecordChild0, // #1 = $Rn
/*14854*/       OPC_MoveChild, 1,
/*14856*/       OPC_CheckInteger, 16, 
/*14858*/       OPC_CheckType, MVT::i32,
/*14860*/       OPC_MoveParent,
/*14861*/       OPC_MoveParent,
/*14862*/       OPC_MoveParent,
/*14863*/       OPC_RecordChild1, // #2 = $Ra
/*14864*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14866*/       OPC_EmitInteger, MVT::i32, 14, 
/*14869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14885*/   /*Scope*/ 53, /*->14939*/
/*14886*/     OPC_RecordChild0, // #0 = $Ra
/*14887*/     OPC_MoveChild, 1,
/*14889*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14892*/     OPC_MoveChild, 0,
/*14894*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14897*/     OPC_MoveChild, 0,
/*14899*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14902*/     OPC_RecordChild0, // #1 = $Rm
/*14903*/     OPC_MoveChild, 1,
/*14905*/     OPC_CheckValueType, MVT::i16,
/*14907*/     OPC_MoveParent,
/*14908*/     OPC_MoveParent,
/*14909*/     OPC_RecordChild1, // #2 = $Rn
/*14910*/     OPC_MoveParent,
/*14911*/     OPC_MoveChild, 1,
/*14913*/     OPC_CheckInteger, 16, 
/*14915*/     OPC_CheckType, MVT::i32,
/*14917*/     OPC_MoveParent,
/*14918*/     OPC_MoveParent,
/*14919*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14921*/     OPC_EmitInteger, MVT::i32, 14, 
/*14924*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14939*/   /*Scope*/ 100, /*->15040*/
/*14940*/     OPC_MoveChild, 0,
/*14942*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14945*/     OPC_MoveChild, 0,
/*14947*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14950*/     OPC_Scope, 43, /*->14995*/ // 2 children in Scope
/*14952*/       OPC_RecordChild0, // #0 = $Rn
/*14953*/       OPC_MoveChild, 1,
/*14955*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14958*/       OPC_RecordChild0, // #1 = $Rm
/*14959*/       OPC_MoveChild, 1,
/*14961*/       OPC_CheckValueType, MVT::i16,
/*14963*/       OPC_MoveParent,
/*14964*/       OPC_MoveParent,
/*14965*/       OPC_MoveParent,
/*14966*/       OPC_MoveChild, 1,
/*14968*/       OPC_CheckInteger, 16, 
/*14970*/       OPC_CheckType, MVT::i32,
/*14972*/       OPC_MoveParent,
/*14973*/       OPC_MoveParent,
/*14974*/       OPC_RecordChild1, // #2 = $Ra
/*14975*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14977*/       OPC_EmitInteger, MVT::i32, 14, 
/*14980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14983*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14995*/     /*Scope*/ 43, /*->15039*/
/*14996*/       OPC_MoveChild, 0,
/*14998*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15001*/       OPC_RecordChild0, // #0 = $Rm
/*15002*/       OPC_MoveChild, 1,
/*15004*/       OPC_CheckValueType, MVT::i16,
/*15006*/       OPC_MoveParent,
/*15007*/       OPC_MoveParent,
/*15008*/       OPC_RecordChild1, // #1 = $Rn
/*15009*/       OPC_MoveParent,
/*15010*/       OPC_MoveChild, 1,
/*15012*/       OPC_CheckInteger, 16, 
/*15014*/       OPC_CheckType, MVT::i32,
/*15016*/       OPC_MoveParent,
/*15017*/       OPC_MoveParent,
/*15018*/       OPC_RecordChild1, // #2 = $Ra
/*15019*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*15021*/       OPC_EmitInteger, MVT::i32, 14, 
/*15024*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15027*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*15039*/     0, /*End of Scope*/
/*15040*/   /*Scope*/ 5|128,2/*261*/, /*->15303*/
/*15042*/     OPC_RecordChild0, // #0 = $Rn
/*15043*/     OPC_Scope, 31, /*->15076*/ // 4 children in Scope
/*15045*/       OPC_RecordChild1, // #1 = $shift
/*15046*/       OPC_CheckType, MVT::i32,
/*15048*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*15050*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*15053*/       OPC_EmitInteger, MVT::i32, 14, 
/*15056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*15076*/     /*Scope*/ 15|128,1/*143*/, /*->15221*/
/*15078*/       OPC_MoveChild, 1,
/*15080*/       OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->15174
/*15084*/         OPC_Scope, 43, /*->15129*/ // 2 children in Scope
/*15086*/           OPC_RecordChild0, // #1 = $a
/*15087*/           OPC_MoveChild, 0,
/*15089*/           OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15091*/           OPC_MoveParent,
/*15092*/           OPC_MoveChild, 1,
/*15094*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15097*/           OPC_RecordChild0, // #2 = $b
/*15098*/           OPC_MoveChild, 1,
/*15100*/           OPC_CheckInteger, 16, 
/*15102*/           OPC_CheckType, MVT::i32,
/*15104*/           OPC_MoveParent,
/*15105*/           OPC_MoveParent,
/*15106*/           OPC_MoveParent,
/*15107*/           OPC_CheckType, MVT::i32,
/*15109*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15111*/           OPC_EmitInteger, MVT::i32, 14, 
/*15114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15129*/         /*Scope*/ 43, /*->15173*/
/*15130*/           OPC_MoveChild, 0,
/*15132*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15135*/           OPC_RecordChild0, // #1 = $a
/*15136*/           OPC_MoveChild, 1,
/*15138*/           OPC_CheckInteger, 16, 
/*15140*/           OPC_CheckType, MVT::i32,
/*15142*/           OPC_MoveParent,
/*15143*/           OPC_MoveParent,
/*15144*/           OPC_RecordChild1, // #2 = $b
/*15145*/           OPC_MoveChild, 1,
/*15147*/           OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15149*/           OPC_MoveParent,
/*15150*/           OPC_MoveParent,
/*15151*/           OPC_CheckType, MVT::i32,
/*15153*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15155*/           OPC_EmitInteger, MVT::i32, 14, 
/*15158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15161*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15173*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->15220
/*15177*/         OPC_MoveChild, 0,
/*15179*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15182*/         OPC_RecordChild0, // #1 = $a
/*15183*/         OPC_RecordChild1, // #2 = $b
/*15184*/         OPC_MoveChild, 1,
/*15186*/         OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15188*/         OPC_MoveParent,
/*15189*/         OPC_MoveParent,
/*15190*/         OPC_MoveChild, 1,
/*15192*/         OPC_CheckInteger, 16, 
/*15194*/         OPC_CheckType, MVT::i32,
/*15196*/         OPC_MoveParent,
/*15197*/         OPC_MoveParent,
/*15198*/         OPC_CheckType, MVT::i32,
/*15200*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15202*/         OPC_EmitInteger, MVT::i32, 14, 
/*15205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*15221*/     /*Scope*/ 31, /*->15253*/
/*15222*/       OPC_RecordChild1, // #1 = $Rn
/*15223*/       OPC_CheckType, MVT::i32,
/*15225*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*15227*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*15230*/       OPC_EmitInteger, MVT::i32, 14, 
/*15233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*15253*/     /*Scope*/ 48, /*->15302*/
/*15254*/       OPC_MoveChild, 1,
/*15256*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15259*/       OPC_MoveChild, 0,
/*15261*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15264*/       OPC_RecordChild0, // #1 = $b
/*15265*/       OPC_MoveChild, 1,
/*15267*/       OPC_CheckInteger, 16, 
/*15269*/       OPC_CheckType, MVT::i32,
/*15271*/       OPC_MoveParent,
/*15272*/       OPC_MoveParent,
/*15273*/       OPC_RecordChild1, // #2 = $a
/*15274*/       OPC_MoveChild, 1,
/*15276*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15278*/       OPC_MoveParent,
/*15279*/       OPC_MoveParent,
/*15280*/       OPC_CheckType, MVT::i32,
/*15282*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15284*/       OPC_EmitInteger, MVT::i32, 14, 
/*15287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a)) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15302*/     0, /*End of Scope*/
/*15303*/   /*Scope*/ 97, /*->15401*/
/*15304*/     OPC_MoveChild, 0,
/*15306*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15309*/     OPC_Scope, 44, /*->15355*/ // 2 children in Scope
/*15311*/       OPC_RecordChild0, // #0 = $a
/*15312*/       OPC_MoveChild, 0,
/*15314*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15316*/       OPC_MoveParent,
/*15317*/       OPC_MoveChild, 1,
/*15319*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15322*/       OPC_RecordChild0, // #1 = $b
/*15323*/       OPC_MoveChild, 1,
/*15325*/       OPC_CheckInteger, 16, 
/*15327*/       OPC_CheckType, MVT::i32,
/*15329*/       OPC_MoveParent,
/*15330*/       OPC_MoveParent,
/*15331*/       OPC_MoveParent,
/*15332*/       OPC_RecordChild1, // #2 = $acc
/*15333*/       OPC_CheckType, MVT::i32,
/*15335*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15337*/       OPC_EmitInteger, MVT::i32, 14, 
/*15340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15355*/     /*Scope*/ 44, /*->15400*/
/*15356*/       OPC_MoveChild, 0,
/*15358*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15361*/       OPC_RecordChild0, // #0 = $b
/*15362*/       OPC_MoveChild, 1,
/*15364*/       OPC_CheckInteger, 16, 
/*15366*/       OPC_CheckType, MVT::i32,
/*15368*/       OPC_MoveParent,
/*15369*/       OPC_MoveParent,
/*15370*/       OPC_RecordChild1, // #1 = $a
/*15371*/       OPC_MoveChild, 1,
/*15373*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15375*/       OPC_MoveParent,
/*15376*/       OPC_MoveParent,
/*15377*/       OPC_RecordChild1, // #2 = $acc
/*15378*/       OPC_CheckType, MVT::i32,
/*15380*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15382*/       OPC_EmitInteger, MVT::i32, 14, 
/*15385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15400*/     0, /*End of Scope*/
/*15401*/   /*Scope*/ 49, /*->15451*/
/*15402*/     OPC_RecordChild0, // #0 = $acc
/*15403*/     OPC_MoveChild, 1,
/*15405*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15408*/     OPC_RecordChild0, // #1 = $b
/*15409*/     OPC_MoveChild, 0,
/*15411*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15413*/     OPC_MoveParent,
/*15414*/     OPC_MoveChild, 1,
/*15416*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15419*/     OPC_RecordChild0, // #2 = $a
/*15420*/     OPC_MoveChild, 1,
/*15422*/     OPC_CheckInteger, 16, 
/*15424*/     OPC_CheckType, MVT::i32,
/*15426*/     OPC_MoveParent,
/*15427*/     OPC_MoveParent,
/*15428*/     OPC_MoveParent,
/*15429*/     OPC_CheckType, MVT::i32,
/*15431*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15433*/     OPC_EmitInteger, MVT::i32, 14, 
/*15436*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15439*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 15
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15451*/   /*Scope*/ 97, /*->15549*/
/*15452*/     OPC_MoveChild, 0,
/*15454*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15457*/     OPC_Scope, 44, /*->15503*/ // 2 children in Scope
/*15459*/       OPC_MoveChild, 0,
/*15461*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15464*/       OPC_RecordChild0, // #0 = $a
/*15465*/       OPC_MoveChild, 1,
/*15467*/       OPC_CheckInteger, 16, 
/*15469*/       OPC_CheckType, MVT::i32,
/*15471*/       OPC_MoveParent,
/*15472*/       OPC_MoveParent,
/*15473*/       OPC_RecordChild1, // #1 = $b
/*15474*/       OPC_MoveChild, 1,
/*15476*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15478*/       OPC_MoveParent,
/*15479*/       OPC_MoveParent,
/*15480*/       OPC_RecordChild1, // #2 = $acc
/*15481*/       OPC_CheckType, MVT::i32,
/*15483*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15485*/       OPC_EmitInteger, MVT::i32, 14, 
/*15488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15503*/     /*Scope*/ 44, /*->15548*/
/*15504*/       OPC_RecordChild0, // #0 = $b
/*15505*/       OPC_MoveChild, 0,
/*15507*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15509*/       OPC_MoveParent,
/*15510*/       OPC_MoveChild, 1,
/*15512*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15515*/       OPC_RecordChild0, // #1 = $a
/*15516*/       OPC_MoveChild, 1,
/*15518*/       OPC_CheckInteger, 16, 
/*15520*/       OPC_CheckType, MVT::i32,
/*15522*/       OPC_MoveParent,
/*15523*/       OPC_MoveParent,
/*15524*/       OPC_MoveParent,
/*15525*/       OPC_RecordChild1, // #2 = $acc
/*15526*/       OPC_CheckType, MVT::i32,
/*15528*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15530*/       OPC_EmitInteger, MVT::i32, 14, 
/*15533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15548*/     0, /*End of Scope*/
/*15549*/   /*Scope*/ 49, /*->15599*/
/*15550*/     OPC_RecordChild0, // #0 = $acc
/*15551*/     OPC_MoveChild, 1,
/*15553*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15556*/     OPC_MoveChild, 0,
/*15558*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15561*/     OPC_RecordChild0, // #1 = $b
/*15562*/     OPC_MoveChild, 0,
/*15564*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15566*/     OPC_MoveParent,
/*15567*/     OPC_RecordChild1, // #2 = $a
/*15568*/     OPC_MoveParent,
/*15569*/     OPC_MoveChild, 1,
/*15571*/     OPC_CheckInteger, 16, 
/*15573*/     OPC_CheckType, MVT::i32,
/*15575*/     OPC_MoveParent,
/*15576*/     OPC_MoveParent,
/*15577*/     OPC_CheckType, MVT::i32,
/*15579*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15581*/     OPC_EmitInteger, MVT::i32, 14, 
/*15584*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15587*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15599*/   /*Scope*/ 91, /*->15691*/
/*15600*/     OPC_MoveChild, 0,
/*15602*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15605*/     OPC_MoveChild, 0,
/*15607*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15610*/     OPC_RecordChild0, // #0 = $a
/*15611*/     OPC_Scope, 38, /*->15651*/ // 2 children in Scope
/*15613*/       OPC_RecordChild1, // #1 = $b
/*15614*/       OPC_MoveChild, 1,
/*15616*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15618*/       OPC_MoveParent,
/*15619*/       OPC_MoveParent,
/*15620*/       OPC_MoveChild, 1,
/*15622*/       OPC_CheckInteger, 16, 
/*15624*/       OPC_CheckType, MVT::i32,
/*15626*/       OPC_MoveParent,
/*15627*/       OPC_MoveParent,
/*15628*/       OPC_RecordChild1, // #2 = $acc
/*15629*/       OPC_CheckType, MVT::i32,
/*15631*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15633*/       OPC_EmitInteger, MVT::i32, 14, 
/*15636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15651*/     /*Scope*/ 38, /*->15690*/
/*15652*/       OPC_MoveChild, 0,
/*15654*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15656*/       OPC_MoveParent,
/*15657*/       OPC_RecordChild1, // #1 = $a
/*15658*/       OPC_MoveParent,
/*15659*/       OPC_MoveChild, 1,
/*15661*/       OPC_CheckInteger, 16, 
/*15663*/       OPC_CheckType, MVT::i32,
/*15665*/       OPC_MoveParent,
/*15666*/       OPC_MoveParent,
/*15667*/       OPC_RecordChild1, // #2 = $acc
/*15668*/       OPC_CheckType, MVT::i32,
/*15670*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15672*/       OPC_EmitInteger, MVT::i32, 14, 
/*15675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15690*/     0, /*End of Scope*/
/*15691*/   /*Scope*/ 6|128,1/*134*/, /*->15827*/
/*15693*/     OPC_RecordChild0, // #0 = $Rn
/*15694*/     OPC_MoveChild, 1,
/*15696*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15699*/     OPC_MoveChild, 0,
/*15701*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15704*/     OPC_RecordChild0, // #1 = $Rm
/*15705*/     OPC_RecordChild1, // #2 = $rot
/*15706*/     OPC_MoveChild, 1,
/*15708*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15711*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*15713*/     OPC_CheckType, MVT::i32,
/*15715*/     OPC_MoveParent,
/*15716*/     OPC_MoveParent,
/*15717*/     OPC_MoveChild, 1,
/*15719*/     OPC_Scope, 52, /*->15773*/ // 2 children in Scope
/*15721*/       OPC_CheckValueType, MVT::i8,
/*15723*/       OPC_MoveParent,
/*15724*/       OPC_MoveParent,
/*15725*/       OPC_Scope, 22, /*->15749*/ // 2 children in Scope
/*15727*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15729*/         OPC_EmitConvertToTarget, 2,
/*15731*/         OPC_EmitInteger, MVT::i32, 14, 
/*15734*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15737*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15749*/       /*Scope*/ 22, /*->15772*/
/*15750*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15752*/         OPC_EmitConvertToTarget, 2,
/*15754*/         OPC_EmitInteger, MVT::i32, 14, 
/*15757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15772*/       0, /*End of Scope*/
/*15773*/     /*Scope*/ 52, /*->15826*/
/*15774*/       OPC_CheckValueType, MVT::i16,
/*15776*/       OPC_MoveParent,
/*15777*/       OPC_MoveParent,
/*15778*/       OPC_Scope, 22, /*->15802*/ // 2 children in Scope
/*15780*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15782*/         OPC_EmitConvertToTarget, 2,
/*15784*/         OPC_EmitInteger, MVT::i32, 14, 
/*15787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15790*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15802*/       /*Scope*/ 22, /*->15825*/
/*15803*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15805*/         OPC_EmitConvertToTarget, 2,
/*15807*/         OPC_EmitInteger, MVT::i32, 14, 
/*15810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15813*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15825*/       0, /*End of Scope*/
/*15826*/     0, /*End of Scope*/
/*15827*/   /*Scope*/ 7|128,1/*135*/, /*->15964*/
/*15829*/     OPC_MoveChild, 0,
/*15831*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15834*/     OPC_MoveChild, 0,
/*15836*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15839*/     OPC_RecordChild0, // #0 = $Rm
/*15840*/     OPC_RecordChild1, // #1 = $rot
/*15841*/     OPC_MoveChild, 1,
/*15843*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15846*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*15848*/     OPC_CheckType, MVT::i32,
/*15850*/     OPC_MoveParent,
/*15851*/     OPC_MoveParent,
/*15852*/     OPC_MoveChild, 1,
/*15854*/     OPC_Scope, 53, /*->15909*/ // 2 children in Scope
/*15856*/       OPC_CheckValueType, MVT::i8,
/*15858*/       OPC_MoveParent,
/*15859*/       OPC_MoveParent,
/*15860*/       OPC_RecordChild1, // #2 = $Rn
/*15861*/       OPC_Scope, 22, /*->15885*/ // 2 children in Scope
/*15863*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15865*/         OPC_EmitConvertToTarget, 1,
/*15867*/         OPC_EmitInteger, MVT::i32, 14, 
/*15870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15873*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15885*/       /*Scope*/ 22, /*->15908*/
/*15886*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15888*/         OPC_EmitConvertToTarget, 1,
/*15890*/         OPC_EmitInteger, MVT::i32, 14, 
/*15893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15908*/       0, /*End of Scope*/
/*15909*/     /*Scope*/ 53, /*->15963*/
/*15910*/       OPC_CheckValueType, MVT::i16,
/*15912*/       OPC_MoveParent,
/*15913*/       OPC_MoveParent,
/*15914*/       OPC_RecordChild1, // #2 = $Rn
/*15915*/       OPC_Scope, 22, /*->15939*/ // 2 children in Scope
/*15917*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15919*/         OPC_EmitConvertToTarget, 1,
/*15921*/         OPC_EmitInteger, MVT::i32, 14, 
/*15924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15939*/       /*Scope*/ 22, /*->15962*/
/*15940*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15942*/         OPC_EmitConvertToTarget, 1,
/*15944*/         OPC_EmitInteger, MVT::i32, 14, 
/*15947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15962*/       0, /*End of Scope*/
/*15963*/     0, /*End of Scope*/
/*15964*/   /*Scope*/ 8|128,1/*136*/, /*->16102*/
/*15966*/     OPC_RecordChild0, // #0 = $Ra
/*15967*/     OPC_Scope, 50, /*->16019*/ // 3 children in Scope
/*15969*/       OPC_MoveChild, 1,
/*15971*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15974*/       OPC_MoveChild, 0,
/*15976*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15979*/       OPC_RecordChild0, // #1 = $Rn
/*15980*/       OPC_MoveChild, 1,
/*15982*/       OPC_CheckValueType, MVT::i16,
/*15984*/       OPC_MoveParent,
/*15985*/       OPC_MoveParent,
/*15986*/       OPC_MoveChild, 1,
/*15988*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15991*/       OPC_RecordChild0, // #2 = $Rm
/*15992*/       OPC_MoveChild, 1,
/*15994*/       OPC_CheckValueType, MVT::i16,
/*15996*/       OPC_MoveParent,
/*15997*/       OPC_MoveParent,
/*15998*/       OPC_MoveParent,
/*15999*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16001*/       OPC_EmitInteger, MVT::i32, 14, 
/*16004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*16019*/     /*Scope*/ 30, /*->16050*/
/*16020*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*16021*/       OPC_CheckType, MVT::i32,
/*16023*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16025*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*16028*/       OPC_EmitInteger, MVT::i32, 14, 
/*16031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16050*/     /*Scope*/ 50, /*->16101*/
/*16051*/       OPC_MoveChild, 1,
/*16053*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16056*/       OPC_MoveChild, 0,
/*16058*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16061*/       OPC_RecordChild0, // #1 = $Rn
/*16062*/       OPC_MoveChild, 1,
/*16064*/       OPC_CheckValueType, MVT::i16,
/*16066*/       OPC_MoveParent,
/*16067*/       OPC_MoveParent,
/*16068*/       OPC_MoveChild, 1,
/*16070*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16073*/       OPC_RecordChild0, // #2 = $Rm
/*16074*/       OPC_MoveChild, 1,
/*16076*/       OPC_CheckValueType, MVT::i16,
/*16078*/       OPC_MoveParent,
/*16079*/       OPC_MoveParent,
/*16080*/       OPC_MoveParent,
/*16081*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16083*/       OPC_EmitInteger, MVT::i32, 14, 
/*16086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*16101*/     0, /*End of Scope*/
/*16102*/   /*Scope*/ 51, /*->16154*/
/*16103*/     OPC_MoveChild, 0,
/*16105*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16108*/     OPC_MoveChild, 0,
/*16110*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16113*/     OPC_RecordChild0, // #0 = $Rn
/*16114*/     OPC_MoveChild, 1,
/*16116*/     OPC_CheckValueType, MVT::i16,
/*16118*/     OPC_MoveParent,
/*16119*/     OPC_MoveParent,
/*16120*/     OPC_MoveChild, 1,
/*16122*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16125*/     OPC_RecordChild0, // #1 = $Rm
/*16126*/     OPC_MoveChild, 1,
/*16128*/     OPC_CheckValueType, MVT::i16,
/*16130*/     OPC_MoveParent,
/*16131*/     OPC_MoveParent,
/*16132*/     OPC_MoveParent,
/*16133*/     OPC_RecordChild1, // #2 = $Ra
/*16134*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16136*/     OPC_EmitInteger, MVT::i32, 14, 
/*16139*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16142*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*16154*/   /*Scope*/ 31, /*->16186*/
/*16155*/     OPC_RecordChild0, // #0 = $ShiftedRm
/*16156*/     OPC_RecordChild1, // #1 = $Rn
/*16157*/     OPC_CheckType, MVT::i32,
/*16159*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16161*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*16164*/     OPC_EmitInteger, MVT::i32, 14, 
/*16167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16170*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16186*/   /*Scope*/ 51, /*->16238*/
/*16187*/     OPC_MoveChild, 0,
/*16189*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16192*/     OPC_MoveChild, 0,
/*16194*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16197*/     OPC_RecordChild0, // #0 = $Rn
/*16198*/     OPC_MoveChild, 1,
/*16200*/     OPC_CheckValueType, MVT::i16,
/*16202*/     OPC_MoveParent,
/*16203*/     OPC_MoveParent,
/*16204*/     OPC_MoveChild, 1,
/*16206*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16209*/     OPC_RecordChild0, // #1 = $Rm
/*16210*/     OPC_MoveChild, 1,
/*16212*/     OPC_CheckValueType, MVT::i16,
/*16214*/     OPC_MoveParent,
/*16215*/     OPC_MoveParent,
/*16216*/     OPC_MoveParent,
/*16217*/     OPC_RecordChild1, // #2 = $Ra
/*16218*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16220*/     OPC_EmitInteger, MVT::i32, 14, 
/*16223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*16238*/   /*Scope*/ 84, /*->16323*/
/*16239*/     OPC_RecordChild0, // #0 = $acc
/*16240*/     OPC_Scope, 40, /*->16282*/ // 2 children in Scope
/*16242*/       OPC_MoveChild, 1,
/*16244*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16247*/       OPC_RecordChild0, // #1 = $a
/*16248*/       OPC_MoveChild, 0,
/*16250*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*16252*/       OPC_MoveParent,
/*16253*/       OPC_RecordChild1, // #2 = $b
/*16254*/       OPC_MoveChild, 1,
/*16256*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*16258*/       OPC_MoveParent,
/*16259*/       OPC_MoveParent,
/*16260*/       OPC_CheckType, MVT::i32,
/*16262*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16264*/       OPC_EmitInteger, MVT::i32, 14, 
/*16267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*16282*/     /*Scope*/ 39, /*->16322*/
/*16283*/       OPC_RecordChild1, // #1 = $imm
/*16284*/       OPC_MoveChild, 1,
/*16286*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16289*/       OPC_CheckPredicate, 11, // Predicate_imm0_255_neg
/*16291*/       OPC_MoveParent,
/*16292*/       OPC_CheckType, MVT::i32,
/*16294*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16296*/       OPC_EmitConvertToTarget, 1,
/*16298*/       OPC_EmitNodeXForm, 4, 2, // imm_neg_XFORM
/*16301*/       OPC_EmitInteger, MVT::i32, 14, 
/*16304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*16322*/     0, /*End of Scope*/
/*16323*/   /*Scope*/ 41, /*->16365*/
/*16324*/     OPC_MoveChild, 0,
/*16326*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16329*/     OPC_RecordChild0, // #0 = $a
/*16330*/     OPC_MoveChild, 0,
/*16332*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*16334*/     OPC_MoveParent,
/*16335*/     OPC_RecordChild1, // #1 = $b
/*16336*/     OPC_MoveChild, 1,
/*16338*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*16340*/     OPC_MoveParent,
/*16341*/     OPC_MoveParent,
/*16342*/     OPC_RecordChild1, // #2 = $acc
/*16343*/     OPC_CheckType, MVT::i32,
/*16345*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16347*/     OPC_EmitInteger, MVT::i32, 14, 
/*16350*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16353*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*16365*/   /*Scope*/ 5|128,3/*389*/, /*->16756*/
/*16367*/     OPC_RecordChild0, // #0 = $Rn
/*16368*/     OPC_Scope, 69|128,2/*325*/, /*->16696*/ // 2 children in Scope
/*16371*/       OPC_RecordChild1, // #1 = $imm
/*16372*/       OPC_MoveChild, 1,
/*16374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16377*/       OPC_Scope, 30, /*->16409*/ // 10 children in Scope
/*16379*/         OPC_CheckPredicate, 6, // Predicate_so_imm
/*16381*/         OPC_MoveParent,
/*16382*/         OPC_CheckType, MVT::i32,
/*16384*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*16386*/         OPC_EmitConvertToTarget, 1,
/*16388*/         OPC_EmitInteger, MVT::i32, 14, 
/*16391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16409*/       /*Scope*/ 33, /*->16443*/
/*16410*/         OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*16412*/         OPC_MoveParent,
/*16413*/         OPC_CheckType, MVT::i32,
/*16415*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*16417*/         OPC_EmitConvertToTarget, 1,
/*16419*/         OPC_EmitNodeXForm, 5, 2, // so_imm_neg_XFORM
/*16422*/         OPC_EmitInteger, MVT::i32, 14, 
/*16425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*16443*/       /*Scope*/ 30, /*->16474*/
/*16444*/         OPC_CheckPredicate, 13, // Predicate_imm0_7
/*16446*/         OPC_MoveParent,
/*16447*/         OPC_CheckType, MVT::i32,
/*16449*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16451*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16454*/         OPC_EmitConvertToTarget, 1,
/*16456*/         OPC_EmitInteger, MVT::i32, 14, 
/*16459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16462*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*16474*/       /*Scope*/ 30, /*->16505*/
/*16475*/         OPC_CheckPredicate, 14, // Predicate_imm8_255
/*16477*/         OPC_MoveParent,
/*16478*/         OPC_CheckType, MVT::i32,
/*16480*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16482*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16485*/         OPC_EmitConvertToTarget, 1,
/*16487*/         OPC_EmitInteger, MVT::i32, 14, 
/*16490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*16505*/       /*Scope*/ 33, /*->16539*/
/*16506*/         OPC_CheckPredicate, 15, // Predicate_imm0_7_neg
/*16508*/         OPC_MoveParent,
/*16509*/         OPC_CheckType, MVT::i32,
/*16511*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16513*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16516*/         OPC_EmitConvertToTarget, 1,
/*16518*/         OPC_EmitNodeXForm, 4, 3, // imm_neg_XFORM
/*16521*/         OPC_EmitInteger, MVT::i32, 14, 
/*16524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*16539*/       /*Scope*/ 33, /*->16573*/
/*16540*/         OPC_CheckPredicate, 16, // Predicate_imm8_255_neg
/*16542*/         OPC_MoveParent,
/*16543*/         OPC_CheckType, MVT::i32,
/*16545*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16547*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16550*/         OPC_EmitConvertToTarget, 1,
/*16552*/         OPC_EmitNodeXForm, 4, 3, // imm_neg_XFORM
/*16555*/         OPC_EmitInteger, MVT::i32, 14, 
/*16558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*16573*/       /*Scope*/ 30, /*->16604*/
/*16574*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*16576*/         OPC_MoveParent,
/*16577*/         OPC_CheckType, MVT::i32,
/*16579*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16581*/         OPC_EmitConvertToTarget, 1,
/*16583*/         OPC_EmitInteger, MVT::i32, 14, 
/*16586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16604*/       /*Scope*/ 26, /*->16631*/
/*16605*/         OPC_CheckPredicate, 17, // Predicate_imm0_4095
/*16607*/         OPC_MoveParent,
/*16608*/         OPC_CheckType, MVT::i32,
/*16610*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16612*/         OPC_EmitConvertToTarget, 1,
/*16614*/         OPC_EmitInteger, MVT::i32, 14, 
/*16617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16631*/       /*Scope*/ 33, /*->16665*/
/*16632*/         OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*16634*/         OPC_MoveParent,
/*16635*/         OPC_CheckType, MVT::i32,
/*16637*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16639*/         OPC_EmitConvertToTarget, 1,
/*16641*/         OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*16644*/         OPC_EmitInteger, MVT::i32, 14, 
/*16647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*16665*/       /*Scope*/ 29, /*->16695*/
/*16666*/         OPC_CheckPredicate, 19, // Predicate_imm0_4095_neg
/*16668*/         OPC_MoveParent,
/*16669*/         OPC_CheckType, MVT::i32,
/*16671*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16673*/         OPC_EmitConvertToTarget, 1,
/*16675*/         OPC_EmitNodeXForm, 4, 2, // imm_neg_XFORM
/*16678*/         OPC_EmitInteger, MVT::i32, 14, 
/*16681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*16695*/       0, /*End of Scope*/
/*16696*/     /*Scope*/ 58, /*->16755*/
/*16697*/       OPC_MoveChild, 1,
/*16699*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16702*/       OPC_RecordChild0, // #1 = $Rm
/*16703*/       OPC_MoveChild, 1,
/*16705*/       OPC_Scope, 23, /*->16730*/ // 2 children in Scope
/*16707*/         OPC_CheckValueType, MVT::i8,
/*16709*/         OPC_MoveParent,
/*16710*/         OPC_MoveParent,
/*16711*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16713*/         OPC_EmitInteger, MVT::i32, 14, 
/*16716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16730*/       /*Scope*/ 23, /*->16754*/
/*16731*/         OPC_CheckValueType, MVT::i16,
/*16733*/         OPC_MoveParent,
/*16734*/         OPC_MoveParent,
/*16735*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16737*/         OPC_EmitInteger, MVT::i32, 14, 
/*16740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16754*/       0, /*End of Scope*/
/*16755*/     0, /*End of Scope*/
/*16756*/   /*Scope*/ 94, /*->16851*/
/*16757*/     OPC_MoveChild, 0,
/*16759*/     OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->16821
/*16763*/       OPC_RecordChild0, // #0 = $Rn
/*16764*/       OPC_RecordChild1, // #1 = $Rm
/*16765*/       OPC_MoveParent,
/*16766*/       OPC_RecordChild1, // #2 = $Ra
/*16767*/       OPC_CheckType, MVT::i32,
/*16769*/       OPC_Scope, 24, /*->16795*/ // 2 children in Scope
/*16771*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*16773*/         OPC_EmitInteger, MVT::i32, 14, 
/*16776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*16795*/       /*Scope*/ 24, /*->16820*/
/*16796*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16798*/         OPC_EmitInteger, MVT::i32, 14, 
/*16801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*16820*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->16850
/*16824*/       OPC_RecordChild0, // #0 = $Rn
/*16825*/       OPC_RecordChild1, // #1 = $Rm
/*16826*/       OPC_MoveParent,
/*16827*/       OPC_RecordChild1, // #2 = $Ra
/*16828*/       OPC_CheckType, MVT::i32,
/*16830*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16832*/       OPC_EmitInteger, MVT::i32, 14, 
/*16835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*16851*/   /*Scope*/ 59, /*->16911*/
/*16852*/     OPC_RecordChild0, // #0 = $Rn
/*16853*/     OPC_MoveChild, 1,
/*16855*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16858*/     OPC_RecordChild0, // #1 = $Rm
/*16859*/     OPC_MoveChild, 1,
/*16861*/     OPC_Scope, 23, /*->16886*/ // 2 children in Scope
/*16863*/       OPC_CheckValueType, MVT::i8,
/*16865*/       OPC_MoveParent,
/*16866*/       OPC_MoveParent,
/*16867*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16869*/       OPC_EmitInteger, MVT::i32, 14, 
/*16872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (t2SXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16886*/     /*Scope*/ 23, /*->16910*/
/*16887*/       OPC_CheckValueType, MVT::i16,
/*16889*/       OPC_MoveParent,
/*16890*/       OPC_MoveParent,
/*16891*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16893*/       OPC_EmitInteger, MVT::i32, 14, 
/*16896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (t2SXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16910*/     0, /*End of Scope*/
/*16911*/   /*Scope*/ 120, /*->17032*/
/*16912*/     OPC_MoveChild, 0,
/*16914*/     OPC_SwitchOpcode /*3 cases */, 26,  TARGET_VAL(ISD::MUL),// ->16944
/*16918*/       OPC_RecordChild0, // #0 = $Rn
/*16919*/       OPC_RecordChild1, // #1 = $Rm
/*16920*/       OPC_MoveParent,
/*16921*/       OPC_RecordChild1, // #2 = $Ra
/*16922*/       OPC_CheckType, MVT::i32,
/*16924*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16926*/       OPC_EmitInteger, MVT::i32, 14, 
/*16929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->16973
/*16947*/       OPC_RecordChild0, // #0 = $Rm
/*16948*/       OPC_RecordChild1, // #1 = $Rn
/*16949*/       OPC_MoveParent,
/*16950*/       OPC_RecordChild1, // #2 = $Ra
/*16951*/       OPC_CheckType, MVT::i32,
/*16953*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16955*/       OPC_EmitInteger, MVT::i32, 14, 
/*16958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 55,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17031
/*16976*/       OPC_RecordChild0, // #0 = $Rm
/*16977*/       OPC_MoveChild, 1,
/*16979*/       OPC_Scope, 24, /*->17005*/ // 2 children in Scope
/*16981*/         OPC_CheckValueType, MVT::i8,
/*16983*/         OPC_MoveParent,
/*16984*/         OPC_MoveParent,
/*16985*/         OPC_RecordChild1, // #1 = $Rn
/*16986*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16988*/         OPC_EmitInteger, MVT::i32, 14, 
/*16991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:i32 (sext_inreg:i32 GPR:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17005*/       /*Scope*/ 24, /*->17030*/
/*17006*/         OPC_CheckValueType, MVT::i16,
/*17008*/         OPC_MoveParent,
/*17009*/         OPC_MoveParent,
/*17010*/         OPC_RecordChild1, // #1 = $Rn
/*17011*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17013*/         OPC_EmitInteger, MVT::i32, 14, 
/*17016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17019*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17030*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17032*/   /*Scope*/ 93, /*->17126*/
/*17033*/     OPC_RecordChild0, // #0 = $Ra
/*17034*/     OPC_MoveChild, 1,
/*17036*/     OPC_SwitchOpcode /*2 cases */, 57,  TARGET_VAL(ISD::MUL),// ->17097
/*17040*/       OPC_RecordChild0, // #1 = $Rn
/*17041*/       OPC_RecordChild1, // #2 = $Rm
/*17042*/       OPC_MoveParent,
/*17043*/       OPC_CheckType, MVT::i32,
/*17045*/       OPC_Scope, 24, /*->17071*/ // 2 children in Scope
/*17047*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*17049*/         OPC_EmitInteger, MVT::i32, 14, 
/*17052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17058*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*17071*/       /*Scope*/ 24, /*->17096*/
/*17072*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17074*/         OPC_EmitInteger, MVT::i32, 14, 
/*17077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*17096*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->17125
/*17100*/       OPC_RecordChild0, // #1 = $Rn
/*17101*/       OPC_RecordChild1, // #2 = $Rm
/*17102*/       OPC_MoveParent,
/*17103*/       OPC_CheckType, MVT::i32,
/*17105*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17107*/       OPC_EmitInteger, MVT::i32, 14, 
/*17110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*17126*/   /*Scope*/ 60, /*->17187*/
/*17127*/     OPC_MoveChild, 0,
/*17129*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17132*/     OPC_RecordChild0, // #0 = $Rm
/*17133*/     OPC_MoveChild, 1,
/*17135*/     OPC_Scope, 24, /*->17161*/ // 2 children in Scope
/*17137*/       OPC_CheckValueType, MVT::i8,
/*17139*/       OPC_MoveParent,
/*17140*/       OPC_MoveParent,
/*17141*/       OPC_RecordChild1, // #1 = $Rn
/*17142*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17144*/       OPC_EmitInteger, MVT::i32, 14, 
/*17147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17150*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                // Dst: (t2SXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17161*/     /*Scope*/ 24, /*->17186*/
/*17162*/       OPC_CheckValueType, MVT::i16,
/*17164*/       OPC_MoveParent,
/*17165*/       OPC_MoveParent,
/*17166*/       OPC_RecordChild1, // #1 = $Rn
/*17167*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17169*/       OPC_EmitInteger, MVT::i32, 14, 
/*17172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                // Dst: (t2SXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17186*/     0, /*End of Scope*/
/*17187*/   /*Scope*/ 118|128,2/*374*/, /*->17563*/
/*17189*/     OPC_RecordChild0, // #0 = $Ra
/*17190*/     OPC_Scope, 60, /*->17252*/ // 3 children in Scope
/*17192*/       OPC_MoveChild, 1,
/*17194*/       OPC_SwitchOpcode /*2 cases */, 25,  TARGET_VAL(ISD::MUL),// ->17223
/*17198*/         OPC_RecordChild0, // #1 = $Rn
/*17199*/         OPC_RecordChild1, // #2 = $Rm
/*17200*/         OPC_MoveParent,
/*17201*/         OPC_CheckType, MVT::i32,
/*17203*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*17205*/         OPC_EmitInteger, MVT::i32, 14, 
/*17208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->17251
/*17226*/         OPC_RecordChild0, // #1 = $Rm
/*17227*/         OPC_RecordChild1, // #2 = $Rn
/*17228*/         OPC_MoveParent,
/*17229*/         OPC_CheckType, MVT::i32,
/*17231*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*17233*/         OPC_EmitInteger, MVT::i32, 14, 
/*17236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
/*17252*/     /*Scope*/ 93, /*->17346*/
/*17253*/       OPC_RecordChild1, // #1 = $Rm
/*17254*/       OPC_CheckType, MVT::i32,
/*17256*/       OPC_Scope, 23, /*->17281*/ // 3 children in Scope
/*17258*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*17260*/         OPC_EmitInteger, MVT::i32, 14, 
/*17263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17281*/       /*Scope*/ 23, /*->17305*/
/*17282*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17284*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17287*/         OPC_EmitInteger, MVT::i32, 14, 
/*17290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17305*/       /*Scope*/ 39, /*->17345*/
/*17306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*17308*/         OPC_EmitInteger, MVT::i32, 14, 
/*17311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17317*/         OPC_Scope, 12, /*->17331*/ // 2 children in Scope
/*17319*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*17331*/         /*Scope*/ 12, /*->17344*/
/*17332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*17344*/         0, /*End of Scope*/
/*17345*/       0, /*End of Scope*/
/*17346*/     /*Scope*/ 86|128,1/*214*/, /*->17562*/
/*17348*/       OPC_MoveChild, 1,
/*17350*/       OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*17353*/       OPC_MoveChild, 0,
/*17355*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*17358*/       OPC_MoveChild, 0,
/*17360*/       OPC_Scope, 99, /*->17461*/ // 2 children in Scope
/*17362*/         OPC_CheckInteger, 4, 
/*17364*/         OPC_MoveParent,
/*17365*/         OPC_RecordChild1, // #1 = $Vn
/*17366*/         OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->17398
/*17369*/           OPC_CheckChild1Type, MVT::v8i8,
/*17371*/           OPC_RecordChild2, // #2 = $Vm
/*17372*/           OPC_CheckChild2Type, MVT::v8i8,
/*17374*/           OPC_MoveParent,
/*17375*/           OPC_MoveParent,
/*17376*/           OPC_CheckType, MVT::v8i16,
/*17378*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17380*/           OPC_EmitInteger, MVT::i32, 14, 
/*17383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17386*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->17429
/*17400*/           OPC_CheckChild1Type, MVT::v4i16,
/*17402*/           OPC_RecordChild2, // #2 = $Vm
/*17403*/           OPC_CheckChild2Type, MVT::v4i16,
/*17405*/           OPC_MoveParent,
/*17406*/           OPC_MoveParent,
/*17407*/           OPC_CheckType, MVT::v4i32,
/*17409*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17411*/           OPC_EmitInteger, MVT::i32, 14, 
/*17414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->17460
/*17431*/           OPC_CheckChild1Type, MVT::v2i32,
/*17433*/           OPC_RecordChild2, // #2 = $Vm
/*17434*/           OPC_CheckChild2Type, MVT::v2i32,
/*17436*/           OPC_MoveParent,
/*17437*/           OPC_MoveParent,
/*17438*/           OPC_CheckType, MVT::v2i64,
/*17440*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17442*/           OPC_EmitInteger, MVT::i32, 14, 
/*17445*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17448*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*17461*/       /*Scope*/ 99, /*->17561*/
/*17462*/         OPC_CheckInteger, 5, 
/*17464*/         OPC_MoveParent,
/*17465*/         OPC_RecordChild1, // #1 = $Vn
/*17466*/         OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->17498
/*17469*/           OPC_CheckChild1Type, MVT::v8i8,
/*17471*/           OPC_RecordChild2, // #2 = $Vm
/*17472*/           OPC_CheckChild2Type, MVT::v8i8,
/*17474*/           OPC_MoveParent,
/*17475*/           OPC_MoveParent,
/*17476*/           OPC_CheckType, MVT::v8i16,
/*17478*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17480*/           OPC_EmitInteger, MVT::i32, 14, 
/*17483*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17486*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->17529
/*17500*/           OPC_CheckChild1Type, MVT::v4i16,
/*17502*/           OPC_RecordChild2, // #2 = $Vm
/*17503*/           OPC_CheckChild2Type, MVT::v4i16,
/*17505*/           OPC_MoveParent,
/*17506*/           OPC_MoveParent,
/*17507*/           OPC_CheckType, MVT::v4i32,
/*17509*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17511*/           OPC_EmitInteger, MVT::i32, 14, 
/*17514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17517*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->17560
/*17531*/           OPC_CheckChild1Type, MVT::v2i32,
/*17533*/           OPC_RecordChild2, // #2 = $Vm
/*17534*/           OPC_CheckChild2Type, MVT::v2i32,
/*17536*/           OPC_MoveParent,
/*17537*/           OPC_MoveParent,
/*17538*/           OPC_CheckType, MVT::v2i64,
/*17540*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17542*/           OPC_EmitInteger, MVT::i32, 14, 
/*17545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17548*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*17561*/       0, /*End of Scope*/
/*17562*/     0, /*End of Scope*/
/*17563*/   /*Scope*/ 92|128,1/*220*/, /*->17785*/
/*17565*/     OPC_MoveChild, 0,
/*17567*/     OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*17570*/     OPC_MoveChild, 0,
/*17572*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*17575*/     OPC_MoveChild, 0,
/*17577*/     OPC_Scope, 102, /*->17681*/ // 2 children in Scope
/*17579*/       OPC_CheckInteger, 4, 
/*17581*/       OPC_MoveParent,
/*17582*/       OPC_RecordChild1, // #0 = $Vn
/*17583*/       OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->17616
/*17586*/         OPC_CheckChild1Type, MVT::v8i8,
/*17588*/         OPC_RecordChild2, // #1 = $Vm
/*17589*/         OPC_CheckChild2Type, MVT::v8i8,
/*17591*/         OPC_MoveParent,
/*17592*/         OPC_MoveParent,
/*17593*/         OPC_RecordChild1, // #2 = $src1
/*17594*/         OPC_CheckType, MVT::v8i16,
/*17596*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17598*/         OPC_EmitInteger, MVT::i32, 14, 
/*17601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->17648
/*17618*/         OPC_CheckChild1Type, MVT::v4i16,
/*17620*/         OPC_RecordChild2, // #1 = $Vm
/*17621*/         OPC_CheckChild2Type, MVT::v4i16,
/*17623*/         OPC_MoveParent,
/*17624*/         OPC_MoveParent,
/*17625*/         OPC_RecordChild1, // #2 = $src1
/*17626*/         OPC_CheckType, MVT::v4i32,
/*17628*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17630*/         OPC_EmitInteger, MVT::i32, 14, 
/*17633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17636*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->17680
/*17650*/         OPC_CheckChild1Type, MVT::v2i32,
/*17652*/         OPC_RecordChild2, // #1 = $Vm
/*17653*/         OPC_CheckChild2Type, MVT::v2i32,
/*17655*/         OPC_MoveParent,
/*17656*/         OPC_MoveParent,
/*17657*/         OPC_RecordChild1, // #2 = $src1
/*17658*/         OPC_CheckType, MVT::v2i64,
/*17660*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17662*/         OPC_EmitInteger, MVT::i32, 14, 
/*17665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*17681*/     /*Scope*/ 102, /*->17784*/
/*17682*/       OPC_CheckInteger, 5, 
/*17684*/       OPC_MoveParent,
/*17685*/       OPC_RecordChild1, // #0 = $Vn
/*17686*/       OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->17719
/*17689*/         OPC_CheckChild1Type, MVT::v8i8,
/*17691*/         OPC_RecordChild2, // #1 = $Vm
/*17692*/         OPC_CheckChild2Type, MVT::v8i8,
/*17694*/         OPC_MoveParent,
/*17695*/         OPC_MoveParent,
/*17696*/         OPC_RecordChild1, // #2 = $src1
/*17697*/         OPC_CheckType, MVT::v8i16,
/*17699*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17701*/         OPC_EmitInteger, MVT::i32, 14, 
/*17704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->17751
/*17721*/         OPC_CheckChild1Type, MVT::v4i16,
/*17723*/         OPC_RecordChild2, // #1 = $Vm
/*17724*/         OPC_CheckChild2Type, MVT::v4i16,
/*17726*/         OPC_MoveParent,
/*17727*/         OPC_MoveParent,
/*17728*/         OPC_RecordChild1, // #2 = $src1
/*17729*/         OPC_CheckType, MVT::v4i32,
/*17731*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17733*/         OPC_EmitInteger, MVT::i32, 14, 
/*17736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->17783
/*17753*/         OPC_CheckChild1Type, MVT::v2i32,
/*17755*/         OPC_RecordChild2, // #1 = $Vm
/*17756*/         OPC_CheckChild2Type, MVT::v2i32,
/*17758*/         OPC_MoveParent,
/*17759*/         OPC_MoveParent,
/*17760*/         OPC_RecordChild1, // #2 = $src1
/*17761*/         OPC_CheckType, MVT::v2i64,
/*17763*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17765*/         OPC_EmitInteger, MVT::i32, 14, 
/*17768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*17784*/     0, /*End of Scope*/
/*17785*/   /*Scope*/ 2|128,3/*386*/, /*->18173*/
/*17787*/     OPC_RecordChild0, // #0 = $src1
/*17788*/     OPC_MoveChild, 1,
/*17790*/     OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->17980
/*17795*/       OPC_Scope, 9|128,1/*137*/, /*->17935*/ // 2 children in Scope
/*17798*/         OPC_RecordChild0, // #1 = $Vn
/*17799*/         OPC_MoveChild, 1,
/*17801*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17804*/         OPC_RecordChild0, // #2 = $Vm
/*17805*/         OPC_Scope, 63, /*->17870*/ // 2 children in Scope
/*17807*/           OPC_CheckChild0Type, MVT::v4i16,
/*17809*/           OPC_RecordChild1, // #3 = $lane
/*17810*/           OPC_MoveChild, 1,
/*17812*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17815*/           OPC_MoveParent,
/*17816*/           OPC_MoveParent,
/*17817*/           OPC_MoveParent,
/*17818*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->17844
/*17821*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17823*/             OPC_EmitConvertToTarget, 3,
/*17825*/             OPC_EmitInteger, MVT::i32, 14, 
/*17828*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17831*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->17869
/*17846*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17848*/             OPC_EmitConvertToTarget, 3,
/*17850*/             OPC_EmitInteger, MVT::i32, 14, 
/*17853*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17856*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*17870*/         /*Scope*/ 63, /*->17934*/
/*17871*/           OPC_CheckChild0Type, MVT::v2i32,
/*17873*/           OPC_RecordChild1, // #3 = $lane
/*17874*/           OPC_MoveChild, 1,
/*17876*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17879*/           OPC_MoveParent,
/*17880*/           OPC_MoveParent,
/*17881*/           OPC_MoveParent,
/*17882*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->17908
/*17885*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17887*/             OPC_EmitConvertToTarget, 3,
/*17889*/             OPC_EmitInteger, MVT::i32, 14, 
/*17892*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17895*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->17933
/*17910*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17912*/             OPC_EmitConvertToTarget, 3,
/*17914*/             OPC_EmitInteger, MVT::i32, 14, 
/*17917*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17920*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*17934*/         0, /*End of Scope*/
/*17935*/       /*Scope*/ 43, /*->17979*/
/*17936*/         OPC_MoveChild, 0,
/*17938*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17941*/         OPC_RecordChild0, // #1 = $Vm
/*17942*/         OPC_CheckChild0Type, MVT::v4i16,
/*17944*/         OPC_RecordChild1, // #2 = $lane
/*17945*/         OPC_MoveChild, 1,
/*17947*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17950*/         OPC_MoveParent,
/*17951*/         OPC_MoveParent,
/*17952*/         OPC_RecordChild1, // #3 = $Vn
/*17953*/         OPC_MoveParent,
/*17954*/         OPC_CheckType, MVT::v4i16,
/*17956*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17958*/         OPC_EmitConvertToTarget, 2,
/*17960*/         OPC_EmitInteger, MVT::i32, 14, 
/*17963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17979*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->18076
/*17983*/       OPC_RecordChild0, // #1 = $Vn
/*17984*/       OPC_Scope, 44, /*->18030*/ // 2 children in Scope
/*17986*/         OPC_CheckChild0Type, MVT::v4i16,
/*17988*/         OPC_MoveChild, 1,
/*17990*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17993*/         OPC_RecordChild0, // #2 = $Vm
/*17994*/         OPC_CheckChild0Type, MVT::v4i16,
/*17996*/         OPC_RecordChild1, // #3 = $lane
/*17997*/         OPC_MoveChild, 1,
/*17999*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18002*/         OPC_MoveParent,
/*18003*/         OPC_MoveParent,
/*18004*/         OPC_MoveParent,
/*18005*/         OPC_CheckType, MVT::v4i32,
/*18007*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18009*/         OPC_EmitConvertToTarget, 3,
/*18011*/         OPC_EmitInteger, MVT::i32, 14, 
/*18014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18017*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*18030*/       /*Scope*/ 44, /*->18075*/
/*18031*/         OPC_CheckChild0Type, MVT::v2i32,
/*18033*/         OPC_MoveChild, 1,
/*18035*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18038*/         OPC_RecordChild0, // #2 = $Vm
/*18039*/         OPC_CheckChild0Type, MVT::v2i32,
/*18041*/         OPC_RecordChild1, // #3 = $lane
/*18042*/         OPC_MoveChild, 1,
/*18044*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18047*/         OPC_MoveParent,
/*18048*/         OPC_MoveParent,
/*18049*/         OPC_MoveParent,
/*18050*/         OPC_CheckType, MVT::v2i64,
/*18052*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18054*/         OPC_EmitConvertToTarget, 3,
/*18056*/         OPC_EmitInteger, MVT::i32, 14, 
/*18059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*18075*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->18172
/*18079*/       OPC_RecordChild0, // #1 = $Vn
/*18080*/       OPC_Scope, 44, /*->18126*/ // 2 children in Scope
/*18082*/         OPC_CheckChild0Type, MVT::v4i16,
/*18084*/         OPC_MoveChild, 1,
/*18086*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18089*/         OPC_RecordChild0, // #2 = $Vm
/*18090*/         OPC_CheckChild0Type, MVT::v4i16,
/*18092*/         OPC_RecordChild1, // #3 = $lane
/*18093*/         OPC_MoveChild, 1,
/*18095*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18098*/         OPC_MoveParent,
/*18099*/         OPC_MoveParent,
/*18100*/         OPC_MoveParent,
/*18101*/         OPC_CheckType, MVT::v4i32,
/*18103*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18105*/         OPC_EmitConvertToTarget, 3,
/*18107*/         OPC_EmitInteger, MVT::i32, 14, 
/*18110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*18126*/       /*Scope*/ 44, /*->18171*/
/*18127*/         OPC_CheckChild0Type, MVT::v2i32,
/*18129*/         OPC_MoveChild, 1,
/*18131*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18134*/         OPC_RecordChild0, // #2 = $Vm
/*18135*/         OPC_CheckChild0Type, MVT::v2i32,
/*18137*/         OPC_RecordChild1, // #3 = $lane
/*18138*/         OPC_MoveChild, 1,
/*18140*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18143*/         OPC_MoveParent,
/*18144*/         OPC_MoveParent,
/*18145*/         OPC_MoveParent,
/*18146*/         OPC_CheckType, MVT::v2i64,
/*18148*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18150*/         OPC_EmitConvertToTarget, 3,
/*18152*/         OPC_EmitInteger, MVT::i32, 14, 
/*18155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*18171*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*18173*/   /*Scope*/ 97, /*->18271*/
/*18174*/     OPC_MoveChild, 0,
/*18176*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18179*/     OPC_Scope, 44, /*->18225*/ // 2 children in Scope
/*18181*/       OPC_RecordChild0, // #0 = $Vn
/*18182*/       OPC_MoveChild, 1,
/*18184*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18187*/       OPC_RecordChild0, // #1 = $Vm
/*18188*/       OPC_CheckChild0Type, MVT::v4i16,
/*18190*/       OPC_RecordChild1, // #2 = $lane
/*18191*/       OPC_MoveChild, 1,
/*18193*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18196*/       OPC_MoveParent,
/*18197*/       OPC_MoveParent,
/*18198*/       OPC_MoveParent,
/*18199*/       OPC_RecordChild1, // #3 = $src1
/*18200*/       OPC_CheckType, MVT::v4i16,
/*18202*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18204*/       OPC_EmitConvertToTarget, 2,
/*18206*/       OPC_EmitInteger, MVT::i32, 14, 
/*18209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*18225*/     /*Scope*/ 44, /*->18270*/
/*18226*/       OPC_MoveChild, 0,
/*18228*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18231*/       OPC_RecordChild0, // #0 = $Vm
/*18232*/       OPC_CheckChild0Type, MVT::v4i16,
/*18234*/       OPC_RecordChild1, // #1 = $lane
/*18235*/       OPC_MoveChild, 1,
/*18237*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18240*/       OPC_MoveParent,
/*18241*/       OPC_MoveParent,
/*18242*/       OPC_RecordChild1, // #2 = $Vn
/*18243*/       OPC_MoveParent,
/*18244*/       OPC_RecordChild1, // #3 = $src1
/*18245*/       OPC_CheckType, MVT::v4i16,
/*18247*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18249*/       OPC_EmitConvertToTarget, 1,
/*18251*/       OPC_EmitInteger, MVT::i32, 14, 
/*18254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18257*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*18270*/     0, /*End of Scope*/
/*18271*/   /*Scope*/ 49, /*->18321*/
/*18272*/     OPC_RecordChild0, // #0 = $src1
/*18273*/     OPC_MoveChild, 1,
/*18275*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18278*/     OPC_MoveChild, 0,
/*18280*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18283*/     OPC_RecordChild0, // #1 = $Vm
/*18284*/     OPC_CheckChild0Type, MVT::v2i32,
/*18286*/     OPC_RecordChild1, // #2 = $lane
/*18287*/     OPC_MoveChild, 1,
/*18289*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18292*/     OPC_MoveParent,
/*18293*/     OPC_MoveParent,
/*18294*/     OPC_RecordChild1, // #3 = $Vn
/*18295*/     OPC_MoveParent,
/*18296*/     OPC_CheckType, MVT::v2i32,
/*18298*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18300*/     OPC_EmitConvertToTarget, 2,
/*18302*/     OPC_EmitInteger, MVT::i32, 14, 
/*18305*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18308*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*18321*/   /*Scope*/ 97, /*->18419*/
/*18322*/     OPC_MoveChild, 0,
/*18324*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18327*/     OPC_Scope, 44, /*->18373*/ // 2 children in Scope
/*18329*/       OPC_RecordChild0, // #0 = $Vn
/*18330*/       OPC_MoveChild, 1,
/*18332*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18335*/       OPC_RecordChild0, // #1 = $Vm
/*18336*/       OPC_CheckChild0Type, MVT::v2i32,
/*18338*/       OPC_RecordChild1, // #2 = $lane
/*18339*/       OPC_MoveChild, 1,
/*18341*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18344*/       OPC_MoveParent,
/*18345*/       OPC_MoveParent,
/*18346*/       OPC_MoveParent,
/*18347*/       OPC_RecordChild1, // #3 = $src1
/*18348*/       OPC_CheckType, MVT::v2i32,
/*18350*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18352*/       OPC_EmitConvertToTarget, 2,
/*18354*/       OPC_EmitInteger, MVT::i32, 14, 
/*18357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*18373*/     /*Scope*/ 44, /*->18418*/
/*18374*/       OPC_MoveChild, 0,
/*18376*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18379*/       OPC_RecordChild0, // #0 = $Vm
/*18380*/       OPC_CheckChild0Type, MVT::v2i32,
/*18382*/       OPC_RecordChild1, // #1 = $lane
/*18383*/       OPC_MoveChild, 1,
/*18385*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18388*/       OPC_MoveParent,
/*18389*/       OPC_MoveParent,
/*18390*/       OPC_RecordChild1, // #2 = $Vn
/*18391*/       OPC_MoveParent,
/*18392*/       OPC_RecordChild1, // #3 = $src1
/*18393*/       OPC_CheckType, MVT::v2i32,
/*18395*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18397*/       OPC_EmitConvertToTarget, 1,
/*18399*/       OPC_EmitInteger, MVT::i32, 14, 
/*18402*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18405*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*18418*/     0, /*End of Scope*/
/*18419*/   /*Scope*/ 49, /*->18469*/
/*18420*/     OPC_RecordChild0, // #0 = $src1
/*18421*/     OPC_MoveChild, 1,
/*18423*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18426*/     OPC_MoveChild, 0,
/*18428*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18431*/     OPC_RecordChild0, // #1 = $Vm
/*18432*/     OPC_CheckChild0Type, MVT::v4i16,
/*18434*/     OPC_RecordChild1, // #2 = $lane
/*18435*/     OPC_MoveChild, 1,
/*18437*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18440*/     OPC_MoveParent,
/*18441*/     OPC_MoveParent,
/*18442*/     OPC_RecordChild1, // #3 = $Vn
/*18443*/     OPC_MoveParent,
/*18444*/     OPC_CheckType, MVT::v8i16,
/*18446*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18448*/     OPC_EmitConvertToTarget, 2,
/*18450*/     OPC_EmitInteger, MVT::i32, 14, 
/*18453*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18456*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*18469*/   /*Scope*/ 97, /*->18567*/
/*18470*/     OPC_MoveChild, 0,
/*18472*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18475*/     OPC_Scope, 44, /*->18521*/ // 2 children in Scope
/*18477*/       OPC_RecordChild0, // #0 = $Vn
/*18478*/       OPC_MoveChild, 1,
/*18480*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18483*/       OPC_RecordChild0, // #1 = $Vm
/*18484*/       OPC_CheckChild0Type, MVT::v4i16,
/*18486*/       OPC_RecordChild1, // #2 = $lane
/*18487*/       OPC_MoveChild, 1,
/*18489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18492*/       OPC_MoveParent,
/*18493*/       OPC_MoveParent,
/*18494*/       OPC_MoveParent,
/*18495*/       OPC_RecordChild1, // #3 = $src1
/*18496*/       OPC_CheckType, MVT::v8i16,
/*18498*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18500*/       OPC_EmitConvertToTarget, 2,
/*18502*/       OPC_EmitInteger, MVT::i32, 14, 
/*18505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*18521*/     /*Scope*/ 44, /*->18566*/
/*18522*/       OPC_MoveChild, 0,
/*18524*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18527*/       OPC_RecordChild0, // #0 = $Vm
/*18528*/       OPC_CheckChild0Type, MVT::v4i16,
/*18530*/       OPC_RecordChild1, // #1 = $lane
/*18531*/       OPC_MoveChild, 1,
/*18533*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18536*/       OPC_MoveParent,
/*18537*/       OPC_MoveParent,
/*18538*/       OPC_RecordChild1, // #2 = $Vn
/*18539*/       OPC_MoveParent,
/*18540*/       OPC_RecordChild1, // #3 = $src1
/*18541*/       OPC_CheckType, MVT::v8i16,
/*18543*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18545*/       OPC_EmitConvertToTarget, 1,
/*18547*/       OPC_EmitInteger, MVT::i32, 14, 
/*18550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*18566*/     0, /*End of Scope*/
/*18567*/   /*Scope*/ 49, /*->18617*/
/*18568*/     OPC_RecordChild0, // #0 = $src1
/*18569*/     OPC_MoveChild, 1,
/*18571*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18574*/     OPC_MoveChild, 0,
/*18576*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18579*/     OPC_RecordChild0, // #1 = $Vm
/*18580*/     OPC_CheckChild0Type, MVT::v2i32,
/*18582*/     OPC_RecordChild1, // #2 = $lane
/*18583*/     OPC_MoveChild, 1,
/*18585*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18588*/     OPC_MoveParent,
/*18589*/     OPC_MoveParent,
/*18590*/     OPC_RecordChild1, // #3 = $Vn
/*18591*/     OPC_MoveParent,
/*18592*/     OPC_CheckType, MVT::v4i32,
/*18594*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18596*/     OPC_EmitConvertToTarget, 2,
/*18598*/     OPC_EmitInteger, MVT::i32, 14, 
/*18601*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18604*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*18617*/   /*Scope*/ 39|128,2/*295*/, /*->18914*/
/*18619*/     OPC_MoveChild, 0,
/*18621*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->18717
/*18625*/       OPC_Scope, 44, /*->18671*/ // 2 children in Scope
/*18627*/         OPC_RecordChild0, // #0 = $Vn
/*18628*/         OPC_MoveChild, 1,
/*18630*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18633*/         OPC_RecordChild0, // #1 = $Vm
/*18634*/         OPC_CheckChild0Type, MVT::v2i32,
/*18636*/         OPC_RecordChild1, // #2 = $lane
/*18637*/         OPC_MoveChild, 1,
/*18639*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18642*/         OPC_MoveParent,
/*18643*/         OPC_MoveParent,
/*18644*/         OPC_MoveParent,
/*18645*/         OPC_RecordChild1, // #3 = $src1
/*18646*/         OPC_CheckType, MVT::v4i32,
/*18648*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18650*/         OPC_EmitConvertToTarget, 2,
/*18652*/         OPC_EmitInteger, MVT::i32, 14, 
/*18655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18658*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*18671*/       /*Scope*/ 44, /*->18716*/
/*18672*/         OPC_MoveChild, 0,
/*18674*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18677*/         OPC_RecordChild0, // #0 = $Vm
/*18678*/         OPC_CheckChild0Type, MVT::v2i32,
/*18680*/         OPC_RecordChild1, // #1 = $lane
/*18681*/         OPC_MoveChild, 1,
/*18683*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18686*/         OPC_MoveParent,
/*18687*/         OPC_MoveParent,
/*18688*/         OPC_RecordChild1, // #2 = $Vn
/*18689*/         OPC_MoveParent,
/*18690*/         OPC_RecordChild1, // #3 = $src1
/*18691*/         OPC_CheckType, MVT::v4i32,
/*18693*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18695*/         OPC_EmitConvertToTarget, 1,
/*18697*/         OPC_EmitInteger, MVT::i32, 14, 
/*18700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*18716*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->18815
/*18720*/       OPC_RecordChild0, // #0 = $Vn
/*18721*/       OPC_Scope, 45, /*->18768*/ // 2 children in Scope
/*18723*/         OPC_CheckChild0Type, MVT::v4i16,
/*18725*/         OPC_MoveChild, 1,
/*18727*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18730*/         OPC_RecordChild0, // #1 = $Vm
/*18731*/         OPC_CheckChild0Type, MVT::v4i16,
/*18733*/         OPC_RecordChild1, // #2 = $lane
/*18734*/         OPC_MoveChild, 1,
/*18736*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18739*/         OPC_MoveParent,
/*18740*/         OPC_MoveParent,
/*18741*/         OPC_MoveParent,
/*18742*/         OPC_RecordChild1, // #3 = $src1
/*18743*/         OPC_CheckType, MVT::v4i32,
/*18745*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18747*/         OPC_EmitConvertToTarget, 2,
/*18749*/         OPC_EmitInteger, MVT::i32, 14, 
/*18752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*18768*/       /*Scope*/ 45, /*->18814*/
/*18769*/         OPC_CheckChild0Type, MVT::v2i32,
/*18771*/         OPC_MoveChild, 1,
/*18773*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18776*/         OPC_RecordChild0, // #1 = $Vm
/*18777*/         OPC_CheckChild0Type, MVT::v2i32,
/*18779*/         OPC_RecordChild1, // #2 = $lane
/*18780*/         OPC_MoveChild, 1,
/*18782*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18785*/         OPC_MoveParent,
/*18786*/         OPC_MoveParent,
/*18787*/         OPC_MoveParent,
/*18788*/         OPC_RecordChild1, // #3 = $src1
/*18789*/         OPC_CheckType, MVT::v2i64,
/*18791*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18793*/         OPC_EmitConvertToTarget, 2,
/*18795*/         OPC_EmitInteger, MVT::i32, 14, 
/*18798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*18814*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->18913
/*18818*/       OPC_RecordChild0, // #0 = $Vn
/*18819*/       OPC_Scope, 45, /*->18866*/ // 2 children in Scope
/*18821*/         OPC_CheckChild0Type, MVT::v4i16,
/*18823*/         OPC_MoveChild, 1,
/*18825*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18828*/         OPC_RecordChild0, // #1 = $Vm
/*18829*/         OPC_CheckChild0Type, MVT::v4i16,
/*18831*/         OPC_RecordChild1, // #2 = $lane
/*18832*/         OPC_MoveChild, 1,
/*18834*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18837*/         OPC_MoveParent,
/*18838*/         OPC_MoveParent,
/*18839*/         OPC_MoveParent,
/*18840*/         OPC_RecordChild1, // #3 = $src1
/*18841*/         OPC_CheckType, MVT::v4i32,
/*18843*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18845*/         OPC_EmitConvertToTarget, 2,
/*18847*/         OPC_EmitInteger, MVT::i32, 14, 
/*18850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*18866*/       /*Scope*/ 45, /*->18912*/
/*18867*/         OPC_CheckChild0Type, MVT::v2i32,
/*18869*/         OPC_MoveChild, 1,
/*18871*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18874*/         OPC_RecordChild0, // #1 = $Vm
/*18875*/         OPC_CheckChild0Type, MVT::v2i32,
/*18877*/         OPC_RecordChild1, // #2 = $lane
/*18878*/         OPC_MoveChild, 1,
/*18880*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18883*/         OPC_MoveParent,
/*18884*/         OPC_MoveParent,
/*18885*/         OPC_MoveParent,
/*18886*/         OPC_RecordChild1, // #3 = $src1
/*18887*/         OPC_CheckType, MVT::v2i64,
/*18889*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18891*/         OPC_EmitConvertToTarget, 2,
/*18893*/         OPC_EmitInteger, MVT::i32, 14, 
/*18896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18899*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*18912*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*18914*/   /*Scope*/ 53|128,1/*181*/, /*->19097*/
/*18916*/     OPC_RecordChild0, // #0 = $src1
/*18917*/     OPC_MoveChild, 1,
/*18919*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18922*/     OPC_Scope, 113, /*->19037*/ // 2 children in Scope
/*18924*/       OPC_RecordChild0, // #1 = $src2
/*18925*/       OPC_MoveChild, 1,
/*18927*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18930*/       OPC_RecordChild0, // #2 = $src3
/*18931*/       OPC_Scope, 51, /*->18984*/ // 2 children in Scope
/*18933*/         OPC_CheckChild0Type, MVT::v8i16,
/*18935*/         OPC_RecordChild1, // #3 = $lane
/*18936*/         OPC_MoveChild, 1,
/*18938*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18941*/         OPC_MoveParent,
/*18942*/         OPC_MoveParent,
/*18943*/         OPC_MoveParent,
/*18944*/         OPC_CheckType, MVT::v8i16,
/*18946*/         OPC_EmitConvertToTarget, 3,
/*18948*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i16_reg
/*18951*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*18960*/         OPC_EmitConvertToTarget, 3,
/*18962*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i16_lane
/*18965*/         OPC_EmitInteger, MVT::i32, 14, 
/*18968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18984*/       /*Scope*/ 51, /*->19036*/
/*18985*/         OPC_CheckChild0Type, MVT::v4i32,
/*18987*/         OPC_RecordChild1, // #3 = $lane
/*18988*/         OPC_MoveChild, 1,
/*18990*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18993*/         OPC_MoveParent,
/*18994*/         OPC_MoveParent,
/*18995*/         OPC_MoveParent,
/*18996*/         OPC_CheckType, MVT::v4i32,
/*18998*/         OPC_EmitConvertToTarget, 3,
/*19000*/         OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*19003*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*19012*/         OPC_EmitConvertToTarget, 3,
/*19014*/         OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*19017*/         OPC_EmitInteger, MVT::i32, 14, 
/*19020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19023*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*19036*/       0, /*End of Scope*/
/*19037*/     /*Scope*/ 58, /*->19096*/
/*19038*/       OPC_MoveChild, 0,
/*19040*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*19043*/       OPC_RecordChild0, // #1 = $src3
/*19044*/       OPC_CheckChild0Type, MVT::v8i16,
/*19046*/       OPC_RecordChild1, // #2 = $lane
/*19047*/       OPC_MoveChild, 1,
/*19049*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19052*/       OPC_MoveParent,
/*19053*/       OPC_MoveParent,
/*19054*/       OPC_RecordChild1, // #3 = $src2
/*19055*/       OPC_MoveParent,
/*19056*/       OPC_CheckType, MVT::v8i16,
/*19058*/       OPC_EmitConvertToTarget, 2,
/*19060*/       OPC_EmitNodeXForm, 7, 4, // DSubReg_i16_reg
/*19063*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*19072*/       OPC_EmitConvertToTarget, 2,
/*19074*/       OPC_EmitNodeXForm, 8, 7, // SubReg_i16_lane
/*19077*/       OPC_EmitInteger, MVT::i32, 14, 
/*19080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*19096*/     0, /*End of Scope*/
/*19097*/   /*Scope*/ 127, /*->19225*/
/*19098*/     OPC_MoveChild, 0,
/*19100*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*19103*/     OPC_Scope, 59, /*->19164*/ // 2 children in Scope
/*19105*/       OPC_RecordChild0, // #0 = $src2
/*19106*/       OPC_MoveChild, 1,
/*19108*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*19111*/       OPC_RecordChild0, // #1 = $src3
/*19112*/       OPC_CheckChild0Type, MVT::v8i16,
/*19114*/       OPC_RecordChild1, // #2 = $lane
/*19115*/       OPC_MoveChild, 1,
/*19117*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19120*/       OPC_MoveParent,
/*19121*/       OPC_MoveParent,
/*19122*/       OPC_MoveParent,
/*19123*/       OPC_RecordChild1, // #3 = $src1
/*19124*/       OPC_CheckType, MVT::v8i16,
/*19126*/       OPC_EmitConvertToTarget, 2,
/*19128*/       OPC_EmitNodeXForm, 7, 4, // DSubReg_i16_reg
/*19131*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*19140*/       OPC_EmitConvertToTarget, 2,
/*19142*/       OPC_EmitNodeXForm, 8, 7, // SubReg_i16_lane
/*19145*/       OPC_EmitInteger, MVT::i32, 14, 
/*19148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*19164*/     /*Scope*/ 59, /*->19224*/
/*19165*/       OPC_MoveChild, 0,
/*19167*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*19170*/       OPC_RecordChild0, // #0 = $src3
/*19171*/       OPC_CheckChild0Type, MVT::v8i16,
/*19173*/       OPC_RecordChild1, // #1 = $lane
/*19174*/       OPC_MoveChild, 1,
/*19176*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19179*/       OPC_MoveParent,
/*19180*/       OPC_MoveParent,
/*19181*/       OPC_RecordChild1, // #2 = $src2
/*19182*/       OPC_MoveParent,
/*19183*/       OPC_RecordChild1, // #3 = $src1
/*19184*/       OPC_CheckType, MVT::v8i16,
/*19186*/       OPC_EmitConvertToTarget, 1,
/*19188*/       OPC_EmitNodeXForm, 7, 4, // DSubReg_i16_reg
/*19191*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6 
/*19200*/       OPC_EmitConvertToTarget, 1,
/*19202*/       OPC_EmitNodeXForm, 8, 7, // SubReg_i16_lane
/*19205*/       OPC_EmitInteger, MVT::i32, 14, 
/*19208*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19211*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*19224*/     0, /*End of Scope*/
/*19225*/   /*Scope*/ 64, /*->19290*/
/*19226*/     OPC_RecordChild0, // #0 = $src1
/*19227*/     OPC_MoveChild, 1,
/*19229*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*19232*/     OPC_MoveChild, 0,
/*19234*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*19237*/     OPC_RecordChild0, // #1 = $src3
/*19238*/     OPC_CheckChild0Type, MVT::v4i32,
/*19240*/     OPC_RecordChild1, // #2 = $lane
/*19241*/     OPC_MoveChild, 1,
/*19243*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19246*/     OPC_MoveParent,
/*19247*/     OPC_MoveParent,
/*19248*/     OPC_RecordChild1, // #3 = $src2
/*19249*/     OPC_MoveParent,
/*19250*/     OPC_CheckType, MVT::v4i32,
/*19252*/     OPC_EmitConvertToTarget, 2,
/*19254*/     OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*19257*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*19266*/     OPC_EmitConvertToTarget, 2,
/*19268*/     OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*19271*/     OPC_EmitInteger, MVT::i32, 14, 
/*19274*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19277*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*19290*/   /*Scope*/ 127, /*->19418*/
/*19291*/     OPC_MoveChild, 0,
/*19293*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*19296*/     OPC_Scope, 59, /*->19357*/ // 2 children in Scope
/*19298*/       OPC_RecordChild0, // #0 = $src2
/*19299*/       OPC_MoveChild, 1,
/*19301*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*19304*/       OPC_RecordChild0, // #1 = $src3
/*19305*/       OPC_CheckChild0Type, MVT::v4i32,
/*19307*/       OPC_RecordChild1, // #2 = $lane
/*19308*/       OPC_MoveChild, 1,
/*19310*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19313*/       OPC_MoveParent,
/*19314*/       OPC_MoveParent,
/*19315*/       OPC_MoveParent,
/*19316*/       OPC_RecordChild1, // #3 = $src1
/*19317*/       OPC_CheckType, MVT::v4i32,
/*19319*/       OPC_EmitConvertToTarget, 2,
/*19321*/       OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*19324*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*19333*/       OPC_EmitConvertToTarget, 2,
/*19335*/       OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*19338*/       OPC_EmitInteger, MVT::i32, 14, 
/*19341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19344*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*19357*/     /*Scope*/ 59, /*->19417*/
/*19358*/       OPC_MoveChild, 0,
/*19360*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*19363*/       OPC_RecordChild0, // #0 = $src3
/*19364*/       OPC_CheckChild0Type, MVT::v4i32,
/*19366*/       OPC_RecordChild1, // #1 = $lane
/*19367*/       OPC_MoveChild, 1,
/*19369*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19372*/       OPC_MoveParent,
/*19373*/       OPC_MoveParent,
/*19374*/       OPC_RecordChild1, // #2 = $src2
/*19375*/       OPC_MoveParent,
/*19376*/       OPC_RecordChild1, // #3 = $src1
/*19377*/       OPC_CheckType, MVT::v4i32,
/*19379*/       OPC_EmitConvertToTarget, 1,
/*19381*/       OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*19384*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*19393*/       OPC_EmitConvertToTarget, 1,
/*19395*/       OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*19398*/       OPC_EmitInteger, MVT::i32, 14, 
/*19401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*19417*/     0, /*End of Scope*/
/*19418*/   /*Scope*/ 118|128,2/*374*/, /*->19794*/
/*19420*/     OPC_RecordChild0, // #0 = $src1
/*19421*/     OPC_MoveChild, 1,
/*19423*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*19426*/     OPC_MoveChild, 0,
/*19428*/     OPC_Scope, 52|128,1/*180*/, /*->19611*/ // 2 children in Scope
/*19431*/       OPC_CheckInteger, 4, 
/*19433*/       OPC_MoveParent,
/*19434*/       OPC_RecordChild1, // #1 = $Vn
/*19435*/       OPC_Scope, 28, /*->19465*/ // 6 children in Scope
/*19437*/         OPC_CheckChild1Type, MVT::v8i8,
/*19439*/         OPC_RecordChild2, // #2 = $Vm
/*19440*/         OPC_CheckChild2Type, MVT::v8i8,
/*19442*/         OPC_MoveParent,
/*19443*/         OPC_CheckType, MVT::v8i8,
/*19445*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19447*/         OPC_EmitInteger, MVT::i32, 14, 
/*19450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*19465*/       /*Scope*/ 28, /*->19494*/
/*19466*/         OPC_CheckChild1Type, MVT::v4i16,
/*19468*/         OPC_RecordChild2, // #2 = $Vm
/*19469*/         OPC_CheckChild2Type, MVT::v4i16,
/*19471*/         OPC_MoveParent,
/*19472*/         OPC_CheckType, MVT::v4i16,
/*19474*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19476*/         OPC_EmitInteger, MVT::i32, 14, 
/*19479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*19494*/       /*Scope*/ 28, /*->19523*/
/*19495*/         OPC_CheckChild1Type, MVT::v2i32,
/*19497*/         OPC_RecordChild2, // #2 = $Vm
/*19498*/         OPC_CheckChild2Type, MVT::v2i32,
/*19500*/         OPC_MoveParent,
/*19501*/         OPC_CheckType, MVT::v2i32,
/*19503*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19505*/         OPC_EmitInteger, MVT::i32, 14, 
/*19508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19511*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19523*/       /*Scope*/ 28, /*->19552*/
/*19524*/         OPC_CheckChild1Type, MVT::v16i8,
/*19526*/         OPC_RecordChild2, // #2 = $Vm
/*19527*/         OPC_CheckChild2Type, MVT::v16i8,
/*19529*/         OPC_MoveParent,
/*19530*/         OPC_CheckType, MVT::v16i8,
/*19532*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19534*/         OPC_EmitInteger, MVT::i32, 14, 
/*19537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*19552*/       /*Scope*/ 28, /*->19581*/
/*19553*/         OPC_CheckChild1Type, MVT::v8i16,
/*19555*/         OPC_RecordChild2, // #2 = $Vm
/*19556*/         OPC_CheckChild2Type, MVT::v8i16,
/*19558*/         OPC_MoveParent,
/*19559*/         OPC_CheckType, MVT::v8i16,
/*19561*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19563*/         OPC_EmitInteger, MVT::i32, 14, 
/*19566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*19581*/       /*Scope*/ 28, /*->19610*/
/*19582*/         OPC_CheckChild1Type, MVT::v4i32,
/*19584*/         OPC_RecordChild2, // #2 = $Vm
/*19585*/         OPC_CheckChild2Type, MVT::v4i32,
/*19587*/         OPC_MoveParent,
/*19588*/         OPC_CheckType, MVT::v4i32,
/*19590*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19592*/         OPC_EmitInteger, MVT::i32, 14, 
/*19595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19610*/       0, /*End of Scope*/
/*19611*/     /*Scope*/ 52|128,1/*180*/, /*->19793*/
/*19613*/       OPC_CheckInteger, 5, 
/*19615*/       OPC_MoveParent,
/*19616*/       OPC_RecordChild1, // #1 = $Vn
/*19617*/       OPC_Scope, 28, /*->19647*/ // 6 children in Scope
/*19619*/         OPC_CheckChild1Type, MVT::v8i8,
/*19621*/         OPC_RecordChild2, // #2 = $Vm
/*19622*/         OPC_CheckChild2Type, MVT::v8i8,
/*19624*/         OPC_MoveParent,
/*19625*/         OPC_CheckType, MVT::v8i8,
/*19627*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19629*/         OPC_EmitInteger, MVT::i32, 14, 
/*19632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*19647*/       /*Scope*/ 28, /*->19676*/
/*19648*/         OPC_CheckChild1Type, MVT::v4i16,
/*19650*/         OPC_RecordChild2, // #2 = $Vm
/*19651*/         OPC_CheckChild2Type, MVT::v4i16,
/*19653*/         OPC_MoveParent,
/*19654*/         OPC_CheckType, MVT::v4i16,
/*19656*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19658*/         OPC_EmitInteger, MVT::i32, 14, 
/*19661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*19676*/       /*Scope*/ 28, /*->19705*/
/*19677*/         OPC_CheckChild1Type, MVT::v2i32,
/*19679*/         OPC_RecordChild2, // #2 = $Vm
/*19680*/         OPC_CheckChild2Type, MVT::v2i32,
/*19682*/         OPC_MoveParent,
/*19683*/         OPC_CheckType, MVT::v2i32,
/*19685*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19687*/         OPC_EmitInteger, MVT::i32, 14, 
/*19690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19705*/       /*Scope*/ 28, /*->19734*/
/*19706*/         OPC_CheckChild1Type, MVT::v16i8,
/*19708*/         OPC_RecordChild2, // #2 = $Vm
/*19709*/         OPC_CheckChild2Type, MVT::v16i8,
/*19711*/         OPC_MoveParent,
/*19712*/         OPC_CheckType, MVT::v16i8,
/*19714*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19716*/         OPC_EmitInteger, MVT::i32, 14, 
/*19719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*19734*/       /*Scope*/ 28, /*->19763*/
/*19735*/         OPC_CheckChild1Type, MVT::v8i16,
/*19737*/         OPC_RecordChild2, // #2 = $Vm
/*19738*/         OPC_CheckChild2Type, MVT::v8i16,
/*19740*/         OPC_MoveParent,
/*19741*/         OPC_CheckType, MVT::v8i16,
/*19743*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19745*/         OPC_EmitInteger, MVT::i32, 14, 
/*19748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*19763*/       /*Scope*/ 28, /*->19792*/
/*19764*/         OPC_CheckChild1Type, MVT::v4i32,
/*19766*/         OPC_RecordChild2, // #2 = $Vm
/*19767*/         OPC_CheckChild2Type, MVT::v4i32,
/*19769*/         OPC_MoveParent,
/*19770*/         OPC_CheckType, MVT::v4i32,
/*19772*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19774*/         OPC_EmitInteger, MVT::i32, 14, 
/*19777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19792*/       0, /*End of Scope*/
/*19793*/     0, /*End of Scope*/
/*19794*/   /*Scope*/ 92|128,4/*604*/, /*->20400*/
/*19796*/     OPC_MoveChild, 0,
/*19798*/     OPC_SwitchOpcode /*3 cases */, 124|128,2/*380*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->20183
/*19803*/       OPC_MoveChild, 0,
/*19805*/       OPC_Scope, 58|128,1/*186*/, /*->19994*/ // 2 children in Scope
/*19808*/         OPC_CheckInteger, 4, 
/*19810*/         OPC_MoveParent,
/*19811*/         OPC_RecordChild1, // #0 = $Vn
/*19812*/         OPC_Scope, 29, /*->19843*/ // 6 children in Scope
/*19814*/           OPC_CheckChild1Type, MVT::v8i8,
/*19816*/           OPC_RecordChild2, // #1 = $Vm
/*19817*/           OPC_CheckChild2Type, MVT::v8i8,
/*19819*/           OPC_MoveParent,
/*19820*/           OPC_RecordChild1, // #2 = $src1
/*19821*/           OPC_CheckType, MVT::v8i8,
/*19823*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19825*/           OPC_EmitInteger, MVT::i32, 14, 
/*19828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*19843*/         /*Scope*/ 29, /*->19873*/
/*19844*/           OPC_CheckChild1Type, MVT::v4i16,
/*19846*/           OPC_RecordChild2, // #1 = $Vm
/*19847*/           OPC_CheckChild2Type, MVT::v4i16,
/*19849*/           OPC_MoveParent,
/*19850*/           OPC_RecordChild1, // #2 = $src1
/*19851*/           OPC_CheckType, MVT::v4i16,
/*19853*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19855*/           OPC_EmitInteger, MVT::i32, 14, 
/*19858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19861*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*19873*/         /*Scope*/ 29, /*->19903*/
/*19874*/           OPC_CheckChild1Type, MVT::v2i32,
/*19876*/           OPC_RecordChild2, // #1 = $Vm
/*19877*/           OPC_CheckChild2Type, MVT::v2i32,
/*19879*/           OPC_MoveParent,
/*19880*/           OPC_RecordChild1, // #2 = $src1
/*19881*/           OPC_CheckType, MVT::v2i32,
/*19883*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19885*/           OPC_EmitInteger, MVT::i32, 14, 
/*19888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19891*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19903*/         /*Scope*/ 29, /*->19933*/
/*19904*/           OPC_CheckChild1Type, MVT::v16i8,
/*19906*/           OPC_RecordChild2, // #1 = $Vm
/*19907*/           OPC_CheckChild2Type, MVT::v16i8,
/*19909*/           OPC_MoveParent,
/*19910*/           OPC_RecordChild1, // #2 = $src1
/*19911*/           OPC_CheckType, MVT::v16i8,
/*19913*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19915*/           OPC_EmitInteger, MVT::i32, 14, 
/*19918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19921*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*19933*/         /*Scope*/ 29, /*->19963*/
/*19934*/           OPC_CheckChild1Type, MVT::v8i16,
/*19936*/           OPC_RecordChild2, // #1 = $Vm
/*19937*/           OPC_CheckChild2Type, MVT::v8i16,
/*19939*/           OPC_MoveParent,
/*19940*/           OPC_RecordChild1, // #2 = $src1
/*19941*/           OPC_CheckType, MVT::v8i16,
/*19943*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19945*/           OPC_EmitInteger, MVT::i32, 14, 
/*19948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19951*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*19963*/         /*Scope*/ 29, /*->19993*/
/*19964*/           OPC_CheckChild1Type, MVT::v4i32,
/*19966*/           OPC_RecordChild2, // #1 = $Vm
/*19967*/           OPC_CheckChild2Type, MVT::v4i32,
/*19969*/           OPC_MoveParent,
/*19970*/           OPC_RecordChild1, // #2 = $src1
/*19971*/           OPC_CheckType, MVT::v4i32,
/*19973*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19975*/           OPC_EmitInteger, MVT::i32, 14, 
/*19978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19993*/         0, /*End of Scope*/
/*19994*/       /*Scope*/ 58|128,1/*186*/, /*->20182*/
/*19996*/         OPC_CheckInteger, 5, 
/*19998*/         OPC_MoveParent,
/*19999*/         OPC_RecordChild1, // #0 = $Vn
/*20000*/         OPC_Scope, 29, /*->20031*/ // 6 children in Scope
/*20002*/           OPC_CheckChild1Type, MVT::v8i8,
/*20004*/           OPC_RecordChild2, // #1 = $Vm
/*20005*/           OPC_CheckChild2Type, MVT::v8i8,
/*20007*/           OPC_MoveParent,
/*20008*/           OPC_RecordChild1, // #2 = $src1
/*20009*/           OPC_CheckType, MVT::v8i8,
/*20011*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20013*/           OPC_EmitInteger, MVT::i32, 14, 
/*20016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20019*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*20031*/         /*Scope*/ 29, /*->20061*/
/*20032*/           OPC_CheckChild1Type, MVT::v4i16,
/*20034*/           OPC_RecordChild2, // #1 = $Vm
/*20035*/           OPC_CheckChild2Type, MVT::v4i16,
/*20037*/           OPC_MoveParent,
/*20038*/           OPC_RecordChild1, // #2 = $src1
/*20039*/           OPC_CheckType, MVT::v4i16,
/*20041*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20043*/           OPC_EmitInteger, MVT::i32, 14, 
/*20046*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20049*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*20061*/         /*Scope*/ 29, /*->20091*/
/*20062*/           OPC_CheckChild1Type, MVT::v2i32,
/*20064*/           OPC_RecordChild2, // #1 = $Vm
/*20065*/           OPC_CheckChild2Type, MVT::v2i32,
/*20067*/           OPC_MoveParent,
/*20068*/           OPC_RecordChild1, // #2 = $src1
/*20069*/           OPC_CheckType, MVT::v2i32,
/*20071*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20073*/           OPC_EmitInteger, MVT::i32, 14, 
/*20076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20079*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20091*/         /*Scope*/ 29, /*->20121*/
/*20092*/           OPC_CheckChild1Type, MVT::v16i8,
/*20094*/           OPC_RecordChild2, // #1 = $Vm
/*20095*/           OPC_CheckChild2Type, MVT::v16i8,
/*20097*/           OPC_MoveParent,
/*20098*/           OPC_RecordChild1, // #2 = $src1
/*20099*/           OPC_CheckType, MVT::v16i8,
/*20101*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20103*/           OPC_EmitInteger, MVT::i32, 14, 
/*20106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*20121*/         /*Scope*/ 29, /*->20151*/
/*20122*/           OPC_CheckChild1Type, MVT::v8i16,
/*20124*/           OPC_RecordChild2, // #1 = $Vm
/*20125*/           OPC_CheckChild2Type, MVT::v8i16,
/*20127*/           OPC_MoveParent,
/*20128*/           OPC_RecordChild1, // #2 = $src1
/*20129*/           OPC_CheckType, MVT::v8i16,
/*20131*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20133*/           OPC_EmitInteger, MVT::i32, 14, 
/*20136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20139*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*20151*/         /*Scope*/ 29, /*->20181*/
/*20152*/           OPC_CheckChild1Type, MVT::v4i32,
/*20154*/           OPC_RecordChild2, // #1 = $Vm
/*20155*/           OPC_CheckChild2Type, MVT::v4i32,
/*20157*/           OPC_MoveParent,
/*20158*/           OPC_RecordChild1, // #2 = $src1
/*20159*/           OPC_CheckType, MVT::v4i32,
/*20161*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20163*/           OPC_EmitInteger, MVT::i32, 14, 
/*20166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20181*/         0, /*End of Scope*/
/*20182*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->20291
/*20186*/       OPC_RecordChild0, // #0 = $Vn
/*20187*/       OPC_Scope, 33, /*->20222*/ // 3 children in Scope
/*20189*/         OPC_CheckChild0Type, MVT::v8i8,
/*20191*/         OPC_MoveParent,
/*20192*/         OPC_MoveChild, 1,
/*20194*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*20197*/         OPC_RecordChild0, // #1 = $Vm
/*20198*/         OPC_CheckChild0Type, MVT::v8i8,
/*20200*/         OPC_MoveParent,
/*20201*/         OPC_CheckType, MVT::v8i16,
/*20203*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20205*/         OPC_EmitInteger, MVT::i32, 14, 
/*20208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*20222*/       /*Scope*/ 33, /*->20256*/
/*20223*/         OPC_CheckChild0Type, MVT::v4i16,
/*20225*/         OPC_MoveParent,
/*20226*/         OPC_MoveChild, 1,
/*20228*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*20231*/         OPC_RecordChild0, // #1 = $Vm
/*20232*/         OPC_CheckChild0Type, MVT::v4i16,
/*20234*/         OPC_MoveParent,
/*20235*/         OPC_CheckType, MVT::v4i32,
/*20237*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20239*/         OPC_EmitInteger, MVT::i32, 14, 
/*20242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*20256*/       /*Scope*/ 33, /*->20290*/
/*20257*/         OPC_CheckChild0Type, MVT::v2i32,
/*20259*/         OPC_MoveParent,
/*20260*/         OPC_MoveChild, 1,
/*20262*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*20265*/         OPC_RecordChild0, // #1 = $Vm
/*20266*/         OPC_CheckChild0Type, MVT::v2i32,
/*20268*/         OPC_MoveParent,
/*20269*/         OPC_CheckType, MVT::v2i64,
/*20271*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20273*/         OPC_EmitInteger, MVT::i32, 14, 
/*20276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20290*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->20399
/*20294*/       OPC_RecordChild0, // #0 = $Vn
/*20295*/       OPC_Scope, 33, /*->20330*/ // 3 children in Scope
/*20297*/         OPC_CheckChild0Type, MVT::v8i8,
/*20299*/         OPC_MoveParent,
/*20300*/         OPC_MoveChild, 1,
/*20302*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20305*/         OPC_RecordChild0, // #1 = $Vm
/*20306*/         OPC_CheckChild0Type, MVT::v8i8,
/*20308*/         OPC_MoveParent,
/*20309*/         OPC_CheckType, MVT::v8i16,
/*20311*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20313*/         OPC_EmitInteger, MVT::i32, 14, 
/*20316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*20330*/       /*Scope*/ 33, /*->20364*/
/*20331*/         OPC_CheckChild0Type, MVT::v4i16,
/*20333*/         OPC_MoveParent,
/*20334*/         OPC_MoveChild, 1,
/*20336*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20339*/         OPC_RecordChild0, // #1 = $Vm
/*20340*/         OPC_CheckChild0Type, MVT::v4i16,
/*20342*/         OPC_MoveParent,
/*20343*/         OPC_CheckType, MVT::v4i32,
/*20345*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20347*/         OPC_EmitInteger, MVT::i32, 14, 
/*20350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20353*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*20364*/       /*Scope*/ 33, /*->20398*/
/*20365*/         OPC_CheckChild0Type, MVT::v2i32,
/*20367*/         OPC_MoveParent,
/*20368*/         OPC_MoveChild, 1,
/*20370*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20373*/         OPC_RecordChild0, // #1 = $Vm
/*20374*/         OPC_CheckChild0Type, MVT::v2i32,
/*20376*/         OPC_MoveParent,
/*20377*/         OPC_CheckType, MVT::v2i64,
/*20379*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20381*/         OPC_EmitInteger, MVT::i32, 14, 
/*20384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20398*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*20400*/   /*Scope*/ 65|128,6/*833*/, /*->21235*/
/*20402*/     OPC_RecordChild0, // #0 = $src1
/*20403*/     OPC_MoveChild, 1,
/*20405*/     OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->20613
/*20410*/       OPC_RecordChild0, // #1 = $Vm
/*20411*/       OPC_RecordChild1, // #2 = $SIMM
/*20412*/       OPC_MoveChild, 1,
/*20414*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20417*/       OPC_MoveParent,
/*20418*/       OPC_MoveParent,
/*20419*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20444
/*20422*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20424*/         OPC_EmitConvertToTarget, 2,
/*20426*/         OPC_EmitInteger, MVT::i32, 14, 
/*20429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20468
/*20446*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20448*/         OPC_EmitConvertToTarget, 2,
/*20450*/         OPC_EmitInteger, MVT::i32, 14, 
/*20453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20492
/*20470*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20472*/         OPC_EmitConvertToTarget, 2,
/*20474*/         OPC_EmitInteger, MVT::i32, 14, 
/*20477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20516
/*20494*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20496*/         OPC_EmitConvertToTarget, 2,
/*20498*/         OPC_EmitInteger, MVT::i32, 14, 
/*20501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20540
/*20518*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20520*/         OPC_EmitConvertToTarget, 2,
/*20522*/         OPC_EmitInteger, MVT::i32, 14, 
/*20525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20564
/*20542*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20544*/         OPC_EmitConvertToTarget, 2,
/*20546*/         OPC_EmitInteger, MVT::i32, 14, 
/*20549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20588
/*20566*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20568*/         OPC_EmitConvertToTarget, 2,
/*20570*/         OPC_EmitInteger, MVT::i32, 14, 
/*20573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20576*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20612
/*20590*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20592*/         OPC_EmitConvertToTarget, 2,
/*20594*/         OPC_EmitInteger, MVT::i32, 14, 
/*20597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->20820
/*20617*/       OPC_RecordChild0, // #1 = $Vm
/*20618*/       OPC_RecordChild1, // #2 = $SIMM
/*20619*/       OPC_MoveChild, 1,
/*20621*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20624*/       OPC_MoveParent,
/*20625*/       OPC_MoveParent,
/*20626*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20651
/*20629*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20631*/         OPC_EmitConvertToTarget, 2,
/*20633*/         OPC_EmitInteger, MVT::i32, 14, 
/*20636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20675
/*20653*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20655*/         OPC_EmitConvertToTarget, 2,
/*20657*/         OPC_EmitInteger, MVT::i32, 14, 
/*20660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20699
/*20677*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20679*/         OPC_EmitConvertToTarget, 2,
/*20681*/         OPC_EmitInteger, MVT::i32, 14, 
/*20684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20687*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20723
/*20701*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20703*/         OPC_EmitConvertToTarget, 2,
/*20705*/         OPC_EmitInteger, MVT::i32, 14, 
/*20708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20747
/*20725*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20727*/         OPC_EmitConvertToTarget, 2,
/*20729*/         OPC_EmitInteger, MVT::i32, 14, 
/*20732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20771
/*20749*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20751*/         OPC_EmitConvertToTarget, 2,
/*20753*/         OPC_EmitInteger, MVT::i32, 14, 
/*20756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20795
/*20773*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20775*/         OPC_EmitConvertToTarget, 2,
/*20777*/         OPC_EmitInteger, MVT::i32, 14, 
/*20780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20819
/*20797*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20799*/         OPC_EmitConvertToTarget, 2,
/*20801*/         OPC_EmitInteger, MVT::i32, 14, 
/*20804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->21027
/*20824*/       OPC_RecordChild0, // #1 = $Vm
/*20825*/       OPC_RecordChild1, // #2 = $SIMM
/*20826*/       OPC_MoveChild, 1,
/*20828*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20831*/       OPC_MoveParent,
/*20832*/       OPC_MoveParent,
/*20833*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20858
/*20836*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20838*/         OPC_EmitConvertToTarget, 2,
/*20840*/         OPC_EmitInteger, MVT::i32, 14, 
/*20843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20882
/*20860*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20862*/         OPC_EmitConvertToTarget, 2,
/*20864*/         OPC_EmitInteger, MVT::i32, 14, 
/*20867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20906
/*20884*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20886*/         OPC_EmitConvertToTarget, 2,
/*20888*/         OPC_EmitInteger, MVT::i32, 14, 
/*20891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20930
/*20908*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20910*/         OPC_EmitConvertToTarget, 2,
/*20912*/         OPC_EmitInteger, MVT::i32, 14, 
/*20915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20954
/*20932*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20934*/         OPC_EmitConvertToTarget, 2,
/*20936*/         OPC_EmitInteger, MVT::i32, 14, 
/*20939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20978
/*20956*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20958*/         OPC_EmitConvertToTarget, 2,
/*20960*/         OPC_EmitInteger, MVT::i32, 14, 
/*20963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21002
/*20980*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*20982*/         OPC_EmitConvertToTarget, 2,
/*20984*/         OPC_EmitInteger, MVT::i32, 14, 
/*20987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21026
/*21004*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21006*/         OPC_EmitConvertToTarget, 2,
/*21008*/         OPC_EmitInteger, MVT::i32, 14, 
/*21011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->21234
/*21031*/       OPC_RecordChild0, // #1 = $Vm
/*21032*/       OPC_RecordChild1, // #2 = $SIMM
/*21033*/       OPC_MoveChild, 1,
/*21035*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21038*/       OPC_MoveParent,
/*21039*/       OPC_MoveParent,
/*21040*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21065
/*21043*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21045*/         OPC_EmitConvertToTarget, 2,
/*21047*/         OPC_EmitInteger, MVT::i32, 14, 
/*21050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21053*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21089
/*21067*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21069*/         OPC_EmitConvertToTarget, 2,
/*21071*/         OPC_EmitInteger, MVT::i32, 14, 
/*21074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21113
/*21091*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21093*/         OPC_EmitConvertToTarget, 2,
/*21095*/         OPC_EmitInteger, MVT::i32, 14, 
/*21098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21137
/*21115*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21117*/         OPC_EmitConvertToTarget, 2,
/*21119*/         OPC_EmitInteger, MVT::i32, 14, 
/*21122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21161
/*21139*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21141*/         OPC_EmitConvertToTarget, 2,
/*21143*/         OPC_EmitInteger, MVT::i32, 14, 
/*21146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21185
/*21163*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21165*/         OPC_EmitConvertToTarget, 2,
/*21167*/         OPC_EmitInteger, MVT::i32, 14, 
/*21170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21209
/*21187*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21189*/         OPC_EmitConvertToTarget, 2,
/*21191*/         OPC_EmitInteger, MVT::i32, 14, 
/*21194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21233
/*21211*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21213*/         OPC_EmitConvertToTarget, 2,
/*21215*/         OPC_EmitInteger, MVT::i32, 14, 
/*21218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*21235*/   /*Scope*/ 68|128,6/*836*/, /*->22073*/
/*21237*/     OPC_MoveChild, 0,
/*21239*/     OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->21448
/*21244*/       OPC_RecordChild0, // #0 = $Vm
/*21245*/       OPC_RecordChild1, // #1 = $SIMM
/*21246*/       OPC_MoveChild, 1,
/*21248*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21251*/       OPC_MoveParent,
/*21252*/       OPC_MoveParent,
/*21253*/       OPC_RecordChild1, // #2 = $src1
/*21254*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21279
/*21257*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21259*/         OPC_EmitConvertToTarget, 1,
/*21261*/         OPC_EmitInteger, MVT::i32, 14, 
/*21264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21303
/*21281*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21283*/         OPC_EmitConvertToTarget, 1,
/*21285*/         OPC_EmitInteger, MVT::i32, 14, 
/*21288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21327
/*21305*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21307*/         OPC_EmitConvertToTarget, 1,
/*21309*/         OPC_EmitInteger, MVT::i32, 14, 
/*21312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21351
/*21329*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21331*/         OPC_EmitConvertToTarget, 1,
/*21333*/         OPC_EmitInteger, MVT::i32, 14, 
/*21336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21375
/*21353*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21355*/         OPC_EmitConvertToTarget, 1,
/*21357*/         OPC_EmitInteger, MVT::i32, 14, 
/*21360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21399
/*21377*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21379*/         OPC_EmitConvertToTarget, 1,
/*21381*/         OPC_EmitInteger, MVT::i32, 14, 
/*21384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21423
/*21401*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21403*/         OPC_EmitConvertToTarget, 1,
/*21405*/         OPC_EmitInteger, MVT::i32, 14, 
/*21408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21447
/*21425*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21427*/         OPC_EmitConvertToTarget, 1,
/*21429*/         OPC_EmitInteger, MVT::i32, 14, 
/*21432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->21656
/*21452*/       OPC_RecordChild0, // #0 = $Vm
/*21453*/       OPC_RecordChild1, // #1 = $SIMM
/*21454*/       OPC_MoveChild, 1,
/*21456*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21459*/       OPC_MoveParent,
/*21460*/       OPC_MoveParent,
/*21461*/       OPC_RecordChild1, // #2 = $src1
/*21462*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21487
/*21465*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21467*/         OPC_EmitConvertToTarget, 1,
/*21469*/         OPC_EmitInteger, MVT::i32, 14, 
/*21472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21511
/*21489*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21491*/         OPC_EmitConvertToTarget, 1,
/*21493*/         OPC_EmitInteger, MVT::i32, 14, 
/*21496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21499*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21535
/*21513*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21515*/         OPC_EmitConvertToTarget, 1,
/*21517*/         OPC_EmitInteger, MVT::i32, 14, 
/*21520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21559
/*21537*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21539*/         OPC_EmitConvertToTarget, 1,
/*21541*/         OPC_EmitInteger, MVT::i32, 14, 
/*21544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21583
/*21561*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21563*/         OPC_EmitConvertToTarget, 1,
/*21565*/         OPC_EmitInteger, MVT::i32, 14, 
/*21568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21571*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21607
/*21585*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21587*/         OPC_EmitConvertToTarget, 1,
/*21589*/         OPC_EmitInteger, MVT::i32, 14, 
/*21592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21595*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21631
/*21609*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21611*/         OPC_EmitConvertToTarget, 1,
/*21613*/         OPC_EmitInteger, MVT::i32, 14, 
/*21616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21619*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21655
/*21633*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21635*/         OPC_EmitConvertToTarget, 1,
/*21637*/         OPC_EmitInteger, MVT::i32, 14, 
/*21640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->21864
/*21660*/       OPC_RecordChild0, // #0 = $Vm
/*21661*/       OPC_RecordChild1, // #1 = $SIMM
/*21662*/       OPC_MoveChild, 1,
/*21664*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21667*/       OPC_MoveParent,
/*21668*/       OPC_MoveParent,
/*21669*/       OPC_RecordChild1, // #2 = $src1
/*21670*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21695
/*21673*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21675*/         OPC_EmitConvertToTarget, 1,
/*21677*/         OPC_EmitInteger, MVT::i32, 14, 
/*21680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21719
/*21697*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21699*/         OPC_EmitConvertToTarget, 1,
/*21701*/         OPC_EmitInteger, MVT::i32, 14, 
/*21704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21743
/*21721*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21723*/         OPC_EmitConvertToTarget, 1,
/*21725*/         OPC_EmitInteger, MVT::i32, 14, 
/*21728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21731*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21767
/*21745*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21747*/         OPC_EmitConvertToTarget, 1,
/*21749*/         OPC_EmitInteger, MVT::i32, 14, 
/*21752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21791
/*21769*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21771*/         OPC_EmitConvertToTarget, 1,
/*21773*/         OPC_EmitInteger, MVT::i32, 14, 
/*21776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21815
/*21793*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21795*/         OPC_EmitConvertToTarget, 1,
/*21797*/         OPC_EmitInteger, MVT::i32, 14, 
/*21800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21839
/*21817*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21819*/         OPC_EmitConvertToTarget, 1,
/*21821*/         OPC_EmitInteger, MVT::i32, 14, 
/*21824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21863
/*21841*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21843*/         OPC_EmitConvertToTarget, 1,
/*21845*/         OPC_EmitInteger, MVT::i32, 14, 
/*21848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->22072
/*21868*/       OPC_RecordChild0, // #0 = $Vm
/*21869*/       OPC_RecordChild1, // #1 = $SIMM
/*21870*/       OPC_MoveChild, 1,
/*21872*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21875*/       OPC_MoveParent,
/*21876*/       OPC_MoveParent,
/*21877*/       OPC_RecordChild1, // #2 = $src1
/*21878*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21903
/*21881*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21883*/         OPC_EmitConvertToTarget, 1,
/*21885*/         OPC_EmitInteger, MVT::i32, 14, 
/*21888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21927
/*21905*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21907*/         OPC_EmitConvertToTarget, 1,
/*21909*/         OPC_EmitInteger, MVT::i32, 14, 
/*21912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21951
/*21929*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21931*/         OPC_EmitConvertToTarget, 1,
/*21933*/         OPC_EmitInteger, MVT::i32, 14, 
/*21936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21975
/*21953*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21955*/         OPC_EmitConvertToTarget, 1,
/*21957*/         OPC_EmitInteger, MVT::i32, 14, 
/*21960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21999
/*21977*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*21979*/         OPC_EmitConvertToTarget, 1,
/*21981*/         OPC_EmitInteger, MVT::i32, 14, 
/*21984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->22023
/*22001*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22003*/         OPC_EmitConvertToTarget, 1,
/*22005*/         OPC_EmitInteger, MVT::i32, 14, 
/*22008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->22047
/*22025*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22027*/         OPC_EmitConvertToTarget, 1,
/*22029*/         OPC_EmitInteger, MVT::i32, 14, 
/*22032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->22071
/*22049*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22051*/         OPC_EmitConvertToTarget, 1,
/*22053*/         OPC_EmitInteger, MVT::i32, 14, 
/*22056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*22073*/   /*Scope*/ 98|128,3/*482*/, /*->22557*/
/*22075*/     OPC_RecordChild0, // #0 = $Vn
/*22076*/     OPC_MoveChild, 1,
/*22078*/     OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->22160
/*22082*/       OPC_RecordChild0, // #1 = $Vm
/*22083*/       OPC_Scope, 24, /*->22109*/ // 3 children in Scope
/*22085*/         OPC_CheckChild0Type, MVT::v8i8,
/*22087*/         OPC_MoveParent,
/*22088*/         OPC_CheckType, MVT::v8i16,
/*22090*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22092*/         OPC_EmitInteger, MVT::i32, 14, 
/*22095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22109*/       /*Scope*/ 24, /*->22134*/
/*22110*/         OPC_CheckChild0Type, MVT::v4i16,
/*22112*/         OPC_MoveParent,
/*22113*/         OPC_CheckType, MVT::v4i32,
/*22115*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22117*/         OPC_EmitInteger, MVT::i32, 14, 
/*22120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22134*/       /*Scope*/ 24, /*->22159*/
/*22135*/         OPC_CheckChild0Type, MVT::v2i32,
/*22137*/         OPC_MoveParent,
/*22138*/         OPC_CheckType, MVT::v2i64,
/*22140*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22142*/         OPC_EmitInteger, MVT::i32, 14, 
/*22145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22159*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->22241
/*22163*/       OPC_RecordChild0, // #1 = $Vm
/*22164*/       OPC_Scope, 24, /*->22190*/ // 3 children in Scope
/*22166*/         OPC_CheckChild0Type, MVT::v8i8,
/*22168*/         OPC_MoveParent,
/*22169*/         OPC_CheckType, MVT::v8i16,
/*22171*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22173*/         OPC_EmitInteger, MVT::i32, 14, 
/*22176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22190*/       /*Scope*/ 24, /*->22215*/
/*22191*/         OPC_CheckChild0Type, MVT::v4i16,
/*22193*/         OPC_MoveParent,
/*22194*/         OPC_CheckType, MVT::v4i32,
/*22196*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22198*/         OPC_EmitInteger, MVT::i32, 14, 
/*22201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22204*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22215*/       /*Scope*/ 24, /*->22240*/
/*22216*/         OPC_CheckChild0Type, MVT::v2i32,
/*22218*/         OPC_MoveParent,
/*22219*/         OPC_CheckType, MVT::v2i64,
/*22221*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22223*/         OPC_EmitInteger, MVT::i32, 14, 
/*22226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22229*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22240*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->22382
/*22245*/       OPC_RecordChild0, // #1 = $Vn
/*22246*/       OPC_RecordChild1, // #2 = $Vm
/*22247*/       OPC_MoveParent,
/*22248*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->22271
/*22251*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22253*/         OPC_EmitInteger, MVT::i32, 14, 
/*22256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->22293
/*22273*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22275*/         OPC_EmitInteger, MVT::i32, 14, 
/*22278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->22315
/*22295*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22297*/         OPC_EmitInteger, MVT::i32, 14, 
/*22300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->22337
/*22317*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22319*/         OPC_EmitInteger, MVT::i32, 14, 
/*22322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->22359
/*22339*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22341*/         OPC_EmitInteger, MVT::i32, 14, 
/*22344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->22381
/*22361*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22363*/         OPC_EmitInteger, MVT::i32, 14, 
/*22366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->22469
/*22385*/       OPC_RecordChild0, // #1 = $Vn
/*22386*/       OPC_Scope, 26, /*->22414*/ // 3 children in Scope
/*22388*/         OPC_CheckChild0Type, MVT::v8i8,
/*22390*/         OPC_RecordChild1, // #2 = $Vm
/*22391*/         OPC_MoveParent,
/*22392*/         OPC_CheckType, MVT::v8i16,
/*22394*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22396*/         OPC_EmitInteger, MVT::i32, 14, 
/*22399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22414*/       /*Scope*/ 26, /*->22441*/
/*22415*/         OPC_CheckChild0Type, MVT::v4i16,
/*22417*/         OPC_RecordChild1, // #2 = $Vm
/*22418*/         OPC_MoveParent,
/*22419*/         OPC_CheckType, MVT::v4i32,
/*22421*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22423*/         OPC_EmitInteger, MVT::i32, 14, 
/*22426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22441*/       /*Scope*/ 26, /*->22468*/
/*22442*/         OPC_CheckChild0Type, MVT::v2i32,
/*22444*/         OPC_RecordChild1, // #2 = $Vm
/*22445*/         OPC_MoveParent,
/*22446*/         OPC_CheckType, MVT::v2i64,
/*22448*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22450*/         OPC_EmitInteger, MVT::i32, 14, 
/*22453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22468*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->22556
/*22472*/       OPC_RecordChild0, // #1 = $Vn
/*22473*/       OPC_Scope, 26, /*->22501*/ // 3 children in Scope
/*22475*/         OPC_CheckChild0Type, MVT::v8i8,
/*22477*/         OPC_RecordChild1, // #2 = $Vm
/*22478*/         OPC_MoveParent,
/*22479*/         OPC_CheckType, MVT::v8i16,
/*22481*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22483*/         OPC_EmitInteger, MVT::i32, 14, 
/*22486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22501*/       /*Scope*/ 26, /*->22528*/
/*22502*/         OPC_CheckChild0Type, MVT::v4i16,
/*22504*/         OPC_RecordChild1, // #2 = $Vm
/*22505*/         OPC_MoveParent,
/*22506*/         OPC_CheckType, MVT::v4i32,
/*22508*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22510*/         OPC_EmitInteger, MVT::i32, 14, 
/*22513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22516*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22528*/       /*Scope*/ 26, /*->22555*/
/*22529*/         OPC_CheckChild0Type, MVT::v2i32,
/*22531*/         OPC_RecordChild1, // #2 = $Vm
/*22532*/         OPC_MoveParent,
/*22533*/         OPC_CheckType, MVT::v2i64,
/*22535*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22537*/         OPC_EmitInteger, MVT::i32, 14, 
/*22540*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22543*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22555*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22557*/   /*Scope*/ 110|128,3/*494*/, /*->23053*/
/*22559*/     OPC_MoveChild, 0,
/*22561*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->22646
/*22565*/       OPC_RecordChild0, // #0 = $Vm
/*22566*/       OPC_Scope, 25, /*->22593*/ // 3 children in Scope
/*22568*/         OPC_CheckChild0Type, MVT::v8i8,
/*22570*/         OPC_MoveParent,
/*22571*/         OPC_RecordChild1, // #1 = $Vn
/*22572*/         OPC_CheckType, MVT::v8i16,
/*22574*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22576*/         OPC_EmitInteger, MVT::i32, 14, 
/*22579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22593*/       /*Scope*/ 25, /*->22619*/
/*22594*/         OPC_CheckChild0Type, MVT::v4i16,
/*22596*/         OPC_MoveParent,
/*22597*/         OPC_RecordChild1, // #1 = $Vn
/*22598*/         OPC_CheckType, MVT::v4i32,
/*22600*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22602*/         OPC_EmitInteger, MVT::i32, 14, 
/*22605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22619*/       /*Scope*/ 25, /*->22645*/
/*22620*/         OPC_CheckChild0Type, MVT::v2i32,
/*22622*/         OPC_MoveParent,
/*22623*/         OPC_RecordChild1, // #1 = $Vn
/*22624*/         OPC_CheckType, MVT::v2i64,
/*22626*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22628*/         OPC_EmitInteger, MVT::i32, 14, 
/*22631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22645*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->22730
/*22649*/       OPC_RecordChild0, // #0 = $Vm
/*22650*/       OPC_Scope, 25, /*->22677*/ // 3 children in Scope
/*22652*/         OPC_CheckChild0Type, MVT::v8i8,
/*22654*/         OPC_MoveParent,
/*22655*/         OPC_RecordChild1, // #1 = $Vn
/*22656*/         OPC_CheckType, MVT::v8i16,
/*22658*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22660*/         OPC_EmitInteger, MVT::i32, 14, 
/*22663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22677*/       /*Scope*/ 25, /*->22703*/
/*22678*/         OPC_CheckChild0Type, MVT::v4i16,
/*22680*/         OPC_MoveParent,
/*22681*/         OPC_RecordChild1, // #1 = $Vn
/*22682*/         OPC_CheckType, MVT::v4i32,
/*22684*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22686*/         OPC_EmitInteger, MVT::i32, 14, 
/*22689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22692*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22703*/       /*Scope*/ 25, /*->22729*/
/*22704*/         OPC_CheckChild0Type, MVT::v2i32,
/*22706*/         OPC_MoveParent,
/*22707*/         OPC_RecordChild1, // #1 = $Vn
/*22708*/         OPC_CheckType, MVT::v2i64,
/*22710*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22712*/         OPC_EmitInteger, MVT::i32, 14, 
/*22715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22729*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->22872
/*22734*/       OPC_RecordChild0, // #0 = $Vn
/*22735*/       OPC_RecordChild1, // #1 = $Vm
/*22736*/       OPC_MoveParent,
/*22737*/       OPC_RecordChild1, // #2 = $src1
/*22738*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->22761
/*22741*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22743*/         OPC_EmitInteger, MVT::i32, 14, 
/*22746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->22783
/*22763*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22765*/         OPC_EmitInteger, MVT::i32, 14, 
/*22768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22771*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->22805
/*22785*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22787*/         OPC_EmitInteger, MVT::i32, 14, 
/*22790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->22827
/*22807*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22809*/         OPC_EmitInteger, MVT::i32, 14, 
/*22812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22815*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->22849
/*22829*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22831*/         OPC_EmitInteger, MVT::i32, 14, 
/*22834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22837*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->22871
/*22851*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22853*/         OPC_EmitInteger, MVT::i32, 14, 
/*22856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->22962
/*22875*/       OPC_RecordChild0, // #0 = $Vn
/*22876*/       OPC_Scope, 27, /*->22905*/ // 3 children in Scope
/*22878*/         OPC_CheckChild0Type, MVT::v8i8,
/*22880*/         OPC_RecordChild1, // #1 = $Vm
/*22881*/         OPC_MoveParent,
/*22882*/         OPC_RecordChild1, // #2 = $src1
/*22883*/         OPC_CheckType, MVT::v8i16,
/*22885*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22887*/         OPC_EmitInteger, MVT::i32, 14, 
/*22890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22905*/       /*Scope*/ 27, /*->22933*/
/*22906*/         OPC_CheckChild0Type, MVT::v4i16,
/*22908*/         OPC_RecordChild1, // #1 = $Vm
/*22909*/         OPC_MoveParent,
/*22910*/         OPC_RecordChild1, // #2 = $src1
/*22911*/         OPC_CheckType, MVT::v4i32,
/*22913*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22915*/         OPC_EmitInteger, MVT::i32, 14, 
/*22918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22933*/       /*Scope*/ 27, /*->22961*/
/*22934*/         OPC_CheckChild0Type, MVT::v2i32,
/*22936*/         OPC_RecordChild1, // #1 = $Vm
/*22937*/         OPC_MoveParent,
/*22938*/         OPC_RecordChild1, // #2 = $src1
/*22939*/         OPC_CheckType, MVT::v2i64,
/*22941*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22943*/         OPC_EmitInteger, MVT::i32, 14, 
/*22946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22961*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->23052
/*22965*/       OPC_RecordChild0, // #0 = $Vn
/*22966*/       OPC_Scope, 27, /*->22995*/ // 3 children in Scope
/*22968*/         OPC_CheckChild0Type, MVT::v8i8,
/*22970*/         OPC_RecordChild1, // #1 = $Vm
/*22971*/         OPC_MoveParent,
/*22972*/         OPC_RecordChild1, // #2 = $src1
/*22973*/         OPC_CheckType, MVT::v8i16,
/*22975*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*22977*/         OPC_EmitInteger, MVT::i32, 14, 
/*22980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22995*/       /*Scope*/ 27, /*->23023*/
/*22996*/         OPC_CheckChild0Type, MVT::v4i16,
/*22998*/         OPC_RecordChild1, // #1 = $Vm
/*22999*/         OPC_MoveParent,
/*23000*/         OPC_RecordChild1, // #2 = $src1
/*23001*/         OPC_CheckType, MVT::v4i32,
/*23003*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*23005*/         OPC_EmitInteger, MVT::i32, 14, 
/*23008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*23023*/       /*Scope*/ 27, /*->23051*/
/*23024*/         OPC_CheckChild0Type, MVT::v2i32,
/*23026*/         OPC_RecordChild1, // #1 = $Vm
/*23027*/         OPC_MoveParent,
/*23028*/         OPC_RecordChild1, // #2 = $src1
/*23029*/         OPC_CheckType, MVT::v2i64,
/*23031*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*23033*/         OPC_EmitInteger, MVT::i32, 14, 
/*23036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23039*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*23051*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23053*/   /*Scope*/ 44|128,1/*172*/, /*->23227*/
/*23055*/     OPC_RecordChild0, // #0 = $Vn
/*23056*/     OPC_RecordChild1, // #1 = $Vm
/*23057*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->23079
/*23060*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*23062*/       OPC_EmitInteger, MVT::i32, 14, 
/*23065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->23100
/*23081*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*23083*/       OPC_EmitInteger, MVT::i32, 14, 
/*23086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->23121
/*23102*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*23104*/       OPC_EmitInteger, MVT::i32, 14, 
/*23107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->23142
/*23123*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*23125*/       OPC_EmitInteger, MVT::i32, 14, 
/*23128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23131*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->23163
/*23144*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*23146*/       OPC_EmitInteger, MVT::i32, 14, 
/*23149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->23184
/*23165*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*23167*/       OPC_EmitInteger, MVT::i32, 14, 
/*23170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->23205
/*23186*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*23188*/       OPC_EmitInteger, MVT::i32, 14, 
/*23191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->23226
/*23207*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*23209*/       OPC_EmitInteger, MVT::i32, 14, 
/*23212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*23227*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 1|128,12/*1537*/,  TARGET_VAL(ISD::MUL),// ->24769
/*23232*/   OPC_Scope, 58|128,4/*570*/, /*->23805*/ // 10 children in Scope
/*23235*/     OPC_MoveChild, 0,
/*23237*/     OPC_SwitchOpcode /*2 cases */, 72|128,3/*456*/,  TARGET_VAL(ISD::SRA),// ->23698
/*23242*/       OPC_Scope, 119, /*->23363*/ // 4 children in Scope
/*23244*/         OPC_MoveChild, 0,
/*23246*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23249*/         OPC_RecordChild0, // #0 = $a
/*23250*/         OPC_MoveChild, 1,
/*23252*/         OPC_CheckInteger, 16, 
/*23254*/         OPC_CheckType, MVT::i32,
/*23256*/         OPC_MoveParent,
/*23257*/         OPC_MoveParent,
/*23258*/         OPC_MoveChild, 1,
/*23260*/         OPC_CheckInteger, 16, 
/*23262*/         OPC_CheckType, MVT::i32,
/*23264*/         OPC_MoveParent,
/*23265*/         OPC_MoveParent,
/*23266*/         OPC_MoveChild, 1,
/*23268*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23271*/         OPC_Scope, 58, /*->23331*/ // 2 children in Scope
/*23273*/           OPC_MoveChild, 0,
/*23275*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23278*/           OPC_RecordChild0, // #1 = $b
/*23279*/           OPC_MoveChild, 1,
/*23281*/           OPC_CheckInteger, 16, 
/*23283*/           OPC_CheckType, MVT::i32,
/*23285*/           OPC_MoveParent,
/*23286*/           OPC_MoveParent,
/*23287*/           OPC_MoveChild, 1,
/*23289*/           OPC_CheckInteger, 16, 
/*23291*/           OPC_CheckType, MVT::i32,
/*23293*/           OPC_MoveParent,
/*23294*/           OPC_MoveParent,
/*23295*/           OPC_CheckType, MVT::i32,
/*23297*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23299*/           OPC_EmitInteger, MVT::i32, 14, 
/*23302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23305*/           OPC_Scope, 11, /*->23318*/ // 2 children in Scope
/*23307*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*23318*/           /*Scope*/ 11, /*->23330*/
/*23319*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*23330*/           0, /*End of Scope*/
/*23331*/         /*Scope*/ 30, /*->23362*/
/*23332*/           OPC_RecordChild0, // #1 = $b
/*23333*/           OPC_MoveChild, 1,
/*23335*/           OPC_CheckInteger, 16, 
/*23337*/           OPC_CheckType, MVT::i32,
/*23339*/           OPC_MoveParent,
/*23340*/           OPC_MoveParent,
/*23341*/           OPC_CheckType, MVT::i32,
/*23343*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23345*/           OPC_EmitInteger, MVT::i32, 14, 
/*23348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23351*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23362*/         0, /*End of Scope*/
/*23363*/       /*Scope*/ 72, /*->23436*/
/*23364*/         OPC_RecordChild0, // #0 = $a
/*23365*/         OPC_MoveChild, 1,
/*23367*/         OPC_CheckInteger, 16, 
/*23369*/         OPC_CheckType, MVT::i32,
/*23371*/         OPC_MoveParent,
/*23372*/         OPC_MoveParent,
/*23373*/         OPC_MoveChild, 1,
/*23375*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23378*/         OPC_MoveChild, 0,
/*23380*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23383*/         OPC_RecordChild0, // #1 = $b
/*23384*/         OPC_MoveChild, 1,
/*23386*/         OPC_CheckInteger, 16, 
/*23388*/         OPC_CheckType, MVT::i32,
/*23390*/         OPC_MoveParent,
/*23391*/         OPC_MoveParent,
/*23392*/         OPC_MoveChild, 1,
/*23394*/         OPC_CheckInteger, 16, 
/*23396*/         OPC_CheckType, MVT::i32,
/*23398*/         OPC_MoveParent,
/*23399*/         OPC_MoveParent,
/*23400*/         OPC_CheckType, MVT::i32,
/*23402*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23404*/         OPC_EmitInteger, MVT::i32, 14, 
/*23407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23410*/         OPC_Scope, 11, /*->23423*/ // 2 children in Scope
/*23412*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                    // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23423*/         /*Scope*/ 11, /*->23435*/
/*23424*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23435*/         0, /*End of Scope*/
/*23436*/       /*Scope*/ 57, /*->23494*/
/*23437*/         OPC_MoveChild, 0,
/*23439*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23442*/         OPC_RecordChild0, // #0 = $b
/*23443*/         OPC_MoveChild, 1,
/*23445*/         OPC_CheckInteger, 16, 
/*23447*/         OPC_CheckType, MVT::i32,
/*23449*/         OPC_MoveParent,
/*23450*/         OPC_MoveParent,
/*23451*/         OPC_MoveChild, 1,
/*23453*/         OPC_CheckInteger, 16, 
/*23455*/         OPC_CheckType, MVT::i32,
/*23457*/         OPC_MoveParent,
/*23458*/         OPC_MoveParent,
/*23459*/         OPC_MoveChild, 1,
/*23461*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23464*/         OPC_RecordChild0, // #1 = $a
/*23465*/         OPC_MoveChild, 1,
/*23467*/         OPC_CheckInteger, 16, 
/*23469*/         OPC_CheckType, MVT::i32,
/*23471*/         OPC_MoveParent,
/*23472*/         OPC_MoveParent,
/*23473*/         OPC_CheckType, MVT::i32,
/*23475*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23477*/         OPC_EmitInteger, MVT::i32, 14, 
/*23480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23483*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 27
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23494*/       /*Scope*/ 73|128,1/*201*/, /*->23697*/
/*23496*/         OPC_RecordChild0, // #0 = $Rn
/*23497*/         OPC_MoveChild, 1,
/*23499*/         OPC_CheckInteger, 16, 
/*23501*/         OPC_CheckType, MVT::i32,
/*23503*/         OPC_MoveParent,
/*23504*/         OPC_MoveParent,
/*23505*/         OPC_MoveChild, 1,
/*23507*/         OPC_SwitchOpcode /*2 cases */, 93,  TARGET_VAL(ISD::SRA),// ->23604
/*23511*/           OPC_RecordChild0, // #1 = $Rm
/*23512*/           OPC_MoveChild, 1,
/*23514*/           OPC_CheckInteger, 16, 
/*23516*/           OPC_CheckType, MVT::i32,
/*23518*/           OPC_MoveParent,
/*23519*/           OPC_MoveParent,
/*23520*/           OPC_CheckType, MVT::i32,
/*23522*/           OPC_Scope, 19, /*->23543*/ // 4 children in Scope
/*23524*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23526*/             OPC_EmitInteger, MVT::i32, 14, 
/*23529*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23532*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23543*/           /*Scope*/ 19, /*->23563*/
/*23544*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23546*/             OPC_EmitInteger, MVT::i32, 14, 
/*23549*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23552*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23563*/           /*Scope*/ 19, /*->23583*/
/*23564*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23566*/             OPC_EmitInteger, MVT::i32, 14, 
/*23569*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23572*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23583*/           /*Scope*/ 19, /*->23603*/
/*23584*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23586*/             OPC_EmitInteger, MVT::i32, 14, 
/*23589*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23592*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23603*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 89,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->23696
/*23607*/           OPC_RecordChild0, // #1 = $Rm
/*23608*/           OPC_MoveChild, 1,
/*23610*/           OPC_CheckValueType, MVT::i16,
/*23612*/           OPC_MoveParent,
/*23613*/           OPC_MoveParent,
/*23614*/           OPC_Scope, 19, /*->23635*/ // 4 children in Scope
/*23616*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23618*/             OPC_EmitInteger, MVT::i32, 14, 
/*23621*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23624*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23635*/           /*Scope*/ 19, /*->23655*/
/*23636*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23638*/             OPC_EmitInteger, MVT::i32, 14, 
/*23641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23655*/           /*Scope*/ 19, /*->23675*/
/*23656*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23658*/             OPC_EmitInteger, MVT::i32, 14, 
/*23661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23664*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other)) - Complexity = 14
                      // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23675*/           /*Scope*/ 19, /*->23695*/
/*23676*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23678*/             OPC_EmitInteger, MVT::i32, 14, 
/*23681*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23684*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23695*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*23697*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 103,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->23804
/*23701*/       OPC_RecordChild0, // #0 = $Rn
/*23702*/       OPC_MoveChild, 1,
/*23704*/       OPC_CheckValueType, MVT::i16,
/*23706*/       OPC_MoveParent,
/*23707*/       OPC_MoveParent,
/*23708*/       OPC_MoveChild, 1,
/*23710*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23713*/       OPC_RecordChild0, // #1 = $Rm
/*23714*/       OPC_MoveChild, 1,
/*23716*/       OPC_CheckInteger, 16, 
/*23718*/       OPC_CheckType, MVT::i32,
/*23720*/       OPC_MoveParent,
/*23721*/       OPC_MoveParent,
/*23722*/       OPC_Scope, 19, /*->23743*/ // 4 children in Scope
/*23724*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23726*/         OPC_EmitInteger, MVT::i32, 14, 
/*23729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23743*/       /*Scope*/ 19, /*->23763*/
/*23744*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23746*/         OPC_EmitInteger, MVT::i32, 14, 
/*23749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23763*/       /*Scope*/ 19, /*->23783*/
/*23764*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23766*/         OPC_EmitInteger, MVT::i32, 14, 
/*23769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32)) - Complexity = 14
                  // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23783*/       /*Scope*/ 19, /*->23803*/
/*23784*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23786*/         OPC_EmitInteger, MVT::i32, 14, 
/*23789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23792*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23803*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23805*/   /*Scope*/ 41, /*->23847*/
/*23806*/     OPC_RecordChild0, // #0 = $a
/*23807*/     OPC_MoveChild, 0,
/*23809*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23811*/     OPC_MoveParent,
/*23812*/     OPC_MoveChild, 1,
/*23814*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23817*/     OPC_RecordChild0, // #1 = $b
/*23818*/     OPC_MoveChild, 1,
/*23820*/     OPC_CheckInteger, 16, 
/*23822*/     OPC_CheckType, MVT::i32,
/*23824*/     OPC_MoveParent,
/*23825*/     OPC_MoveParent,
/*23826*/     OPC_CheckType, MVT::i32,
/*23828*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23830*/     OPC_EmitInteger, MVT::i32, 14, 
/*23833*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23836*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23847*/   /*Scope*/ 56, /*->23904*/
/*23848*/     OPC_MoveChild, 0,
/*23850*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23853*/     OPC_RecordChild0, // #0 = $a
/*23854*/     OPC_MoveChild, 1,
/*23856*/     OPC_CheckInteger, 16, 
/*23858*/     OPC_CheckType, MVT::i32,
/*23860*/     OPC_MoveParent,
/*23861*/     OPC_MoveParent,
/*23862*/     OPC_RecordChild1, // #1 = $b
/*23863*/     OPC_MoveChild, 1,
/*23865*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23867*/     OPC_MoveParent,
/*23868*/     OPC_CheckType, MVT::i32,
/*23870*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23872*/     OPC_EmitInteger, MVT::i32, 14, 
/*23875*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23878*/     OPC_Scope, 11, /*->23891*/ // 2 children in Scope
/*23880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23891*/     /*Scope*/ 11, /*->23903*/
/*23892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23903*/     0, /*End of Scope*/
/*23904*/   /*Scope*/ 41, /*->23946*/
/*23905*/     OPC_RecordChild0, // #0 = $b
/*23906*/     OPC_MoveChild, 0,
/*23908*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23910*/     OPC_MoveParent,
/*23911*/     OPC_MoveChild, 1,
/*23913*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23916*/     OPC_RecordChild0, // #1 = $a
/*23917*/     OPC_MoveChild, 1,
/*23919*/     OPC_CheckInteger, 16, 
/*23921*/     OPC_CheckType, MVT::i32,
/*23923*/     OPC_MoveParent,
/*23924*/     OPC_MoveParent,
/*23925*/     OPC_CheckType, MVT::i32,
/*23927*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23929*/     OPC_EmitInteger, MVT::i32, 14, 
/*23932*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23935*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 12
              // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23946*/   /*Scope*/ 66, /*->24013*/
/*23947*/     OPC_MoveChild, 0,
/*23949*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*23952*/     OPC_RecordChild0, // #0 = $Rn
/*23953*/     OPC_MoveChild, 1,
/*23955*/     OPC_CheckValueType, MVT::i16,
/*23957*/     OPC_MoveParent,
/*23958*/     OPC_MoveParent,
/*23959*/     OPC_MoveChild, 1,
/*23961*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*23964*/     OPC_RecordChild0, // #1 = $Rm
/*23965*/     OPC_MoveChild, 1,
/*23967*/     OPC_CheckValueType, MVT::i16,
/*23969*/     OPC_MoveParent,
/*23970*/     OPC_MoveParent,
/*23971*/     OPC_Scope, 19, /*->23992*/ // 2 children in Scope
/*23973*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23975*/       OPC_EmitInteger, MVT::i32, 14, 
/*23978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23992*/     /*Scope*/ 19, /*->24012*/
/*23993*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23995*/       OPC_EmitInteger, MVT::i32, 14, 
/*23998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24012*/     0, /*End of Scope*/
/*24013*/   /*Scope*/ 10|128,2/*266*/, /*->24281*/
/*24015*/     OPC_RecordChild0, // #0 = $a
/*24016*/     OPC_Scope, 32, /*->24050*/ // 3 children in Scope
/*24018*/       OPC_MoveChild, 0,
/*24020*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*24022*/       OPC_MoveParent,
/*24023*/       OPC_RecordChild1, // #1 = $b
/*24024*/       OPC_MoveChild, 1,
/*24026*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*24028*/       OPC_MoveParent,
/*24029*/       OPC_CheckType, MVT::i32,
/*24031*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24033*/       OPC_EmitInteger, MVT::i32, 14, 
/*24036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*24050*/     /*Scope*/ 97, /*->24148*/
/*24051*/       OPC_RecordChild1, // #1 = $Rm
/*24052*/       OPC_CheckType, MVT::i32,
/*24054*/       OPC_Scope, 23, /*->24079*/ // 4 children in Scope
/*24056*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*24058*/         OPC_EmitInteger, MVT::i32, 14, 
/*24061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24079*/       /*Scope*/ 23, /*->24103*/
/*24080*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24082*/         OPC_EmitInteger, MVT::i32, 14, 
/*24085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24091*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24103*/       /*Scope*/ 23, /*->24127*/
/*24104*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24106*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*24109*/         OPC_EmitInteger, MVT::i32, 14, 
/*24112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24127*/       /*Scope*/ 19, /*->24147*/
/*24128*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*24130*/         OPC_EmitInteger, MVT::i32, 14, 
/*24133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24147*/       0, /*End of Scope*/
/*24148*/     /*Scope*/ 2|128,1/*130*/, /*->24280*/
/*24150*/       OPC_MoveChild, 1,
/*24152*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24155*/       OPC_RecordChild0, // #1 = $Vm
/*24156*/       OPC_Scope, 60, /*->24218*/ // 2 children in Scope
/*24158*/         OPC_CheckChild0Type, MVT::v4i16,
/*24160*/         OPC_RecordChild1, // #2 = $lane
/*24161*/         OPC_MoveChild, 1,
/*24163*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24166*/         OPC_MoveParent,
/*24167*/         OPC_MoveParent,
/*24168*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->24193
/*24171*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24173*/           OPC_EmitConvertToTarget, 2,
/*24175*/           OPC_EmitInteger, MVT::i32, 14, 
/*24178*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24181*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->24217
/*24195*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24197*/           OPC_EmitConvertToTarget, 2,
/*24199*/           OPC_EmitInteger, MVT::i32, 14, 
/*24202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24205*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*24218*/       /*Scope*/ 60, /*->24279*/
/*24219*/         OPC_CheckChild0Type, MVT::v2i32,
/*24221*/         OPC_RecordChild1, // #2 = $lane
/*24222*/         OPC_MoveChild, 1,
/*24224*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24227*/         OPC_MoveParent,
/*24228*/         OPC_MoveParent,
/*24229*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->24254
/*24232*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24234*/           OPC_EmitConvertToTarget, 2,
/*24236*/           OPC_EmitInteger, MVT::i32, 14, 
/*24239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24242*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->24278
/*24256*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24258*/           OPC_EmitConvertToTarget, 2,
/*24260*/           OPC_EmitInteger, MVT::i32, 14, 
/*24263*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24266*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*24279*/       0, /*End of Scope*/
/*24280*/     0, /*End of Scope*/
/*24281*/   /*Scope*/ 4|128,1/*132*/, /*->24415*/
/*24283*/     OPC_MoveChild, 0,
/*24285*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24288*/     OPC_RecordChild0, // #0 = $Vm
/*24289*/     OPC_Scope, 61, /*->24352*/ // 2 children in Scope
/*24291*/       OPC_CheckChild0Type, MVT::v4i16,
/*24293*/       OPC_RecordChild1, // #1 = $lane
/*24294*/       OPC_MoveChild, 1,
/*24296*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24299*/       OPC_MoveParent,
/*24300*/       OPC_MoveParent,
/*24301*/       OPC_RecordChild1, // #2 = $Vn
/*24302*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->24327
/*24305*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24307*/         OPC_EmitConvertToTarget, 1,
/*24309*/         OPC_EmitInteger, MVT::i32, 14, 
/*24312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->24351
/*24329*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24331*/         OPC_EmitConvertToTarget, 1,
/*24333*/         OPC_EmitInteger, MVT::i32, 14, 
/*24336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*24352*/     /*Scope*/ 61, /*->24414*/
/*24353*/       OPC_CheckChild0Type, MVT::v2i32,
/*24355*/       OPC_RecordChild1, // #1 = $lane
/*24356*/       OPC_MoveChild, 1,
/*24358*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24361*/       OPC_MoveParent,
/*24362*/       OPC_MoveParent,
/*24363*/       OPC_RecordChild1, // #2 = $Vn
/*24364*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->24389
/*24367*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24369*/         OPC_EmitConvertToTarget, 1,
/*24371*/         OPC_EmitInteger, MVT::i32, 14, 
/*24374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24377*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->24413
/*24391*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24393*/         OPC_EmitConvertToTarget, 1,
/*24395*/         OPC_EmitInteger, MVT::i32, 14, 
/*24398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*24414*/     0, /*End of Scope*/
/*24415*/   /*Scope*/ 109, /*->24525*/
/*24416*/     OPC_RecordChild0, // #0 = $src1
/*24417*/     OPC_MoveChild, 1,
/*24419*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24422*/     OPC_RecordChild0, // #1 = $src2
/*24423*/     OPC_Scope, 49, /*->24474*/ // 2 children in Scope
/*24425*/       OPC_CheckChild0Type, MVT::v8i16,
/*24427*/       OPC_RecordChild1, // #2 = $lane
/*24428*/       OPC_MoveChild, 1,
/*24430*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24433*/       OPC_MoveParent,
/*24434*/       OPC_MoveParent,
/*24435*/       OPC_CheckType, MVT::v8i16,
/*24437*/       OPC_EmitConvertToTarget, 2,
/*24439*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i16_reg
/*24442*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24451*/       OPC_EmitConvertToTarget, 2,
/*24453*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i16_lane
/*24456*/       OPC_EmitInteger, MVT::i32, 14, 
/*24459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*24474*/     /*Scope*/ 49, /*->24524*/
/*24475*/       OPC_CheckChild0Type, MVT::v4i32,
/*24477*/       OPC_RecordChild1, // #2 = $lane
/*24478*/       OPC_MoveChild, 1,
/*24480*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24483*/       OPC_MoveParent,
/*24484*/       OPC_MoveParent,
/*24485*/       OPC_CheckType, MVT::v4i32,
/*24487*/       OPC_EmitConvertToTarget, 2,
/*24489*/       OPC_EmitNodeXForm, 9, 3, // DSubReg_i32_reg
/*24492*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24501*/       OPC_EmitConvertToTarget, 2,
/*24503*/       OPC_EmitNodeXForm, 10, 6, // SubReg_i32_lane
/*24506*/       OPC_EmitInteger, MVT::i32, 14, 
/*24509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*24524*/     0, /*End of Scope*/
/*24525*/   /*Scope*/ 110, /*->24636*/
/*24526*/     OPC_MoveChild, 0,
/*24528*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24531*/     OPC_RecordChild0, // #0 = $src2
/*24532*/     OPC_Scope, 50, /*->24584*/ // 2 children in Scope
/*24534*/       OPC_CheckChild0Type, MVT::v8i16,
/*24536*/       OPC_RecordChild1, // #1 = $lane
/*24537*/       OPC_MoveChild, 1,
/*24539*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24542*/       OPC_MoveParent,
/*24543*/       OPC_MoveParent,
/*24544*/       OPC_RecordChild1, // #2 = $src1
/*24545*/       OPC_CheckType, MVT::v8i16,
/*24547*/       OPC_EmitConvertToTarget, 1,
/*24549*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i16_reg
/*24552*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*24561*/       OPC_EmitConvertToTarget, 1,
/*24563*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i16_lane
/*24566*/       OPC_EmitInteger, MVT::i32, 14, 
/*24569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*24584*/     /*Scope*/ 50, /*->24635*/
/*24585*/       OPC_CheckChild0Type, MVT::v4i32,
/*24587*/       OPC_RecordChild1, // #1 = $lane
/*24588*/       OPC_MoveChild, 1,
/*24590*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24593*/       OPC_MoveParent,
/*24594*/       OPC_MoveParent,
/*24595*/       OPC_RecordChild1, // #2 = $src1
/*24596*/       OPC_CheckType, MVT::v4i32,
/*24598*/       OPC_EmitConvertToTarget, 1,
/*24600*/       OPC_EmitNodeXForm, 9, 3, // DSubReg_i32_reg
/*24603*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*24612*/       OPC_EmitConvertToTarget, 1,
/*24614*/       OPC_EmitNodeXForm, 10, 6, // SubReg_i32_lane
/*24617*/       OPC_EmitInteger, MVT::i32, 14, 
/*24620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*24635*/     0, /*End of Scope*/
/*24636*/   /*Scope*/ 2|128,1/*130*/, /*->24768*/
/*24638*/     OPC_RecordChild0, // #0 = $Vn
/*24639*/     OPC_RecordChild1, // #1 = $Vm
/*24640*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->24662
/*24643*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24645*/       OPC_EmitInteger, MVT::i32, 14, 
/*24648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->24683
/*24664*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24666*/       OPC_EmitInteger, MVT::i32, 14, 
/*24669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->24704
/*24685*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24687*/       OPC_EmitInteger, MVT::i32, 14, 
/*24690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24693*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->24725
/*24706*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24708*/       OPC_EmitInteger, MVT::i32, 14, 
/*24711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->24746
/*24727*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24729*/       OPC_EmitInteger, MVT::i32, 14, 
/*24732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->24767
/*24748*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*24750*/       OPC_EmitInteger, MVT::i32, 14, 
/*24753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*24768*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 80|128,17/*2256*/,  TARGET_VAL(ISD::AND),// ->27029
/*24773*/   OPC_Scope, 69, /*->24844*/ // 30 children in Scope
/*24775*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*24780*/     OPC_MoveChild, 0,
/*24782*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*24785*/     OPC_RecordChild0, // #0 = $Src
/*24786*/     OPC_MoveChild, 1,
/*24788*/     OPC_CheckInteger, 8, 
/*24790*/     OPC_CheckType, MVT::i32,
/*24792*/     OPC_MoveParent,
/*24793*/     OPC_MoveParent,
/*24794*/     OPC_CheckType, MVT::i32,
/*24796*/     OPC_Scope, 22, /*->24820*/ // 2 children in Scope
/*24798*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24800*/       OPC_EmitInteger, MVT::i32, 8, 
/*24803*/       OPC_EmitInteger, MVT::i32, 14, 
/*24806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r_rot), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16r_rot:i32 GPR:i32:$Src, 8:i32)
/*24820*/     /*Scope*/ 22, /*->24843*/
/*24821*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*24823*/       OPC_EmitInteger, MVT::i32, 8, 
/*24826*/       OPC_EmitInteger, MVT::i32, 14, 
/*24829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r_rot), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16r_rot:i32 rGPR:i32:$Src, 8:i32)
/*24843*/     0, /*End of Scope*/
/*24844*/   /*Scope*/ 44, /*->24889*/
/*24845*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*24848*/     OPC_MoveChild, 0,
/*24850*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24853*/     OPC_RecordChild0, // #0 = $Rm
/*24854*/     OPC_RecordChild1, // #1 = $rot
/*24855*/     OPC_MoveChild, 1,
/*24857*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24860*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24862*/     OPC_CheckType, MVT::i32,
/*24864*/     OPC_MoveParent,
/*24865*/     OPC_MoveParent,
/*24866*/     OPC_CheckType, MVT::i32,
/*24868*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24870*/     OPC_EmitConvertToTarget, 1,
/*24872*/     OPC_EmitInteger, MVT::i32, 14, 
/*24875*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24878*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTBr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTBr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24889*/   /*Scope*/ 45, /*->24935*/
/*24890*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*24894*/     OPC_MoveChild, 0,
/*24896*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24899*/     OPC_RecordChild0, // #0 = $Rm
/*24900*/     OPC_RecordChild1, // #1 = $rot
/*24901*/     OPC_MoveChild, 1,
/*24903*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24906*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24908*/     OPC_CheckType, MVT::i32,
/*24910*/     OPC_MoveParent,
/*24911*/     OPC_MoveParent,
/*24912*/     OPC_CheckType, MVT::i32,
/*24914*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24916*/     OPC_EmitConvertToTarget, 1,
/*24918*/     OPC_EmitInteger, MVT::i32, 14, 
/*24921*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTHr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTHr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24935*/   /*Scope*/ 46, /*->24982*/
/*24936*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*24941*/     OPC_MoveChild, 0,
/*24943*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24946*/     OPC_RecordChild0, // #0 = $Rm
/*24947*/     OPC_RecordChild1, // #1 = $rot
/*24948*/     OPC_MoveChild, 1,
/*24950*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24953*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24955*/     OPC_CheckType, MVT::i32,
/*24957*/     OPC_MoveParent,
/*24958*/     OPC_MoveParent,
/*24959*/     OPC_CheckType, MVT::i32,
/*24961*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24963*/     OPC_EmitConvertToTarget, 1,
/*24965*/     OPC_EmitInteger, MVT::i32, 14, 
/*24968*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24971*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16r_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24982*/   /*Scope*/ 44, /*->25027*/
/*24983*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*24986*/     OPC_MoveChild, 0,
/*24988*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24991*/     OPC_RecordChild0, // #0 = $Rm
/*24992*/     OPC_RecordChild1, // #1 = $rot
/*24993*/     OPC_MoveChild, 1,
/*24995*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24998*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25000*/     OPC_CheckType, MVT::i32,
/*25002*/     OPC_MoveParent,
/*25003*/     OPC_MoveParent,
/*25004*/     OPC_CheckType, MVT::i32,
/*25006*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25008*/     OPC_EmitConvertToTarget, 1,
/*25010*/     OPC_EmitInteger, MVT::i32, 14, 
/*25013*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25016*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTBr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTBr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25027*/   /*Scope*/ 45, /*->25073*/
/*25028*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25032*/     OPC_MoveChild, 0,
/*25034*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*25037*/     OPC_RecordChild0, // #0 = $Rm
/*25038*/     OPC_RecordChild1, // #1 = $rot
/*25039*/     OPC_MoveChild, 1,
/*25041*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25044*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25046*/     OPC_CheckType, MVT::i32,
/*25048*/     OPC_MoveParent,
/*25049*/     OPC_MoveParent,
/*25050*/     OPC_CheckType, MVT::i32,
/*25052*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25054*/     OPC_EmitConvertToTarget, 1,
/*25056*/     OPC_EmitInteger, MVT::i32, 14, 
/*25059*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25062*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTHr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTHr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25073*/   /*Scope*/ 46, /*->25120*/
/*25074*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25079*/     OPC_MoveChild, 0,
/*25081*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*25084*/     OPC_RecordChild0, // #0 = $Rm
/*25085*/     OPC_RecordChild1, // #1 = $rot
/*25086*/     OPC_MoveChild, 1,
/*25088*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25091*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25093*/     OPC_CheckType, MVT::i32,
/*25095*/     OPC_MoveParent,
/*25096*/     OPC_MoveParent,
/*25097*/     OPC_CheckType, MVT::i32,
/*25099*/     OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*25101*/     OPC_EmitConvertToTarget, 1,
/*25103*/     OPC_EmitInteger, MVT::i32, 14, 
/*25106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16r_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25120*/   /*Scope*/ 24, /*->25145*/
/*25121*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25124*/     OPC_RecordChild0, // #0 = $Rm
/*25125*/     OPC_CheckType, MVT::i32,
/*25127*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25129*/     OPC_EmitInteger, MVT::i32, 14, 
/*25132*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25135*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTBr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (UXTBr:i32 GPR:i32:$Rm)
/*25145*/   /*Scope*/ 25, /*->25171*/
/*25146*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25150*/     OPC_RecordChild0, // #0 = $Rm
/*25151*/     OPC_CheckType, MVT::i32,
/*25153*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25155*/     OPC_EmitInteger, MVT::i32, 14, 
/*25158*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25161*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTHr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (UXTHr:i32 GPR:i32:$Rm)
/*25171*/   /*Scope*/ 26, /*->25198*/
/*25172*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25177*/     OPC_RecordChild0, // #0 = $Rm
/*25178*/     OPC_CheckType, MVT::i32,
/*25180*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25182*/     OPC_EmitInteger, MVT::i32, 14, 
/*25185*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25188*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16r:i32 GPR:i32:$Rm)
/*25198*/   /*Scope*/ 24, /*->25223*/
/*25199*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25202*/     OPC_RecordChild0, // #0 = $Rm
/*25203*/     OPC_CheckType, MVT::i32,
/*25205*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25207*/     OPC_EmitInteger, MVT::i32, 14, 
/*25210*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25213*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTBr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTBr:i32 rGPR:i32:$Rm)
/*25223*/   /*Scope*/ 25, /*->25249*/
/*25224*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25228*/     OPC_RecordChild0, // #0 = $Rm
/*25229*/     OPC_CheckType, MVT::i32,
/*25231*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25233*/     OPC_EmitInteger, MVT::i32, 14, 
/*25236*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25239*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTHr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTHr:i32 rGPR:i32:$Rm)
/*25249*/   /*Scope*/ 26, /*->25276*/
/*25250*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25255*/     OPC_RecordChild0, // #0 = $Rm
/*25256*/     OPC_CheckType, MVT::i32,
/*25258*/     OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*25260*/     OPC_EmitInteger, MVT::i32, 14, 
/*25263*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25266*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16r:i32 rGPR:i32:$Rm)
/*25276*/   /*Scope*/ 52, /*->25329*/
/*25277*/     OPC_RecordChild0, // #0 = $Rn
/*25278*/     OPC_MoveChild, 1,
/*25280*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25283*/     OPC_RecordChild0, // #1 = $shift
/*25284*/     OPC_MoveChild, 1,
/*25286*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25297*/     OPC_MoveParent,
/*25298*/     OPC_MoveParent,
/*25299*/     OPC_CheckType, MVT::i32,
/*25301*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25303*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*25306*/     OPC_EmitInteger, MVT::i32, 14, 
/*25309*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25312*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25315*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25329*/   /*Scope*/ 52, /*->25382*/
/*25330*/     OPC_MoveChild, 0,
/*25332*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25335*/     OPC_RecordChild0, // #0 = $shift
/*25336*/     OPC_MoveChild, 1,
/*25338*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25349*/     OPC_MoveParent,
/*25350*/     OPC_MoveParent,
/*25351*/     OPC_RecordChild1, // #1 = $Rn
/*25352*/     OPC_CheckType, MVT::i32,
/*25354*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25356*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*25359*/     OPC_EmitInteger, MVT::i32, 14, 
/*25362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25365*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25368*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25382*/   /*Scope*/ 51, /*->25434*/
/*25383*/     OPC_RecordChild0, // #0 = $Rn
/*25384*/     OPC_MoveChild, 1,
/*25386*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25389*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*25390*/     OPC_MoveChild, 1,
/*25392*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25403*/     OPC_MoveParent,
/*25404*/     OPC_MoveParent,
/*25405*/     OPC_CheckType, MVT::i32,
/*25407*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25409*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25412*/     OPC_EmitInteger, MVT::i32, 14, 
/*25415*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25418*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25421*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25434*/   /*Scope*/ 51, /*->25486*/
/*25435*/     OPC_MoveChild, 0,
/*25437*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25440*/     OPC_RecordChild0, // #0 = $ShiftedRm
/*25441*/     OPC_MoveChild, 1,
/*25443*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25454*/     OPC_MoveParent,
/*25455*/     OPC_MoveParent,
/*25456*/     OPC_RecordChild1, // #1 = $Rn
/*25457*/     OPC_CheckType, MVT::i32,
/*25459*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25461*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25464*/     OPC_EmitInteger, MVT::i32, 14, 
/*25467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25470*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25473*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
              // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25486*/   /*Scope*/ 102|128,1/*230*/, /*->25718*/
/*25488*/     OPC_RecordChild0, // #0 = $Rn
/*25489*/     OPC_Scope, 31, /*->25522*/ // 4 children in Scope
/*25491*/       OPC_RecordChild1, // #1 = $shift
/*25492*/       OPC_CheckType, MVT::i32,
/*25494*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25496*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*25499*/       OPC_EmitInteger, MVT::i32, 14, 
/*25502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25522*/     /*Scope*/ 105, /*->25628*/
/*25523*/       OPC_MoveChild, 1,
/*25525*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25528*/       OPC_RecordChild0, // #1 = $imm
/*25529*/       OPC_MoveChild, 0,
/*25531*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25534*/       OPC_Scope, 45, /*->25581*/ // 2 children in Scope
/*25536*/         OPC_CheckPredicate, 6, // Predicate_so_imm
/*25538*/         OPC_MoveParent,
/*25539*/         OPC_MoveChild, 1,
/*25541*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25552*/         OPC_MoveParent,
/*25553*/         OPC_MoveParent,
/*25554*/         OPC_CheckType, MVT::i32,
/*25556*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25558*/         OPC_EmitConvertToTarget, 1,
/*25560*/         OPC_EmitInteger, MVT::i32, 14, 
/*25563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25581*/       /*Scope*/ 45, /*->25627*/
/*25582*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25584*/         OPC_MoveParent,
/*25585*/         OPC_MoveChild, 1,
/*25587*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25598*/         OPC_MoveParent,
/*25599*/         OPC_MoveParent,
/*25600*/         OPC_CheckType, MVT::i32,
/*25602*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25604*/         OPC_EmitConvertToTarget, 1,
/*25606*/         OPC_EmitInteger, MVT::i32, 14, 
/*25609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25627*/       0, /*End of Scope*/
/*25628*/     /*Scope*/ 31, /*->25660*/
/*25629*/       OPC_RecordChild1, // #1 = $Rn
/*25630*/       OPC_CheckType, MVT::i32,
/*25632*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25634*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*25637*/       OPC_EmitInteger, MVT::i32, 14, 
/*25640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25646*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25660*/     /*Scope*/ 56, /*->25717*/
/*25661*/       OPC_MoveChild, 1,
/*25663*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25666*/       OPC_MoveChild, 0,
/*25668*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25679*/       OPC_MoveParent,
/*25680*/       OPC_RecordChild1, // #1 = $imm
/*25681*/       OPC_MoveChild, 1,
/*25683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25686*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*25688*/       OPC_MoveParent,
/*25689*/       OPC_MoveParent,
/*25690*/       OPC_CheckType, MVT::i32,
/*25692*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25694*/       OPC_EmitConvertToTarget, 1,
/*25696*/       OPC_EmitInteger, MVT::i32, 14, 
/*25699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25717*/     0, /*End of Scope*/
/*25718*/   /*Scope*/ 113, /*->25832*/
/*25719*/     OPC_MoveChild, 0,
/*25721*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25724*/     OPC_Scope, 52, /*->25778*/ // 2 children in Scope
/*25726*/       OPC_RecordChild0, // #0 = $imm
/*25727*/       OPC_MoveChild, 0,
/*25729*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25732*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*25734*/       OPC_MoveParent,
/*25735*/       OPC_MoveChild, 1,
/*25737*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25748*/       OPC_MoveParent,
/*25749*/       OPC_MoveParent,
/*25750*/       OPC_RecordChild1, // #1 = $Rn
/*25751*/       OPC_CheckType, MVT::i32,
/*25753*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25755*/       OPC_EmitConvertToTarget, 0,
/*25757*/       OPC_EmitInteger, MVT::i32, 14, 
/*25760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25778*/     /*Scope*/ 52, /*->25831*/
/*25779*/       OPC_MoveChild, 0,
/*25781*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25792*/       OPC_MoveParent,
/*25793*/       OPC_RecordChild1, // #0 = $imm
/*25794*/       OPC_MoveChild, 1,
/*25796*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25799*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*25801*/       OPC_MoveParent,
/*25802*/       OPC_MoveParent,
/*25803*/       OPC_RecordChild1, // #1 = $Rn
/*25804*/       OPC_CheckType, MVT::i32,
/*25806*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25808*/       OPC_EmitConvertToTarget, 0,
/*25810*/       OPC_EmitInteger, MVT::i32, 14, 
/*25813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25819*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25831*/     0, /*End of Scope*/
/*25832*/   /*Scope*/ 57, /*->25890*/
/*25833*/     OPC_RecordChild0, // #0 = $Rn
/*25834*/     OPC_MoveChild, 1,
/*25836*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25839*/     OPC_MoveChild, 0,
/*25841*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25852*/     OPC_MoveParent,
/*25853*/     OPC_RecordChild1, // #1 = $imm
/*25854*/     OPC_MoveChild, 1,
/*25856*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25859*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25861*/     OPC_MoveParent,
/*25862*/     OPC_MoveParent,
/*25863*/     OPC_CheckType, MVT::i32,
/*25865*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25867*/     OPC_EmitConvertToTarget, 1,
/*25869*/     OPC_EmitInteger, MVT::i32, 14, 
/*25872*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25875*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25878*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25890*/   /*Scope*/ 113, /*->26004*/
/*25891*/     OPC_MoveChild, 0,
/*25893*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25896*/     OPC_Scope, 52, /*->25950*/ // 2 children in Scope
/*25898*/       OPC_RecordChild0, // #0 = $imm
/*25899*/       OPC_MoveChild, 0,
/*25901*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25904*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25906*/       OPC_MoveParent,
/*25907*/       OPC_MoveChild, 1,
/*25909*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25920*/       OPC_MoveParent,
/*25921*/       OPC_MoveParent,
/*25922*/       OPC_RecordChild1, // #1 = $Rn
/*25923*/       OPC_CheckType, MVT::i32,
/*25925*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25927*/       OPC_EmitConvertToTarget, 0,
/*25929*/       OPC_EmitInteger, MVT::i32, 14, 
/*25932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25950*/     /*Scope*/ 52, /*->26003*/
/*25951*/       OPC_MoveChild, 0,
/*25953*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25964*/       OPC_MoveParent,
/*25965*/       OPC_RecordChild1, // #0 = $imm
/*25966*/       OPC_MoveChild, 1,
/*25968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25971*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25973*/       OPC_MoveParent,
/*25974*/       OPC_MoveParent,
/*25975*/       OPC_RecordChild1, // #1 = $Rn
/*25976*/       OPC_CheckType, MVT::i32,
/*25978*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25980*/       OPC_EmitConvertToTarget, 0,
/*25982*/       OPC_EmitInteger, MVT::i32, 14, 
/*25985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25991*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*26003*/     0, /*End of Scope*/
/*26004*/   /*Scope*/ 33|128,1/*161*/, /*->26167*/
/*26006*/     OPC_RecordChild0, // #0 = $Rn
/*26007*/     OPC_Scope, 59, /*->26068*/ // 2 children in Scope
/*26009*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*26010*/       OPC_CheckType, MVT::i32,
/*26012*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26014*/       OPC_Scope, 25, /*->26041*/ // 2 children in Scope
/*26016*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26019*/         OPC_EmitInteger, MVT::i32, 14, 
/*26022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26041*/       /*Scope*/ 25, /*->26067*/
/*26042*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26045*/         OPC_EmitInteger, MVT::i32, 14, 
/*26048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26067*/       0, /*End of Scope*/
/*26068*/     /*Scope*/ 97, /*->26166*/
/*26069*/       OPC_MoveChild, 1,
/*26071*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26074*/       OPC_RecordChild0, // #1 = $Rm
/*26075*/       OPC_MoveChild, 1,
/*26077*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26088*/       OPC_MoveParent,
/*26089*/       OPC_MoveParent,
/*26090*/       OPC_CheckType, MVT::i32,
/*26092*/       OPC_Scope, 23, /*->26117*/ // 3 children in Scope
/*26094*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26096*/         OPC_EmitInteger, MVT::i32, 14, 
/*26099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26117*/       /*Scope*/ 23, /*->26141*/
/*26118*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26120*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26123*/         OPC_EmitInteger, MVT::i32, 14, 
/*26126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26129*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26141*/       /*Scope*/ 23, /*->26165*/
/*26142*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26144*/         OPC_EmitInteger, MVT::i32, 14, 
/*26147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26165*/       0, /*End of Scope*/
/*26166*/     0, /*End of Scope*/
/*26167*/   /*Scope*/ 98, /*->26266*/
/*26168*/     OPC_MoveChild, 0,
/*26170*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26173*/     OPC_RecordChild0, // #0 = $Rm
/*26174*/     OPC_MoveChild, 1,
/*26176*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26187*/     OPC_MoveParent,
/*26188*/     OPC_MoveParent,
/*26189*/     OPC_RecordChild1, // #1 = $Rn
/*26190*/     OPC_CheckType, MVT::i32,
/*26192*/     OPC_Scope, 23, /*->26217*/ // 3 children in Scope
/*26194*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26196*/       OPC_EmitInteger, MVT::i32, 14, 
/*26199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26205*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26217*/     /*Scope*/ 23, /*->26241*/
/*26218*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26220*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26223*/       OPC_EmitInteger, MVT::i32, 14, 
/*26226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26241*/     /*Scope*/ 23, /*->26265*/
/*26242*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26244*/       OPC_EmitInteger, MVT::i32, 14, 
/*26247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26265*/     0, /*End of Scope*/
/*26266*/   /*Scope*/ 24, /*->26291*/
/*26267*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*26270*/     OPC_RecordChild0, // #0 = $Rm
/*26271*/     OPC_CheckType, MVT::i32,
/*26273*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26275*/     OPC_EmitInteger, MVT::i32, 14, 
/*26278*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26281*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*26291*/   /*Scope*/ 25, /*->26317*/
/*26292*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*26296*/     OPC_RecordChild0, // #0 = $Rm
/*26297*/     OPC_CheckType, MVT::i32,
/*26299*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26301*/     OPC_EmitInteger, MVT::i32, 14, 
/*26304*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26307*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*26317*/   /*Scope*/ 22|128,3/*406*/, /*->26725*/
/*26319*/     OPC_RecordChild0, // #0 = $src
/*26320*/     OPC_Scope, 17|128,2/*273*/, /*->26596*/ // 2 children in Scope
/*26323*/       OPC_RecordChild1, // #1 = $imm
/*26324*/       OPC_Scope, 63|128,1/*191*/, /*->26518*/ // 2 children in Scope
/*26327*/         OPC_MoveChild, 1,
/*26329*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26332*/         OPC_Scope, 33, /*->26367*/ // 6 children in Scope
/*26334*/           OPC_CheckPredicate, 7, // Predicate_t2_so_imm_not
/*26336*/           OPC_MoveParent,
/*26337*/           OPC_CheckType, MVT::i32,
/*26339*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26341*/           OPC_EmitConvertToTarget, 1,
/*26343*/           OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*26346*/           OPC_EmitInteger, MVT::i32, 14, 
/*26349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26355*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                    // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*26367*/         /*Scope*/ 30, /*->26398*/
/*26368*/           OPC_CheckPredicate, 6, // Predicate_so_imm
/*26370*/           OPC_MoveParent,
/*26371*/           OPC_CheckType, MVT::i32,
/*26373*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26375*/           OPC_EmitConvertToTarget, 1,
/*26377*/           OPC_EmitInteger, MVT::i32, 14, 
/*26380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26386*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26398*/         /*Scope*/ 26, /*->26425*/
/*26399*/           OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*26401*/           OPC_MoveParent,
/*26402*/           OPC_CheckType, MVT::i32,
/*26404*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*26406*/           OPC_EmitConvertToTarget, 1,
/*26408*/           OPC_EmitInteger, MVT::i32, 14, 
/*26411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26414*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*26425*/         /*Scope*/ 33, /*->26459*/
/*26426*/           OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*26428*/           OPC_MoveParent,
/*26429*/           OPC_CheckType, MVT::i32,
/*26431*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26433*/           OPC_EmitConvertToTarget, 1,
/*26435*/           OPC_EmitNodeXForm, 11, 2, // so_imm_not_XFORM
/*26438*/           OPC_EmitInteger, MVT::i32, 14, 
/*26441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*26459*/         /*Scope*/ 30, /*->26490*/
/*26460*/           OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*26462*/           OPC_MoveParent,
/*26463*/           OPC_CheckType, MVT::i32,
/*26465*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26467*/           OPC_EmitConvertToTarget, 1,
/*26469*/           OPC_EmitInteger, MVT::i32, 14, 
/*26472*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26478*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*26490*/         /*Scope*/ 26, /*->26517*/
/*26491*/           OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*26493*/           OPC_MoveParent,
/*26494*/           OPC_CheckType, MVT::i32,
/*26496*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26498*/           OPC_EmitConvertToTarget, 1,
/*26500*/           OPC_EmitInteger, MVT::i32, 14, 
/*26503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*26517*/         0, /*End of Scope*/
/*26518*/       /*Scope*/ 76, /*->26595*/
/*26519*/         OPC_CheckType, MVT::i32,
/*26521*/         OPC_Scope, 23, /*->26546*/ // 3 children in Scope
/*26523*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26525*/           OPC_EmitInteger, MVT::i32, 14, 
/*26528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26534*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26546*/         /*Scope*/ 23, /*->26570*/
/*26547*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26549*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26552*/           OPC_EmitInteger, MVT::i32, 14, 
/*26555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26558*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26570*/         /*Scope*/ 23, /*->26594*/
/*26571*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26573*/           OPC_EmitInteger, MVT::i32, 14, 
/*26576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26582*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26594*/         0, /*End of Scope*/
/*26595*/       0, /*End of Scope*/
/*26596*/     /*Scope*/ 127, /*->26724*/
/*26597*/       OPC_MoveChild, 1,
/*26599*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26602*/       OPC_Scope, 73, /*->26677*/ // 2 children in Scope
/*26604*/         OPC_RecordChild0, // #1 = $Vm
/*26605*/         OPC_MoveChild, 1,
/*26607*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26610*/         OPC_MoveChild, 0,
/*26612*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26615*/         OPC_MoveChild, 0,
/*26617*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26620*/         OPC_MoveParent,
/*26621*/         OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*26623*/         OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->26650
/*26626*/           OPC_MoveParent,
/*26627*/           OPC_MoveParent,
/*26628*/           OPC_MoveParent,
/*26629*/           OPC_CheckType, MVT::v2i32,
/*26631*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*26633*/           OPC_EmitInteger, MVT::i32, 14, 
/*26636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 24,  MVT::v16i8,// ->26676
/*26652*/           OPC_MoveParent,
/*26653*/           OPC_MoveParent,
/*26654*/           OPC_MoveParent,
/*26655*/           OPC_CheckType, MVT::v4i32,
/*26657*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*26659*/           OPC_EmitInteger, MVT::i32, 14, 
/*26662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
/*26677*/       /*Scope*/ 45, /*->26723*/
/*26678*/         OPC_MoveChild, 0,
/*26680*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26683*/         OPC_MoveChild, 0,
/*26685*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26688*/         OPC_MoveChild, 0,
/*26690*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26693*/         OPC_MoveParent,
/*26694*/         OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*26696*/         OPC_CheckType, MVT::v8i8,
/*26698*/         OPC_MoveParent,
/*26699*/         OPC_MoveParent,
/*26700*/         OPC_RecordChild1, // #1 = $Vm
/*26701*/         OPC_MoveParent,
/*26702*/         OPC_CheckType, MVT::v2i32,
/*26704*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*26706*/         OPC_EmitInteger, MVT::i32, 14, 
/*26709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26723*/       0, /*End of Scope*/
/*26724*/     0, /*End of Scope*/
/*26725*/   /*Scope*/ 101, /*->26827*/
/*26726*/     OPC_MoveChild, 0,
/*26728*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26731*/     OPC_Scope, 46, /*->26779*/ // 2 children in Scope
/*26733*/       OPC_RecordChild0, // #0 = $Vm
/*26734*/       OPC_MoveChild, 1,
/*26736*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26739*/       OPC_MoveChild, 0,
/*26741*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26744*/       OPC_MoveChild, 0,
/*26746*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26749*/       OPC_MoveParent,
/*26750*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*26752*/       OPC_CheckType, MVT::v8i8,
/*26754*/       OPC_MoveParent,
/*26755*/       OPC_MoveParent,
/*26756*/       OPC_MoveParent,
/*26757*/       OPC_RecordChild1, // #1 = $Vn
/*26758*/       OPC_CheckType, MVT::v2i32,
/*26760*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*26762*/       OPC_EmitInteger, MVT::i32, 14, 
/*26765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26779*/     /*Scope*/ 46, /*->26826*/
/*26780*/       OPC_MoveChild, 0,
/*26782*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26785*/       OPC_MoveChild, 0,
/*26787*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26790*/       OPC_MoveChild, 0,
/*26792*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26795*/       OPC_MoveParent,
/*26796*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*26798*/       OPC_CheckType, MVT::v8i8,
/*26800*/       OPC_MoveParent,
/*26801*/       OPC_MoveParent,
/*26802*/       OPC_RecordChild1, // #0 = $Vm
/*26803*/       OPC_MoveParent,
/*26804*/       OPC_RecordChild1, // #1 = $Vn
/*26805*/       OPC_CheckType, MVT::v2i32,
/*26807*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*26809*/       OPC_EmitInteger, MVT::i32, 14, 
/*26812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26826*/     0, /*End of Scope*/
/*26827*/   /*Scope*/ 51, /*->26879*/
/*26828*/     OPC_RecordChild0, // #0 = $Vn
/*26829*/     OPC_MoveChild, 1,
/*26831*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26834*/     OPC_MoveChild, 0,
/*26836*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26839*/     OPC_MoveChild, 0,
/*26841*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26844*/     OPC_MoveChild, 0,
/*26846*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26849*/     OPC_MoveParent,
/*26850*/     OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*26852*/     OPC_CheckType, MVT::v16i8,
/*26854*/     OPC_MoveParent,
/*26855*/     OPC_MoveParent,
/*26856*/     OPC_RecordChild1, // #1 = $Vm
/*26857*/     OPC_MoveParent,
/*26858*/     OPC_CheckType, MVT::v4i32,
/*26860*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*26862*/     OPC_EmitInteger, MVT::i32, 14, 
/*26865*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26868*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26879*/   /*Scope*/ 101, /*->26981*/
/*26880*/     OPC_MoveChild, 0,
/*26882*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26885*/     OPC_Scope, 46, /*->26933*/ // 2 children in Scope
/*26887*/       OPC_RecordChild0, // #0 = $Vm
/*26888*/       OPC_MoveChild, 1,
/*26890*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26893*/       OPC_MoveChild, 0,
/*26895*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26898*/       OPC_MoveChild, 0,
/*26900*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26903*/       OPC_MoveParent,
/*26904*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*26906*/       OPC_CheckType, MVT::v16i8,
/*26908*/       OPC_MoveParent,
/*26909*/       OPC_MoveParent,
/*26910*/       OPC_MoveParent,
/*26911*/       OPC_RecordChild1, // #1 = $Vn
/*26912*/       OPC_CheckType, MVT::v4i32,
/*26914*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*26916*/       OPC_EmitInteger, MVT::i32, 14, 
/*26919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26933*/     /*Scope*/ 46, /*->26980*/
/*26934*/       OPC_MoveChild, 0,
/*26936*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26939*/       OPC_MoveChild, 0,
/*26941*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26944*/       OPC_MoveChild, 0,
/*26946*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26949*/       OPC_MoveParent,
/*26950*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*26952*/       OPC_CheckType, MVT::v16i8,
/*26954*/       OPC_MoveParent,
/*26955*/       OPC_MoveParent,
/*26956*/       OPC_RecordChild1, // #0 = $Vm
/*26957*/       OPC_MoveParent,
/*26958*/       OPC_RecordChild1, // #1 = $Vn
/*26959*/       OPC_CheckType, MVT::v4i32,
/*26961*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*26963*/       OPC_EmitInteger, MVT::i32, 14, 
/*26966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26980*/     0, /*End of Scope*/
/*26981*/   /*Scope*/ 46, /*->27028*/
/*26982*/     OPC_RecordChild0, // #0 = $Vn
/*26983*/     OPC_RecordChild1, // #1 = $Vm
/*26984*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->27006
/*26987*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*26989*/       OPC_EmitInteger, MVT::i32, 14, 
/*26992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->27027
/*27008*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*27010*/       OPC_EmitInteger, MVT::i32, 14, 
/*27013*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27016*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*27028*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 89|128,3/*473*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->27506
/*27033*/   OPC_Scope, 80|128,2/*336*/, /*->27372*/ // 2 children in Scope
/*27036*/     OPC_MoveChild, 0,
/*27038*/     OPC_SwitchOpcode /*2 cases */, 80|128,1/*208*/,  TARGET_VAL(ISD::OR),// ->27251
/*27043*/       OPC_MoveChild, 0,
/*27045*/       OPC_SwitchOpcode /*2 cases */, 99,  TARGET_VAL(ISD::SRL),// ->27148
/*27049*/         OPC_MoveChild, 0,
/*27051*/         OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*27055*/         OPC_RecordChild0, // #0 = $Rm
/*27056*/         OPC_MoveParent,
/*27057*/         OPC_MoveChild, 1,
/*27059*/         OPC_CheckInteger, 8, 
/*27061*/         OPC_CheckType, MVT::i32,
/*27063*/         OPC_MoveParent,
/*27064*/         OPC_MoveParent,
/*27065*/         OPC_MoveChild, 1,
/*27067*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27070*/         OPC_MoveChild, 0,
/*27072*/         OPC_CheckSame, 0,
/*27074*/         OPC_MoveParent,
/*27075*/         OPC_MoveChild, 1,
/*27077*/         OPC_CheckInteger, 8, 
/*27079*/         OPC_CheckType, MVT::i32,
/*27081*/         OPC_MoveParent,
/*27082*/         OPC_MoveParent,
/*27083*/         OPC_MoveParent,
/*27084*/         OPC_MoveChild, 1,
/*27086*/         OPC_CheckValueType, MVT::i16,
/*27088*/         OPC_MoveParent,
/*27089*/         OPC_Scope, 18, /*->27109*/ // 3 children in Scope
/*27091*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27093*/           OPC_EmitInteger, MVT::i32, 14, 
/*27096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27099*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 GPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 GPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*27109*/         /*Scope*/ 18, /*->27128*/
/*27110*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27112*/           OPC_EmitInteger, MVT::i32, 14, 
/*27115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 tGPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 tGPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*27128*/         /*Scope*/ 18, /*->27147*/
/*27129*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27131*/           OPC_EmitInteger, MVT::i32, 14, 
/*27134*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27137*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 rGPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*27147*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 99,  TARGET_VAL(ISD::SHL),// ->27250
/*27151*/         OPC_RecordChild0, // #0 = $Rm
/*27152*/         OPC_MoveChild, 1,
/*27154*/         OPC_CheckInteger, 8, 
/*27156*/         OPC_CheckType, MVT::i32,
/*27158*/         OPC_MoveParent,
/*27159*/         OPC_MoveParent,
/*27160*/         OPC_MoveChild, 1,
/*27162*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*27165*/         OPC_MoveChild, 0,
/*27167*/         OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*27171*/         OPC_MoveChild, 0,
/*27173*/         OPC_CheckSame, 0,
/*27175*/         OPC_MoveParent,
/*27176*/         OPC_MoveParent,
/*27177*/         OPC_MoveChild, 1,
/*27179*/         OPC_CheckInteger, 8, 
/*27181*/         OPC_CheckType, MVT::i32,
/*27183*/         OPC_MoveParent,
/*27184*/         OPC_MoveParent,
/*27185*/         OPC_MoveParent,
/*27186*/         OPC_MoveChild, 1,
/*27188*/         OPC_CheckValueType, MVT::i16,
/*27190*/         OPC_MoveParent,
/*27191*/         OPC_Scope, 18, /*->27211*/ // 3 children in Scope
/*27193*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27195*/           OPC_EmitInteger, MVT::i32, 14, 
/*27198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27201*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 GPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 GPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*27211*/         /*Scope*/ 18, /*->27230*/
/*27212*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27214*/           OPC_EmitInteger, MVT::i32, 14, 
/*27217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 tGPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*27230*/         /*Scope*/ 18, /*->27249*/
/*27231*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27233*/           OPC_EmitInteger, MVT::i32, 14, 
/*27236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27239*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 rGPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*27249*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 117,  TARGET_VAL(ISD::ROTR),// ->27371
/*27254*/       OPC_RecordChild0, // #0 = $Rm
/*27255*/       OPC_RecordChild1, // #1 = $rot
/*27256*/       OPC_MoveChild, 1,
/*27258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27261*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*27263*/       OPC_CheckType, MVT::i32,
/*27265*/       OPC_MoveParent,
/*27266*/       OPC_MoveParent,
/*27267*/       OPC_MoveChild, 1,
/*27269*/       OPC_Scope, 49, /*->27320*/ // 2 children in Scope
/*27271*/         OPC_CheckValueType, MVT::i8,
/*27273*/         OPC_MoveParent,
/*27274*/         OPC_Scope, 21, /*->27297*/ // 2 children in Scope
/*27276*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27278*/           OPC_EmitConvertToTarget, 1,
/*27280*/           OPC_EmitInteger, MVT::i32, 14, 
/*27283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27286*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTBr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTBr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*27297*/         /*Scope*/ 21, /*->27319*/
/*27298*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27300*/           OPC_EmitConvertToTarget, 1,
/*27302*/           OPC_EmitInteger, MVT::i32, 14, 
/*27305*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27308*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTBr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTBr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*27319*/         0, /*End of Scope*/
/*27320*/       /*Scope*/ 49, /*->27370*/
/*27321*/         OPC_CheckValueType, MVT::i16,
/*27323*/         OPC_MoveParent,
/*27324*/         OPC_Scope, 21, /*->27347*/ // 2 children in Scope
/*27326*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27328*/           OPC_EmitConvertToTarget, 1,
/*27330*/           OPC_EmitInteger, MVT::i32, 14, 
/*27333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27336*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTHr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTHr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*27347*/         /*Scope*/ 21, /*->27369*/
/*27348*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27350*/           OPC_EmitConvertToTarget, 1,
/*27352*/           OPC_EmitInteger, MVT::i32, 14, 
/*27355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27358*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTHr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTHr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*27369*/         0, /*End of Scope*/
/*27370*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*27372*/   /*Scope*/ 3|128,1/*131*/, /*->27505*/
/*27374*/     OPC_RecordChild0, // #0 = $Rm
/*27375*/     OPC_MoveChild, 1,
/*27377*/     OPC_Scope, 62, /*->27441*/ // 2 children in Scope
/*27379*/       OPC_CheckValueType, MVT::i8,
/*27381*/       OPC_MoveParent,
/*27382*/       OPC_Scope, 18, /*->27402*/ // 3 children in Scope
/*27384*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27386*/         OPC_EmitInteger, MVT::i32, 14, 
/*27389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27392*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTBr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 GPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (SXTBr:i32 GPR:i32:$Rm)
/*27402*/       /*Scope*/ 18, /*->27421*/
/*27403*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27405*/         OPC_EmitInteger, MVT::i32, 14, 
/*27408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*27421*/       /*Scope*/ 18, /*->27440*/
/*27422*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27424*/         OPC_EmitInteger, MVT::i32, 14, 
/*27427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTBr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (t2SXTBr:i32 rGPR:i32:$Rm)
/*27440*/       0, /*End of Scope*/
/*27441*/     /*Scope*/ 62, /*->27504*/
/*27442*/       OPC_CheckValueType, MVT::i16,
/*27444*/       OPC_MoveParent,
/*27445*/       OPC_Scope, 18, /*->27465*/ // 3 children in Scope
/*27447*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27449*/         OPC_EmitInteger, MVT::i32, 14, 
/*27452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTHr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 GPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (SXTHr:i32 GPR:i32:$Rm)
/*27465*/       /*Scope*/ 18, /*->27484*/
/*27466*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27468*/         OPC_EmitInteger, MVT::i32, 14, 
/*27471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*27484*/       /*Scope*/ 18, /*->27503*/
/*27485*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27487*/         OPC_EmitInteger, MVT::i32, 14, 
/*27490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTHr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (t2SXTHr:i32 rGPR:i32:$Rm)
/*27503*/       0, /*End of Scope*/
/*27504*/     0, /*End of Scope*/
/*27505*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,4/*634*/,  TARGET_VAL(ISD::SRA),// ->28144
/*27510*/   OPC_Scope, 3|128,3/*387*/, /*->27900*/ // 4 children in Scope
/*27513*/     OPC_MoveChild, 0,
/*27515*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*27518*/     OPC_Scope, 57, /*->27577*/ // 6 children in Scope
/*27520*/       OPC_RecordChild0, // #0 = $a
/*27521*/       OPC_MoveChild, 1,
/*27523*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27526*/       OPC_MoveChild, 0,
/*27528*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27531*/       OPC_RecordChild0, // #1 = $b
/*27532*/       OPC_MoveChild, 1,
/*27534*/       OPC_CheckInteger, 16, 
/*27536*/       OPC_CheckType, MVT::i32,
/*27538*/       OPC_MoveParent,
/*27539*/       OPC_MoveParent,
/*27540*/       OPC_MoveChild, 1,
/*27542*/       OPC_CheckInteger, 16, 
/*27544*/       OPC_CheckType, MVT::i32,
/*27546*/       OPC_MoveParent,
/*27547*/       OPC_MoveParent,
/*27548*/       OPC_MoveParent,
/*27549*/       OPC_MoveChild, 1,
/*27551*/       OPC_CheckInteger, 16, 
/*27553*/       OPC_CheckType, MVT::i32,
/*27555*/       OPC_MoveParent,
/*27556*/       OPC_CheckType, MVT::i32,
/*27558*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27560*/       OPC_EmitInteger, MVT::i32, 14, 
/*27563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27577*/     /*Scope*/ 57, /*->27635*/
/*27578*/       OPC_MoveChild, 0,
/*27580*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27583*/       OPC_MoveChild, 0,
/*27585*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27588*/       OPC_RecordChild0, // #0 = $b
/*27589*/       OPC_MoveChild, 1,
/*27591*/       OPC_CheckInteger, 16, 
/*27593*/       OPC_CheckType, MVT::i32,
/*27595*/       OPC_MoveParent,
/*27596*/       OPC_MoveParent,
/*27597*/       OPC_MoveChild, 1,
/*27599*/       OPC_CheckInteger, 16, 
/*27601*/       OPC_CheckType, MVT::i32,
/*27603*/       OPC_MoveParent,
/*27604*/       OPC_MoveParent,
/*27605*/       OPC_RecordChild1, // #1 = $a
/*27606*/       OPC_MoveParent,
/*27607*/       OPC_MoveChild, 1,
/*27609*/       OPC_CheckInteger, 16, 
/*27611*/       OPC_CheckType, MVT::i32,
/*27613*/       OPC_MoveParent,
/*27614*/       OPC_CheckType, MVT::i32,
/*27616*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27618*/       OPC_EmitInteger, MVT::i32, 14, 
/*27621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27635*/     /*Scope*/ 67, /*->27703*/
/*27636*/       OPC_RecordChild0, // #0 = $Rn
/*27637*/       OPC_MoveChild, 1,
/*27639*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27642*/       OPC_RecordChild0, // #1 = $Rm
/*27643*/       OPC_MoveChild, 1,
/*27645*/       OPC_CheckInteger, 16, 
/*27647*/       OPC_CheckType, MVT::i32,
/*27649*/       OPC_MoveParent,
/*27650*/       OPC_MoveParent,
/*27651*/       OPC_MoveParent,
/*27652*/       OPC_MoveChild, 1,
/*27654*/       OPC_CheckInteger, 16, 
/*27656*/       OPC_CheckType, MVT::i32,
/*27658*/       OPC_MoveParent,
/*27659*/       OPC_CheckType, MVT::i32,
/*27661*/       OPC_Scope, 19, /*->27682*/ // 2 children in Scope
/*27663*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27665*/         OPC_EmitInteger, MVT::i32, 14, 
/*27668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                  // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27682*/       /*Scope*/ 19, /*->27702*/
/*27683*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27685*/         OPC_EmitInteger, MVT::i32, 14, 
/*27688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                  // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27702*/       0, /*End of Scope*/
/*27703*/     /*Scope*/ 67, /*->27771*/
/*27704*/       OPC_MoveChild, 0,
/*27706*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27709*/       OPC_RecordChild0, // #0 = $Rm
/*27710*/       OPC_MoveChild, 1,
/*27712*/       OPC_CheckInteger, 16, 
/*27714*/       OPC_CheckType, MVT::i32,
/*27716*/       OPC_MoveParent,
/*27717*/       OPC_MoveParent,
/*27718*/       OPC_RecordChild1, // #1 = $Rn
/*27719*/       OPC_MoveParent,
/*27720*/       OPC_MoveChild, 1,
/*27722*/       OPC_CheckInteger, 16, 
/*27724*/       OPC_CheckType, MVT::i32,
/*27726*/       OPC_MoveParent,
/*27727*/       OPC_CheckType, MVT::i32,
/*27729*/       OPC_Scope, 19, /*->27750*/ // 2 children in Scope
/*27731*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27733*/         OPC_EmitInteger, MVT::i32, 14, 
/*27736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                  // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27750*/       /*Scope*/ 19, /*->27770*/
/*27751*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27753*/         OPC_EmitInteger, MVT::i32, 14, 
/*27756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                  // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27770*/       0, /*End of Scope*/
/*27771*/     /*Scope*/ 63, /*->27835*/
/*27772*/       OPC_RecordChild0, // #0 = $Rn
/*27773*/       OPC_MoveChild, 1,
/*27775*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*27778*/       OPC_RecordChild0, // #1 = $Rm
/*27779*/       OPC_MoveChild, 1,
/*27781*/       OPC_CheckValueType, MVT::i16,
/*27783*/       OPC_MoveParent,
/*27784*/       OPC_MoveParent,
/*27785*/       OPC_MoveParent,
/*27786*/       OPC_MoveChild, 1,
/*27788*/       OPC_CheckInteger, 16, 
/*27790*/       OPC_CheckType, MVT::i32,
/*27792*/       OPC_MoveParent,
/*27793*/       OPC_Scope, 19, /*->27814*/ // 2 children in Scope
/*27795*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27797*/         OPC_EmitInteger, MVT::i32, 14, 
/*27800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                  // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27814*/       /*Scope*/ 19, /*->27834*/
/*27815*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27817*/         OPC_EmitInteger, MVT::i32, 14, 
/*27820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                  // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27834*/       0, /*End of Scope*/
/*27835*/     /*Scope*/ 63, /*->27899*/
/*27836*/       OPC_MoveChild, 0,
/*27838*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*27841*/       OPC_RecordChild0, // #0 = $Rm
/*27842*/       OPC_MoveChild, 1,
/*27844*/       OPC_CheckValueType, MVT::i16,
/*27846*/       OPC_MoveParent,
/*27847*/       OPC_MoveParent,
/*27848*/       OPC_RecordChild1, // #1 = $Rn
/*27849*/       OPC_MoveParent,
/*27850*/       OPC_MoveChild, 1,
/*27852*/       OPC_CheckInteger, 16, 
/*27854*/       OPC_CheckType, MVT::i32,
/*27856*/       OPC_MoveParent,
/*27857*/       OPC_Scope, 19, /*->27878*/ // 2 children in Scope
/*27859*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27861*/         OPC_EmitInteger, MVT::i32, 14, 
/*27864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                  // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27878*/       /*Scope*/ 19, /*->27898*/
/*27879*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27881*/         OPC_EmitInteger, MVT::i32, 14, 
/*27884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27887*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                  // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27898*/       0, /*End of Scope*/
/*27899*/     0, /*End of Scope*/
/*27900*/   /*Scope*/ 30, /*->27931*/
/*27901*/     OPC_RecordNode, // #0 = $src
/*27902*/     OPC_CheckType, MVT::i32,
/*27904*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*27906*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*27909*/     OPC_EmitInteger, MVT::i32, 14, 
/*27912*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27915*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27918*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*27931*/   /*Scope*/ 80, /*->28012*/
/*27932*/     OPC_MoveChild, 0,
/*27934*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*27937*/     OPC_RecordChild0, // #0 = $a
/*27938*/     OPC_Scope, 35, /*->27975*/ // 2 children in Scope
/*27940*/       OPC_RecordChild1, // #1 = $b
/*27941*/       OPC_MoveChild, 1,
/*27943*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*27945*/       OPC_MoveParent,
/*27946*/       OPC_MoveParent,
/*27947*/       OPC_MoveChild, 1,
/*27949*/       OPC_CheckInteger, 16, 
/*27951*/       OPC_CheckType, MVT::i32,
/*27953*/       OPC_MoveParent,
/*27954*/       OPC_CheckType, MVT::i32,
/*27956*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27958*/       OPC_EmitInteger, MVT::i32, 14, 
/*27961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27975*/     /*Scope*/ 35, /*->28011*/
/*27976*/       OPC_MoveChild, 0,
/*27978*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*27980*/       OPC_MoveParent,
/*27981*/       OPC_RecordChild1, // #1 = $a
/*27982*/       OPC_MoveParent,
/*27983*/       OPC_MoveChild, 1,
/*27985*/       OPC_CheckInteger, 16, 
/*27987*/       OPC_CheckType, MVT::i32,
/*27989*/       OPC_MoveParent,
/*27990*/       OPC_CheckType, MVT::i32,
/*27992*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27994*/       OPC_EmitInteger, MVT::i32, 14, 
/*27997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28000*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*28011*/     0, /*End of Scope*/
/*28012*/   /*Scope*/ 1|128,1/*129*/, /*->28143*/
/*28014*/     OPC_RecordChild0, // #0 = $Rm
/*28015*/     OPC_RecordChild1, // #1 = $imm
/*28016*/     OPC_Scope, 69, /*->28087*/ // 2 children in Scope
/*28018*/       OPC_MoveChild, 1,
/*28020*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28023*/       OPC_CheckType, MVT::i32,
/*28025*/       OPC_Scope, 30, /*->28057*/ // 2 children in Scope
/*28027*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*28029*/         OPC_MoveParent,
/*28030*/         OPC_CheckType, MVT::i32,
/*28032*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28034*/         OPC_EmitConvertToTarget, 1,
/*28036*/         OPC_EmitInteger, MVT::i32, 14, 
/*28039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*28057*/       /*Scope*/ 28, /*->28086*/
/*28058*/         OPC_MoveParent,
/*28059*/         OPC_CheckType, MVT::i32,
/*28061*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28063*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28066*/         OPC_EmitConvertToTarget, 1,
/*28068*/         OPC_EmitInteger, MVT::i32, 14, 
/*28071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28074*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*28086*/       0, /*End of Scope*/
/*28087*/     /*Scope*/ 54, /*->28142*/
/*28088*/       OPC_CheckChild1Type, MVT::i32,
/*28090*/       OPC_CheckType, MVT::i32,
/*28092*/       OPC_Scope, 23, /*->28117*/ // 2 children in Scope
/*28094*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28096*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28099*/         OPC_EmitInteger, MVT::i32, 14, 
/*28102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*28117*/       /*Scope*/ 23, /*->28141*/
/*28118*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28120*/         OPC_EmitInteger, MVT::i32, 14, 
/*28123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28129*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*28141*/       0, /*End of Scope*/
/*28142*/     0, /*End of Scope*/
/*28143*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->28499
/*28148*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*28149*/   OPC_RecordChild1, // #1 = $shift
/*28150*/   OPC_CheckChild1Type, MVT::i32,
/*28152*/   OPC_MoveChild, 2,
/*28154*/   OPC_CheckType, MVT::i32,
/*28156*/   OPC_Scope, 22|128,1/*150*/, /*->28309*/ // 2 children in Scope
/*28159*/     OPC_CheckInteger, 1, 
/*28161*/     OPC_MoveParent,
/*28162*/     OPC_MoveChild, 3,
/*28164*/     OPC_Scope, 34, /*->28200*/ // 2 children in Scope
/*28166*/       OPC_CheckInteger, 1, 
/*28168*/       OPC_MoveParent,
/*28169*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28171*/       OPC_Scope, 13, /*->28186*/ // 2 children in Scope
/*28173*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28176*/         OPC_EmitMergeInputChains1_0,
/*28177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*28186*/       /*Scope*/ 12, /*->28199*/
/*28187*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28190*/         OPC_EmitMergeInputChains1_0,
/*28191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*28199*/       0, /*End of Scope*/
/*28200*/     /*Scope*/ 107, /*->28308*/
/*28201*/       OPC_CheckInteger, 0, 
/*28203*/       OPC_MoveParent,
/*28204*/       OPC_Scope, 15, /*->28221*/ // 4 children in Scope
/*28206*/         OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*28208*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28211*/         OPC_EmitMergeInputChains1_0,
/*28212*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*28221*/       /*Scope*/ 23, /*->28245*/
/*28222*/         OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28224*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28227*/         OPC_EmitMergeInputChains1_0,
/*28228*/         OPC_EmitInteger, MVT::i32, 14, 
/*28231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*28245*/       /*Scope*/ 14, /*->28260*/
/*28246*/         OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*28248*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28251*/         OPC_EmitMergeInputChains1_0,
/*28252*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*28260*/       /*Scope*/ 46, /*->28307*/
/*28261*/         OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28263*/         OPC_Scope, 20, /*->28285*/ // 2 children in Scope
/*28265*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28268*/           OPC_EmitMergeInputChains1_0,
/*28269*/           OPC_EmitInteger, MVT::i32, 14, 
/*28272*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28275*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*28285*/         /*Scope*/ 20, /*->28306*/
/*28286*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28289*/           OPC_EmitMergeInputChains1_0,
/*28290*/           OPC_EmitInteger, MVT::i32, 14, 
/*28293*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28296*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_imm8:i32:$addr)
/*28306*/         0, /*End of Scope*/
/*28307*/       0, /*End of Scope*/
/*28308*/     0, /*End of Scope*/
/*28309*/   /*Scope*/ 59|128,1/*187*/, /*->28498*/
/*28311*/     OPC_CheckInteger, 0, 
/*28313*/     OPC_MoveParent,
/*28314*/     OPC_MoveChild, 3,
/*28316*/     OPC_Scope, 107, /*->28425*/ // 2 children in Scope
/*28318*/       OPC_CheckInteger, 1, 
/*28320*/       OPC_MoveParent,
/*28321*/       OPC_Scope, 15, /*->28338*/ // 4 children in Scope
/*28323*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28325*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28328*/         OPC_EmitMergeInputChains1_0,
/*28329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*28338*/       /*Scope*/ 23, /*->28362*/
/*28339*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*28341*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28344*/         OPC_EmitMergeInputChains1_0,
/*28345*/         OPC_EmitInteger, MVT::i32, 14, 
/*28348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28351*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*28362*/       /*Scope*/ 14, /*->28377*/
/*28363*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28365*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28368*/         OPC_EmitMergeInputChains1_0,
/*28369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*28377*/       /*Scope*/ 46, /*->28424*/
/*28378*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*28380*/         OPC_Scope, 20, /*->28402*/ // 2 children in Scope
/*28382*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28385*/           OPC_EmitMergeInputChains1_0,
/*28386*/           OPC_EmitInteger, MVT::i32, 14, 
/*28389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*28402*/         /*Scope*/ 20, /*->28423*/
/*28403*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28406*/           OPC_EmitMergeInputChains1_0,
/*28407*/           OPC_EmitInteger, MVT::i32, 14, 
/*28410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28413*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_imm8:i32:$addr)
/*28423*/         0, /*End of Scope*/
/*28424*/       0, /*End of Scope*/
/*28425*/     /*Scope*/ 71, /*->28497*/
/*28426*/       OPC_CheckInteger, 0, 
/*28428*/       OPC_MoveParent,
/*28429*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28431*/       OPC_Scope, 21, /*->28454*/ // 3 children in Scope
/*28433*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28436*/         OPC_EmitMergeInputChains1_0,
/*28437*/         OPC_EmitInteger, MVT::i32, 14, 
/*28440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28443*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*28454*/       /*Scope*/ 20, /*->28475*/
/*28455*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28458*/         OPC_EmitMergeInputChains1_0,
/*28459*/         OPC_EmitInteger, MVT::i32, 14, 
/*28462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*28475*/       /*Scope*/ 20, /*->28496*/
/*28476*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28479*/         OPC_EmitMergeInputChains1_0,
/*28480*/         OPC_EmitInteger, MVT::i32, 14, 
/*28483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_imm8:i32:$addr)
/*28496*/       0, /*End of Scope*/
/*28497*/     0, /*End of Scope*/
/*28498*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->28650
/*28503*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*28504*/   OPC_Scope, 93, /*->28599*/ // 2 children in Scope
/*28506*/     OPC_MoveChild, 1,
/*28508*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->28561
/*28512*/       OPC_RecordMemRef,
/*28513*/       OPC_RecordNode, // #1 = 'ld' chained node
/*28514*/       OPC_CheckFoldableChainNode,
/*28515*/       OPC_RecordChild1, // #2 = $target
/*28516*/       OPC_CheckChild1Type, MVT::i32,
/*28518*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*28520*/       OPC_CheckPredicate, 24, // Predicate_load
/*28522*/       OPC_CheckType, MVT::i32,
/*28524*/       OPC_MoveParent,
/*28525*/       OPC_RecordChild2, // #3 = $jt
/*28526*/       OPC_MoveChild, 2,
/*28528*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28531*/       OPC_MoveParent,
/*28532*/       OPC_RecordChild3, // #4 = $id
/*28533*/       OPC_MoveChild, 3,
/*28535*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28538*/       OPC_MoveParent,
/*28539*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28541*/       OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*28544*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*28548*/       OPC_EmitConvertToTarget, 4,
/*28550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->28598
/*28564*/       OPC_RecordChild0, // #1 = $target
/*28565*/       OPC_RecordChild1, // #2 = $idx
/*28566*/       OPC_CheckType, MVT::i32,
/*28568*/       OPC_MoveParent,
/*28569*/       OPC_RecordChild2, // #3 = $jt
/*28570*/       OPC_MoveChild, 2,
/*28572*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28575*/       OPC_MoveParent,
/*28576*/       OPC_RecordChild3, // #4 = $id
/*28577*/       OPC_MoveChild, 3,
/*28579*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28582*/       OPC_MoveParent,
/*28583*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28585*/       OPC_EmitMergeInputChains1_0,
/*28586*/       OPC_EmitConvertToTarget, 4,
/*28588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*28599*/   /*Scope*/ 49, /*->28649*/
/*28600*/     OPC_RecordChild1, // #1 = $target
/*28601*/     OPC_CheckChild1Type, MVT::i32,
/*28603*/     OPC_RecordChild2, // #2 = $jt
/*28604*/     OPC_MoveChild, 2,
/*28606*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28609*/     OPC_MoveParent,
/*28610*/     OPC_RecordChild3, // #3 = $id
/*28611*/     OPC_MoveChild, 3,
/*28613*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28616*/     OPC_MoveParent,
/*28617*/     OPC_Scope, 14, /*->28633*/ // 2 children in Scope
/*28619*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28621*/       OPC_EmitMergeInputChains1_0,
/*28622*/       OPC_EmitConvertToTarget, 3,
/*28624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*28633*/     /*Scope*/ 14, /*->28648*/
/*28634*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28636*/       OPC_EmitMergeInputChains1_0,
/*28637*/       OPC_EmitConvertToTarget, 3,
/*28639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*28648*/     0, /*End of Scope*/
/*28649*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123|128,14/*1915*/,  TARGET_VAL(ISD::STORE),// ->30569
/*28654*/   OPC_RecordMemRef,
/*28655*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*28656*/   OPC_Scope, 85|128,2/*341*/, /*->29000*/ // 4 children in Scope
/*28659*/     OPC_MoveChild, 1,
/*28661*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->28885
/*28666*/       OPC_RecordChild0, // #1 = $Vd
/*28667*/       OPC_Scope, 53, /*->28722*/ // 4 children in Scope
/*28669*/         OPC_CheckChild0Type, MVT::v8i8,
/*28671*/         OPC_RecordChild1, // #2 = $lane
/*28672*/         OPC_MoveChild, 1,
/*28674*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28677*/         OPC_MoveParent,
/*28678*/         OPC_MoveParent,
/*28679*/         OPC_RecordChild2, // #3 = $Rn
/*28680*/         OPC_RecordChild3, // #4 = $Rm
/*28681*/         OPC_CheckChild3Type, MVT::i32,
/*28683*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28685*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28687*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*28689*/         OPC_CheckType, MVT::i32,
/*28691*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28693*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28696*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28699*/         OPC_EmitMergeInputChains1_0,
/*28700*/         OPC_EmitConvertToTarget, 2,
/*28702*/         OPC_EmitInteger, MVT::i32, 14, 
/*28705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*28722*/       /*Scope*/ 53, /*->28776*/
/*28723*/         OPC_CheckChild0Type, MVT::v4i16,
/*28725*/         OPC_RecordChild1, // #2 = $lane
/*28726*/         OPC_MoveChild, 1,
/*28728*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28731*/         OPC_MoveParent,
/*28732*/         OPC_MoveParent,
/*28733*/         OPC_RecordChild2, // #3 = $Rn
/*28734*/         OPC_RecordChild3, // #4 = $Rm
/*28735*/         OPC_CheckChild3Type, MVT::i32,
/*28737*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28739*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28741*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*28743*/         OPC_CheckType, MVT::i32,
/*28745*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28747*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28750*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28753*/         OPC_EmitMergeInputChains1_0,
/*28754*/         OPC_EmitConvertToTarget, 2,
/*28756*/         OPC_EmitInteger, MVT::i32, 14, 
/*28759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*28776*/       /*Scope*/ 53, /*->28830*/
/*28777*/         OPC_CheckChild0Type, MVT::v16i8,
/*28779*/         OPC_RecordChild1, // #2 = $lane
/*28780*/         OPC_MoveChild, 1,
/*28782*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28785*/         OPC_MoveParent,
/*28786*/         OPC_MoveParent,
/*28787*/         OPC_RecordChild2, // #3 = $addr
/*28788*/         OPC_RecordChild3, // #4 = $offset
/*28789*/         OPC_CheckChild3Type, MVT::i32,
/*28791*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28793*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28795*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*28797*/         OPC_CheckType, MVT::i32,
/*28799*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28801*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28804*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28807*/         OPC_EmitMergeInputChains1_0,
/*28808*/         OPC_EmitConvertToTarget, 2,
/*28810*/         OPC_EmitInteger, MVT::i32, 14, 
/*28813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*28830*/       /*Scope*/ 53, /*->28884*/
/*28831*/         OPC_CheckChild0Type, MVT::v8i16,
/*28833*/         OPC_RecordChild1, // #2 = $lane
/*28834*/         OPC_MoveChild, 1,
/*28836*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28839*/         OPC_MoveParent,
/*28840*/         OPC_MoveParent,
/*28841*/         OPC_RecordChild2, // #3 = $addr
/*28842*/         OPC_RecordChild3, // #4 = $offset
/*28843*/         OPC_CheckChild3Type, MVT::i32,
/*28845*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28847*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28849*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*28851*/         OPC_CheckType, MVT::i32,
/*28853*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28855*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28858*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28861*/         OPC_EmitMergeInputChains1_0,
/*28862*/         OPC_EmitConvertToTarget, 2,
/*28864*/         OPC_EmitInteger, MVT::i32, 14, 
/*28867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*28884*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->28999
/*28888*/       OPC_RecordChild0, // #1 = $Vd
/*28889*/       OPC_Scope, 53, /*->28944*/ // 2 children in Scope
/*28891*/         OPC_CheckChild0Type, MVT::v2i32,
/*28893*/         OPC_RecordChild1, // #2 = $lane
/*28894*/         OPC_MoveChild, 1,
/*28896*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28899*/         OPC_MoveParent,
/*28900*/         OPC_CheckType, MVT::i32,
/*28902*/         OPC_MoveParent,
/*28903*/         OPC_RecordChild2, // #3 = $Rn
/*28904*/         OPC_RecordChild3, // #4 = $Rm
/*28905*/         OPC_CheckChild3Type, MVT::i32,
/*28907*/         OPC_CheckPredicate, 29, // Predicate_istore
/*28909*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*28911*/         OPC_CheckType, MVT::i32,
/*28913*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28915*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28918*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28921*/         OPC_EmitMergeInputChains1_0,
/*28922*/         OPC_EmitConvertToTarget, 2,
/*28924*/         OPC_EmitInteger, MVT::i32, 14, 
/*28927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28930*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*28944*/       /*Scope*/ 53, /*->28998*/
/*28945*/         OPC_CheckChild0Type, MVT::v4i32,
/*28947*/         OPC_RecordChild1, // #2 = $lane
/*28948*/         OPC_MoveChild, 1,
/*28950*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28953*/         OPC_MoveParent,
/*28954*/         OPC_CheckType, MVT::i32,
/*28956*/         OPC_MoveParent,
/*28957*/         OPC_RecordChild2, // #3 = $addr
/*28958*/         OPC_RecordChild3, // #4 = $offset
/*28959*/         OPC_CheckChild3Type, MVT::i32,
/*28961*/         OPC_CheckPredicate, 29, // Predicate_istore
/*28963*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*28965*/         OPC_CheckType, MVT::i32,
/*28967*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28969*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28972*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28975*/         OPC_EmitMergeInputChains1_0,
/*28976*/         OPC_EmitConvertToTarget, 2,
/*28978*/         OPC_EmitInteger, MVT::i32, 14, 
/*28981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*28998*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*29000*/   /*Scope*/ 93, /*->29094*/
/*29001*/     OPC_RecordChild1, // #1 = $src
/*29002*/     OPC_CheckChild1Type, MVT::i32,
/*29004*/     OPC_RecordChild2, // #2 = $addr
/*29005*/     OPC_CheckChild2Type, MVT::i32,
/*29007*/     OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29009*/     OPC_Scope, 25, /*->29036*/ // 2 children in Scope
/*29011*/       OPC_CheckPredicate, 32, // Predicate_store
/*29013*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29015*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29018*/       OPC_EmitMergeInputChains1_0,
/*29019*/       OPC_EmitInteger, MVT::i32, 14, 
/*29022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*29036*/     /*Scope*/ 56, /*->29093*/
/*29037*/       OPC_CheckPredicate, 33, // Predicate_truncstore
/*29039*/       OPC_Scope, 25, /*->29066*/ // 2 children in Scope
/*29041*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29043*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29045*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29048*/         OPC_EmitMergeInputChains1_0,
/*29049*/         OPC_EmitInteger, MVT::i32, 14, 
/*29052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                  // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*29066*/       /*Scope*/ 25, /*->29092*/
/*29067*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29069*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29071*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29074*/         OPC_EmitMergeInputChains1_0,
/*29075*/         OPC_EmitInteger, MVT::i32, 14, 
/*29078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29081*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                  // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*29092*/       0, /*End of Scope*/
/*29093*/     0, /*End of Scope*/
/*29094*/   /*Scope*/ 126|128,2/*382*/, /*->29478*/
/*29096*/     OPC_MoveChild, 1,
/*29098*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->29290
/*29103*/       OPC_RecordChild0, // #1 = $Vd
/*29104*/       OPC_Scope, 45, /*->29151*/ // 4 children in Scope
/*29106*/         OPC_CheckChild0Type, MVT::v8i8,
/*29108*/         OPC_RecordChild1, // #2 = $lane
/*29109*/         OPC_MoveChild, 1,
/*29111*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29114*/         OPC_MoveParent,
/*29115*/         OPC_MoveParent,
/*29116*/         OPC_RecordChild2, // #3 = $Rn
/*29117*/         OPC_CheckChild2Type, MVT::i32,
/*29119*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29121*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29123*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29125*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29127*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29130*/         OPC_EmitMergeInputChains1_0,
/*29131*/         OPC_EmitConvertToTarget, 2,
/*29133*/         OPC_EmitInteger, MVT::i32, 14, 
/*29136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*29151*/       /*Scope*/ 45, /*->29197*/
/*29152*/         OPC_CheckChild0Type, MVT::v4i16,
/*29154*/         OPC_RecordChild1, // #2 = $lane
/*29155*/         OPC_MoveChild, 1,
/*29157*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29160*/         OPC_MoveParent,
/*29161*/         OPC_MoveParent,
/*29162*/         OPC_RecordChild2, // #3 = $Rn
/*29163*/         OPC_CheckChild2Type, MVT::i32,
/*29165*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29167*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29169*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29171*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29173*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29176*/         OPC_EmitMergeInputChains1_0,
/*29177*/         OPC_EmitConvertToTarget, 2,
/*29179*/         OPC_EmitInteger, MVT::i32, 14, 
/*29182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*29197*/       /*Scope*/ 45, /*->29243*/
/*29198*/         OPC_CheckChild0Type, MVT::v16i8,
/*29200*/         OPC_RecordChild1, // #2 = $lane
/*29201*/         OPC_MoveChild, 1,
/*29203*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29206*/         OPC_MoveParent,
/*29207*/         OPC_MoveParent,
/*29208*/         OPC_RecordChild2, // #3 = $addr
/*29209*/         OPC_CheckChild2Type, MVT::i32,
/*29211*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29213*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29215*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29217*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29219*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29222*/         OPC_EmitMergeInputChains1_0,
/*29223*/         OPC_EmitConvertToTarget, 2,
/*29225*/         OPC_EmitInteger, MVT::i32, 14, 
/*29228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*29243*/       /*Scope*/ 45, /*->29289*/
/*29244*/         OPC_CheckChild0Type, MVT::v8i16,
/*29246*/         OPC_RecordChild1, // #2 = $lane
/*29247*/         OPC_MoveChild, 1,
/*29249*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29252*/         OPC_MoveParent,
/*29253*/         OPC_MoveParent,
/*29254*/         OPC_RecordChild2, // #3 = $addr
/*29255*/         OPC_CheckChild2Type, MVT::i32,
/*29257*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29259*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29261*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29263*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29265*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29268*/         OPC_EmitMergeInputChains1_0,
/*29269*/         OPC_EmitConvertToTarget, 2,
/*29271*/         OPC_EmitInteger, MVT::i32, 14, 
/*29274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*29289*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->29477
/*29294*/       OPC_RecordChild0, // #1 = $Vd
/*29295*/       OPC_Scope, 45, /*->29342*/ // 4 children in Scope
/*29297*/         OPC_CheckChild0Type, MVT::v2i32,
/*29299*/         OPC_RecordChild1, // #2 = $lane
/*29300*/         OPC_MoveChild, 1,
/*29302*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29305*/         OPC_MoveParent,
/*29306*/         OPC_CheckType, MVT::i32,
/*29308*/         OPC_MoveParent,
/*29309*/         OPC_RecordChild2, // #3 = $Rn
/*29310*/         OPC_CheckChild2Type, MVT::i32,
/*29312*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29314*/         OPC_CheckPredicate, 32, // Predicate_store
/*29316*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29318*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29321*/         OPC_EmitMergeInputChains1_0,
/*29322*/         OPC_EmitConvertToTarget, 2,
/*29324*/         OPC_EmitInteger, MVT::i32, 14, 
/*29327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*29342*/       /*Scope*/ 45, /*->29388*/
/*29343*/         OPC_CheckChild0Type, MVT::v4i32,
/*29345*/         OPC_RecordChild1, // #2 = $lane
/*29346*/         OPC_MoveChild, 1,
/*29348*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29351*/         OPC_MoveParent,
/*29352*/         OPC_CheckType, MVT::i32,
/*29354*/         OPC_MoveParent,
/*29355*/         OPC_RecordChild2, // #3 = $addr
/*29356*/         OPC_CheckChild2Type, MVT::i32,
/*29358*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29360*/         OPC_CheckPredicate, 32, // Predicate_store
/*29362*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29364*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29367*/         OPC_EmitMergeInputChains1_0,
/*29368*/         OPC_EmitConvertToTarget, 2,
/*29370*/         OPC_EmitInteger, MVT::i32, 14, 
/*29373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*29388*/       /*Scope*/ 43, /*->29432*/
/*29389*/         OPC_CheckChild0Type, MVT::v2f32,
/*29391*/         OPC_RecordChild1, // #2 = $lane
/*29392*/         OPC_MoveChild, 1,
/*29394*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29397*/         OPC_MoveParent,
/*29398*/         OPC_CheckType, MVT::f32,
/*29400*/         OPC_MoveParent,
/*29401*/         OPC_RecordChild2, // #3 = $addr
/*29402*/         OPC_CheckChild2Type, MVT::i32,
/*29404*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29406*/         OPC_CheckPredicate, 32, // Predicate_store
/*29408*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29411*/         OPC_EmitMergeInputChains1_0,
/*29412*/         OPC_EmitConvertToTarget, 2,
/*29414*/         OPC_EmitInteger, MVT::i32, 14, 
/*29417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*29432*/       /*Scope*/ 43, /*->29476*/
/*29433*/         OPC_CheckChild0Type, MVT::v4f32,
/*29435*/         OPC_RecordChild1, // #2 = $lane
/*29436*/         OPC_MoveChild, 1,
/*29438*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29441*/         OPC_MoveParent,
/*29442*/         OPC_CheckType, MVT::f32,
/*29444*/         OPC_MoveParent,
/*29445*/         OPC_RecordChild2, // #3 = $addr
/*29446*/         OPC_CheckChild2Type, MVT::i32,
/*29448*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29450*/         OPC_CheckPredicate, 32, // Predicate_store
/*29452*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29455*/         OPC_EmitMergeInputChains1_0,
/*29456*/         OPC_EmitConvertToTarget, 2,
/*29458*/         OPC_EmitInteger, MVT::i32, 14, 
/*29461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*29476*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*29478*/   /*Scope*/ 64|128,8/*1088*/, /*->30568*/
/*29480*/     OPC_RecordChild1, // #1 = $Rt
/*29481*/     OPC_Scope, 78|128,7/*974*/, /*->30458*/ // 4 children in Scope
/*29484*/       OPC_CheckChild1Type, MVT::i32,
/*29486*/       OPC_RecordChild2, // #2 = $shift
/*29487*/       OPC_Scope, 104|128,1/*232*/, /*->29722*/ // 4 children in Scope
/*29490*/         OPC_CheckChild2Type, MVT::i32,
/*29492*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29494*/         OPC_Scope, 26, /*->29522*/ // 6 children in Scope
/*29496*/           OPC_CheckPredicate, 32, // Predicate_store
/*29498*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29500*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*29503*/           OPC_EmitMergeInputChains1_0,
/*29504*/           OPC_EmitInteger, MVT::i32, 14, 
/*29507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29510*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*29522*/         /*Scope*/ 58, /*->29581*/
/*29523*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29525*/           OPC_Scope, 26, /*->29553*/ // 2 children in Scope
/*29527*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29529*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29531*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*29534*/             OPC_EmitMergeInputChains1_0,
/*29535*/             OPC_EmitInteger, MVT::i32, 14, 
/*29538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*29553*/           /*Scope*/ 26, /*->29580*/
/*29554*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29556*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29558*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*29561*/             OPC_EmitMergeInputChains1_0,
/*29562*/             OPC_EmitInteger, MVT::i32, 14, 
/*29565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29568*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*29580*/           0, /*End of Scope*/
/*29581*/         /*Scope*/ 26, /*->29608*/
/*29582*/           OPC_CheckPredicate, 32, // Predicate_store
/*29584*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29586*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29589*/           OPC_EmitMergeInputChains1_0,
/*29590*/           OPC_EmitInteger, MVT::i32, 14, 
/*29593*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29596*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29608*/         /*Scope*/ 58, /*->29667*/
/*29609*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29611*/           OPC_Scope, 26, /*->29639*/ // 2 children in Scope
/*29613*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29615*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29617*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29620*/             OPC_EmitMergeInputChains1_0,
/*29621*/             OPC_EmitInteger, MVT::i32, 14, 
/*29624*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29627*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29639*/           /*Scope*/ 26, /*->29666*/
/*29640*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29642*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29644*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29647*/             OPC_EmitMergeInputChains1_0,
/*29648*/             OPC_EmitInteger, MVT::i32, 14, 
/*29651*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29654*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29666*/           0, /*End of Scope*/
/*29667*/         /*Scope*/ 25, /*->29693*/
/*29668*/           OPC_CheckPredicate, 32, // Predicate_store
/*29670*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29672*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*29675*/           OPC_EmitMergeInputChains1_0,
/*29676*/           OPC_EmitInteger, MVT::i32, 14, 
/*29679*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29682*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*29693*/         /*Scope*/ 27, /*->29721*/
/*29694*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29696*/           OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29698*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29700*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*29703*/           OPC_EmitMergeInputChains1_0,
/*29704*/           OPC_EmitInteger, MVT::i32, 14, 
/*29707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*29721*/         0, /*End of Scope*/
/*29722*/       /*Scope*/ 65|128,1/*193*/, /*->29917*/
/*29724*/         OPC_RecordChild3, // #3 = $offset
/*29725*/         OPC_CheckChild3Type, MVT::i32,
/*29727*/         OPC_CheckType, MVT::i32,
/*29729*/         OPC_Scope, 60, /*->29791*/ // 2 children in Scope
/*29731*/           OPC_CheckPredicate, 29, // Predicate_istore
/*29733*/           OPC_Scope, 27, /*->29762*/ // 2 children in Scope
/*29735*/             OPC_CheckPredicate, 36, // Predicate_pre_store
/*29737*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29739*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29742*/             OPC_EmitMergeInputChains1_0,
/*29743*/             OPC_EmitInteger, MVT::i32, 14, 
/*29746*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29749*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STR_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29762*/           /*Scope*/ 27, /*->29790*/
/*29763*/             OPC_CheckPredicate, 30, // Predicate_post_store
/*29765*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29767*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29770*/             OPC_EmitMergeInputChains1_0,
/*29771*/             OPC_EmitInteger, MVT::i32, 14, 
/*29774*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29777*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 13
                      // Dst: (STR_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29790*/           0, /*End of Scope*/
/*29791*/         /*Scope*/ 124, /*->29916*/
/*29792*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*29794*/           OPC_Scope, 29, /*->29825*/ // 4 children in Scope
/*29796*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*29798*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*29800*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29802*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29805*/             OPC_EmitMergeInputChains1_0,
/*29806*/             OPC_EmitInteger, MVT::i32, 14, 
/*29809*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29812*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                      // Dst: (STRB_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29825*/           /*Scope*/ 29, /*->29855*/
/*29826*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*29828*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*29830*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29832*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29835*/             OPC_EmitMergeInputChains1_0,
/*29836*/             OPC_EmitInteger, MVT::i32, 14, 
/*29839*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29842*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 13
                      // Dst: (STRB_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29855*/           /*Scope*/ 29, /*->29885*/
/*29856*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*29858*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*29860*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29862*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*29865*/             OPC_EmitMergeInputChains1_0,
/*29866*/             OPC_EmitInteger, MVT::i32, 14, 
/*29869*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29872*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*29885*/           /*Scope*/ 29, /*->29915*/
/*29886*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*29888*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*29890*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29892*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*29895*/             OPC_EmitMergeInputChains1_0,
/*29896*/             OPC_EmitInteger, MVT::i32, 14, 
/*29899*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29902*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 13
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*29915*/           0, /*End of Scope*/
/*29916*/         0, /*End of Scope*/
/*29917*/       /*Scope*/ 93|128,2/*349*/, /*->30268*/
/*29919*/         OPC_CheckChild2Type, MVT::i32,
/*29921*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29923*/         OPC_Scope, 50, /*->29975*/ // 4 children in Scope
/*29925*/           OPC_CheckPredicate, 32, // Predicate_store
/*29927*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29929*/           OPC_Scope, 21, /*->29952*/ // 2 children in Scope
/*29931*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*29934*/             OPC_EmitMergeInputChains1_0,
/*29935*/             OPC_EmitInteger, MVT::i32, 14, 
/*29938*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29941*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*29952*/           /*Scope*/ 21, /*->29974*/
/*29953*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*29956*/             OPC_EmitMergeInputChains1_0,
/*29957*/             OPC_EmitInteger, MVT::i32, 14, 
/*29960*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29963*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*29974*/           0, /*End of Scope*/
/*29975*/         /*Scope*/ 106, /*->30082*/
/*29976*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29978*/           OPC_Scope, 50, /*->30030*/ // 2 children in Scope
/*29980*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29982*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29984*/             OPC_Scope, 21, /*->30007*/ // 2 children in Scope
/*29986*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*29989*/               OPC_EmitMergeInputChains1_0,
/*29990*/               OPC_EmitInteger, MVT::i32, 14, 
/*29993*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29996*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*30007*/             /*Scope*/ 21, /*->30029*/
/*30008*/               OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*30011*/               OPC_EmitMergeInputChains1_0,
/*30012*/               OPC_EmitInteger, MVT::i32, 14, 
/*30015*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30018*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*30029*/             0, /*End of Scope*/
/*30030*/           /*Scope*/ 50, /*->30081*/
/*30031*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*30033*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30035*/             OPC_Scope, 21, /*->30058*/ // 2 children in Scope
/*30037*/               OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*30040*/               OPC_EmitMergeInputChains1_0,
/*30041*/               OPC_EmitInteger, MVT::i32, 14, 
/*30044*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30047*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*30058*/             /*Scope*/ 21, /*->30080*/
/*30059*/               OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*30062*/               OPC_EmitMergeInputChains1_0,
/*30063*/               OPC_EmitInteger, MVT::i32, 14, 
/*30066*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30069*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*30080*/             0, /*End of Scope*/
/*30081*/           0, /*End of Scope*/
/*30082*/         /*Scope*/ 77, /*->30160*/
/*30083*/           OPC_CheckPredicate, 32, // Predicate_store
/*30085*/           OPC_Scope, 23, /*->30110*/ // 2 children in Scope
/*30087*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30089*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*30092*/             OPC_EmitMergeInputChains1_0,
/*30093*/             OPC_EmitInteger, MVT::i32, 14, 
/*30096*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30099*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*30110*/           /*Scope*/ 48, /*->30159*/
/*30111*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30113*/             OPC_Scope, 21, /*->30136*/ // 2 children in Scope
/*30115*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30118*/               OPC_EmitMergeInputChains1_0,
/*30119*/               OPC_EmitInteger, MVT::i32, 14, 
/*30122*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30125*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30136*/             /*Scope*/ 21, /*->30158*/
/*30137*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30140*/               OPC_EmitMergeInputChains1_0,
/*30141*/               OPC_EmitInteger, MVT::i32, 14, 
/*30144*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30147*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30158*/             0, /*End of Scope*/
/*30159*/           0, /*End of Scope*/
/*30160*/         /*Scope*/ 106, /*->30267*/
/*30161*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*30163*/           OPC_Scope, 50, /*->30215*/ // 2 children in Scope
/*30165*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*30167*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30169*/             OPC_Scope, 21, /*->30192*/ // 2 children in Scope
/*30171*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30174*/               OPC_EmitMergeInputChains1_0,
/*30175*/               OPC_EmitInteger, MVT::i32, 14, 
/*30178*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30181*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30192*/             /*Scope*/ 21, /*->30214*/
/*30193*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30196*/               OPC_EmitMergeInputChains1_0,
/*30197*/               OPC_EmitInteger, MVT::i32, 14, 
/*30200*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30203*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30214*/             0, /*End of Scope*/
/*30215*/           /*Scope*/ 50, /*->30266*/
/*30216*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*30218*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30220*/             OPC_Scope, 21, /*->30243*/ // 2 children in Scope
/*30222*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30225*/               OPC_EmitMergeInputChains1_0,
/*30226*/               OPC_EmitInteger, MVT::i32, 14, 
/*30229*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30232*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30243*/             /*Scope*/ 21, /*->30265*/
/*30244*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30247*/               OPC_EmitMergeInputChains1_0,
/*30248*/               OPC_EmitInteger, MVT::i32, 14, 
/*30251*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30254*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30265*/             0, /*End of Scope*/
/*30266*/           0, /*End of Scope*/
/*30267*/         0, /*End of Scope*/
/*30268*/       /*Scope*/ 59|128,1/*187*/, /*->30457*/
/*30270*/         OPC_RecordChild3, // #3 = $addr
/*30271*/         OPC_CheckChild3Type, MVT::i32,
/*30273*/         OPC_CheckType, MVT::i32,
/*30275*/         OPC_Scope, 58, /*->30335*/ // 2 children in Scope
/*30277*/           OPC_CheckPredicate, 29, // Predicate_istore
/*30279*/           OPC_Scope, 26, /*->30307*/ // 2 children in Scope
/*30281*/             OPC_CheckPredicate, 36, // Predicate_pre_store
/*30283*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30285*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30288*/             OPC_EmitMergeInputChains1_0,
/*30289*/             OPC_EmitInteger, MVT::i32, 14, 
/*30292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30295*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30307*/           /*Scope*/ 26, /*->30334*/
/*30308*/             OPC_CheckPredicate, 30, // Predicate_post_store
/*30310*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30312*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30315*/             OPC_EmitMergeInputChains1_0,
/*30316*/             OPC_EmitInteger, MVT::i32, 14, 
/*30319*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30322*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 10
                      // Dst: (t2STR_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30334*/           0, /*End of Scope*/
/*30335*/         /*Scope*/ 120, /*->30456*/
/*30336*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*30338*/           OPC_Scope, 28, /*->30368*/ // 4 children in Scope
/*30340*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*30342*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*30344*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30346*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30349*/             OPC_EmitMergeInputChains1_0,
/*30350*/             OPC_EmitInteger, MVT::i32, 14, 
/*30353*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30356*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30368*/           /*Scope*/ 28, /*->30397*/
/*30369*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*30371*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*30373*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30375*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30378*/             OPC_EmitMergeInputChains1_0,
/*30379*/             OPC_EmitInteger, MVT::i32, 14, 
/*30382*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30385*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30397*/           /*Scope*/ 28, /*->30426*/
/*30398*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*30400*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*30402*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30404*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30407*/             OPC_EmitMergeInputChains1_0,
/*30408*/             OPC_EmitInteger, MVT::i32, 14, 
/*30411*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30414*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30426*/           /*Scope*/ 28, /*->30455*/
/*30427*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*30429*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*30431*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30433*/             OPC_CheckComplexPat, /*CP*/22, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30436*/             OPC_EmitMergeInputChains1_0,
/*30437*/             OPC_EmitInteger, MVT::i32, 14, 
/*30440*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30443*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30455*/           0, /*End of Scope*/
/*30456*/         0, /*End of Scope*/
/*30457*/       0, /*End of Scope*/
/*30458*/     /*Scope*/ 32, /*->30491*/
/*30459*/       OPC_CheckChild1Type, MVT::f64,
/*30461*/       OPC_RecordChild2, // #2 = $addr
/*30462*/       OPC_CheckChild2Type, MVT::i32,
/*30464*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30466*/       OPC_CheckPredicate, 32, // Predicate_store
/*30468*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30470*/       OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*30473*/       OPC_EmitMergeInputChains1_0,
/*30474*/       OPC_EmitInteger, MVT::i32, 14, 
/*30477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30480*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*30491*/     /*Scope*/ 32, /*->30524*/
/*30492*/       OPC_CheckChild1Type, MVT::f32,
/*30494*/       OPC_RecordChild2, // #2 = $addr
/*30495*/       OPC_CheckChild2Type, MVT::i32,
/*30497*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30499*/       OPC_CheckPredicate, 32, // Predicate_store
/*30501*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30503*/       OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*30506*/       OPC_EmitMergeInputChains1_0,
/*30507*/       OPC_EmitInteger, MVT::i32, 14, 
/*30510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*30524*/     /*Scope*/ 42, /*->30567*/
/*30525*/       OPC_CheckChild1Type, MVT::v2f64,
/*30527*/       OPC_RecordChild2, // #2 = $Rn
/*30528*/       OPC_CheckChild2Type, MVT::i32,
/*30530*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30532*/       OPC_CheckPredicate, 32, // Predicate_store
/*30534*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30536*/       OPC_EmitMergeInputChains1_0,
/*30537*/       OPC_EmitInteger, MVT::i32, 14, 
/*30540*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30543*/       OPC_Scope, 10, /*->30555*/ // 2 children in Scope
/*30545*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st QPR:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA QPR:v2f64:$src, GPR:i32:$Rn)
/*30555*/       /*Scope*/ 10, /*->30566*/
/*30556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQDB), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st QPR:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQDB QPR:v2f64:$src, GPR:i32:$Rn)
/*30566*/       0, /*End of Scope*/
/*30567*/     0, /*End of Scope*/
/*30568*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 27|128,11/*1435*/,  TARGET_VAL(ARMISD::CMPZ),// ->32008
/*30573*/   OPC_Scope, 6|128,1/*134*/, /*->30710*/ // 14 children in Scope
/*30576*/     OPC_MoveChild, 0,
/*30578*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->30644
/*30582*/       OPC_RecordChild0, // #0 = $Rn
/*30583*/       OPC_RecordChild1, // #1 = $shift
/*30584*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*30586*/       OPC_CheckType, MVT::i32,
/*30588*/       OPC_MoveParent,
/*30589*/       OPC_MoveChild, 1,
/*30591*/       OPC_CheckInteger, 0, 
/*30593*/       OPC_MoveParent,
/*30594*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30596*/       OPC_Scope, 22, /*->30620*/ // 2 children in Scope
/*30598*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30601*/         OPC_EmitInteger, MVT::i32, 14, 
/*30604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30620*/       /*Scope*/ 22, /*->30643*/
/*30621*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30624*/         OPC_EmitInteger, MVT::i32, 14, 
/*30627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30630*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30643*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->30709
/*30647*/       OPC_RecordChild0, // #0 = $Rn
/*30648*/       OPC_RecordChild1, // #1 = $shift
/*30649*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*30651*/       OPC_CheckType, MVT::i32,
/*30653*/       OPC_MoveParent,
/*30654*/       OPC_MoveChild, 1,
/*30656*/       OPC_CheckInteger, 0, 
/*30658*/       OPC_MoveParent,
/*30659*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30661*/       OPC_Scope, 22, /*->30685*/ // 2 children in Scope
/*30663*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30666*/         OPC_EmitInteger, MVT::i32, 14, 
/*30669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30685*/       /*Scope*/ 22, /*->30708*/
/*30686*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30689*/         OPC_EmitInteger, MVT::i32, 14, 
/*30692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30708*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*30710*/   /*Scope*/ 39, /*->30750*/
/*30711*/     OPC_RecordChild0, // #0 = $Rn
/*30712*/     OPC_CheckChild0Type, MVT::i32,
/*30714*/     OPC_MoveChild, 1,
/*30716*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*30719*/     OPC_MoveChild, 0,
/*30721*/     OPC_CheckInteger, 0, 
/*30723*/     OPC_MoveParent,
/*30724*/     OPC_RecordChild1, // #1 = $shift
/*30725*/     OPC_MoveParent,
/*30726*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30728*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30731*/     OPC_EmitInteger, MVT::i32, 14, 
/*30734*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30737*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30750*/   /*Scope*/ 39|128,1/*167*/, /*->30919*/
/*30752*/     OPC_MoveChild, 0,
/*30754*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->30792
/*30758*/       OPC_MoveChild, 0,
/*30760*/       OPC_CheckInteger, 0, 
/*30762*/       OPC_MoveParent,
/*30763*/       OPC_RecordChild1, // #0 = $shift
/*30764*/       OPC_CheckType, MVT::i32,
/*30766*/       OPC_MoveParent,
/*30767*/       OPC_RecordChild1, // #1 = $Rn
/*30768*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30770*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30773*/       OPC_EmitInteger, MVT::i32, 14, 
/*30776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg:i32:$shift), GPR:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
              /*SwitchOpcode*/ 60,  TARGET_VAL(ISD::AND),// ->30855
/*30795*/       OPC_RecordChild0, // #0 = $Rn
/*30796*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*30797*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*30799*/       OPC_CheckType, MVT::i32,
/*30801*/       OPC_MoveParent,
/*30802*/       OPC_MoveChild, 1,
/*30804*/       OPC_CheckInteger, 0, 
/*30806*/       OPC_MoveParent,
/*30807*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30809*/       OPC_Scope, 21, /*->30832*/ // 2 children in Scope
/*30811*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30814*/         OPC_EmitInteger, MVT::i32, 14, 
/*30817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30820*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30832*/       /*Scope*/ 21, /*->30854*/
/*30833*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30836*/         OPC_EmitInteger, MVT::i32, 14, 
/*30839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30854*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 60,  TARGET_VAL(ISD::XOR),// ->30918
/*30858*/       OPC_RecordChild0, // #0 = $Rn
/*30859*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*30860*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*30862*/       OPC_CheckType, MVT::i32,
/*30864*/       OPC_MoveParent,
/*30865*/       OPC_MoveChild, 1,
/*30867*/       OPC_CheckInteger, 0, 
/*30869*/       OPC_MoveParent,
/*30870*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30872*/       OPC_Scope, 21, /*->30895*/ // 2 children in Scope
/*30874*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30877*/         OPC_EmitInteger, MVT::i32, 14, 
/*30880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30895*/       /*Scope*/ 21, /*->30917*/
/*30896*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30899*/         OPC_EmitInteger, MVT::i32, 14, 
/*30902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30905*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30917*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*30919*/   /*Scope*/ 38, /*->30958*/
/*30920*/     OPC_RecordChild0, // #0 = $Rn
/*30921*/     OPC_CheckChild0Type, MVT::i32,
/*30923*/     OPC_MoveChild, 1,
/*30925*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*30928*/     OPC_MoveChild, 0,
/*30930*/     OPC_CheckInteger, 0, 
/*30932*/     OPC_MoveParent,
/*30933*/     OPC_RecordChild1, // #1 = $ShiftedRm
/*30934*/     OPC_MoveParent,
/*30935*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30937*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30940*/     OPC_EmitInteger, MVT::i32, 14, 
/*30943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30946*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
              // Dst: (t2CMNzrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30958*/   /*Scope*/ 76|128,1/*204*/, /*->31164*/
/*30960*/     OPC_MoveChild, 0,
/*30962*/     OPC_SwitchOpcode /*3 cases */, 33,  TARGET_VAL(ISD::SUB),// ->30999
/*30966*/       OPC_MoveChild, 0,
/*30968*/       OPC_CheckInteger, 0, 
/*30970*/       OPC_MoveParent,
/*30971*/       OPC_RecordChild1, // #0 = $ShiftedRm
/*30972*/       OPC_CheckType, MVT::i32,
/*30974*/       OPC_MoveParent,
/*30975*/       OPC_RecordChild1, // #1 = $Rn
/*30976*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30978*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30981*/       OPC_EmitInteger, MVT::i32, 14, 
/*30984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPR:i32:$Rn) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->31081
/*31002*/       OPC_RecordChild0, // #0 = $Rn
/*31003*/       OPC_RecordChild1, // #1 = $imm
/*31004*/       OPC_MoveChild, 1,
/*31006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31009*/       OPC_Scope, 34, /*->31045*/ // 2 children in Scope
/*31011*/         OPC_CheckPredicate, 6, // Predicate_so_imm
/*31013*/         OPC_MoveParent,
/*31014*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*31016*/         OPC_CheckType, MVT::i32,
/*31018*/         OPC_MoveParent,
/*31019*/         OPC_MoveChild, 1,
/*31021*/         OPC_CheckInteger, 0, 
/*31023*/         OPC_MoveParent,
/*31024*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31026*/         OPC_EmitConvertToTarget, 1,
/*31028*/         OPC_EmitInteger, MVT::i32, 14, 
/*31031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31045*/       /*Scope*/ 34, /*->31080*/
/*31046*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31048*/         OPC_MoveParent,
/*31049*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*31051*/         OPC_CheckType, MVT::i32,
/*31053*/         OPC_MoveParent,
/*31054*/         OPC_MoveChild, 1,
/*31056*/         OPC_CheckInteger, 0, 
/*31058*/         OPC_MoveParent,
/*31059*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31061*/         OPC_EmitConvertToTarget, 1,
/*31063*/         OPC_EmitInteger, MVT::i32, 14, 
/*31066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31080*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->31163
/*31084*/       OPC_RecordChild0, // #0 = $Rn
/*31085*/       OPC_RecordChild1, // #1 = $imm
/*31086*/       OPC_MoveChild, 1,
/*31088*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31091*/       OPC_Scope, 34, /*->31127*/ // 2 children in Scope
/*31093*/         OPC_CheckPredicate, 6, // Predicate_so_imm
/*31095*/         OPC_MoveParent,
/*31096*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*31098*/         OPC_CheckType, MVT::i32,
/*31100*/         OPC_MoveParent,
/*31101*/         OPC_MoveChild, 1,
/*31103*/         OPC_CheckInteger, 0, 
/*31105*/         OPC_MoveParent,
/*31106*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31108*/         OPC_EmitConvertToTarget, 1,
/*31110*/         OPC_EmitInteger, MVT::i32, 14, 
/*31113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31127*/       /*Scope*/ 34, /*->31162*/
/*31128*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31130*/         OPC_MoveParent,
/*31131*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*31133*/         OPC_CheckType, MVT::i32,
/*31135*/         OPC_MoveParent,
/*31136*/         OPC_MoveChild, 1,
/*31138*/         OPC_CheckInteger, 0, 
/*31140*/         OPC_MoveParent,
/*31141*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31143*/         OPC_EmitConvertToTarget, 1,
/*31145*/         OPC_EmitInteger, MVT::i32, 14, 
/*31148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31162*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31164*/   /*Scope*/ 102, /*->31267*/
/*31165*/     OPC_RecordChild0, // #0 = $src
/*31166*/     OPC_CheckChild0Type, MVT::i32,
/*31168*/     OPC_Scope, 25, /*->31195*/ // 2 children in Scope
/*31170*/       OPC_RecordChild1, // #1 = $rhs
/*31171*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31173*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$rhs #2 #3 #4
/*31176*/       OPC_EmitInteger, MVT::i32, 14, 
/*31179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrs:i32 GPR:i32:$src, so_reg:i32:$rhs)
/*31195*/     /*Scope*/ 70, /*->31266*/
/*31196*/       OPC_MoveChild, 1,
/*31198*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31201*/       OPC_MoveChild, 0,
/*31203*/       OPC_CheckInteger, 0, 
/*31205*/       OPC_MoveParent,
/*31206*/       OPC_RecordChild1, // #1 = $imm
/*31207*/       OPC_MoveChild, 1,
/*31209*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31212*/       OPC_Scope, 25, /*->31239*/ // 2 children in Scope
/*31214*/         OPC_CheckPredicate, 6, // Predicate_so_imm
/*31216*/         OPC_MoveParent,
/*31217*/         OPC_MoveParent,
/*31218*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31220*/         OPC_EmitConvertToTarget, 1,
/*31222*/         OPC_EmitInteger, MVT::i32, 14, 
/*31225*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31228*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31239*/       /*Scope*/ 25, /*->31265*/
/*31240*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31242*/         OPC_MoveParent,
/*31243*/         OPC_MoveParent,
/*31244*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31246*/         OPC_EmitConvertToTarget, 1,
/*31248*/         OPC_EmitInteger, MVT::i32, 14, 
/*31251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31254*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31265*/       0, /*End of Scope*/
/*31266*/     0, /*End of Scope*/
/*31267*/   /*Scope*/ 76, /*->31344*/
/*31268*/     OPC_MoveChild, 0,
/*31270*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31273*/     OPC_MoveChild, 0,
/*31275*/     OPC_CheckInteger, 0, 
/*31277*/     OPC_MoveParent,
/*31278*/     OPC_RecordChild1, // #0 = $imm
/*31279*/     OPC_MoveChild, 1,
/*31281*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31284*/     OPC_Scope, 28, /*->31314*/ // 2 children in Scope
/*31286*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*31288*/       OPC_MoveParent,
/*31289*/       OPC_CheckType, MVT::i32,
/*31291*/       OPC_MoveParent,
/*31292*/       OPC_RecordChild1, // #1 = $Rn
/*31293*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31295*/       OPC_EmitConvertToTarget, 0,
/*31297*/       OPC_EmitInteger, MVT::i32, 14, 
/*31300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31314*/     /*Scope*/ 28, /*->31343*/
/*31315*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31317*/       OPC_MoveParent,
/*31318*/       OPC_CheckType, MVT::i32,
/*31320*/       OPC_MoveParent,
/*31321*/       OPC_RecordChild1, // #1 = $Rn
/*31322*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31324*/       OPC_EmitConvertToTarget, 0,
/*31326*/       OPC_EmitInteger, MVT::i32, 14, 
/*31329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (t2CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31343*/     0, /*End of Scope*/
/*31344*/   /*Scope*/ 28, /*->31373*/
/*31345*/     OPC_RecordChild0, // #0 = $rhs
/*31346*/     OPC_CheckChild0Type, MVT::i32,
/*31348*/     OPC_RecordChild1, // #1 = $src
/*31349*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31351*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$rhs #2 #3 #4
/*31354*/     OPC_EmitInteger, MVT::i32, 14, 
/*31357*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31360*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ so_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
              // Dst: (CMPrs:i32 GPR:i32:$src, so_reg:i32:$rhs)
/*31373*/   /*Scope*/ 95, /*->31469*/
/*31374*/     OPC_MoveChild, 0,
/*31376*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->31434
/*31380*/       OPC_RecordChild0, // #0 = $Rn
/*31381*/       OPC_RecordChild1, // #1 = $Rm
/*31382*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*31384*/       OPC_CheckType, MVT::i32,
/*31386*/       OPC_MoveParent,
/*31387*/       OPC_MoveChild, 1,
/*31389*/       OPC_CheckInteger, 0, 
/*31391*/       OPC_MoveParent,
/*31392*/       OPC_Scope, 19, /*->31413*/ // 2 children in Scope
/*31394*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31396*/         OPC_EmitInteger, MVT::i32, 14, 
/*31399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31413*/       /*Scope*/ 19, /*->31433*/
/*31414*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31416*/         OPC_EmitInteger, MVT::i32, 14, 
/*31419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31422*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31433*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->31468
/*31437*/       OPC_RecordChild0, // #0 = $Rn
/*31438*/       OPC_RecordChild1, // #1 = $Rm
/*31439*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*31441*/       OPC_CheckType, MVT::i32,
/*31443*/       OPC_MoveParent,
/*31444*/       OPC_MoveChild, 1,
/*31446*/       OPC_CheckInteger, 0, 
/*31448*/       OPC_MoveParent,
/*31449*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31451*/       OPC_EmitInteger, MVT::i32, 14, 
/*31454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*31469*/   /*Scope*/ 27, /*->31497*/
/*31470*/     OPC_RecordChild0, // #0 = $lhs
/*31471*/     OPC_CheckChild0Type, MVT::i32,
/*31473*/     OPC_RecordChild1, // #1 = $rhs
/*31474*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31476*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*31479*/     OPC_EmitInteger, MVT::i32, 14, 
/*31482*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31485*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*31497*/   /*Scope*/ 102, /*->31600*/
/*31498*/     OPC_MoveChild, 0,
/*31500*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->31550
/*31504*/       OPC_RecordChild0, // #0 = $lhs
/*31505*/       OPC_RecordChild1, // #1 = $rhs
/*31506*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*31508*/       OPC_CheckType, MVT::i32,
/*31510*/       OPC_MoveParent,
/*31511*/       OPC_MoveChild, 1,
/*31513*/       OPC_CheckInteger, 0, 
/*31515*/       OPC_MoveParent,
/*31516*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31518*/       OPC_EmitInteger, MVT::i32, 14, 
/*31521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31524*/       OPC_Scope, 11, /*->31537*/ // 2 children in Scope
/*31526*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31537*/       /*Scope*/ 11, /*->31549*/
/*31538*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$rhs, GPR:i32:$lhs)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31549*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->31599
/*31553*/       OPC_RecordChild0, // #0 = $lhs
/*31554*/       OPC_RecordChild1, // #1 = $rhs
/*31555*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*31557*/       OPC_CheckType, MVT::i32,
/*31559*/       OPC_MoveParent,
/*31560*/       OPC_MoveChild, 1,
/*31562*/       OPC_CheckInteger, 0, 
/*31564*/       OPC_MoveParent,
/*31565*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31567*/       OPC_EmitInteger, MVT::i32, 14, 
/*31570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31573*/       OPC_Scope, 11, /*->31586*/ // 2 children in Scope
/*31575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31586*/       /*Scope*/ 11, /*->31598*/
/*31587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$rhs, GPR:i32:$lhs)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31598*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31600*/   /*Scope*/ 105, /*->31706*/
/*31601*/     OPC_RecordChild0, // #0 = $rhs
/*31602*/     OPC_CheckChild0Type, MVT::i32,
/*31604*/     OPC_Scope, 24, /*->31630*/ // 2 children in Scope
/*31606*/       OPC_RecordChild1, // #1 = $lhs
/*31607*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31609*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*31612*/       OPC_EmitInteger, MVT::i32, 14, 
/*31615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPR:i32:$lhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*31630*/     /*Scope*/ 74, /*->31705*/
/*31631*/       OPC_MoveChild, 1,
/*31633*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31636*/       OPC_MoveChild, 0,
/*31638*/       OPC_CheckInteger, 0, 
/*31640*/       OPC_MoveParent,
/*31641*/       OPC_RecordChild1, // #1 = $Rm
/*31642*/       OPC_MoveParent,
/*31643*/       OPC_Scope, 19, /*->31664*/ // 3 children in Scope
/*31645*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31647*/         OPC_EmitInteger, MVT::i32, 14, 
/*31650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31653*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31664*/       /*Scope*/ 19, /*->31684*/
/*31665*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31667*/         OPC_EmitInteger, MVT::i32, 14, 
/*31670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31684*/       /*Scope*/ 19, /*->31704*/
/*31685*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31687*/         OPC_EmitInteger, MVT::i32, 14, 
/*31690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (sub:i32 0:i32, rGPR:i32:$rhs)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31704*/       0, /*End of Scope*/
/*31705*/     0, /*End of Scope*/
/*31706*/   /*Scope*/ 77, /*->31784*/
/*31707*/     OPC_MoveChild, 0,
/*31709*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31712*/     OPC_MoveChild, 0,
/*31714*/     OPC_CheckInteger, 0, 
/*31716*/     OPC_MoveParent,
/*31717*/     OPC_RecordChild1, // #0 = $Rm
/*31718*/     OPC_CheckType, MVT::i32,
/*31720*/     OPC_MoveParent,
/*31721*/     OPC_RecordChild1, // #1 = $Rn
/*31722*/     OPC_Scope, 19, /*->31743*/ // 3 children in Scope
/*31724*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31726*/       OPC_EmitInteger, MVT::i32, 14, 
/*31729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31743*/     /*Scope*/ 19, /*->31763*/
/*31744*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31746*/       OPC_EmitInteger, MVT::i32, 14, 
/*31749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31763*/     /*Scope*/ 19, /*->31783*/
/*31764*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31766*/       OPC_EmitInteger, MVT::i32, 14, 
/*31769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$rhs), GPR:i32:$lhs) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31783*/     0, /*End of Scope*/
/*31784*/   /*Scope*/ 93|128,1/*221*/, /*->32007*/
/*31786*/     OPC_RecordChild0, // #0 = $src
/*31787*/     OPC_CheckChild0Type, MVT::i32,
/*31789*/     OPC_RecordChild1, // #1 = $imm
/*31790*/     OPC_Scope, 10|128,1/*138*/, /*->31931*/ // 4 children in Scope
/*31793*/       OPC_MoveChild, 1,
/*31795*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31798*/       OPC_Scope, 24, /*->31824*/ // 5 children in Scope
/*31800*/         OPC_CheckPredicate, 6, // Predicate_so_imm
/*31802*/         OPC_MoveParent,
/*31803*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31805*/         OPC_EmitConvertToTarget, 1,
/*31807*/         OPC_EmitInteger, MVT::i32, 14, 
/*31810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31813*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*31824*/       /*Scope*/ 27, /*->31852*/
/*31825*/         OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*31827*/         OPC_MoveParent,
/*31828*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31830*/         OPC_EmitConvertToTarget, 1,
/*31832*/         OPC_EmitNodeXForm, 5, 2, // so_imm_neg_XFORM
/*31835*/         OPC_EmitInteger, MVT::i32, 14, 
/*31838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31841*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNzri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*31852*/       /*Scope*/ 24, /*->31877*/
/*31853*/         OPC_CheckPredicate, 42, // Predicate_imm0_255
/*31855*/         OPC_MoveParent,
/*31856*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31858*/         OPC_EmitConvertToTarget, 1,
/*31860*/         OPC_EmitInteger, MVT::i32, 14, 
/*31863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*31877*/       /*Scope*/ 24, /*->31902*/
/*31878*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31880*/         OPC_MoveParent,
/*31881*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31883*/         OPC_EmitConvertToTarget, 1,
/*31885*/         OPC_EmitInteger, MVT::i32, 14, 
/*31888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*31902*/       /*Scope*/ 27, /*->31930*/
/*31903*/         OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*31905*/         OPC_MoveParent,
/*31906*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31908*/         OPC_EmitConvertToTarget, 1,
/*31910*/         OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*31913*/         OPC_EmitInteger, MVT::i32, 14, 
/*31916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNzri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*31930*/       0, /*End of Scope*/
/*31931*/     /*Scope*/ 19, /*->31951*/
/*31932*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31934*/       OPC_EmitInteger, MVT::i32, 14, 
/*31937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*31951*/     /*Scope*/ 19, /*->31971*/
/*31952*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31954*/       OPC_EmitInteger, MVT::i32, 14, 
/*31957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31971*/     /*Scope*/ 34, /*->32006*/
/*31972*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31974*/       OPC_EmitInteger, MVT::i32, 14, 
/*31977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31980*/       OPC_Scope, 11, /*->31993*/ // 2 children in Scope
/*31982*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31993*/       /*Scope*/ 11, /*->32005*/
/*31994*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPR:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*32005*/       0, /*End of Scope*/
/*32006*/     0, /*End of Scope*/
/*32007*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 120|128,20/*2680*/,  TARGET_VAL(ISD::LOAD),// ->34692
/*32012*/   OPC_RecordMemRef,
/*32013*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*32014*/   OPC_Scope, 74|128,1/*202*/, /*->32219*/ // 5 children in Scope
/*32017*/     OPC_RecordChild1, // #1 = $addr
/*32018*/     OPC_CheckChild1Type, MVT::i32,
/*32020*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32022*/     OPC_CheckType, MVT::i32,
/*32024*/     OPC_Scope, 25, /*->32051*/ // 3 children in Scope
/*32026*/       OPC_CheckPredicate, 24, // Predicate_load
/*32028*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32030*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32033*/       OPC_EmitMergeInputChains1_0,
/*32034*/       OPC_EmitInteger, MVT::i32, 14, 
/*32037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*32051*/     /*Scope*/ 56, /*->32108*/
/*32052*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32054*/       OPC_Scope, 25, /*->32081*/ // 2 children in Scope
/*32056*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32058*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32060*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32063*/         OPC_EmitMergeInputChains1_0,
/*32064*/         OPC_EmitInteger, MVT::i32, 14, 
/*32067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*32081*/       /*Scope*/ 25, /*->32107*/
/*32082*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32084*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32086*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32089*/         OPC_EmitMergeInputChains1_0,
/*32090*/         OPC_EmitInteger, MVT::i32, 14, 
/*32093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*32107*/       0, /*End of Scope*/
/*32108*/     /*Scope*/ 109, /*->32218*/
/*32109*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32111*/       OPC_Scope, 25, /*->32138*/ // 3 children in Scope
/*32113*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32115*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32117*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32120*/         OPC_EmitMergeInputChains1_0,
/*32121*/         OPC_EmitInteger, MVT::i32, 14, 
/*32124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*32138*/       /*Scope*/ 52, /*->32191*/
/*32139*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32141*/         OPC_Scope, 23, /*->32166*/ // 2 children in Scope
/*32143*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32145*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32148*/           OPC_EmitMergeInputChains1_0,
/*32149*/           OPC_EmitInteger, MVT::i32, 14, 
/*32152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32155*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*32166*/         /*Scope*/ 23, /*->32190*/
/*32167*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32169*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*32172*/           OPC_EmitMergeInputChains1_0,
/*32173*/           OPC_EmitInteger, MVT::i32, 14, 
/*32176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32179*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*32190*/         0, /*End of Scope*/
/*32191*/       /*Scope*/ 25, /*->32217*/
/*32192*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32194*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32196*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*32199*/         OPC_EmitMergeInputChains1_0,
/*32200*/         OPC_EmitInteger, MVT::i32, 14, 
/*32203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*32217*/       0, /*End of Scope*/
/*32218*/     0, /*End of Scope*/
/*32219*/   /*Scope*/ 30, /*->32250*/
/*32220*/     OPC_MoveChild, 1,
/*32222*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*32225*/     OPC_RecordChild0, // #1 = $addr
/*32226*/     OPC_MoveChild, 0,
/*32228*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*32231*/     OPC_MoveParent,
/*32232*/     OPC_MoveParent,
/*32233*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32235*/     OPC_CheckPredicate, 24, // Predicate_load
/*32237*/     OPC_CheckType, MVT::i32,
/*32239*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*32241*/     OPC_EmitMergeInputChains1_0,
/*32242*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*32250*/   /*Scope*/ 37|128,16/*2085*/, /*->34337*/
/*32252*/     OPC_RecordChild1, // #1 = $shift
/*32253*/     OPC_CheckChild1Type, MVT::i32,
/*32255*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32257*/     OPC_CheckType, MVT::i32,
/*32259*/     OPC_Scope, 26, /*->32287*/ // 24 children in Scope
/*32261*/       OPC_CheckPredicate, 24, // Predicate_load
/*32263*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32265*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*32268*/       OPC_EmitMergeInputChains1_0,
/*32269*/       OPC_EmitInteger, MVT::i32, 14, 
/*32272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*32287*/     /*Scope*/ 58, /*->32346*/
/*32288*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32290*/       OPC_Scope, 26, /*->32318*/ // 2 children in Scope
/*32292*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32294*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32296*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*32299*/         OPC_EmitMergeInputChains1_0,
/*32300*/         OPC_EmitInteger, MVT::i32, 14, 
/*32303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*32318*/       /*Scope*/ 26, /*->32345*/
/*32319*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32321*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32323*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32326*/         OPC_EmitMergeInputChains1_0,
/*32327*/         OPC_EmitInteger, MVT::i32, 14, 
/*32330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32333*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*32345*/       0, /*End of Scope*/
/*32346*/     /*Scope*/ 58, /*->32405*/
/*32347*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32349*/       OPC_Scope, 26, /*->32377*/ // 2 children in Scope
/*32351*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32353*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32355*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32358*/         OPC_EmitMergeInputChains1_0,
/*32359*/         OPC_EmitInteger, MVT::i32, 14, 
/*32362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*32377*/       /*Scope*/ 26, /*->32404*/
/*32378*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32380*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32382*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32385*/         OPC_EmitMergeInputChains1_0,
/*32386*/         OPC_EmitInteger, MVT::i32, 14, 
/*32389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32392*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*32404*/       0, /*End of Scope*/
/*32405*/     /*Scope*/ 28, /*->32434*/
/*32406*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32408*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32410*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32412*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32415*/       OPC_EmitMergeInputChains1_0,
/*32416*/       OPC_EmitInteger, MVT::i32, 14, 
/*32419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32422*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32434*/     /*Scope*/ 85, /*->32520*/
/*32435*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32437*/       OPC_Scope, 26, /*->32465*/ // 3 children in Scope
/*32439*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32441*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32443*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32446*/         OPC_EmitMergeInputChains1_0,
/*32447*/         OPC_EmitInteger, MVT::i32, 14, 
/*32450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32465*/       /*Scope*/ 26, /*->32492*/
/*32466*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32468*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32470*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32473*/         OPC_EmitMergeInputChains1_0,
/*32474*/         OPC_EmitInteger, MVT::i32, 14, 
/*32477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32492*/       /*Scope*/ 26, /*->32519*/
/*32493*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32495*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32497*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32500*/         OPC_EmitMergeInputChains1_0,
/*32501*/         OPC_EmitInteger, MVT::i32, 14, 
/*32504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*32519*/       0, /*End of Scope*/
/*32520*/     /*Scope*/ 26, /*->32547*/
/*32521*/       OPC_CheckPredicate, 24, // Predicate_load
/*32523*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32525*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32528*/       OPC_EmitMergeInputChains1_0,
/*32529*/       OPC_EmitInteger, MVT::i32, 14, 
/*32532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32535*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*32547*/     /*Scope*/ 58, /*->32606*/
/*32548*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32550*/       OPC_Scope, 26, /*->32578*/ // 2 children in Scope
/*32552*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32554*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32556*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32559*/         OPC_EmitMergeInputChains1_0,
/*32560*/         OPC_EmitInteger, MVT::i32, 14, 
/*32563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32566*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32578*/       /*Scope*/ 26, /*->32605*/
/*32579*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32581*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32583*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32586*/         OPC_EmitMergeInputChains1_0,
/*32587*/         OPC_EmitInteger, MVT::i32, 14, 
/*32590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32593*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32605*/       0, /*End of Scope*/
/*32606*/     /*Scope*/ 58, /*->32665*/
/*32607*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32609*/       OPC_Scope, 26, /*->32637*/ // 2 children in Scope
/*32611*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32613*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32615*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32618*/         OPC_EmitMergeInputChains1_0,
/*32619*/         OPC_EmitInteger, MVT::i32, 14, 
/*32622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*32637*/       /*Scope*/ 26, /*->32664*/
/*32638*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32640*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32642*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32645*/         OPC_EmitMergeInputChains1_0,
/*32646*/         OPC_EmitInteger, MVT::i32, 14, 
/*32649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*32664*/       0, /*End of Scope*/
/*32665*/     /*Scope*/ 28, /*->32694*/
/*32666*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32668*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32670*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32672*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32675*/       OPC_EmitMergeInputChains1_0,
/*32676*/       OPC_EmitInteger, MVT::i32, 14, 
/*32679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32694*/     /*Scope*/ 85, /*->32780*/
/*32695*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32697*/       OPC_Scope, 26, /*->32725*/ // 3 children in Scope
/*32699*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32701*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32703*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32706*/         OPC_EmitMergeInputChains1_0,
/*32707*/         OPC_EmitInteger, MVT::i32, 14, 
/*32710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32713*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32725*/       /*Scope*/ 26, /*->32752*/
/*32726*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32728*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32730*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32733*/         OPC_EmitMergeInputChains1_0,
/*32734*/         OPC_EmitInteger, MVT::i32, 14, 
/*32737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32752*/       /*Scope*/ 26, /*->32779*/
/*32753*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32755*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32757*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32760*/         OPC_EmitMergeInputChains1_0,
/*32761*/         OPC_EmitInteger, MVT::i32, 14, 
/*32764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32779*/       0, /*End of Scope*/
/*32780*/     /*Scope*/ 25, /*->32806*/
/*32781*/       OPC_CheckPredicate, 24, // Predicate_load
/*32783*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32785*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32788*/       OPC_EmitMergeInputChains1_0,
/*32789*/       OPC_EmitInteger, MVT::i32, 14, 
/*32792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*32806*/     /*Scope*/ 56, /*->32863*/
/*32807*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32809*/       OPC_Scope, 25, /*->32836*/ // 2 children in Scope
/*32811*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32813*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32815*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32818*/         OPC_EmitMergeInputChains1_0,
/*32819*/         OPC_EmitInteger, MVT::i32, 14, 
/*32822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32836*/       /*Scope*/ 25, /*->32862*/
/*32837*/         OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32839*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32841*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32844*/         OPC_EmitMergeInputChains1_0,
/*32845*/         OPC_EmitInteger, MVT::i32, 14, 
/*32848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32862*/       0, /*End of Scope*/
/*32863*/     /*Scope*/ 107, /*->32971*/
/*32864*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32866*/       OPC_Scope, 25, /*->32893*/ // 3 children in Scope
/*32868*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32870*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32872*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32875*/         OPC_EmitMergeInputChains1_0,
/*32876*/         OPC_EmitInteger, MVT::i32, 14, 
/*32879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32882*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32893*/       /*Scope*/ 50, /*->32944*/
/*32894*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32896*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32898*/         OPC_Scope, 21, /*->32921*/ // 2 children in Scope
/*32900*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32903*/           OPC_EmitMergeInputChains1_0,
/*32904*/           OPC_EmitInteger, MVT::i32, 14, 
/*32907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32910*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32921*/         /*Scope*/ 21, /*->32943*/
/*32922*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32925*/           OPC_EmitMergeInputChains1_0,
/*32926*/           OPC_EmitInteger, MVT::i32, 14, 
/*32929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32932*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*32943*/         0, /*End of Scope*/
/*32944*/       /*Scope*/ 25, /*->32970*/
/*32945*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32947*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32949*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32952*/         OPC_EmitMergeInputChains1_0,
/*32953*/         OPC_EmitInteger, MVT::i32, 14, 
/*32956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*32970*/       0, /*End of Scope*/
/*32971*/     /*Scope*/ 50, /*->33022*/
/*32972*/       OPC_CheckPredicate, 24, // Predicate_load
/*32974*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32976*/       OPC_Scope, 21, /*->32999*/ // 2 children in Scope
/*32978*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*32981*/         OPC_EmitMergeInputChains1_0,
/*32982*/         OPC_EmitInteger, MVT::i32, 14, 
/*32985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*32999*/       /*Scope*/ 21, /*->33021*/
/*33000*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*33003*/         OPC_EmitMergeInputChains1_0,
/*33004*/         OPC_EmitInteger, MVT::i32, 14, 
/*33007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*33021*/       0, /*End of Scope*/
/*33022*/     /*Scope*/ 106, /*->33129*/
/*33023*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33025*/       OPC_Scope, 50, /*->33077*/ // 2 children in Scope
/*33027*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*33029*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33031*/         OPC_Scope, 21, /*->33054*/ // 2 children in Scope
/*33033*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33036*/           OPC_EmitMergeInputChains1_0,
/*33037*/           OPC_EmitInteger, MVT::i32, 14, 
/*33040*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33043*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33054*/         /*Scope*/ 21, /*->33076*/
/*33055*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33058*/           OPC_EmitMergeInputChains1_0,
/*33059*/           OPC_EmitInteger, MVT::i32, 14, 
/*33062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33065*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33076*/         0, /*End of Scope*/
/*33077*/       /*Scope*/ 50, /*->33128*/
/*33078*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*33080*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33082*/         OPC_Scope, 21, /*->33105*/ // 2 children in Scope
/*33084*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33087*/           OPC_EmitMergeInputChains1_0,
/*33088*/           OPC_EmitInteger, MVT::i32, 14, 
/*33091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*33105*/         /*Scope*/ 21, /*->33127*/
/*33106*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33109*/           OPC_EmitMergeInputChains1_0,
/*33110*/           OPC_EmitInteger, MVT::i32, 14, 
/*33113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33116*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*33127*/         0, /*End of Scope*/
/*33128*/       0, /*End of Scope*/
/*33129*/     /*Scope*/ 25, /*->33155*/
/*33130*/       OPC_CheckPredicate, 24, // Predicate_load
/*33132*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33134*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*33137*/       OPC_EmitMergeInputChains1_0,
/*33138*/       OPC_EmitInteger, MVT::i32, 14, 
/*33141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*33155*/     /*Scope*/ 52, /*->33208*/
/*33156*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33158*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*33160*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33162*/       OPC_Scope, 21, /*->33185*/ // 2 children in Scope
/*33164*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33167*/         OPC_EmitMergeInputChains1_0,
/*33168*/         OPC_EmitInteger, MVT::i32, 14, 
/*33171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33185*/       /*Scope*/ 21, /*->33207*/
/*33186*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33189*/         OPC_EmitMergeInputChains1_0,
/*33190*/         OPC_EmitInteger, MVT::i32, 14, 
/*33193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33207*/       0, /*End of Scope*/
/*33208*/     /*Scope*/ 29|128,1/*157*/, /*->33367*/
/*33210*/       OPC_CheckPredicate, 50, // Predicate_extload
/*33212*/       OPC_Scope, 50, /*->33264*/ // 3 children in Scope
/*33214*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*33216*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33218*/         OPC_Scope, 21, /*->33241*/ // 2 children in Scope
/*33220*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33223*/           OPC_EmitMergeInputChains1_0,
/*33224*/           OPC_EmitInteger, MVT::i32, 14, 
/*33227*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33230*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33241*/         /*Scope*/ 21, /*->33263*/
/*33242*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33245*/           OPC_EmitMergeInputChains1_0,
/*33246*/           OPC_EmitInteger, MVT::i32, 14, 
/*33249*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33252*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33263*/         0, /*End of Scope*/
/*33264*/       /*Scope*/ 50, /*->33315*/
/*33265*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*33267*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33269*/         OPC_Scope, 21, /*->33292*/ // 2 children in Scope
/*33271*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33274*/           OPC_EmitMergeInputChains1_0,
/*33275*/           OPC_EmitInteger, MVT::i32, 14, 
/*33278*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33281*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33292*/         /*Scope*/ 21, /*->33314*/
/*33293*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33296*/           OPC_EmitMergeInputChains1_0,
/*33297*/           OPC_EmitInteger, MVT::i32, 14, 
/*33300*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33303*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33314*/         0, /*End of Scope*/
/*33315*/       /*Scope*/ 50, /*->33366*/
/*33316*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*33318*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33320*/         OPC_Scope, 21, /*->33343*/ // 2 children in Scope
/*33322*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33325*/           OPC_EmitMergeInputChains1_0,
/*33326*/           OPC_EmitInteger, MVT::i32, 14, 
/*33329*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*33343*/         /*Scope*/ 21, /*->33365*/
/*33344*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33347*/           OPC_EmitMergeInputChains1_0,
/*33348*/           OPC_EmitInteger, MVT::i32, 14, 
/*33351*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33354*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*33365*/         0, /*End of Scope*/
/*33366*/       0, /*End of Scope*/
/*33367*/     /*Scope*/ 50, /*->33418*/
/*33368*/       OPC_CheckPredicate, 24, // Predicate_load
/*33370*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33372*/       OPC_Scope, 21, /*->33395*/ // 2 children in Scope
/*33374*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33377*/         OPC_EmitMergeInputChains1_0,
/*33378*/         OPC_EmitInteger, MVT::i32, 14, 
/*33381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*33395*/       /*Scope*/ 21, /*->33417*/
/*33396*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33399*/         OPC_EmitMergeInputChains1_0,
/*33400*/         OPC_EmitInteger, MVT::i32, 14, 
/*33403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_imm8:i32:$addr)
/*33417*/       0, /*End of Scope*/
/*33418*/     /*Scope*/ 106, /*->33525*/
/*33419*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33421*/       OPC_Scope, 50, /*->33473*/ // 2 children in Scope
/*33423*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*33425*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33427*/         OPC_Scope, 21, /*->33450*/ // 2 children in Scope
/*33429*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33432*/           OPC_EmitMergeInputChains1_0,
/*33433*/           OPC_EmitInteger, MVT::i32, 14, 
/*33436*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33439*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33450*/         /*Scope*/ 21, /*->33472*/
/*33451*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33454*/           OPC_EmitMergeInputChains1_0,
/*33455*/           OPC_EmitInteger, MVT::i32, 14, 
/*33458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33461*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*33472*/         0, /*End of Scope*/
/*33473*/       /*Scope*/ 50, /*->33524*/
/*33474*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*33476*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33478*/         OPC_Scope, 21, /*->33501*/ // 2 children in Scope
/*33480*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33483*/           OPC_EmitMergeInputChains1_0,
/*33484*/           OPC_EmitInteger, MVT::i32, 14, 
/*33487*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33490*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33501*/         /*Scope*/ 21, /*->33523*/
/*33502*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33505*/           OPC_EmitMergeInputChains1_0,
/*33506*/           OPC_EmitInteger, MVT::i32, 14, 
/*33509*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33512*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33523*/         0, /*End of Scope*/
/*33524*/       0, /*End of Scope*/
/*33525*/     /*Scope*/ 106, /*->33632*/
/*33526*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*33528*/       OPC_Scope, 50, /*->33580*/ // 2 children in Scope
/*33530*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*33532*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33534*/         OPC_Scope, 21, /*->33557*/ // 2 children in Scope
/*33536*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33539*/           OPC_EmitMergeInputChains1_0,
/*33540*/           OPC_EmitInteger, MVT::i32, 14, 
/*33543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33546*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*33557*/         /*Scope*/ 21, /*->33579*/
/*33558*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33561*/           OPC_EmitMergeInputChains1_0,
/*33562*/           OPC_EmitInteger, MVT::i32, 14, 
/*33565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_imm8:i32:$addr)
/*33579*/         0, /*End of Scope*/
/*33580*/       /*Scope*/ 50, /*->33631*/
/*33581*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*33583*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33585*/         OPC_Scope, 21, /*->33608*/ // 2 children in Scope
/*33587*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33590*/           OPC_EmitMergeInputChains1_0,
/*33591*/           OPC_EmitInteger, MVT::i32, 14, 
/*33594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33597*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*33608*/         /*Scope*/ 21, /*->33630*/
/*33609*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33612*/           OPC_EmitMergeInputChains1_0,
/*33613*/           OPC_EmitInteger, MVT::i32, 14, 
/*33616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33619*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_imm8:i32:$addr)
/*33630*/         0, /*End of Scope*/
/*33631*/       0, /*End of Scope*/
/*33632*/     /*Scope*/ 52, /*->33685*/
/*33633*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33635*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*33637*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33639*/       OPC_Scope, 21, /*->33662*/ // 2 children in Scope
/*33641*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33644*/         OPC_EmitMergeInputChains1_0,
/*33645*/         OPC_EmitInteger, MVT::i32, 14, 
/*33648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33651*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33662*/       /*Scope*/ 21, /*->33684*/
/*33663*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33666*/         OPC_EmitMergeInputChains1_0,
/*33667*/         OPC_EmitInteger, MVT::i32, 14, 
/*33670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33684*/       0, /*End of Scope*/
/*33685*/     /*Scope*/ 29|128,1/*157*/, /*->33844*/
/*33687*/       OPC_CheckPredicate, 50, // Predicate_extload
/*33689*/       OPC_Scope, 50, /*->33741*/ // 3 children in Scope
/*33691*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*33693*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33695*/         OPC_Scope, 21, /*->33718*/ // 2 children in Scope
/*33697*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33700*/           OPC_EmitMergeInputChains1_0,
/*33701*/           OPC_EmitInteger, MVT::i32, 14, 
/*33704*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33707*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33718*/         /*Scope*/ 21, /*->33740*/
/*33719*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33722*/           OPC_EmitMergeInputChains1_0,
/*33723*/           OPC_EmitInteger, MVT::i32, 14, 
/*33726*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33729*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33740*/         0, /*End of Scope*/
/*33741*/       /*Scope*/ 50, /*->33792*/
/*33742*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*33744*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33746*/         OPC_Scope, 21, /*->33769*/ // 2 children in Scope
/*33748*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33751*/           OPC_EmitMergeInputChains1_0,
/*33752*/           OPC_EmitInteger, MVT::i32, 14, 
/*33755*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33758*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33769*/         /*Scope*/ 21, /*->33791*/
/*33770*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33773*/           OPC_EmitMergeInputChains1_0,
/*33774*/           OPC_EmitInteger, MVT::i32, 14, 
/*33777*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33780*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33791*/         0, /*End of Scope*/
/*33792*/       /*Scope*/ 50, /*->33843*/
/*33793*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*33795*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33797*/         OPC_Scope, 21, /*->33820*/ // 2 children in Scope
/*33799*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33802*/           OPC_EmitMergeInputChains1_0,
/*33803*/           OPC_EmitInteger, MVT::i32, 14, 
/*33806*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33809*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33820*/         /*Scope*/ 21, /*->33842*/
/*33821*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33824*/           OPC_EmitMergeInputChains1_0,
/*33825*/           OPC_EmitInteger, MVT::i32, 14, 
/*33828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*33842*/         0, /*End of Scope*/
/*33843*/       0, /*End of Scope*/
/*33844*/     /*Scope*/ 106|128,3/*490*/, /*->34336*/
/*33846*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*33848*/       OPC_Scope, 88, /*->33938*/ // 4 children in Scope
/*33850*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*33852*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*33854*/         OPC_Scope, 40, /*->33896*/ // 2 children in Scope
/*33856*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33859*/           OPC_EmitMergeInputChains1_0,
/*33860*/           OPC_EmitInteger, MVT::i32, 14, 
/*33863*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33866*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33877*/           OPC_EmitInteger, MVT::i32, 14, 
/*33880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33883*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33893*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*33896*/         /*Scope*/ 40, /*->33937*/
/*33897*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33900*/           OPC_EmitMergeInputChains1_0,
/*33901*/           OPC_EmitInteger, MVT::i32, 14, 
/*33904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33907*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33918*/           OPC_EmitInteger, MVT::i32, 14, 
/*33921*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33924*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33934*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*33937*/         0, /*End of Scope*/
/*33938*/       /*Scope*/ 88, /*->34027*/
/*33939*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*33941*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*33943*/         OPC_Scope, 40, /*->33985*/ // 2 children in Scope
/*33945*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33948*/           OPC_EmitMergeInputChains1_0,
/*33949*/           OPC_EmitInteger, MVT::i32, 14, 
/*33952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33955*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33966*/           OPC_EmitInteger, MVT::i32, 14, 
/*33969*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33972*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33982*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*33985*/         /*Scope*/ 40, /*->34026*/
/*33986*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33989*/           OPC_EmitMergeInputChains1_0,
/*33990*/           OPC_EmitInteger, MVT::i32, 14, 
/*33993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33996*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*34007*/           OPC_EmitInteger, MVT::i32, 14, 
/*34010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34013*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*34023*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*34026*/         0, /*End of Scope*/
/*34027*/       /*Scope*/ 24|128,1/*152*/, /*->34181*/
/*34029*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*34031*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34033*/         OPC_Scope, 72, /*->34107*/ // 2 children in Scope
/*34035*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*34038*/           OPC_EmitMergeInputChains1_0,
/*34039*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34042*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34045*/           OPC_EmitInteger, MVT::i32, 14, 
/*34048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34051*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34062*/           OPC_EmitInteger, MVT::i32, 24, 
/*34065*/           OPC_EmitInteger, MVT::i32, 14, 
/*34068*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34071*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34083*/           OPC_EmitInteger, MVT::i32, 24, 
/*34086*/           OPC_EmitInteger, MVT::i32, 14, 
/*34089*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34092*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34104*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*34107*/         /*Scope*/ 72, /*->34180*/
/*34108*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*34111*/           OPC_EmitMergeInputChains1_0,
/*34112*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34115*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34118*/           OPC_EmitInteger, MVT::i32, 14, 
/*34121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34124*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34135*/           OPC_EmitInteger, MVT::i32, 24, 
/*34138*/           OPC_EmitInteger, MVT::i32, 14, 
/*34141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34144*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34156*/           OPC_EmitInteger, MVT::i32, 24, 
/*34159*/           OPC_EmitInteger, MVT::i32, 14, 
/*34162*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34165*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34177*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*34180*/         0, /*End of Scope*/
/*34181*/       /*Scope*/ 24|128,1/*152*/, /*->34335*/
/*34183*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*34185*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34187*/         OPC_Scope, 72, /*->34261*/ // 2 children in Scope
/*34189*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*34192*/           OPC_EmitMergeInputChains1_0,
/*34193*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34196*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34199*/           OPC_EmitInteger, MVT::i32, 14, 
/*34202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34205*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34216*/           OPC_EmitInteger, MVT::i32, 16, 
/*34219*/           OPC_EmitInteger, MVT::i32, 14, 
/*34222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34225*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34237*/           OPC_EmitInteger, MVT::i32, 16, 
/*34240*/           OPC_EmitInteger, MVT::i32, 14, 
/*34243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34246*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34258*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*34261*/         /*Scope*/ 72, /*->34334*/
/*34262*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*34265*/           OPC_EmitMergeInputChains1_0,
/*34266*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34269*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34272*/           OPC_EmitInteger, MVT::i32, 14, 
/*34275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34278*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34289*/           OPC_EmitInteger, MVT::i32, 16, 
/*34292*/           OPC_EmitInteger, MVT::i32, 14, 
/*34295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34298*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34310*/           OPC_EmitInteger, MVT::i32, 16, 
/*34313*/           OPC_EmitInteger, MVT::i32, 14, 
/*34316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34319*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34331*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*34334*/         0, /*End of Scope*/
/*34335*/       0, /*End of Scope*/
/*34336*/     0, /*End of Scope*/
/*34337*/   /*Scope*/ 1|128,2/*257*/, /*->34596*/
/*34339*/     OPC_MoveChild, 1,
/*34341*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*34344*/     OPC_RecordChild0, // #1 = $addr
/*34345*/     OPC_MoveChild, 0,
/*34347*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*34350*/     OPC_MoveParent,
/*34351*/     OPC_MoveParent,
/*34352*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*34354*/     OPC_CheckType, MVT::i32,
/*34356*/     OPC_Scope, 44, /*->34402*/ // 5 children in Scope
/*34358*/       OPC_CheckPredicate, 24, // Predicate_load
/*34360*/       OPC_Scope, 19, /*->34381*/ // 2 children in Scope
/*34362*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34364*/         OPC_EmitMergeInputChains1_0,
/*34365*/         OPC_EmitInteger, MVT::i32, 14, 
/*34368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*34381*/       /*Scope*/ 19, /*->34401*/
/*34382*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34384*/         OPC_EmitMergeInputChains1_0,
/*34385*/         OPC_EmitInteger, MVT::i32, 14, 
/*34388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34391*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*34401*/       0, /*End of Scope*/
/*34402*/     /*Scope*/ 48, /*->34451*/
/*34403*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*34405*/       OPC_Scope, 21, /*->34428*/ // 2 children in Scope
/*34407*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*34409*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34411*/         OPC_EmitMergeInputChains1_0,
/*34412*/         OPC_EmitInteger, MVT::i32, 14, 
/*34415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*34428*/       /*Scope*/ 21, /*->34450*/
/*34429*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*34431*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34433*/         OPC_EmitMergeInputChains1_0,
/*34434*/         OPC_EmitInteger, MVT::i32, 14, 
/*34437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34450*/       0, /*End of Scope*/
/*34451*/     /*Scope*/ 48, /*->34500*/
/*34452*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*34454*/       OPC_Scope, 21, /*->34477*/ // 2 children in Scope
/*34456*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*34458*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34460*/         OPC_EmitMergeInputChains1_0,
/*34461*/         OPC_EmitInteger, MVT::i32, 14, 
/*34464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*34477*/       /*Scope*/ 21, /*->34499*/
/*34478*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*34480*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34482*/         OPC_EmitMergeInputChains1_0,
/*34483*/         OPC_EmitInteger, MVT::i32, 14, 
/*34486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*34499*/       0, /*End of Scope*/
/*34500*/     /*Scope*/ 23, /*->34524*/
/*34501*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*34503*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*34505*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34507*/       OPC_EmitMergeInputChains1_0,
/*34508*/       OPC_EmitInteger, MVT::i32, 14, 
/*34511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34524*/     /*Scope*/ 70, /*->34595*/
/*34525*/       OPC_CheckPredicate, 50, // Predicate_extload
/*34527*/       OPC_Scope, 21, /*->34550*/ // 3 children in Scope
/*34529*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*34531*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34533*/         OPC_EmitMergeInputChains1_0,
/*34534*/         OPC_EmitInteger, MVT::i32, 14, 
/*34537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34550*/       /*Scope*/ 21, /*->34572*/
/*34551*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*34553*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34555*/         OPC_EmitMergeInputChains1_0,
/*34556*/         OPC_EmitInteger, MVT::i32, 14, 
/*34559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34572*/       /*Scope*/ 21, /*->34594*/
/*34573*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*34575*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34577*/         OPC_EmitMergeInputChains1_0,
/*34578*/         OPC_EmitInteger, MVT::i32, 14, 
/*34581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34584*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*34594*/       0, /*End of Scope*/
/*34595*/     0, /*End of Scope*/
/*34596*/   /*Scope*/ 94, /*->34691*/
/*34597*/     OPC_RecordChild1, // #1 = $addr
/*34598*/     OPC_CheckChild1Type, MVT::i32,
/*34600*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*34602*/     OPC_CheckPredicate, 24, // Predicate_load
/*34604*/     OPC_SwitchType /*3 cases */, 23,  MVT::f64,// ->34630
/*34607*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34609*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*34612*/       OPC_EmitMergeInputChains1_0,
/*34613*/       OPC_EmitInteger, MVT::i32, 14, 
/*34616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRD:f64 addrmode5:i32:$addr)
              /*SwitchType*/ 23,  MVT::f32,// ->34655
/*34632*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34634*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*34637*/       OPC_EmitMergeInputChains1_0,
/*34638*/       OPC_EmitInteger, MVT::i32, 14, 
/*34641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34644*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRS:f32 addrmode5:i32:$addr)
              /*SwitchType*/ 33,  MVT::v2f64,// ->34690
/*34657*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34659*/       OPC_EmitMergeInputChains1_0,
/*34660*/       OPC_EmitInteger, MVT::i32, 14, 
/*34663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34666*/       OPC_Scope, 10, /*->34678*/ // 2 children in Scope
/*34668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*34678*/       /*Scope*/ 10, /*->34689*/
/*34679*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQDB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQDB:v2f64 GPR:i32:$Rn)
/*34689*/       0, /*End of Scope*/
              0, // EndSwitchType
/*34691*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46|128,6/*814*/,  TARGET_VAL(ISD::XOR),// ->35510
/*34696*/   OPC_Scope, 60|128,1/*188*/, /*->34887*/ // 5 children in Scope
/*34699*/     OPC_RecordChild0, // #0 = $shift
/*34700*/     OPC_Scope, 73, /*->34775*/ // 3 children in Scope
/*34702*/       OPC_MoveChild, 1,
/*34704*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34715*/       OPC_MoveParent,
/*34716*/       OPC_CheckType, MVT::i32,
/*34718*/       OPC_Scope, 27, /*->34747*/ // 2 children in Scope
/*34720*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34722*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #1 #2 #3
/*34725*/         OPC_EmitInteger, MVT::i32, 14, 
/*34728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNs:i32 so_reg:i32:$shift)
/*34747*/       /*Scope*/ 26, /*->34774*/
/*34748*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34750*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*34753*/         OPC_EmitInteger, MVT::i32, 14, 
/*34756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34774*/       0, /*End of Scope*/
/*34775*/     /*Scope*/ 61, /*->34837*/
/*34776*/       OPC_RecordChild1, // #1 = $shift
/*34777*/       OPC_CheckType, MVT::i32,
/*34779*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34781*/       OPC_Scope, 26, /*->34809*/ // 2 children in Scope
/*34783*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*34786*/         OPC_EmitInteger, MVT::i32, 14, 
/*34789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*34809*/       /*Scope*/ 26, /*->34836*/
/*34810*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*34813*/         OPC_EmitInteger, MVT::i32, 14, 
/*34816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*34836*/       0, /*End of Scope*/
/*34837*/     /*Scope*/ 48, /*->34886*/
/*34838*/       OPC_MoveChild, 0,
/*34840*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34843*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*34845*/       OPC_MoveParent,
/*34846*/       OPC_MoveChild, 1,
/*34848*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34859*/       OPC_MoveParent,
/*34860*/       OPC_CheckType, MVT::i32,
/*34862*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34864*/       OPC_EmitConvertToTarget, 0,
/*34866*/       OPC_EmitInteger, MVT::i32, 14, 
/*34869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34886*/     0, /*End of Scope*/
/*34887*/   /*Scope*/ 49, /*->34937*/
/*34888*/     OPC_MoveChild, 0,
/*34890*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34901*/     OPC_MoveParent,
/*34902*/     OPC_RecordChild1, // #0 = $imm
/*34903*/     OPC_MoveChild, 1,
/*34905*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34908*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*34910*/     OPC_MoveParent,
/*34911*/     OPC_CheckType, MVT::i32,
/*34913*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34915*/     OPC_EmitConvertToTarget, 0,
/*34917*/     OPC_EmitInteger, MVT::i32, 14, 
/*34920*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34923*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34926*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34937*/   /*Scope*/ 28|128,3/*412*/, /*->35351*/
/*34939*/     OPC_RecordChild0, // #0 = $Rn
/*34940*/     OPC_Scope, 59, /*->35001*/ // 4 children in Scope
/*34942*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*34943*/       OPC_CheckType, MVT::i32,
/*34945*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34947*/       OPC_Scope, 25, /*->34974*/ // 2 children in Scope
/*34949*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34952*/         OPC_EmitInteger, MVT::i32, 14, 
/*34955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34974*/       /*Scope*/ 25, /*->35000*/
/*34975*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34978*/         OPC_EmitInteger, MVT::i32, 14, 
/*34981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34984*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35000*/       0, /*End of Scope*/
/*35001*/     /*Scope*/ 87, /*->35089*/
/*35002*/       OPC_MoveChild, 1,
/*35004*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35015*/       OPC_MoveParent,
/*35016*/       OPC_CheckType, MVT::i32,
/*35018*/       OPC_Scope, 22, /*->35042*/ // 3 children in Scope
/*35020*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35022*/         OPC_EmitInteger, MVT::i32, 14, 
/*35025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*35042*/       /*Scope*/ 22, /*->35065*/
/*35043*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35045*/         OPC_EmitInteger, MVT::i32, 14, 
/*35048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*35065*/       /*Scope*/ 22, /*->35088*/
/*35066*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35068*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35071*/         OPC_EmitInteger, MVT::i32, 14, 
/*35074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*35088*/       0, /*End of Scope*/
/*35089*/     /*Scope*/ 22|128,1/*150*/, /*->35241*/
/*35091*/       OPC_RecordChild1, // #1 = $imm
/*35092*/       OPC_Scope, 69, /*->35163*/ // 2 children in Scope
/*35094*/         OPC_MoveChild, 1,
/*35096*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35099*/         OPC_Scope, 30, /*->35131*/ // 2 children in Scope
/*35101*/           OPC_CheckPredicate, 6, // Predicate_so_imm
/*35103*/           OPC_MoveParent,
/*35104*/           OPC_CheckType, MVT::i32,
/*35106*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35108*/           OPC_EmitConvertToTarget, 1,
/*35110*/           OPC_EmitInteger, MVT::i32, 14, 
/*35113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35119*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35131*/         /*Scope*/ 30, /*->35162*/
/*35132*/           OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*35134*/           OPC_MoveParent,
/*35135*/           OPC_CheckType, MVT::i32,
/*35137*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35139*/           OPC_EmitConvertToTarget, 1,
/*35141*/           OPC_EmitInteger, MVT::i32, 14, 
/*35144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35147*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35150*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35162*/         0, /*End of Scope*/
/*35163*/       /*Scope*/ 76, /*->35240*/
/*35164*/         OPC_CheckType, MVT::i32,
/*35166*/         OPC_Scope, 23, /*->35191*/ // 3 children in Scope
/*35168*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35170*/           OPC_EmitInteger, MVT::i32, 14, 
/*35173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35179*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35191*/         /*Scope*/ 23, /*->35215*/
/*35192*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35194*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35197*/           OPC_EmitInteger, MVT::i32, 14, 
/*35200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*35215*/         /*Scope*/ 23, /*->35239*/
/*35216*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35218*/           OPC_EmitInteger, MVT::i32, 14, 
/*35221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35227*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35239*/         0, /*End of Scope*/
/*35240*/       0, /*End of Scope*/
/*35241*/     /*Scope*/ 108, /*->35350*/
/*35242*/       OPC_MoveChild, 1,
/*35244*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35247*/       OPC_MoveChild, 0,
/*35249*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35252*/       OPC_MoveChild, 0,
/*35254*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35257*/       OPC_MoveParent,
/*35258*/       OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*35260*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->35305
/*35263*/         OPC_MoveParent,
/*35264*/         OPC_MoveParent,
/*35265*/         OPC_CheckType, MVT::v2i32,
/*35267*/         OPC_Scope, 18, /*->35287*/ // 2 children in Scope
/*35269*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35271*/           OPC_EmitInteger, MVT::i32, 14, 
/*35274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35277*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35287*/         /*Scope*/ 16, /*->35304*/
/*35288*/           OPC_EmitInteger, MVT::i32, 14, 
/*35291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35294*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35304*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->35349
/*35307*/         OPC_MoveParent,
/*35308*/         OPC_MoveParent,
/*35309*/         OPC_CheckType, MVT::v4i32,
/*35311*/         OPC_Scope, 18, /*->35331*/ // 2 children in Scope
/*35313*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35315*/           OPC_EmitInteger, MVT::i32, 14, 
/*35318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35331*/         /*Scope*/ 16, /*->35348*/
/*35332*/           OPC_EmitInteger, MVT::i32, 14, 
/*35335*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35338*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35348*/         0, /*End of Scope*/
                0, // EndSwitchType
/*35350*/     0, /*End of Scope*/
/*35351*/   /*Scope*/ 110, /*->35462*/
/*35352*/     OPC_MoveChild, 0,
/*35354*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35357*/     OPC_MoveChild, 0,
/*35359*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35362*/     OPC_MoveChild, 0,
/*35364*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35367*/     OPC_MoveParent,
/*35368*/     OPC_CheckPredicate, 8, // Predicate_NEONimmAllOnesV
/*35370*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->35416
/*35373*/       OPC_MoveParent,
/*35374*/       OPC_MoveParent,
/*35375*/       OPC_RecordChild1, // #0 = $Vm
/*35376*/       OPC_CheckType, MVT::v2i32,
/*35378*/       OPC_Scope, 18, /*->35398*/ // 2 children in Scope
/*35380*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35382*/         OPC_EmitInteger, MVT::i32, 14, 
/*35385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35398*/       /*Scope*/ 16, /*->35415*/
/*35399*/         OPC_EmitInteger, MVT::i32, 14, 
/*35402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35415*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->35461
/*35418*/       OPC_MoveParent,
/*35419*/       OPC_MoveParent,
/*35420*/       OPC_RecordChild1, // #0 = $Vm
/*35421*/       OPC_CheckType, MVT::v4i32,
/*35423*/       OPC_Scope, 18, /*->35443*/ // 2 children in Scope
/*35425*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35427*/         OPC_EmitInteger, MVT::i32, 14, 
/*35430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35433*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35443*/       /*Scope*/ 16, /*->35460*/
/*35444*/         OPC_EmitInteger, MVT::i32, 14, 
/*35447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35460*/       0, /*End of Scope*/
              0, // EndSwitchType
/*35462*/   /*Scope*/ 46, /*->35509*/
/*35463*/     OPC_RecordChild0, // #0 = $Vn
/*35464*/     OPC_RecordChild1, // #1 = $Vm
/*35465*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->35487
/*35468*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35470*/       OPC_EmitInteger, MVT::i32, 14, 
/*35473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->35508
/*35489*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35491*/       OPC_EmitInteger, MVT::i32, 14, 
/*35494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*35509*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 92|128,4/*604*/,  TARGET_VAL(ISD::ADDE),// ->36118
/*35514*/   OPC_CaptureGlueInput,
/*35515*/   OPC_RecordChild0, // #0 = $Rn
/*35516*/   OPC_RecordChild1, // #1 = $shift
/*35517*/   OPC_Scope, 32, /*->35551*/ // 14 children in Scope
/*35519*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35521*/     OPC_CheckType, MVT::i32,
/*35523*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35525*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*35528*/     OPC_EmitInteger, MVT::i32, 14, 
/*35531*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35534*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35537*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (adde:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_adde_dead_carry>> - Complexity = 16
              // Dst: (ADCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35551*/   /*Scope*/ 21, /*->35573*/
/*35552*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35554*/     OPC_CheckType, MVT::i32,
/*35556*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35558*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*35561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (adde:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_adde_live_carry>> - Complexity = 16
              // Dst: (ADCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35573*/   /*Scope*/ 32, /*->35606*/
/*35574*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35576*/     OPC_CheckType, MVT::i32,
/*35578*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35580*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*35583*/     OPC_EmitInteger, MVT::i32, 14, 
/*35586*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35589*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35592*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (adde:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 16
              // Dst: (ADCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35606*/   /*Scope*/ 21, /*->35628*/
/*35607*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35609*/     OPC_CheckType, MVT::i32,
/*35611*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35613*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*35616*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (adde:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 16
              // Dst: (ADCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35628*/   /*Scope*/ 31, /*->35660*/
/*35629*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35631*/     OPC_CheckType, MVT::i32,
/*35633*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35635*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35638*/     OPC_EmitInteger, MVT::i32, 14, 
/*35641*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35644*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35647*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_adde_dead_carry>> - Complexity = 13
              // Dst: (t2ADCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35660*/   /*Scope*/ 32, /*->35693*/
/*35661*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35663*/     OPC_CheckType, MVT::i32,
/*35665*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35667*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35670*/     OPC_EmitInteger, MVT::i32, 14, 
/*35673*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35676*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35679*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_adde_live_carry>> - Complexity = 13
              // Dst: (t2ADCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35693*/   /*Scope*/ 31, /*->35725*/
/*35694*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35696*/     OPC_CheckType, MVT::i32,
/*35698*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35700*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35703*/     OPC_EmitInteger, MVT::i32, 14, 
/*35706*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35709*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35712*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 13
              // Dst: (t2ADCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35725*/   /*Scope*/ 32, /*->35758*/
/*35726*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35728*/     OPC_CheckType, MVT::i32,
/*35730*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35732*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35735*/     OPC_EmitInteger, MVT::i32, 14, 
/*35738*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35744*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 13
              // Dst: (t2ADCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35758*/   /*Scope*/ 101|128,1/*229*/, /*->35989*/
/*35760*/     OPC_MoveChild, 1,
/*35762*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35765*/     OPC_Scope, 52, /*->35819*/ // 5 children in Scope
/*35767*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*35769*/       OPC_MoveParent,
/*35770*/       OPC_CheckType, MVT::i32,
/*35772*/       OPC_Scope, 27, /*->35801*/ // 2 children in Scope
/*35774*/         OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35776*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35778*/         OPC_EmitConvertToTarget, 1,
/*35780*/         OPC_EmitInteger, MVT::i32, 14, 
/*35783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35786*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                  // Dst: (ADCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35801*/       /*Scope*/ 16, /*->35818*/
/*35802*/         OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35804*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35806*/         OPC_EmitConvertToTarget, 1,
/*35808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (adde:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                  // Dst: (ADCSSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35818*/       0, /*End of Scope*/
/*35819*/     /*Scope*/ 64, /*->35884*/
/*35820*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*35822*/       OPC_MoveParent,
/*35823*/       OPC_CheckType, MVT::i32,
/*35825*/       OPC_Scope, 27, /*->35854*/ // 2 children in Scope
/*35827*/         OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35829*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35831*/         OPC_EmitConvertToTarget, 1,
/*35833*/         OPC_EmitInteger, MVT::i32, 14, 
/*35836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                  // Dst: (t2ADCri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35854*/       /*Scope*/ 28, /*->35883*/
/*35855*/         OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35857*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35859*/         OPC_EmitConvertToTarget, 1,
/*35861*/         OPC_EmitInteger, MVT::i32, 14, 
/*35864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                  // Dst: (t2ADCSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35883*/       0, /*End of Scope*/
/*35884*/     /*Scope*/ 34, /*->35919*/
/*35885*/       OPC_CheckPredicate, 56, // Predicate_imm0_255_not
/*35887*/       OPC_MoveParent,
/*35888*/       OPC_CheckType, MVT::i32,
/*35890*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35892*/       OPC_EmitConvertToTarget, 1,
/*35894*/       OPC_EmitNodeXForm, 12, 2, // imm_comp_XFORM
/*35897*/       OPC_EmitInteger, MVT::i32, 14, 
/*35900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SBCSri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*35919*/     /*Scope*/ 33, /*->35953*/
/*35920*/       OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*35922*/       OPC_MoveParent,
/*35923*/       OPC_CheckType, MVT::i32,
/*35925*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35927*/       OPC_EmitConvertToTarget, 1,
/*35929*/       OPC_EmitNodeXForm, 11, 2, // so_imm_not_XFORM
/*35932*/       OPC_EmitInteger, MVT::i32, 14, 
/*35935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                // Dst: (SBCri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*35953*/     /*Scope*/ 34, /*->35988*/
/*35954*/       OPC_CheckPredicate, 7, // Predicate_t2_so_imm_not
/*35956*/       OPC_MoveParent,
/*35957*/       OPC_CheckType, MVT::i32,
/*35959*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35961*/       OPC_EmitConvertToTarget, 1,
/*35963*/       OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*35966*/       OPC_EmitInteger, MVT::i32, 14, 
/*35969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SBCSri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*35988*/     0, /*End of Scope*/
/*35989*/   /*Scope*/ 27, /*->36017*/
/*35990*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35992*/     OPC_CheckType, MVT::i32,
/*35994*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35996*/     OPC_EmitInteger, MVT::i32, 14, 
/*35999*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36002*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36005*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_adde_dead_carry>> - Complexity = 4
              // Dst: (ADCrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36017*/   /*Scope*/ 16, /*->36034*/
/*36018*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*36020*/     OPC_CheckType, MVT::i32,
/*36022*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36024*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_adde_live_carry>> - Complexity = 4
              // Dst: (ADCSSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36034*/   /*Scope*/ 27, /*->36062*/
/*36035*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*36037*/     OPC_CheckType, MVT::i32,
/*36039*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36041*/     OPC_EmitInteger, MVT::i32, 14, 
/*36044*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36047*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36050*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_adde_dead_carry>> - Complexity = 4
              // Dst: (t2ADCrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36062*/   /*Scope*/ 28, /*->36091*/
/*36063*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*36065*/     OPC_CheckType, MVT::i32,
/*36067*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36069*/     OPC_EmitInteger, MVT::i32, 14, 
/*36072*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36075*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36078*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_adde_live_carry>> - Complexity = 4
              // Dst: (t2ADCSrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36091*/   /*Scope*/ 25, /*->36117*/
/*36092*/     OPC_CheckType, MVT::i32,
/*36094*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36096*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36099*/     OPC_EmitInteger, MVT::i32, 14, 
/*36102*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36105*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36117*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 107|128,3/*491*/,  TARGET_VAL(ISD::SUBE),// ->36613
/*36122*/   OPC_CaptureGlueInput,
/*36123*/   OPC_RecordChild0, // #0 = $Rn
/*36124*/   OPC_Scope, 101|128,1/*229*/, /*->36356*/ // 3 children in Scope
/*36127*/     OPC_RecordChild1, // #1 = $shift
/*36128*/     OPC_Scope, 32, /*->36162*/ // 5 children in Scope
/*36130*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36132*/       OPC_CheckType, MVT::i32,
/*36134*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36136*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36139*/       OPC_EmitInteger, MVT::i32, 14, 
/*36142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36145*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36148*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (sube:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                // Dst: (SBCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36162*/     /*Scope*/ 21, /*->36184*/
/*36163*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36165*/       OPC_CheckType, MVT::i32,
/*36167*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36169*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_sube_live_carry>> - Complexity = 16
                // Dst: (SBCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36184*/     /*Scope*/ 79, /*->36264*/
/*36185*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36187*/       OPC_CheckType, MVT::i32,
/*36189*/       OPC_Scope, 44, /*->36235*/ // 2 children in Scope
/*36191*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36193*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*36196*/         OPC_Scope, 23, /*->36221*/ // 2 children in Scope
/*36198*/           OPC_EmitInteger, MVT::i32, 14, 
/*36201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sube:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36221*/         /*Scope*/ 12, /*->36234*/
/*36222*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (sube:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36234*/         0, /*End of Scope*/
/*36235*/       /*Scope*/ 27, /*->36263*/
/*36236*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36238*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36241*/         OPC_EmitInteger, MVT::i32, 14, 
/*36244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sube:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_sube_dead_carry>> - Complexity = 13
                  // Dst: (t2SBCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36263*/       0, /*End of Scope*/
/*36264*/     /*Scope*/ 32, /*->36297*/
/*36265*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36267*/       OPC_CheckType, MVT::i32,
/*36269*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36271*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36274*/       OPC_EmitInteger, MVT::i32, 14, 
/*36277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (sube:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_sube_live_carry>> - Complexity = 13
                // Dst: (t2SBCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36297*/     /*Scope*/ 57, /*->36355*/
/*36298*/       OPC_MoveChild, 1,
/*36300*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36303*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*36305*/       OPC_MoveParent,
/*36306*/       OPC_CheckType, MVT::i32,
/*36308*/       OPC_Scope, 27, /*->36337*/ // 2 children in Scope
/*36310*/         OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36312*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36314*/         OPC_EmitConvertToTarget, 1,
/*36316*/         OPC_EmitInteger, MVT::i32, 14, 
/*36319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                  // Dst: (SBCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36337*/       /*Scope*/ 16, /*->36354*/
/*36338*/         OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36340*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36342*/         OPC_EmitConvertToTarget, 1,
/*36344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (sube:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_sube_live_carry>> - Complexity = 8
                  // Dst: (SBCSSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36354*/       0, /*End of Scope*/
/*36355*/     0, /*End of Scope*/
/*36356*/   /*Scope*/ 52, /*->36409*/
/*36357*/     OPC_MoveChild, 0,
/*36359*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36362*/     OPC_CheckPredicate, 6, // Predicate_so_imm
/*36364*/     OPC_MoveParent,
/*36365*/     OPC_RecordChild1, // #1 = $Rn
/*36366*/     OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36368*/     OPC_CheckType, MVT::i32,
/*36370*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36372*/     OPC_EmitConvertToTarget, 0,
/*36374*/     OPC_Scope, 21, /*->36397*/ // 2 children in Scope
/*36376*/       OPC_EmitInteger, MVT::i32, 14, 
/*36379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (RSCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36397*/     /*Scope*/ 10, /*->36408*/
/*36398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (RSCSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36408*/     0, /*End of Scope*/
/*36409*/   /*Scope*/ 73|128,1/*201*/, /*->36612*/
/*36411*/     OPC_RecordChild1, // #1 = $imm
/*36412*/     OPC_Scope, 69, /*->36483*/ // 6 children in Scope
/*36414*/       OPC_MoveChild, 1,
/*36416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36419*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*36421*/       OPC_MoveParent,
/*36422*/       OPC_CheckType, MVT::i32,
/*36424*/       OPC_Scope, 27, /*->36453*/ // 2 children in Scope
/*36426*/         OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36428*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36430*/         OPC_EmitConvertToTarget, 1,
/*36432*/         OPC_EmitInteger, MVT::i32, 14, 
/*36435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                  // Dst: (t2SBCri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36453*/       /*Scope*/ 28, /*->36482*/
/*36454*/         OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36456*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36458*/         OPC_EmitConvertToTarget, 1,
/*36460*/         OPC_EmitInteger, MVT::i32, 14, 
/*36463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36469*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_sube_live_carry>> - Complexity = 8
                  // Dst: (t2SBCSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36482*/       0, /*End of Scope*/
/*36483*/     /*Scope*/ 27, /*->36511*/
/*36484*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36486*/       OPC_CheckType, MVT::i32,
/*36488*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36490*/       OPC_EmitInteger, MVT::i32, 14, 
/*36493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36496*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36499*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                // Dst: (SBCrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36511*/     /*Scope*/ 16, /*->36528*/
/*36512*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36514*/       OPC_CheckType, MVT::i32,
/*36516*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36518*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_sube_live_carry>> - Complexity = 4
                // Dst: (SBCSSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36528*/     /*Scope*/ 27, /*->36556*/
/*36529*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36531*/       OPC_CheckType, MVT::i32,
/*36533*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36535*/       OPC_EmitInteger, MVT::i32, 14, 
/*36538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36544*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                // Dst: (t2SBCrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36556*/     /*Scope*/ 28, /*->36585*/
/*36557*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36559*/       OPC_CheckType, MVT::i32,
/*36561*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36563*/       OPC_EmitInteger, MVT::i32, 14, 
/*36566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_sube_live_carry>> - Complexity = 4
                // Dst: (t2SBCSrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36585*/     /*Scope*/ 25, /*->36611*/
/*36586*/       OPC_CheckType, MVT::i32,
/*36588*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36590*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36593*/       OPC_EmitInteger, MVT::i32, 14, 
/*36596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36611*/     0, /*End of Scope*/
/*36612*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->36735
/*36616*/   OPC_Scope, 67, /*->36685*/ // 2 children in Scope
/*36618*/     OPC_MoveChild, 0,
/*36620*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*36623*/     OPC_RecordMemRef,
/*36624*/     OPC_RecordNode, // #0 = 'ld' chained node
/*36625*/     OPC_CheckFoldableChainNode,
/*36626*/     OPC_MoveChild, 1,
/*36628*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*36631*/     OPC_RecordChild0, // #1 = $addr
/*36632*/     OPC_MoveChild, 0,
/*36634*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*36637*/     OPC_MoveParent,
/*36638*/     OPC_MoveParent,
/*36639*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*36641*/     OPC_CheckPredicate, 24, // Predicate_load
/*36643*/     OPC_MoveParent,
/*36644*/     OPC_RecordChild1, // #2 = $cp
/*36645*/     OPC_MoveChild, 1,
/*36647*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36650*/     OPC_MoveParent,
/*36651*/     OPC_CheckType, MVT::i32,
/*36653*/     OPC_Scope, 14, /*->36669*/ // 2 children in Scope
/*36655*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36657*/       OPC_EmitMergeInputChains1_0,
/*36658*/       OPC_EmitConvertToTarget, 2,
/*36660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36669*/     /*Scope*/ 14, /*->36684*/
/*36670*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36672*/       OPC_EmitMergeInputChains1_0,
/*36673*/       OPC_EmitConvertToTarget, 2,
/*36675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36684*/     0, /*End of Scope*/
/*36685*/   /*Scope*/ 48, /*->36734*/
/*36686*/     OPC_RecordChild0, // #0 = $a
/*36687*/     OPC_RecordChild1, // #1 = $cp
/*36688*/     OPC_MoveChild, 1,
/*36690*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36693*/     OPC_MoveParent,
/*36694*/     OPC_CheckType, MVT::i32,
/*36696*/     OPC_Scope, 21, /*->36719*/ // 2 children in Scope
/*36698*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36700*/       OPC_EmitConvertToTarget, 1,
/*36702*/       OPC_EmitInteger, MVT::i32, 14, 
/*36705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*36719*/     /*Scope*/ 13, /*->36733*/
/*36720*/       OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*36722*/       OPC_EmitConvertToTarget, 1,
/*36724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*36733*/     0, /*End of Scope*/
/*36734*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->36808
/*36738*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*36739*/   OPC_RecordChild1, // #1 = $cc
/*36740*/   OPC_MoveChild, 1,
/*36742*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36745*/   OPC_MoveParent,
/*36746*/   OPC_RecordChild2, // #2 = $lhs1
/*36747*/   OPC_RecordChild3, // #3 = $lhs2
/*36748*/   OPC_Scope, 31, /*->36781*/ // 2 children in Scope
/*36750*/     OPC_MoveChild, 4,
/*36752*/     OPC_CheckInteger, 0, 
/*36754*/     OPC_MoveParent,
/*36755*/     OPC_MoveChild, 5,
/*36757*/     OPC_CheckInteger, 0, 
/*36759*/     OPC_MoveParent,
/*36760*/     OPC_RecordChild6, // #4 = $dst
/*36761*/     OPC_MoveChild, 6,
/*36763*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*36766*/     OPC_MoveParent,
/*36767*/     OPC_EmitMergeInputChains1_0,
/*36768*/     OPC_EmitConvertToTarget, 1,
/*36770*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*36781*/   /*Scope*/ 25, /*->36807*/
/*36782*/     OPC_RecordChild4, // #4 = $rhs1
/*36783*/     OPC_RecordChild5, // #5 = $rhs2
/*36784*/     OPC_RecordChild6, // #6 = $dst
/*36785*/     OPC_MoveChild, 6,
/*36787*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*36790*/     OPC_MoveParent,
/*36791*/     OPC_EmitMergeInputChains1_0,
/*36792*/     OPC_EmitConvertToTarget, 1,
/*36794*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*36807*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 109|128,18/*2413*/,  TARGET_VAL(ISD::SUB),// ->39225
/*36812*/   OPC_Scope, 122, /*->36936*/ // 7 children in Scope
/*36814*/     OPC_RecordChild0, // #0 = $Rn
/*36815*/     OPC_RecordChild1, // #1 = $shift
/*36816*/     OPC_CheckType, MVT::i32,
/*36818*/     OPC_Scope, 58, /*->36878*/ // 2 children in Scope
/*36820*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36822*/       OPC_Scope, 26, /*->36850*/ // 2 children in Scope
/*36824*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36827*/         OPC_EmitInteger, MVT::i32, 14, 
/*36830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36836*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36850*/       /*Scope*/ 26, /*->36877*/
/*36851*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*36854*/         OPC_EmitInteger, MVT::i32, 14, 
/*36857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36863*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36877*/       0, /*End of Scope*/
/*36878*/     /*Scope*/ 56, /*->36935*/
/*36879*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36881*/       OPC_Scope, 25, /*->36908*/ // 2 children in Scope
/*36883*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36886*/         OPC_EmitInteger, MVT::i32, 14, 
/*36889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36908*/       /*Scope*/ 25, /*->36934*/
/*36909*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36912*/         OPC_EmitInteger, MVT::i32, 14, 
/*36915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36934*/       0, /*End of Scope*/
/*36935*/     0, /*End of Scope*/
/*36936*/   /*Scope*/ 30, /*->36967*/
/*36937*/     OPC_MoveChild, 0,
/*36939*/     OPC_CheckInteger, 0, 
/*36941*/     OPC_MoveParent,
/*36942*/     OPC_RecordChild1, // #0 = $Rn
/*36943*/     OPC_CheckType, MVT::i32,
/*36945*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36947*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36950*/     OPC_EmitInteger, MVT::i32, 14, 
/*36953*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36956*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
              // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*36967*/   /*Scope*/ 112|128,2/*368*/, /*->37337*/
/*36969*/     OPC_RecordChild0, // #0 = $Rn
/*36970*/     OPC_Scope, 36, /*->37008*/ // 6 children in Scope
/*36972*/       OPC_RecordChild1, // #1 = $imm
/*36973*/       OPC_MoveChild, 1,
/*36975*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36978*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*36980*/       OPC_MoveParent,
/*36981*/       OPC_CheckType, MVT::i32,
/*36983*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36985*/       OPC_EmitConvertToTarget, 1,
/*36987*/       OPC_EmitInteger, MVT::i32, 14, 
/*36990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37008*/     /*Scope*/ 36, /*->37045*/
/*37009*/       OPC_MoveChild, 0,
/*37011*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37014*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*37016*/       OPC_MoveParent,
/*37017*/       OPC_RecordChild1, // #1 = $Rn
/*37018*/       OPC_CheckType, MVT::i32,
/*37020*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*37022*/       OPC_EmitConvertToTarget, 0,
/*37024*/       OPC_EmitInteger, MVT::i32, 14, 
/*37027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37045*/     /*Scope*/ 66, /*->37112*/
/*37046*/       OPC_RecordChild1, // #1 = $imm
/*37047*/       OPC_MoveChild, 1,
/*37049*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37052*/       OPC_Scope, 30, /*->37084*/ // 2 children in Scope
/*37054*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*37056*/         OPC_MoveParent,
/*37057*/         OPC_CheckType, MVT::i32,
/*37059*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*37061*/         OPC_EmitConvertToTarget, 1,
/*37063*/         OPC_EmitInteger, MVT::i32, 14, 
/*37066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37084*/       /*Scope*/ 26, /*->37111*/
/*37085*/         OPC_CheckPredicate, 17, // Predicate_imm0_4095
/*37087*/         OPC_MoveParent,
/*37088*/         OPC_CheckType, MVT::i32,
/*37090*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*37092*/         OPC_EmitConvertToTarget, 1,
/*37094*/         OPC_EmitInteger, MVT::i32, 14, 
/*37097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37111*/       0, /*End of Scope*/
/*37112*/     /*Scope*/ 36, /*->37149*/
/*37113*/       OPC_MoveChild, 0,
/*37115*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37118*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*37120*/       OPC_MoveParent,
/*37121*/       OPC_RecordChild1, // #1 = $Rn
/*37122*/       OPC_CheckType, MVT::i32,
/*37124*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*37126*/       OPC_EmitConvertToTarget, 0,
/*37128*/       OPC_EmitInteger, MVT::i32, 14, 
/*37131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37149*/     /*Scope*/ 108, /*->37258*/
/*37150*/       OPC_MoveChild, 1,
/*37152*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->37205
/*37156*/         OPC_RecordChild0, // #1 = $Rn
/*37157*/         OPC_RecordChild1, // #2 = $Rm
/*37158*/         OPC_MoveParent,
/*37159*/         OPC_CheckType, MVT::i32,
/*37161*/         OPC_Scope, 20, /*->37183*/ // 2 children in Scope
/*37163*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*37165*/           OPC_EmitInteger, MVT::i32, 14, 
/*37168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37171*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*37183*/         /*Scope*/ 20, /*->37204*/
/*37184*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*37186*/           OPC_EmitInteger, MVT::i32, 14, 
/*37189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37192*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*37204*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->37257
/*37208*/         OPC_RecordChild0, // #1 = $Rn
/*37209*/         OPC_RecordChild1, // #2 = $Rm
/*37210*/         OPC_MoveParent,
/*37211*/         OPC_CheckType, MVT::i32,
/*37213*/         OPC_Scope, 20, /*->37235*/ // 2 children in Scope
/*37215*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*37217*/           OPC_EmitInteger, MVT::i32, 14, 
/*37220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*37235*/         /*Scope*/ 20, /*->37256*/
/*37236*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*37238*/           OPC_EmitInteger, MVT::i32, 14, 
/*37241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*37256*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*37258*/     /*Scope*/ 77, /*->37336*/
/*37259*/       OPC_RecordChild1, // #1 = $Rm
/*37260*/       OPC_CheckType, MVT::i32,
/*37262*/       OPC_Scope, 23, /*->37287*/ // 3 children in Scope
/*37264*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*37266*/         OPC_EmitInteger, MVT::i32, 14, 
/*37269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37275*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37287*/       /*Scope*/ 23, /*->37311*/
/*37288*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37290*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37293*/         OPC_EmitInteger, MVT::i32, 14, 
/*37296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*37311*/       /*Scope*/ 23, /*->37335*/
/*37312*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*37314*/         OPC_EmitInteger, MVT::i32, 14, 
/*37317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37323*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*37335*/       0, /*End of Scope*/
/*37336*/     0, /*End of Scope*/
/*37337*/   /*Scope*/ 66|128,1/*194*/, /*->37533*/
/*37339*/     OPC_MoveChild, 0,
/*37341*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37344*/     OPC_MoveChild, 0,
/*37346*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37349*/     OPC_MoveChild, 0,
/*37351*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37354*/     OPC_MoveParent,
/*37355*/     OPC_CheckPredicate, 59, // Predicate_NEONimmAllZerosV
/*37357*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->37445
/*37360*/       OPC_MoveParent,
/*37361*/       OPC_MoveParent,
/*37362*/       OPC_RecordChild1, // #0 = $Vm
/*37363*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->37404
/*37366*/         OPC_Scope, 18, /*->37386*/ // 2 children in Scope
/*37368*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37370*/           OPC_EmitInteger, MVT::i32, 14, 
/*37373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37376*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*37386*/         /*Scope*/ 16, /*->37403*/
/*37387*/           OPC_EmitInteger, MVT::i32, 14, 
/*37390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37393*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*37403*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->37444
/*37406*/         OPC_Scope, 18, /*->37426*/ // 2 children in Scope
/*37408*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37410*/           OPC_EmitInteger, MVT::i32, 14, 
/*37413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*37426*/         /*Scope*/ 16, /*->37443*/
/*37427*/           OPC_EmitInteger, MVT::i32, 14, 
/*37430*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37433*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*37443*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->37532
/*37447*/       OPC_MoveParent,
/*37448*/       OPC_MoveParent,
/*37449*/       OPC_RecordChild1, // #0 = $Vm
/*37450*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->37491
/*37453*/         OPC_Scope, 18, /*->37473*/ // 2 children in Scope
/*37455*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37457*/           OPC_EmitInteger, MVT::i32, 14, 
/*37460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37463*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*37473*/         /*Scope*/ 16, /*->37490*/
/*37474*/           OPC_EmitInteger, MVT::i32, 14, 
/*37477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37480*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*37490*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->37531
/*37493*/         OPC_Scope, 18, /*->37513*/ // 2 children in Scope
/*37495*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37497*/           OPC_EmitInteger, MVT::i32, 14, 
/*37500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37503*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*37513*/         /*Scope*/ 16, /*->37530*/
/*37514*/           OPC_EmitInteger, MVT::i32, 14, 
/*37517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37520*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*37530*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*37533*/   /*Scope*/ 71|128,5/*711*/, /*->38246*/
/*37535*/     OPC_RecordChild0, // #0 = $src1
/*37536*/     OPC_MoveChild, 1,
/*37538*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->38053
/*37543*/       OPC_Scope, 9|128,1/*137*/, /*->37683*/ // 4 children in Scope
/*37546*/         OPC_RecordChild0, // #1 = $Vn
/*37547*/         OPC_MoveChild, 1,
/*37549*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37552*/         OPC_RecordChild0, // #2 = $Vm
/*37553*/         OPC_Scope, 63, /*->37618*/ // 2 children in Scope
/*37555*/           OPC_CheckChild0Type, MVT::v4i16,
/*37557*/           OPC_RecordChild1, // #3 = $lane
/*37558*/           OPC_MoveChild, 1,
/*37560*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37563*/           OPC_MoveParent,
/*37564*/           OPC_MoveParent,
/*37565*/           OPC_MoveParent,
/*37566*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37592
/*37569*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37571*/             OPC_EmitConvertToTarget, 3,
/*37573*/             OPC_EmitInteger, MVT::i32, 14, 
/*37576*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37579*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->37617
/*37594*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37596*/             OPC_EmitConvertToTarget, 3,
/*37598*/             OPC_EmitInteger, MVT::i32, 14, 
/*37601*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37604*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37618*/         /*Scope*/ 63, /*->37682*/
/*37619*/           OPC_CheckChild0Type, MVT::v2i32,
/*37621*/           OPC_RecordChild1, // #3 = $lane
/*37622*/           OPC_MoveChild, 1,
/*37624*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37627*/           OPC_MoveParent,
/*37628*/           OPC_MoveParent,
/*37629*/           OPC_MoveParent,
/*37630*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37656
/*37633*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37635*/             OPC_EmitConvertToTarget, 3,
/*37637*/             OPC_EmitInteger, MVT::i32, 14, 
/*37640*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37643*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->37681
/*37658*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37660*/             OPC_EmitConvertToTarget, 3,
/*37662*/             OPC_EmitInteger, MVT::i32, 14, 
/*37665*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37668*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37682*/         0, /*End of Scope*/
/*37683*/       /*Scope*/ 10|128,1/*138*/, /*->37823*/
/*37685*/         OPC_MoveChild, 0,
/*37687*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37690*/         OPC_RecordChild0, // #1 = $Vm
/*37691*/         OPC_Scope, 64, /*->37757*/ // 2 children in Scope
/*37693*/           OPC_CheckChild0Type, MVT::v4i16,
/*37695*/           OPC_RecordChild1, // #2 = $lane
/*37696*/           OPC_MoveChild, 1,
/*37698*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37701*/           OPC_MoveParent,
/*37702*/           OPC_MoveParent,
/*37703*/           OPC_RecordChild1, // #3 = $Vn
/*37704*/           OPC_MoveParent,
/*37705*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37731
/*37708*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37710*/             OPC_EmitConvertToTarget, 2,
/*37712*/             OPC_EmitInteger, MVT::i32, 14, 
/*37715*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37718*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->37756
/*37733*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37735*/             OPC_EmitConvertToTarget, 2,
/*37737*/             OPC_EmitInteger, MVT::i32, 14, 
/*37740*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37743*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37757*/         /*Scope*/ 64, /*->37822*/
/*37758*/           OPC_CheckChild0Type, MVT::v2i32,
/*37760*/           OPC_RecordChild1, // #2 = $lane
/*37761*/           OPC_MoveChild, 1,
/*37763*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37766*/           OPC_MoveParent,
/*37767*/           OPC_MoveParent,
/*37768*/           OPC_RecordChild1, // #3 = $Vn
/*37769*/           OPC_MoveParent,
/*37770*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37796
/*37773*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37775*/             OPC_EmitConvertToTarget, 2,
/*37777*/             OPC_EmitInteger, MVT::i32, 14, 
/*37780*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37783*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->37821
/*37798*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37800*/             OPC_EmitConvertToTarget, 2,
/*37802*/             OPC_EmitInteger, MVT::i32, 14, 
/*37805*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37808*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37822*/         0, /*End of Scope*/
/*37823*/       /*Scope*/ 113, /*->37937*/
/*37824*/         OPC_RecordChild0, // #1 = $src2
/*37825*/         OPC_MoveChild, 1,
/*37827*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37830*/         OPC_RecordChild0, // #2 = $src3
/*37831*/         OPC_Scope, 51, /*->37884*/ // 2 children in Scope
/*37833*/           OPC_CheckChild0Type, MVT::v8i16,
/*37835*/           OPC_RecordChild1, // #3 = $lane
/*37836*/           OPC_MoveChild, 1,
/*37838*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37841*/           OPC_MoveParent,
/*37842*/           OPC_MoveParent,
/*37843*/           OPC_MoveParent,
/*37844*/           OPC_CheckType, MVT::v8i16,
/*37846*/           OPC_EmitConvertToTarget, 3,
/*37848*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i16_reg
/*37851*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*37860*/           OPC_EmitConvertToTarget, 3,
/*37862*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i16_lane
/*37865*/           OPC_EmitInteger, MVT::i32, 14, 
/*37868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37871*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37884*/         /*Scope*/ 51, /*->37936*/
/*37885*/           OPC_CheckChild0Type, MVT::v4i32,
/*37887*/           OPC_RecordChild1, // #3 = $lane
/*37888*/           OPC_MoveChild, 1,
/*37890*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37893*/           OPC_MoveParent,
/*37894*/           OPC_MoveParent,
/*37895*/           OPC_MoveParent,
/*37896*/           OPC_CheckType, MVT::v4i32,
/*37898*/           OPC_EmitConvertToTarget, 3,
/*37900*/           OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*37903*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*37912*/           OPC_EmitConvertToTarget, 3,
/*37914*/           OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*37917*/           OPC_EmitInteger, MVT::i32, 14, 
/*37920*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37923*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37936*/         0, /*End of Scope*/
/*37937*/       /*Scope*/ 114, /*->38052*/
/*37938*/         OPC_MoveChild, 0,
/*37940*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37943*/         OPC_RecordChild0, // #1 = $src3
/*37944*/         OPC_Scope, 52, /*->37998*/ // 2 children in Scope
/*37946*/           OPC_CheckChild0Type, MVT::v8i16,
/*37948*/           OPC_RecordChild1, // #2 = $lane
/*37949*/           OPC_MoveChild, 1,
/*37951*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37954*/           OPC_MoveParent,
/*37955*/           OPC_MoveParent,
/*37956*/           OPC_RecordChild1, // #3 = $src2
/*37957*/           OPC_MoveParent,
/*37958*/           OPC_CheckType, MVT::v8i16,
/*37960*/           OPC_EmitConvertToTarget, 2,
/*37962*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i16_reg
/*37965*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*37974*/           OPC_EmitConvertToTarget, 2,
/*37976*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i16_lane
/*37979*/           OPC_EmitInteger, MVT::i32, 14, 
/*37982*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37985*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37998*/         /*Scope*/ 52, /*->38051*/
/*37999*/           OPC_CheckChild0Type, MVT::v4i32,
/*38001*/           OPC_RecordChild1, // #2 = $lane
/*38002*/           OPC_MoveChild, 1,
/*38004*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38007*/           OPC_MoveParent,
/*38008*/           OPC_MoveParent,
/*38009*/           OPC_RecordChild1, // #3 = $src2
/*38010*/           OPC_MoveParent,
/*38011*/           OPC_CheckType, MVT::v4i32,
/*38013*/           OPC_EmitConvertToTarget, 2,
/*38015*/           OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*38018*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*38027*/           OPC_EmitConvertToTarget, 2,
/*38029*/           OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*38032*/           OPC_EmitInteger, MVT::i32, 14, 
/*38035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38038*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*38051*/         0, /*End of Scope*/
/*38052*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->38149
/*38056*/       OPC_RecordChild0, // #1 = $Vn
/*38057*/       OPC_Scope, 44, /*->38103*/ // 2 children in Scope
/*38059*/         OPC_CheckChild0Type, MVT::v4i16,
/*38061*/         OPC_MoveChild, 1,
/*38063*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38066*/         OPC_RecordChild0, // #2 = $Vm
/*38067*/         OPC_CheckChild0Type, MVT::v4i16,
/*38069*/         OPC_RecordChild1, // #3 = $lane
/*38070*/         OPC_MoveChild, 1,
/*38072*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38075*/         OPC_MoveParent,
/*38076*/         OPC_MoveParent,
/*38077*/         OPC_MoveParent,
/*38078*/         OPC_CheckType, MVT::v4i32,
/*38080*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38082*/         OPC_EmitConvertToTarget, 3,
/*38084*/         OPC_EmitInteger, MVT::i32, 14, 
/*38087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38103*/       /*Scope*/ 44, /*->38148*/
/*38104*/         OPC_CheckChild0Type, MVT::v2i32,
/*38106*/         OPC_MoveChild, 1,
/*38108*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38111*/         OPC_RecordChild0, // #2 = $Vm
/*38112*/         OPC_CheckChild0Type, MVT::v2i32,
/*38114*/         OPC_RecordChild1, // #3 = $lane
/*38115*/         OPC_MoveChild, 1,
/*38117*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38120*/         OPC_MoveParent,
/*38121*/         OPC_MoveParent,
/*38122*/         OPC_MoveParent,
/*38123*/         OPC_CheckType, MVT::v2i64,
/*38125*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38127*/         OPC_EmitConvertToTarget, 3,
/*38129*/         OPC_EmitInteger, MVT::i32, 14, 
/*38132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38148*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->38245
/*38152*/       OPC_RecordChild0, // #1 = $Vn
/*38153*/       OPC_Scope, 44, /*->38199*/ // 2 children in Scope
/*38155*/         OPC_CheckChild0Type, MVT::v4i16,
/*38157*/         OPC_MoveChild, 1,
/*38159*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38162*/         OPC_RecordChild0, // #2 = $Vm
/*38163*/         OPC_CheckChild0Type, MVT::v4i16,
/*38165*/         OPC_RecordChild1, // #3 = $lane
/*38166*/         OPC_MoveChild, 1,
/*38168*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38171*/         OPC_MoveParent,
/*38172*/         OPC_MoveParent,
/*38173*/         OPC_MoveParent,
/*38174*/         OPC_CheckType, MVT::v4i32,
/*38176*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38178*/         OPC_EmitConvertToTarget, 3,
/*38180*/         OPC_EmitInteger, MVT::i32, 14, 
/*38183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*38199*/       /*Scope*/ 44, /*->38244*/
/*38200*/         OPC_CheckChild0Type, MVT::v2i32,
/*38202*/         OPC_MoveChild, 1,
/*38204*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38207*/         OPC_RecordChild0, // #2 = $Vm
/*38208*/         OPC_CheckChild0Type, MVT::v2i32,
/*38210*/         OPC_RecordChild1, // #3 = $lane
/*38211*/         OPC_MoveChild, 1,
/*38213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38216*/         OPC_MoveParent,
/*38217*/         OPC_MoveParent,
/*38218*/         OPC_MoveParent,
/*38219*/         OPC_CheckType, MVT::v2i64,
/*38221*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38223*/         OPC_EmitConvertToTarget, 3,
/*38225*/         OPC_EmitInteger, MVT::i32, 14, 
/*38228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*38244*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*38246*/   /*Scope*/ 59|128,2/*315*/, /*->38563*/
/*38248*/     OPC_MoveChild, 0,
/*38250*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ARMISD::VMOVIMM),// ->38346
/*38254*/       OPC_MoveChild, 0,
/*38256*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*38259*/       OPC_MoveParent,
/*38260*/       OPC_CheckPredicate, 59, // Predicate_NEONimmAllZerosV
/*38262*/       OPC_MoveParent,
/*38263*/       OPC_RecordChild1, // #0 = $Vm
/*38264*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->38305
/*38267*/         OPC_Scope, 18, /*->38287*/ // 2 children in Scope
/*38269*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38271*/           OPC_EmitInteger, MVT::i32, 14, 
/*38274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38277*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*38287*/         /*Scope*/ 16, /*->38304*/
/*38288*/           OPC_EmitInteger, MVT::i32, 14, 
/*38291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38294*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*38304*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->38345
/*38307*/         OPC_Scope, 18, /*->38327*/ // 2 children in Scope
/*38309*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38311*/           OPC_EmitInteger, MVT::i32, 14, 
/*38314*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38317*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*38327*/         /*Scope*/ 16, /*->38344*/
/*38328*/           OPC_EmitInteger, MVT::i32, 14, 
/*38331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38334*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*38344*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38454
/*38349*/       OPC_RecordChild0, // #0 = $Vn
/*38350*/       OPC_Scope, 33, /*->38385*/ // 3 children in Scope
/*38352*/         OPC_CheckChild0Type, MVT::v8i8,
/*38354*/         OPC_MoveParent,
/*38355*/         OPC_MoveChild, 1,
/*38357*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38360*/         OPC_RecordChild0, // #1 = $Vm
/*38361*/         OPC_CheckChild0Type, MVT::v8i8,
/*38363*/         OPC_MoveParent,
/*38364*/         OPC_CheckType, MVT::v8i16,
/*38366*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38368*/         OPC_EmitInteger, MVT::i32, 14, 
/*38371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38385*/       /*Scope*/ 33, /*->38419*/
/*38386*/         OPC_CheckChild0Type, MVT::v4i16,
/*38388*/         OPC_MoveParent,
/*38389*/         OPC_MoveChild, 1,
/*38391*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38394*/         OPC_RecordChild0, // #1 = $Vm
/*38395*/         OPC_CheckChild0Type, MVT::v4i16,
/*38397*/         OPC_MoveParent,
/*38398*/         OPC_CheckType, MVT::v4i32,
/*38400*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38402*/         OPC_EmitInteger, MVT::i32, 14, 
/*38405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38408*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38419*/       /*Scope*/ 33, /*->38453*/
/*38420*/         OPC_CheckChild0Type, MVT::v2i32,
/*38422*/         OPC_MoveParent,
/*38423*/         OPC_MoveChild, 1,
/*38425*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38428*/         OPC_RecordChild0, // #1 = $Vm
/*38429*/         OPC_CheckChild0Type, MVT::v2i32,
/*38431*/         OPC_MoveParent,
/*38432*/         OPC_CheckType, MVT::v2i64,
/*38434*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38436*/         OPC_EmitInteger, MVT::i32, 14, 
/*38439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38453*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->38562
/*38457*/       OPC_RecordChild0, // #0 = $Vn
/*38458*/       OPC_Scope, 33, /*->38493*/ // 3 children in Scope
/*38460*/         OPC_CheckChild0Type, MVT::v8i8,
/*38462*/         OPC_MoveParent,
/*38463*/         OPC_MoveChild, 1,
/*38465*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38468*/         OPC_RecordChild0, // #1 = $Vm
/*38469*/         OPC_CheckChild0Type, MVT::v8i8,
/*38471*/         OPC_MoveParent,
/*38472*/         OPC_CheckType, MVT::v8i16,
/*38474*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38476*/         OPC_EmitInteger, MVT::i32, 14, 
/*38479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38493*/       /*Scope*/ 33, /*->38527*/
/*38494*/         OPC_CheckChild0Type, MVT::v4i16,
/*38496*/         OPC_MoveParent,
/*38497*/         OPC_MoveChild, 1,
/*38499*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38502*/         OPC_RecordChild0, // #1 = $Vm
/*38503*/         OPC_CheckChild0Type, MVT::v4i16,
/*38505*/         OPC_MoveParent,
/*38506*/         OPC_CheckType, MVT::v4i32,
/*38508*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38510*/         OPC_EmitInteger, MVT::i32, 14, 
/*38513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38516*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38527*/       /*Scope*/ 33, /*->38561*/
/*38528*/         OPC_CheckChild0Type, MVT::v2i32,
/*38530*/         OPC_MoveParent,
/*38531*/         OPC_MoveChild, 1,
/*38533*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38536*/         OPC_RecordChild0, // #1 = $Vm
/*38537*/         OPC_CheckChild0Type, MVT::v2i32,
/*38539*/         OPC_MoveParent,
/*38540*/         OPC_CheckType, MVT::v2i64,
/*38542*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38544*/         OPC_EmitInteger, MVT::i32, 14, 
/*38547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38550*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38561*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*38563*/   /*Scope*/ 19|128,5/*659*/, /*->39224*/
/*38565*/     OPC_RecordChild0, // #0 = $src1
/*38566*/     OPC_Scope, 97|128,3/*481*/, /*->39050*/ // 2 children in Scope
/*38569*/       OPC_MoveChild, 1,
/*38571*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->38713
/*38576*/         OPC_RecordChild0, // #1 = $Vn
/*38577*/         OPC_RecordChild1, // #2 = $Vm
/*38578*/         OPC_MoveParent,
/*38579*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->38602
/*38582*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38584*/           OPC_EmitInteger, MVT::i32, 14, 
/*38587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38590*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->38624
/*38604*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38606*/           OPC_EmitInteger, MVT::i32, 14, 
/*38609*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38612*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->38646
/*38626*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38628*/           OPC_EmitInteger, MVT::i32, 14, 
/*38631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38634*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->38668
/*38648*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38650*/           OPC_EmitInteger, MVT::i32, 14, 
/*38653*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38656*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->38690
/*38670*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38672*/           OPC_EmitInteger, MVT::i32, 14, 
/*38675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38678*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->38712
/*38692*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38694*/           OPC_EmitInteger, MVT::i32, 14, 
/*38697*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38700*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->38800
/*38716*/         OPC_RecordChild0, // #1 = $Vn
/*38717*/         OPC_Scope, 26, /*->38745*/ // 3 children in Scope
/*38719*/           OPC_CheckChild0Type, MVT::v8i8,
/*38721*/           OPC_RecordChild1, // #2 = $Vm
/*38722*/           OPC_MoveParent,
/*38723*/           OPC_CheckType, MVT::v8i16,
/*38725*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38727*/           OPC_EmitInteger, MVT::i32, 14, 
/*38730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38733*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38745*/         /*Scope*/ 26, /*->38772*/
/*38746*/           OPC_CheckChild0Type, MVT::v4i16,
/*38748*/           OPC_RecordChild1, // #2 = $Vm
/*38749*/           OPC_MoveParent,
/*38750*/           OPC_CheckType, MVT::v4i32,
/*38752*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38754*/           OPC_EmitInteger, MVT::i32, 14, 
/*38757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38760*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38772*/         /*Scope*/ 26, /*->38799*/
/*38773*/           OPC_CheckChild0Type, MVT::v2i32,
/*38775*/           OPC_RecordChild1, // #2 = $Vm
/*38776*/           OPC_MoveParent,
/*38777*/           OPC_CheckType, MVT::v2i64,
/*38779*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38781*/           OPC_EmitInteger, MVT::i32, 14, 
/*38784*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38787*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38799*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->38887
/*38803*/         OPC_RecordChild0, // #1 = $Vn
/*38804*/         OPC_Scope, 26, /*->38832*/ // 3 children in Scope
/*38806*/           OPC_CheckChild0Type, MVT::v8i8,
/*38808*/           OPC_RecordChild1, // #2 = $Vm
/*38809*/           OPC_MoveParent,
/*38810*/           OPC_CheckType, MVT::v8i16,
/*38812*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38814*/           OPC_EmitInteger, MVT::i32, 14, 
/*38817*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38820*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38832*/         /*Scope*/ 26, /*->38859*/
/*38833*/           OPC_CheckChild0Type, MVT::v4i16,
/*38835*/           OPC_RecordChild1, // #2 = $Vm
/*38836*/           OPC_MoveParent,
/*38837*/           OPC_CheckType, MVT::v4i32,
/*38839*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38841*/           OPC_EmitInteger, MVT::i32, 14, 
/*38844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38847*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38859*/         /*Scope*/ 26, /*->38886*/
/*38860*/           OPC_CheckChild0Type, MVT::v2i32,
/*38862*/           OPC_RecordChild1, // #2 = $Vm
/*38863*/           OPC_MoveParent,
/*38864*/           OPC_CheckType, MVT::v2i64,
/*38866*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38868*/           OPC_EmitInteger, MVT::i32, 14, 
/*38871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38874*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38886*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38968
/*38890*/         OPC_RecordChild0, // #1 = $Vm
/*38891*/         OPC_Scope, 24, /*->38917*/ // 3 children in Scope
/*38893*/           OPC_CheckChild0Type, MVT::v8i8,
/*38895*/           OPC_MoveParent,
/*38896*/           OPC_CheckType, MVT::v8i16,
/*38898*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38900*/           OPC_EmitInteger, MVT::i32, 14, 
/*38903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38906*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*38917*/         /*Scope*/ 24, /*->38942*/
/*38918*/           OPC_CheckChild0Type, MVT::v4i16,
/*38920*/           OPC_MoveParent,
/*38921*/           OPC_CheckType, MVT::v4i32,
/*38923*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38925*/           OPC_EmitInteger, MVT::i32, 14, 
/*38928*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38931*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*38942*/         /*Scope*/ 24, /*->38967*/
/*38943*/           OPC_CheckChild0Type, MVT::v2i32,
/*38945*/           OPC_MoveParent,
/*38946*/           OPC_CheckType, MVT::v2i64,
/*38948*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38950*/           OPC_EmitInteger, MVT::i32, 14, 
/*38953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38956*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*38967*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->39049
/*38971*/         OPC_RecordChild0, // #1 = $Vm
/*38972*/         OPC_Scope, 24, /*->38998*/ // 3 children in Scope
/*38974*/           OPC_CheckChild0Type, MVT::v8i8,
/*38976*/           OPC_MoveParent,
/*38977*/           OPC_CheckType, MVT::v8i16,
/*38979*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38981*/           OPC_EmitInteger, MVT::i32, 14, 
/*38984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38987*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*38998*/         /*Scope*/ 24, /*->39023*/
/*38999*/           OPC_CheckChild0Type, MVT::v4i16,
/*39001*/           OPC_MoveParent,
/*39002*/           OPC_CheckType, MVT::v4i32,
/*39004*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39006*/           OPC_EmitInteger, MVT::i32, 14, 
/*39009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39012*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*39023*/         /*Scope*/ 24, /*->39048*/
/*39024*/           OPC_CheckChild0Type, MVT::v2i32,
/*39026*/           OPC_MoveParent,
/*39027*/           OPC_CheckType, MVT::v2i64,
/*39029*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39031*/           OPC_EmitInteger, MVT::i32, 14, 
/*39034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39037*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*39048*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*39050*/     /*Scope*/ 43|128,1/*171*/, /*->39223*/
/*39052*/       OPC_RecordChild1, // #1 = $Vm
/*39053*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->39075
/*39056*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39058*/         OPC_EmitInteger, MVT::i32, 14, 
/*39061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->39096
/*39077*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39079*/         OPC_EmitInteger, MVT::i32, 14, 
/*39082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->39117
/*39098*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39100*/         OPC_EmitInteger, MVT::i32, 14, 
/*39103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->39138
/*39119*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39121*/         OPC_EmitInteger, MVT::i32, 14, 
/*39124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->39159
/*39140*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39142*/         OPC_EmitInteger, MVT::i32, 14, 
/*39145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->39180
/*39161*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39163*/         OPC_EmitInteger, MVT::i32, 14, 
/*39166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39169*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->39201
/*39182*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39184*/         OPC_EmitInteger, MVT::i32, 14, 
/*39187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->39222
/*39203*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39205*/         OPC_EmitInteger, MVT::i32, 14, 
/*39208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*39223*/     0, /*End of Scope*/
/*39224*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 104|128,3/*488*/,  TARGET_VAL(ISD::ADDC),// ->39717
/*39229*/   OPC_RecordChild0, // #0 = $Rn
/*39230*/   OPC_RecordChild1, // #1 = $shift
/*39231*/   OPC_Scope, 108, /*->39341*/ // 3 children in Scope
/*39233*/     OPC_CheckType, MVT::i32,
/*39235*/     OPC_Scope, 52, /*->39289*/ // 2 children in Scope
/*39237*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39239*/       OPC_Scope, 23, /*->39264*/ // 2 children in Scope
/*39241*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*39244*/         OPC_EmitInteger, MVT::i32, 14, 
/*39247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39264*/       /*Scope*/ 23, /*->39288*/
/*39265*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*39268*/         OPC_EmitInteger, MVT::i32, 14, 
/*39271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39274*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39288*/       0, /*End of Scope*/
/*39289*/     /*Scope*/ 50, /*->39340*/
/*39290*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39292*/       OPC_Scope, 22, /*->39316*/ // 2 children in Scope
/*39294*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39297*/         OPC_EmitInteger, MVT::i32, 14, 
/*39300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (addc:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39316*/       /*Scope*/ 22, /*->39339*/
/*39317*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39320*/         OPC_EmitInteger, MVT::i32, 14, 
/*39323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (addc:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39339*/       0, /*End of Scope*/
/*39340*/     0, /*End of Scope*/
/*39341*/   /*Scope*/ 30|128,2/*286*/, /*->39629*/
/*39343*/     OPC_MoveChild, 1,
/*39345*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39348*/     OPC_Scope, 30, /*->39380*/ // 9 children in Scope
/*39350*/       OPC_CheckPredicate, 11, // Predicate_imm0_255_neg
/*39352*/       OPC_MoveParent,
/*39353*/       OPC_CheckType, MVT::i32,
/*39355*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39357*/       OPC_EmitConvertToTarget, 1,
/*39359*/       OPC_EmitNodeXForm, 4, 2, // imm_neg_XFORM
/*39362*/       OPC_EmitInteger, MVT::i32, 14, 
/*39365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*39380*/     /*Scope*/ 27, /*->39408*/
/*39381*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*39383*/       OPC_MoveParent,
/*39384*/       OPC_CheckType, MVT::i32,
/*39386*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39388*/       OPC_EmitConvertToTarget, 1,
/*39390*/       OPC_EmitInteger, MVT::i32, 14, 
/*39393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39396*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39408*/     /*Scope*/ 30, /*->39439*/
/*39409*/       OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*39411*/       OPC_MoveParent,
/*39412*/       OPC_CheckType, MVT::i32,
/*39414*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39416*/       OPC_EmitConvertToTarget, 1,
/*39418*/       OPC_EmitNodeXForm, 5, 2, // so_imm_neg_XFORM
/*39421*/       OPC_EmitInteger, MVT::i32, 14, 
/*39424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*39439*/     /*Scope*/ 30, /*->39470*/
/*39440*/       OPC_CheckPredicate, 13, // Predicate_imm0_7
/*39442*/       OPC_MoveParent,
/*39443*/       OPC_CheckType, MVT::i32,
/*39445*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39447*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39450*/       OPC_EmitConvertToTarget, 1,
/*39452*/       OPC_EmitInteger, MVT::i32, 14, 
/*39455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*39470*/     /*Scope*/ 30, /*->39501*/
/*39471*/       OPC_CheckPredicate, 14, // Predicate_imm8_255
/*39473*/       OPC_MoveParent,
/*39474*/       OPC_CheckType, MVT::i32,
/*39476*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39478*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39481*/       OPC_EmitConvertToTarget, 1,
/*39483*/       OPC_EmitInteger, MVT::i32, 14, 
/*39486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*39501*/     /*Scope*/ 33, /*->39535*/
/*39502*/       OPC_CheckPredicate, 15, // Predicate_imm0_7_neg
/*39504*/       OPC_MoveParent,
/*39505*/       OPC_CheckType, MVT::i32,
/*39507*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39509*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39512*/       OPC_EmitConvertToTarget, 1,
/*39514*/       OPC_EmitNodeXForm, 4, 3, // imm_neg_XFORM
/*39517*/       OPC_EmitInteger, MVT::i32, 14, 
/*39520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*39535*/     /*Scope*/ 33, /*->39569*/
/*39536*/       OPC_CheckPredicate, 16, // Predicate_imm8_255_neg
/*39538*/       OPC_MoveParent,
/*39539*/       OPC_CheckType, MVT::i32,
/*39541*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39543*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39546*/       OPC_EmitConvertToTarget, 1,
/*39548*/       OPC_EmitNodeXForm, 4, 3, // imm_neg_XFORM
/*39551*/       OPC_EmitInteger, MVT::i32, 14, 
/*39554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*39569*/     /*Scope*/ 27, /*->39597*/
/*39570*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39572*/       OPC_MoveParent,
/*39573*/       OPC_CheckType, MVT::i32,
/*39575*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39577*/       OPC_EmitConvertToTarget, 1,
/*39579*/       OPC_EmitInteger, MVT::i32, 14, 
/*39582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39597*/     /*Scope*/ 30, /*->39628*/
/*39598*/       OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*39600*/       OPC_MoveParent,
/*39601*/       OPC_CheckType, MVT::i32,
/*39603*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39605*/       OPC_EmitConvertToTarget, 1,
/*39607*/       OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*39610*/       OPC_EmitInteger, MVT::i32, 14, 
/*39613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*39628*/     0, /*End of Scope*/
/*39629*/   /*Scope*/ 86, /*->39716*/
/*39630*/     OPC_CheckType, MVT::i32,
/*39632*/     OPC_Scope, 20, /*->39654*/ // 3 children in Scope
/*39634*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39636*/       OPC_EmitInteger, MVT::i32, 14, 
/*39639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (addc:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39654*/     /*Scope*/ 23, /*->39678*/
/*39655*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39657*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39660*/       OPC_EmitInteger, MVT::i32, 14, 
/*39663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*39678*/     /*Scope*/ 36, /*->39715*/
/*39679*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39681*/       OPC_EmitInteger, MVT::i32, 14, 
/*39684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39687*/       OPC_Scope, 12, /*->39701*/ // 2 children in Scope
/*39689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (addc:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*39701*/       /*Scope*/ 12, /*->39714*/
/*39702*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (addc:i32 rGPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*39714*/       0, /*End of Scope*/
/*39715*/     0, /*End of Scope*/
/*39716*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 68|128,2/*324*/,  TARGET_VAL(ISD::SUBC),// ->40045
/*39721*/   OPC_RecordChild0, // #0 = $Rn
/*39722*/   OPC_Scope, 17|128,1/*145*/, /*->39870*/ // 5 children in Scope
/*39725*/     OPC_RecordChild1, // #1 = $shift
/*39726*/     OPC_Scope, 108, /*->39836*/ // 2 children in Scope
/*39728*/       OPC_CheckType, MVT::i32,
/*39730*/       OPC_Scope, 52, /*->39784*/ // 2 children in Scope
/*39732*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39734*/         OPC_Scope, 23, /*->39759*/ // 2 children in Scope
/*39736*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*39739*/           OPC_EmitInteger, MVT::i32, 14, 
/*39742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39759*/         /*Scope*/ 23, /*->39783*/
/*39760*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*39763*/           OPC_EmitInteger, MVT::i32, 14, 
/*39766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39769*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39783*/         0, /*End of Scope*/
/*39784*/       /*Scope*/ 50, /*->39835*/
/*39785*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39787*/         OPC_Scope, 22, /*->39811*/ // 2 children in Scope
/*39789*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39792*/           OPC_EmitInteger, MVT::i32, 14, 
/*39795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39798*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (subc:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39811*/         /*Scope*/ 22, /*->39834*/
/*39812*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39815*/           OPC_EmitInteger, MVT::i32, 14, 
/*39818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39821*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (subc:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39834*/         0, /*End of Scope*/
/*39835*/       0, /*End of Scope*/
/*39836*/     /*Scope*/ 32, /*->39869*/
/*39837*/       OPC_MoveChild, 1,
/*39839*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39842*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*39844*/       OPC_MoveParent,
/*39845*/       OPC_CheckType, MVT::i32,
/*39847*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39849*/       OPC_EmitConvertToTarget, 1,
/*39851*/       OPC_EmitInteger, MVT::i32, 14, 
/*39854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39857*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (subc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39869*/     0, /*End of Scope*/
/*39870*/   /*Scope*/ 33, /*->39904*/
/*39871*/     OPC_MoveChild, 0,
/*39873*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39876*/     OPC_CheckPredicate, 6, // Predicate_so_imm
/*39878*/     OPC_MoveParent,
/*39879*/     OPC_RecordChild1, // #1 = $Rn
/*39880*/     OPC_CheckType, MVT::i32,
/*39882*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39884*/     OPC_EmitConvertToTarget, 0,
/*39886*/     OPC_EmitInteger, MVT::i32, 14, 
/*39889*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39892*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (subc:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39904*/   /*Scope*/ 33, /*->39938*/
/*39905*/     OPC_RecordChild1, // #1 = $imm
/*39906*/     OPC_MoveChild, 1,
/*39908*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39911*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39913*/     OPC_MoveParent,
/*39914*/     OPC_CheckType, MVT::i32,
/*39916*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39918*/     OPC_EmitConvertToTarget, 1,
/*39920*/     OPC_EmitInteger, MVT::i32, 14, 
/*39923*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39926*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (subc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39938*/   /*Scope*/ 33, /*->39972*/
/*39939*/     OPC_MoveChild, 0,
/*39941*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39944*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39946*/     OPC_MoveParent,
/*39947*/     OPC_RecordChild1, // #1 = $Rn
/*39948*/     OPC_CheckType, MVT::i32,
/*39950*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39952*/     OPC_EmitConvertToTarget, 0,
/*39954*/     OPC_EmitInteger, MVT::i32, 14, 
/*39957*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39960*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (subc:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39972*/   /*Scope*/ 71, /*->40044*/
/*39973*/     OPC_RecordChild1, // #1 = $Rm
/*39974*/     OPC_CheckType, MVT::i32,
/*39976*/     OPC_Scope, 20, /*->39998*/ // 3 children in Scope
/*39978*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39980*/       OPC_EmitInteger, MVT::i32, 14, 
/*39983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39998*/     /*Scope*/ 23, /*->40022*/
/*39999*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40001*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40004*/       OPC_EmitInteger, MVT::i32, 14, 
/*40007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*40022*/     /*Scope*/ 20, /*->40043*/
/*40023*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40025*/       OPC_EmitInteger, MVT::i32, 14, 
/*40028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*40043*/     0, /*End of Scope*/
/*40044*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,1/*198*/,  TARGET_VAL(ARMISD::CMP),// ->40247
/*40049*/   OPC_RecordChild0, // #0 = $Rn
/*40050*/   OPC_CheckChild0Type, MVT::i32,
/*40052*/   OPC_RecordChild1, // #1 = $shift
/*40053*/   OPC_Scope, 24, /*->40079*/ // 6 children in Scope
/*40055*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40057*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*40060*/     OPC_EmitInteger, MVT::i32, 14, 
/*40063*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40066*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmp GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
              // Dst: (CMPrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*40079*/   /*Scope*/ 23, /*->40103*/
/*40080*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40082*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40085*/     OPC_EmitInteger, MVT::i32, 14, 
/*40088*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40091*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40103*/   /*Scope*/ 82, /*->40186*/
/*40104*/     OPC_MoveChild, 1,
/*40106*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40109*/     OPC_Scope, 24, /*->40135*/ // 3 children in Scope
/*40111*/       OPC_CheckPredicate, 6, // Predicate_so_imm
/*40113*/       OPC_MoveParent,
/*40114*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40116*/       OPC_EmitConvertToTarget, 1,
/*40118*/       OPC_EmitInteger, MVT::i32, 14, 
/*40121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40135*/     /*Scope*/ 24, /*->40160*/
/*40136*/       OPC_CheckPredicate, 42, // Predicate_imm0_255
/*40138*/       OPC_MoveParent,
/*40139*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40141*/       OPC_EmitConvertToTarget, 1,
/*40143*/       OPC_EmitInteger, MVT::i32, 14, 
/*40146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*40160*/     /*Scope*/ 24, /*->40185*/
/*40161*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*40163*/       OPC_MoveParent,
/*40164*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40166*/       OPC_EmitConvertToTarget, 1,
/*40168*/       OPC_EmitInteger, MVT::i32, 14, 
/*40171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40185*/     0, /*End of Scope*/
/*40186*/   /*Scope*/ 19, /*->40206*/
/*40187*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40189*/     OPC_EmitInteger, MVT::i32, 14, 
/*40192*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40195*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40206*/   /*Scope*/ 19, /*->40226*/
/*40207*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40209*/     OPC_EmitInteger, MVT::i32, 14, 
/*40212*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40215*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40226*/   /*Scope*/ 19, /*->40246*/
/*40227*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40229*/     OPC_EmitInteger, MVT::i32, 14, 
/*40232*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40235*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*40246*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,1/*164*/,  TARGET_VAL(ISD::SHL),// ->40415
/*40251*/   OPC_Scope, 30, /*->40283*/ // 2 children in Scope
/*40253*/     OPC_RecordNode, // #0 = $src
/*40254*/     OPC_CheckType, MVT::i32,
/*40256*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40258*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40261*/     OPC_EmitInteger, MVT::i32, 14, 
/*40264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40267*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40270*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40283*/   /*Scope*/ 1|128,1/*129*/, /*->40414*/
/*40285*/     OPC_RecordChild0, // #0 = $Rm
/*40286*/     OPC_RecordChild1, // #1 = $imm
/*40287*/     OPC_Scope, 69, /*->40358*/ // 2 children in Scope
/*40289*/       OPC_MoveChild, 1,
/*40291*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40294*/       OPC_CheckType, MVT::i32,
/*40296*/       OPC_Scope, 30, /*->40328*/ // 2 children in Scope
/*40298*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40300*/         OPC_MoveParent,
/*40301*/         OPC_CheckType, MVT::i32,
/*40303*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40305*/         OPC_EmitConvertToTarget, 1,
/*40307*/         OPC_EmitInteger, MVT::i32, 14, 
/*40310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40328*/       /*Scope*/ 28, /*->40357*/
/*40329*/         OPC_MoveParent,
/*40330*/         OPC_CheckType, MVT::i32,
/*40332*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40334*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40337*/         OPC_EmitConvertToTarget, 1,
/*40339*/         OPC_EmitInteger, MVT::i32, 14, 
/*40342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*40357*/       0, /*End of Scope*/
/*40358*/     /*Scope*/ 54, /*->40413*/
/*40359*/       OPC_CheckChild1Type, MVT::i32,
/*40361*/       OPC_CheckType, MVT::i32,
/*40363*/       OPC_Scope, 23, /*->40388*/ // 2 children in Scope
/*40365*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40367*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40370*/         OPC_EmitInteger, MVT::i32, 14, 
/*40373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40388*/       /*Scope*/ 23, /*->40412*/
/*40389*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40391*/         OPC_EmitInteger, MVT::i32, 14, 
/*40394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40412*/       0, /*End of Scope*/
/*40413*/     0, /*End of Scope*/
/*40414*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,1/*164*/,  TARGET_VAL(ISD::SRL),// ->40583
/*40419*/   OPC_Scope, 30, /*->40451*/ // 2 children in Scope
/*40421*/     OPC_RecordNode, // #0 = $src
/*40422*/     OPC_CheckType, MVT::i32,
/*40424*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40426*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40429*/     OPC_EmitInteger, MVT::i32, 14, 
/*40432*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40435*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40438*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40451*/   /*Scope*/ 1|128,1/*129*/, /*->40582*/
/*40453*/     OPC_RecordChild0, // #0 = $Rm
/*40454*/     OPC_RecordChild1, // #1 = $imm
/*40455*/     OPC_Scope, 69, /*->40526*/ // 2 children in Scope
/*40457*/       OPC_MoveChild, 1,
/*40459*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40462*/       OPC_CheckType, MVT::i32,
/*40464*/       OPC_Scope, 30, /*->40496*/ // 2 children in Scope
/*40466*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40468*/         OPC_MoveParent,
/*40469*/         OPC_CheckType, MVT::i32,
/*40471*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40473*/         OPC_EmitConvertToTarget, 1,
/*40475*/         OPC_EmitInteger, MVT::i32, 14, 
/*40478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40496*/       /*Scope*/ 28, /*->40525*/
/*40497*/         OPC_MoveParent,
/*40498*/         OPC_CheckType, MVT::i32,
/*40500*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40502*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40505*/         OPC_EmitConvertToTarget, 1,
/*40507*/         OPC_EmitInteger, MVT::i32, 14, 
/*40510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*40525*/       0, /*End of Scope*/
/*40526*/     /*Scope*/ 54, /*->40581*/
/*40527*/       OPC_CheckChild1Type, MVT::i32,
/*40529*/       OPC_CheckType, MVT::i32,
/*40531*/       OPC_Scope, 23, /*->40556*/ // 2 children in Scope
/*40533*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40535*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40538*/         OPC_EmitInteger, MVT::i32, 14, 
/*40541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40556*/       /*Scope*/ 23, /*->40580*/
/*40557*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40559*/         OPC_EmitInteger, MVT::i32, 14, 
/*40562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40580*/       0, /*End of Scope*/
/*40581*/     0, /*End of Scope*/
/*40582*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,1/*131*/,  TARGET_VAL(ISD::ROTR),// ->40718
/*40587*/   OPC_Scope, 30, /*->40619*/ // 2 children in Scope
/*40589*/     OPC_RecordNode, // #0 = $src
/*40590*/     OPC_CheckType, MVT::i32,
/*40592*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40594*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40597*/     OPC_EmitInteger, MVT::i32, 14, 
/*40600*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40603*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40606*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40619*/   /*Scope*/ 97, /*->40717*/
/*40620*/     OPC_RecordChild0, // #0 = $Rm
/*40621*/     OPC_RecordChild1, // #1 = $imm
/*40622*/     OPC_Scope, 37, /*->40661*/ // 2 children in Scope
/*40624*/       OPC_MoveChild, 1,
/*40626*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40629*/       OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40631*/       OPC_CheckType, MVT::i32,
/*40633*/       OPC_MoveParent,
/*40634*/       OPC_CheckType, MVT::i32,
/*40636*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40638*/       OPC_EmitConvertToTarget, 1,
/*40640*/       OPC_EmitInteger, MVT::i32, 14, 
/*40643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40661*/     /*Scope*/ 54, /*->40716*/
/*40662*/       OPC_CheckChild1Type, MVT::i32,
/*40664*/       OPC_CheckType, MVT::i32,
/*40666*/       OPC_Scope, 23, /*->40691*/ // 2 children in Scope
/*40668*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40670*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40673*/         OPC_EmitInteger, MVT::i32, 14, 
/*40676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40679*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40691*/       /*Scope*/ 23, /*->40715*/
/*40692*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40694*/         OPC_EmitInteger, MVT::i32, 14, 
/*40697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40715*/       0, /*End of Scope*/
/*40716*/     0, /*End of Scope*/
/*40717*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76|128,83/*10700*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->51422
/*40722*/   OPC_MoveChild, 0,
/*40724*/   OPC_Scope, 65, /*->40791*/ // 76 children in Scope
/*40726*/     OPC_CheckInteger, 108, 
/*40728*/     OPC_MoveParent,
/*40729*/     OPC_RecordChild1, // #0 = $a
/*40730*/     OPC_RecordChild2, // #1 = $pos
/*40731*/     OPC_MoveChild, 2,
/*40733*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40736*/     OPC_MoveParent,
/*40737*/     OPC_Scope, 25, /*->40764*/ // 2 children in Scope
/*40739*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40741*/       OPC_EmitConvertToTarget, 1,
/*40743*/       OPC_EmitInteger, MVT::i32, 0, 
/*40746*/       OPC_EmitInteger, MVT::i32, 14, 
/*40749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 108:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40764*/     /*Scope*/ 25, /*->40790*/
/*40765*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40767*/       OPC_EmitConvertToTarget, 1,
/*40769*/       OPC_EmitInteger, MVT::i32, 0, 
/*40772*/       OPC_EmitInteger, MVT::i32, 14, 
/*40775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 108:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40790*/     0, /*End of Scope*/
/*40791*/   /*Scope*/ 65, /*->40857*/
/*40792*/     OPC_CheckInteger, 110, 
/*40794*/     OPC_MoveParent,
/*40795*/     OPC_RecordChild1, // #0 = $a
/*40796*/     OPC_RecordChild2, // #1 = $pos
/*40797*/     OPC_MoveChild, 2,
/*40799*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40802*/     OPC_MoveParent,
/*40803*/     OPC_Scope, 25, /*->40830*/ // 2 children in Scope
/*40805*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40807*/       OPC_EmitConvertToTarget, 1,
/*40809*/       OPC_EmitInteger, MVT::i32, 0, 
/*40812*/       OPC_EmitInteger, MVT::i32, 14, 
/*40815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 110:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40830*/     /*Scope*/ 25, /*->40856*/
/*40831*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40833*/       OPC_EmitConvertToTarget, 1,
/*40835*/       OPC_EmitInteger, MVT::i32, 0, 
/*40838*/       OPC_EmitInteger, MVT::i32, 14, 
/*40841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 110:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40856*/     0, /*End of Scope*/
/*40857*/   /*Scope*/ 47, /*->40905*/
/*40858*/     OPC_CheckInteger, 105, 
/*40860*/     OPC_MoveParent,
/*40861*/     OPC_RecordChild1, // #0 = $Rm
/*40862*/     OPC_RecordChild2, // #1 = $Rn
/*40863*/     OPC_Scope, 19, /*->40884*/ // 2 children in Scope
/*40865*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40867*/       OPC_EmitInteger, MVT::i32, 14, 
/*40870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 105:iPTR, GPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPR:i32:$Rm, GPR:i32:$Rn)
/*40884*/     /*Scope*/ 19, /*->40904*/
/*40885*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40887*/       OPC_EmitInteger, MVT::i32, 14, 
/*40890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 105:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*40904*/     0, /*End of Scope*/
/*40905*/   /*Scope*/ 47, /*->40953*/
/*40906*/     OPC_CheckInteger, 106, 
/*40908*/     OPC_MoveParent,
/*40909*/     OPC_RecordChild1, // #0 = $Rm
/*40910*/     OPC_RecordChild2, // #1 = $Rn
/*40911*/     OPC_Scope, 19, /*->40932*/ // 2 children in Scope
/*40913*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40915*/       OPC_EmitInteger, MVT::i32, 14, 
/*40918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 106:iPTR, GPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPR:i32:$Rm, GPR:i32:$Rn)
/*40932*/     /*Scope*/ 19, /*->40952*/
/*40933*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40935*/       OPC_EmitInteger, MVT::i32, 14, 
/*40938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 106:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*40952*/     0, /*End of Scope*/
/*40953*/   /*Scope*/ 20, /*->40974*/
/*40954*/     OPC_CheckInteger, 3, 
/*40956*/     OPC_MoveParent,
/*40957*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*40959*/     OPC_EmitInteger, MVT::i32, 14, 
/*40962*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40965*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 3:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*40974*/   /*Scope*/ 48, /*->41023*/
/*40975*/     OPC_CheckInteger, 111, 
/*40977*/     OPC_MoveParent,
/*40978*/     OPC_RecordChild1, // #0 = $Dm
/*40979*/     OPC_Scope, 20, /*->41001*/ // 2 children in Scope
/*40981*/       OPC_CheckChild1Type, MVT::f64,
/*40983*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*40985*/       OPC_EmitInteger, MVT::i32, 14, 
/*40988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40991*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 111:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*41001*/     /*Scope*/ 20, /*->41022*/
/*41002*/       OPC_CheckChild1Type, MVT::f32,
/*41004*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*41006*/       OPC_EmitInteger, MVT::i32, 14, 
/*41009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 111:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*41022*/     0, /*End of Scope*/
/*41023*/   /*Scope*/ 48, /*->41072*/
/*41024*/     OPC_CheckInteger, 112, 
/*41026*/     OPC_MoveParent,
/*41027*/     OPC_RecordChild1, // #0 = $Dm
/*41028*/     OPC_Scope, 20, /*->41050*/ // 2 children in Scope
/*41030*/       OPC_CheckChild1Type, MVT::f64,
/*41032*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*41034*/       OPC_EmitInteger, MVT::i32, 14, 
/*41037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 112:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*41050*/     /*Scope*/ 20, /*->41071*/
/*41051*/       OPC_CheckChild1Type, MVT::f32,
/*41053*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*41055*/       OPC_EmitInteger, MVT::i32, 14, 
/*41058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41061*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 112:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*41071*/     0, /*End of Scope*/
/*41072*/   /*Scope*/ 55|128,5/*695*/, /*->41769*/
/*41074*/     OPC_CheckInteger, 52, 
/*41076*/     OPC_MoveParent,
/*41077*/     OPC_Scope, 55|128,1/*183*/, /*->41263*/ // 5 children in Scope
/*41080*/       OPC_RecordChild1, // #0 = $Vn
/*41081*/       OPC_Scope, 44, /*->41127*/ // 4 children in Scope
/*41083*/         OPC_CheckChild1Type, MVT::v4i16,
/*41085*/         OPC_MoveChild, 2,
/*41087*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41090*/         OPC_RecordChild0, // #1 = $Vm
/*41091*/         OPC_CheckChild0Type, MVT::v4i16,
/*41093*/         OPC_RecordChild1, // #2 = $lane
/*41094*/         OPC_MoveChild, 1,
/*41096*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41099*/         OPC_MoveParent,
/*41100*/         OPC_CheckType, MVT::v4i16,
/*41102*/         OPC_MoveParent,
/*41103*/         OPC_CheckType, MVT::v4i16,
/*41105*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41107*/         OPC_EmitConvertToTarget, 2,
/*41109*/         OPC_EmitInteger, MVT::i32, 14, 
/*41112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41127*/       /*Scope*/ 44, /*->41172*/
/*41128*/         OPC_CheckChild1Type, MVT::v2i32,
/*41130*/         OPC_MoveChild, 2,
/*41132*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41135*/         OPC_RecordChild0, // #1 = $Vm
/*41136*/         OPC_CheckChild0Type, MVT::v2i32,
/*41138*/         OPC_RecordChild1, // #2 = $lane
/*41139*/         OPC_MoveChild, 1,
/*41141*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41144*/         OPC_MoveParent,
/*41145*/         OPC_CheckType, MVT::v2i32,
/*41147*/         OPC_MoveParent,
/*41148*/         OPC_CheckType, MVT::v2i32,
/*41150*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41152*/         OPC_EmitConvertToTarget, 2,
/*41154*/         OPC_EmitInteger, MVT::i32, 14, 
/*41157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41172*/       /*Scope*/ 44, /*->41217*/
/*41173*/         OPC_CheckChild1Type, MVT::v8i16,
/*41175*/         OPC_MoveChild, 2,
/*41177*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41180*/         OPC_RecordChild0, // #1 = $Vm
/*41181*/         OPC_CheckChild0Type, MVT::v4i16,
/*41183*/         OPC_RecordChild1, // #2 = $lane
/*41184*/         OPC_MoveChild, 1,
/*41186*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41189*/         OPC_MoveParent,
/*41190*/         OPC_CheckType, MVT::v8i16,
/*41192*/         OPC_MoveParent,
/*41193*/         OPC_CheckType, MVT::v8i16,
/*41195*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41197*/         OPC_EmitConvertToTarget, 2,
/*41199*/         OPC_EmitInteger, MVT::i32, 14, 
/*41202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41217*/       /*Scope*/ 44, /*->41262*/
/*41218*/         OPC_CheckChild1Type, MVT::v4i32,
/*41220*/         OPC_MoveChild, 2,
/*41222*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41225*/         OPC_RecordChild0, // #1 = $Vm
/*41226*/         OPC_CheckChild0Type, MVT::v2i32,
/*41228*/         OPC_RecordChild1, // #2 = $lane
/*41229*/         OPC_MoveChild, 1,
/*41231*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41234*/         OPC_MoveParent,
/*41235*/         OPC_CheckType, MVT::v4i32,
/*41237*/         OPC_MoveParent,
/*41238*/         OPC_CheckType, MVT::v4i32,
/*41240*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41242*/         OPC_EmitConvertToTarget, 2,
/*41244*/         OPC_EmitInteger, MVT::i32, 14, 
/*41247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41262*/       0, /*End of Scope*/
/*41263*/     /*Scope*/ 24|128,1/*152*/, /*->41417*/
/*41265*/       OPC_MoveChild, 1,
/*41267*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41270*/       OPC_RecordChild0, // #0 = $Vm
/*41271*/       OPC_Scope, 71, /*->41344*/ // 2 children in Scope
/*41273*/         OPC_CheckChild0Type, MVT::v4i16,
/*41275*/         OPC_RecordChild1, // #1 = $lane
/*41276*/         OPC_MoveChild, 1,
/*41278*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41281*/         OPC_MoveParent,
/*41282*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->41313
/*41285*/           OPC_MoveParent,
/*41286*/           OPC_RecordChild2, // #2 = $Vn
/*41287*/           OPC_CheckChild2Type, MVT::v4i16,
/*41289*/           OPC_CheckType, MVT::v4i16,
/*41291*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41293*/           OPC_EmitConvertToTarget, 1,
/*41295*/           OPC_EmitInteger, MVT::i32, 14, 
/*41298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41301*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 52:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->41343
/*41315*/           OPC_MoveParent,
/*41316*/           OPC_RecordChild2, // #2 = $Vn
/*41317*/           OPC_CheckChild2Type, MVT::v8i16,
/*41319*/           OPC_CheckType, MVT::v8i16,
/*41321*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41323*/           OPC_EmitConvertToTarget, 1,
/*41325*/           OPC_EmitInteger, MVT::i32, 14, 
/*41328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41331*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 52:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41344*/       /*Scope*/ 71, /*->41416*/
/*41345*/         OPC_CheckChild0Type, MVT::v2i32,
/*41347*/         OPC_RecordChild1, // #1 = $lane
/*41348*/         OPC_MoveChild, 1,
/*41350*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41353*/         OPC_MoveParent,
/*41354*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->41385
/*41357*/           OPC_MoveParent,
/*41358*/           OPC_RecordChild2, // #2 = $Vn
/*41359*/           OPC_CheckChild2Type, MVT::v2i32,
/*41361*/           OPC_CheckType, MVT::v2i32,
/*41363*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41365*/           OPC_EmitConvertToTarget, 1,
/*41367*/           OPC_EmitInteger, MVT::i32, 14, 
/*41370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41373*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 52:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->41415
/*41387*/           OPC_MoveParent,
/*41388*/           OPC_RecordChild2, // #2 = $Vn
/*41389*/           OPC_CheckChild2Type, MVT::v4i32,
/*41391*/           OPC_CheckType, MVT::v4i32,
/*41393*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41395*/           OPC_EmitConvertToTarget, 1,
/*41397*/           OPC_EmitInteger, MVT::i32, 14, 
/*41400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41403*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 52:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41416*/       0, /*End of Scope*/
/*41417*/     /*Scope*/ 123, /*->41541*/
/*41418*/       OPC_RecordChild1, // #0 = $src1
/*41419*/       OPC_Scope, 59, /*->41480*/ // 2 children in Scope
/*41421*/         OPC_CheckChild1Type, MVT::v8i16,
/*41423*/         OPC_MoveChild, 2,
/*41425*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41428*/         OPC_RecordChild0, // #1 = $src2
/*41429*/         OPC_CheckChild0Type, MVT::v8i16,
/*41431*/         OPC_RecordChild1, // #2 = $lane
/*41432*/         OPC_MoveChild, 1,
/*41434*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41437*/         OPC_MoveParent,
/*41438*/         OPC_CheckType, MVT::v8i16,
/*41440*/         OPC_MoveParent,
/*41441*/         OPC_CheckType, MVT::v8i16,
/*41443*/         OPC_EmitConvertToTarget, 2,
/*41445*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i16_reg
/*41448*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41457*/         OPC_EmitConvertToTarget, 2,
/*41459*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i16_lane
/*41462*/         OPC_EmitInteger, MVT::i32, 14, 
/*41465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41468*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41480*/       /*Scope*/ 59, /*->41540*/
/*41481*/         OPC_CheckChild1Type, MVT::v4i32,
/*41483*/         OPC_MoveChild, 2,
/*41485*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41488*/         OPC_RecordChild0, // #1 = $src2
/*41489*/         OPC_CheckChild0Type, MVT::v4i32,
/*41491*/         OPC_RecordChild1, // #2 = $lane
/*41492*/         OPC_MoveChild, 1,
/*41494*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41497*/         OPC_MoveParent,
/*41498*/         OPC_CheckType, MVT::v4i32,
/*41500*/         OPC_MoveParent,
/*41501*/         OPC_CheckType, MVT::v4i32,
/*41503*/         OPC_EmitConvertToTarget, 2,
/*41505*/         OPC_EmitNodeXForm, 9, 3, // DSubReg_i32_reg
/*41508*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41517*/         OPC_EmitConvertToTarget, 2,
/*41519*/         OPC_EmitNodeXForm, 10, 6, // SubReg_i32_lane
/*41522*/         OPC_EmitInteger, MVT::i32, 14, 
/*41525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41540*/       0, /*End of Scope*/
/*41541*/     /*Scope*/ 118, /*->41660*/
/*41542*/       OPC_MoveChild, 1,
/*41544*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41547*/       OPC_RecordChild0, // #0 = $src2
/*41548*/       OPC_Scope, 54, /*->41604*/ // 2 children in Scope
/*41550*/         OPC_CheckChild0Type, MVT::v8i16,
/*41552*/         OPC_RecordChild1, // #1 = $lane
/*41553*/         OPC_MoveChild, 1,
/*41555*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41558*/         OPC_MoveParent,
/*41559*/         OPC_CheckType, MVT::v8i16,
/*41561*/         OPC_MoveParent,
/*41562*/         OPC_RecordChild2, // #2 = $src1
/*41563*/         OPC_CheckChild2Type, MVT::v8i16,
/*41565*/         OPC_CheckType, MVT::v8i16,
/*41567*/         OPC_EmitConvertToTarget, 1,
/*41569*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i16_reg
/*41572*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*41581*/         OPC_EmitConvertToTarget, 1,
/*41583*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i16_lane
/*41586*/         OPC_EmitInteger, MVT::i32, 14, 
/*41589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41604*/       /*Scope*/ 54, /*->41659*/
/*41605*/         OPC_CheckChild0Type, MVT::v4i32,
/*41607*/         OPC_RecordChild1, // #1 = $lane
/*41608*/         OPC_MoveChild, 1,
/*41610*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41613*/         OPC_MoveParent,
/*41614*/         OPC_CheckType, MVT::v4i32,
/*41616*/         OPC_MoveParent,
/*41617*/         OPC_RecordChild2, // #2 = $src1
/*41618*/         OPC_CheckChild2Type, MVT::v4i32,
/*41620*/         OPC_CheckType, MVT::v4i32,
/*41622*/         OPC_EmitConvertToTarget, 1,
/*41624*/         OPC_EmitNodeXForm, 9, 3, // DSubReg_i32_reg
/*41627*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*41636*/         OPC_EmitConvertToTarget, 1,
/*41638*/         OPC_EmitNodeXForm, 10, 6, // SubReg_i32_lane
/*41641*/         OPC_EmitInteger, MVT::i32, 14, 
/*41644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41659*/       0, /*End of Scope*/
/*41660*/     /*Scope*/ 107, /*->41768*/
/*41661*/       OPC_RecordChild1, // #0 = $Vn
/*41662*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->41689
/*41665*/         OPC_CheckChild1Type, MVT::v4i16,
/*41667*/         OPC_RecordChild2, // #1 = $Vm
/*41668*/         OPC_CheckChild2Type, MVT::v4i16,
/*41670*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41672*/         OPC_EmitInteger, MVT::i32, 14, 
/*41675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41678*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->41715
/*41691*/         OPC_CheckChild1Type, MVT::v2i32,
/*41693*/         OPC_RecordChild2, // #1 = $Vm
/*41694*/         OPC_CheckChild2Type, MVT::v2i32,
/*41696*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41698*/         OPC_EmitInteger, MVT::i32, 14, 
/*41701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->41741
/*41717*/         OPC_CheckChild1Type, MVT::v8i16,
/*41719*/         OPC_RecordChild2, // #1 = $Vm
/*41720*/         OPC_CheckChild2Type, MVT::v8i16,
/*41722*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41724*/         OPC_EmitInteger, MVT::i32, 14, 
/*41727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41767
/*41743*/         OPC_CheckChild1Type, MVT::v4i32,
/*41745*/         OPC_RecordChild2, // #1 = $Vm
/*41746*/         OPC_CheckChild2Type, MVT::v4i32,
/*41748*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41750*/         OPC_EmitInteger, MVT::i32, 14, 
/*41753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41756*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*41768*/     0, /*End of Scope*/
/*41769*/   /*Scope*/ 55|128,5/*695*/, /*->42466*/
/*41771*/     OPC_CheckInteger, 58, 
/*41773*/     OPC_MoveParent,
/*41774*/     OPC_Scope, 55|128,1/*183*/, /*->41960*/ // 5 children in Scope
/*41777*/       OPC_RecordChild1, // #0 = $Vn
/*41778*/       OPC_Scope, 44, /*->41824*/ // 4 children in Scope
/*41780*/         OPC_CheckChild1Type, MVT::v4i16,
/*41782*/         OPC_MoveChild, 2,
/*41784*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41787*/         OPC_RecordChild0, // #1 = $Vm
/*41788*/         OPC_CheckChild0Type, MVT::v4i16,
/*41790*/         OPC_RecordChild1, // #2 = $lane
/*41791*/         OPC_MoveChild, 1,
/*41793*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41796*/         OPC_MoveParent,
/*41797*/         OPC_CheckType, MVT::v4i16,
/*41799*/         OPC_MoveParent,
/*41800*/         OPC_CheckType, MVT::v4i16,
/*41802*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41804*/         OPC_EmitConvertToTarget, 2,
/*41806*/         OPC_EmitInteger, MVT::i32, 14, 
/*41809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41824*/       /*Scope*/ 44, /*->41869*/
/*41825*/         OPC_CheckChild1Type, MVT::v2i32,
/*41827*/         OPC_MoveChild, 2,
/*41829*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41832*/         OPC_RecordChild0, // #1 = $Vm
/*41833*/         OPC_CheckChild0Type, MVT::v2i32,
/*41835*/         OPC_RecordChild1, // #2 = $lane
/*41836*/         OPC_MoveChild, 1,
/*41838*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41841*/         OPC_MoveParent,
/*41842*/         OPC_CheckType, MVT::v2i32,
/*41844*/         OPC_MoveParent,
/*41845*/         OPC_CheckType, MVT::v2i32,
/*41847*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41849*/         OPC_EmitConvertToTarget, 2,
/*41851*/         OPC_EmitInteger, MVT::i32, 14, 
/*41854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41869*/       /*Scope*/ 44, /*->41914*/
/*41870*/         OPC_CheckChild1Type, MVT::v8i16,
/*41872*/         OPC_MoveChild, 2,
/*41874*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41877*/         OPC_RecordChild0, // #1 = $Vm
/*41878*/         OPC_CheckChild0Type, MVT::v4i16,
/*41880*/         OPC_RecordChild1, // #2 = $lane
/*41881*/         OPC_MoveChild, 1,
/*41883*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41886*/         OPC_MoveParent,
/*41887*/         OPC_CheckType, MVT::v8i16,
/*41889*/         OPC_MoveParent,
/*41890*/         OPC_CheckType, MVT::v8i16,
/*41892*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41894*/         OPC_EmitConvertToTarget, 2,
/*41896*/         OPC_EmitInteger, MVT::i32, 14, 
/*41899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41914*/       /*Scope*/ 44, /*->41959*/
/*41915*/         OPC_CheckChild1Type, MVT::v4i32,
/*41917*/         OPC_MoveChild, 2,
/*41919*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41922*/         OPC_RecordChild0, // #1 = $Vm
/*41923*/         OPC_CheckChild0Type, MVT::v2i32,
/*41925*/         OPC_RecordChild1, // #2 = $lane
/*41926*/         OPC_MoveChild, 1,
/*41928*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41931*/         OPC_MoveParent,
/*41932*/         OPC_CheckType, MVT::v4i32,
/*41934*/         OPC_MoveParent,
/*41935*/         OPC_CheckType, MVT::v4i32,
/*41937*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41939*/         OPC_EmitConvertToTarget, 2,
/*41941*/         OPC_EmitInteger, MVT::i32, 14, 
/*41944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41959*/       0, /*End of Scope*/
/*41960*/     /*Scope*/ 24|128,1/*152*/, /*->42114*/
/*41962*/       OPC_MoveChild, 1,
/*41964*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41967*/       OPC_RecordChild0, // #0 = $Vm
/*41968*/       OPC_Scope, 71, /*->42041*/ // 2 children in Scope
/*41970*/         OPC_CheckChild0Type, MVT::v4i16,
/*41972*/         OPC_RecordChild1, // #1 = $lane
/*41973*/         OPC_MoveChild, 1,
/*41975*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41978*/         OPC_MoveParent,
/*41979*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->42010
/*41982*/           OPC_MoveParent,
/*41983*/           OPC_RecordChild2, // #2 = $Vn
/*41984*/           OPC_CheckChild2Type, MVT::v4i16,
/*41986*/           OPC_CheckType, MVT::v4i16,
/*41988*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41990*/           OPC_EmitConvertToTarget, 1,
/*41992*/           OPC_EmitInteger, MVT::i32, 14, 
/*41995*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41998*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 58:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->42040
/*42012*/           OPC_MoveParent,
/*42013*/           OPC_RecordChild2, // #2 = $Vn
/*42014*/           OPC_CheckChild2Type, MVT::v8i16,
/*42016*/           OPC_CheckType, MVT::v8i16,
/*42018*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42020*/           OPC_EmitConvertToTarget, 1,
/*42022*/           OPC_EmitInteger, MVT::i32, 14, 
/*42025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42028*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 58:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*42041*/       /*Scope*/ 71, /*->42113*/
/*42042*/         OPC_CheckChild0Type, MVT::v2i32,
/*42044*/         OPC_RecordChild1, // #1 = $lane
/*42045*/         OPC_MoveChild, 1,
/*42047*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42050*/         OPC_MoveParent,
/*42051*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->42082
/*42054*/           OPC_MoveParent,
/*42055*/           OPC_RecordChild2, // #2 = $Vn
/*42056*/           OPC_CheckChild2Type, MVT::v2i32,
/*42058*/           OPC_CheckType, MVT::v2i32,
/*42060*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42062*/           OPC_EmitConvertToTarget, 1,
/*42064*/           OPC_EmitInteger, MVT::i32, 14, 
/*42067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42070*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 58:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->42112
/*42084*/           OPC_MoveParent,
/*42085*/           OPC_RecordChild2, // #2 = $Vn
/*42086*/           OPC_CheckChild2Type, MVT::v4i32,
/*42088*/           OPC_CheckType, MVT::v4i32,
/*42090*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42092*/           OPC_EmitConvertToTarget, 1,
/*42094*/           OPC_EmitInteger, MVT::i32, 14, 
/*42097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42100*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 58:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*42113*/       0, /*End of Scope*/
/*42114*/     /*Scope*/ 123, /*->42238*/
/*42115*/       OPC_RecordChild1, // #0 = $src1
/*42116*/       OPC_Scope, 59, /*->42177*/ // 2 children in Scope
/*42118*/         OPC_CheckChild1Type, MVT::v8i16,
/*42120*/         OPC_MoveChild, 2,
/*42122*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42125*/         OPC_RecordChild0, // #1 = $src2
/*42126*/         OPC_CheckChild0Type, MVT::v8i16,
/*42128*/         OPC_RecordChild1, // #2 = $lane
/*42129*/         OPC_MoveChild, 1,
/*42131*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42134*/         OPC_MoveParent,
/*42135*/         OPC_CheckType, MVT::v8i16,
/*42137*/         OPC_MoveParent,
/*42138*/         OPC_CheckType, MVT::v8i16,
/*42140*/         OPC_EmitConvertToTarget, 2,
/*42142*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i16_reg
/*42145*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*42154*/         OPC_EmitConvertToTarget, 2,
/*42156*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i16_lane
/*42159*/         OPC_EmitInteger, MVT::i32, 14, 
/*42162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*42177*/       /*Scope*/ 59, /*->42237*/
/*42178*/         OPC_CheckChild1Type, MVT::v4i32,
/*42180*/         OPC_MoveChild, 2,
/*42182*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42185*/         OPC_RecordChild0, // #1 = $src2
/*42186*/         OPC_CheckChild0Type, MVT::v4i32,
/*42188*/         OPC_RecordChild1, // #2 = $lane
/*42189*/         OPC_MoveChild, 1,
/*42191*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42194*/         OPC_MoveParent,
/*42195*/         OPC_CheckType, MVT::v4i32,
/*42197*/         OPC_MoveParent,
/*42198*/         OPC_CheckType, MVT::v4i32,
/*42200*/         OPC_EmitConvertToTarget, 2,
/*42202*/         OPC_EmitNodeXForm, 9, 3, // DSubReg_i32_reg
/*42205*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*42214*/         OPC_EmitConvertToTarget, 2,
/*42216*/         OPC_EmitNodeXForm, 10, 6, // SubReg_i32_lane
/*42219*/         OPC_EmitInteger, MVT::i32, 14, 
/*42222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42225*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*42237*/       0, /*End of Scope*/
/*42238*/     /*Scope*/ 118, /*->42357*/
/*42239*/       OPC_MoveChild, 1,
/*42241*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42244*/       OPC_RecordChild0, // #0 = $src2
/*42245*/       OPC_Scope, 54, /*->42301*/ // 2 children in Scope
/*42247*/         OPC_CheckChild0Type, MVT::v8i16,
/*42249*/         OPC_RecordChild1, // #1 = $lane
/*42250*/         OPC_MoveChild, 1,
/*42252*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42255*/         OPC_MoveParent,
/*42256*/         OPC_CheckType, MVT::v8i16,
/*42258*/         OPC_MoveParent,
/*42259*/         OPC_RecordChild2, // #2 = $src1
/*42260*/         OPC_CheckChild2Type, MVT::v8i16,
/*42262*/         OPC_CheckType, MVT::v8i16,
/*42264*/         OPC_EmitConvertToTarget, 1,
/*42266*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i16_reg
/*42269*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*42278*/         OPC_EmitConvertToTarget, 1,
/*42280*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i16_lane
/*42283*/         OPC_EmitInteger, MVT::i32, 14, 
/*42286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*42301*/       /*Scope*/ 54, /*->42356*/
/*42302*/         OPC_CheckChild0Type, MVT::v4i32,
/*42304*/         OPC_RecordChild1, // #1 = $lane
/*42305*/         OPC_MoveChild, 1,
/*42307*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42310*/         OPC_MoveParent,
/*42311*/         OPC_CheckType, MVT::v4i32,
/*42313*/         OPC_MoveParent,
/*42314*/         OPC_RecordChild2, // #2 = $src1
/*42315*/         OPC_CheckChild2Type, MVT::v4i32,
/*42317*/         OPC_CheckType, MVT::v4i32,
/*42319*/         OPC_EmitConvertToTarget, 1,
/*42321*/         OPC_EmitNodeXForm, 9, 3, // DSubReg_i32_reg
/*42324*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*42333*/         OPC_EmitConvertToTarget, 1,
/*42335*/         OPC_EmitNodeXForm, 10, 6, // SubReg_i32_lane
/*42338*/         OPC_EmitInteger, MVT::i32, 14, 
/*42341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*42356*/       0, /*End of Scope*/
/*42357*/     /*Scope*/ 107, /*->42465*/
/*42358*/       OPC_RecordChild1, // #0 = $Vn
/*42359*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->42386
/*42362*/         OPC_CheckChild1Type, MVT::v4i16,
/*42364*/         OPC_RecordChild2, // #1 = $Vm
/*42365*/         OPC_CheckChild2Type, MVT::v4i16,
/*42367*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42369*/         OPC_EmitInteger, MVT::i32, 14, 
/*42372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42375*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->42412
/*42388*/         OPC_CheckChild1Type, MVT::v2i32,
/*42390*/         OPC_RecordChild2, // #1 = $Vm
/*42391*/         OPC_CheckChild2Type, MVT::v2i32,
/*42393*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42395*/         OPC_EmitInteger, MVT::i32, 14, 
/*42398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->42438
/*42414*/         OPC_CheckChild1Type, MVT::v8i16,
/*42416*/         OPC_RecordChild2, // #1 = $Vm
/*42417*/         OPC_CheckChild2Type, MVT::v8i16,
/*42419*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42421*/         OPC_EmitInteger, MVT::i32, 14, 
/*42424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->42464
/*42440*/         OPC_CheckChild1Type, MVT::v4i32,
/*42442*/         OPC_RecordChild2, // #1 = $Vm
/*42443*/         OPC_CheckChild2Type, MVT::v4i32,
/*42445*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42447*/         OPC_EmitInteger, MVT::i32, 14, 
/*42450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*42465*/     0, /*End of Scope*/
/*42466*/   /*Scope*/ 116|128,1/*244*/, /*->42712*/
/*42468*/     OPC_CheckInteger, 53, 
/*42470*/     OPC_MoveParent,
/*42471*/     OPC_Scope, 93, /*->42566*/ // 3 children in Scope
/*42473*/       OPC_RecordChild1, // #0 = $Vn
/*42474*/       OPC_Scope, 44, /*->42520*/ // 2 children in Scope
/*42476*/         OPC_CheckChild1Type, MVT::v4i16,
/*42478*/         OPC_MoveChild, 2,
/*42480*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42483*/         OPC_RecordChild0, // #1 = $Vm
/*42484*/         OPC_CheckChild0Type, MVT::v4i16,
/*42486*/         OPC_RecordChild1, // #2 = $lane
/*42487*/         OPC_MoveChild, 1,
/*42489*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42492*/         OPC_MoveParent,
/*42493*/         OPC_CheckType, MVT::v4i16,
/*42495*/         OPC_MoveParent,
/*42496*/         OPC_CheckType, MVT::v4i32,
/*42498*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42500*/         OPC_EmitConvertToTarget, 2,
/*42502*/         OPC_EmitInteger, MVT::i32, 14, 
/*42505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42520*/       /*Scope*/ 44, /*->42565*/
/*42521*/         OPC_CheckChild1Type, MVT::v2i32,
/*42523*/         OPC_MoveChild, 2,
/*42525*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42528*/         OPC_RecordChild0, // #1 = $Vm
/*42529*/         OPC_CheckChild0Type, MVT::v2i32,
/*42531*/         OPC_RecordChild1, // #2 = $lane
/*42532*/         OPC_MoveChild, 1,
/*42534*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42537*/         OPC_MoveParent,
/*42538*/         OPC_CheckType, MVT::v2i32,
/*42540*/         OPC_MoveParent,
/*42541*/         OPC_CheckType, MVT::v2i64,
/*42543*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42545*/         OPC_EmitConvertToTarget, 2,
/*42547*/         OPC_EmitInteger, MVT::i32, 14, 
/*42550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42565*/       0, /*End of Scope*/
/*42566*/     /*Scope*/ 88, /*->42655*/
/*42567*/       OPC_MoveChild, 1,
/*42569*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42572*/       OPC_RecordChild0, // #0 = $Vm
/*42573*/       OPC_Scope, 39, /*->42614*/ // 2 children in Scope
/*42575*/         OPC_CheckChild0Type, MVT::v4i16,
/*42577*/         OPC_RecordChild1, // #1 = $lane
/*42578*/         OPC_MoveChild, 1,
/*42580*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42583*/         OPC_MoveParent,
/*42584*/         OPC_CheckType, MVT::v4i16,
/*42586*/         OPC_MoveParent,
/*42587*/         OPC_RecordChild2, // #2 = $Vn
/*42588*/         OPC_CheckChild2Type, MVT::v4i16,
/*42590*/         OPC_CheckType, MVT::v4i32,
/*42592*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42594*/         OPC_EmitConvertToTarget, 1,
/*42596*/         OPC_EmitInteger, MVT::i32, 14, 
/*42599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42614*/       /*Scope*/ 39, /*->42654*/
/*42615*/         OPC_CheckChild0Type, MVT::v2i32,
/*42617*/         OPC_RecordChild1, // #1 = $lane
/*42618*/         OPC_MoveChild, 1,
/*42620*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42623*/         OPC_MoveParent,
/*42624*/         OPC_CheckType, MVT::v2i32,
/*42626*/         OPC_MoveParent,
/*42627*/         OPC_RecordChild2, // #2 = $Vn
/*42628*/         OPC_CheckChild2Type, MVT::v2i32,
/*42630*/         OPC_CheckType, MVT::v2i64,
/*42632*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42634*/         OPC_EmitConvertToTarget, 1,
/*42636*/         OPC_EmitInteger, MVT::i32, 14, 
/*42639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42654*/       0, /*End of Scope*/
/*42655*/     /*Scope*/ 55, /*->42711*/
/*42656*/       OPC_RecordChild1, // #0 = $Vn
/*42657*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->42684
/*42660*/         OPC_CheckChild1Type, MVT::v4i16,
/*42662*/         OPC_RecordChild2, // #1 = $Vm
/*42663*/         OPC_CheckChild2Type, MVT::v4i16,
/*42665*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42667*/         OPC_EmitInteger, MVT::i32, 14, 
/*42670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->42710
/*42686*/         OPC_CheckChild1Type, MVT::v2i32,
/*42688*/         OPC_RecordChild2, // #1 = $Vm
/*42689*/         OPC_CheckChild2Type, MVT::v2i32,
/*42691*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42693*/         OPC_EmitInteger, MVT::i32, 14, 
/*42696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*42711*/     0, /*End of Scope*/
/*42712*/   /*Scope*/ 62|128,2/*318*/, /*->43032*/
/*42714*/     OPC_CheckInteger, 50, 
/*42716*/     OPC_MoveParent,
/*42717*/     OPC_RecordChild1, // #0 = $src1
/*42718*/     OPC_Scope, 77, /*->42797*/ // 4 children in Scope
/*42720*/       OPC_CheckChild1Type, MVT::v4i32,
/*42722*/       OPC_RecordChild2, // #1 = $Vn
/*42723*/       OPC_CheckChild2Type, MVT::v4i16,
/*42725*/       OPC_Scope, 43, /*->42770*/ // 2 children in Scope
/*42727*/         OPC_MoveChild, 3,
/*42729*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42732*/         OPC_RecordChild0, // #2 = $Vm
/*42733*/         OPC_CheckChild0Type, MVT::v4i16,
/*42735*/         OPC_RecordChild1, // #3 = $lane
/*42736*/         OPC_MoveChild, 1,
/*42738*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42741*/         OPC_MoveParent,
/*42742*/         OPC_CheckType, MVT::v4i16,
/*42744*/         OPC_MoveParent,
/*42745*/         OPC_CheckType, MVT::v4i32,
/*42747*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42749*/         OPC_EmitConvertToTarget, 3,
/*42751*/         OPC_EmitInteger, MVT::i32, 14, 
/*42754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42770*/       /*Scope*/ 25, /*->42796*/
/*42771*/         OPC_RecordChild3, // #2 = $Vm
/*42772*/         OPC_CheckChild3Type, MVT::v4i16,
/*42774*/         OPC_CheckType, MVT::v4i32,
/*42776*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42778*/         OPC_EmitInteger, MVT::i32, 14, 
/*42781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42796*/       0, /*End of Scope*/
/*42797*/     /*Scope*/ 77, /*->42875*/
/*42798*/       OPC_CheckChild1Type, MVT::v2i64,
/*42800*/       OPC_RecordChild2, // #1 = $Vn
/*42801*/       OPC_CheckChild2Type, MVT::v2i32,
/*42803*/       OPC_Scope, 43, /*->42848*/ // 2 children in Scope
/*42805*/         OPC_MoveChild, 3,
/*42807*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42810*/         OPC_RecordChild0, // #2 = $Vm
/*42811*/         OPC_CheckChild0Type, MVT::v2i32,
/*42813*/         OPC_RecordChild1, // #3 = $lane
/*42814*/         OPC_MoveChild, 1,
/*42816*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42819*/         OPC_MoveParent,
/*42820*/         OPC_CheckType, MVT::v2i32,
/*42822*/         OPC_MoveParent,
/*42823*/         OPC_CheckType, MVT::v2i64,
/*42825*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42827*/         OPC_EmitConvertToTarget, 3,
/*42829*/         OPC_EmitInteger, MVT::i32, 14, 
/*42832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42848*/       /*Scope*/ 25, /*->42874*/
/*42849*/         OPC_RecordChild3, // #2 = $Vm
/*42850*/         OPC_CheckChild3Type, MVT::v2i32,
/*42852*/         OPC_CheckType, MVT::v2i64,
/*42854*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42856*/         OPC_EmitInteger, MVT::i32, 14, 
/*42859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42862*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42874*/       0, /*End of Scope*/
/*42875*/     /*Scope*/ 77, /*->42953*/
/*42876*/       OPC_CheckChild1Type, MVT::v4i16,
/*42878*/       OPC_RecordChild2, // #1 = $src1
/*42879*/       OPC_CheckChild2Type, MVT::v4i32,
/*42881*/       OPC_Scope, 43, /*->42926*/ // 2 children in Scope
/*42883*/         OPC_MoveChild, 3,
/*42885*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42888*/         OPC_RecordChild0, // #2 = $Vm
/*42889*/         OPC_CheckChild0Type, MVT::v4i16,
/*42891*/         OPC_RecordChild1, // #3 = $lane
/*42892*/         OPC_MoveChild, 1,
/*42894*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42897*/         OPC_MoveParent,
/*42898*/         OPC_CheckType, MVT::v4i16,
/*42900*/         OPC_MoveParent,
/*42901*/         OPC_CheckType, MVT::v4i32,
/*42903*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42905*/         OPC_EmitConvertToTarget, 3,
/*42907*/         OPC_EmitInteger, MVT::i32, 14, 
/*42910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42926*/       /*Scope*/ 25, /*->42952*/
/*42927*/         OPC_RecordChild3, // #2 = $Vm
/*42928*/         OPC_CheckChild3Type, MVT::v4i16,
/*42930*/         OPC_CheckType, MVT::v4i32,
/*42932*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42934*/         OPC_EmitInteger, MVT::i32, 14, 
/*42937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42952*/       0, /*End of Scope*/
/*42953*/     /*Scope*/ 77, /*->43031*/
/*42954*/       OPC_CheckChild1Type, MVT::v2i32,
/*42956*/       OPC_RecordChild2, // #1 = $src1
/*42957*/       OPC_CheckChild2Type, MVT::v2i64,
/*42959*/       OPC_Scope, 43, /*->43004*/ // 2 children in Scope
/*42961*/         OPC_MoveChild, 3,
/*42963*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42966*/         OPC_RecordChild0, // #2 = $Vm
/*42967*/         OPC_CheckChild0Type, MVT::v2i32,
/*42969*/         OPC_RecordChild1, // #3 = $lane
/*42970*/         OPC_MoveChild, 1,
/*42972*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42975*/         OPC_MoveParent,
/*42976*/         OPC_CheckType, MVT::v2i32,
/*42978*/         OPC_MoveParent,
/*42979*/         OPC_CheckType, MVT::v2i64,
/*42981*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*42983*/         OPC_EmitConvertToTarget, 3,
/*42985*/         OPC_EmitInteger, MVT::i32, 14, 
/*42988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43004*/       /*Scope*/ 25, /*->43030*/
/*43005*/         OPC_RecordChild3, // #2 = $Vm
/*43006*/         OPC_CheckChild3Type, MVT::v2i32,
/*43008*/         OPC_CheckType, MVT::v2i64,
/*43010*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43012*/         OPC_EmitInteger, MVT::i32, 14, 
/*43015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43018*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43030*/       0, /*End of Scope*/
/*43031*/     0, /*End of Scope*/
/*43032*/   /*Scope*/ 62|128,2/*318*/, /*->43352*/
/*43034*/     OPC_CheckInteger, 51, 
/*43036*/     OPC_MoveParent,
/*43037*/     OPC_RecordChild1, // #0 = $src1
/*43038*/     OPC_Scope, 77, /*->43117*/ // 4 children in Scope
/*43040*/       OPC_CheckChild1Type, MVT::v4i32,
/*43042*/       OPC_RecordChild2, // #1 = $Vn
/*43043*/       OPC_CheckChild2Type, MVT::v4i16,
/*43045*/       OPC_Scope, 43, /*->43090*/ // 2 children in Scope
/*43047*/         OPC_MoveChild, 3,
/*43049*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43052*/         OPC_RecordChild0, // #2 = $Vm
/*43053*/         OPC_CheckChild0Type, MVT::v4i16,
/*43055*/         OPC_RecordChild1, // #3 = $lane
/*43056*/         OPC_MoveChild, 1,
/*43058*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43061*/         OPC_MoveParent,
/*43062*/         OPC_CheckType, MVT::v4i16,
/*43064*/         OPC_MoveParent,
/*43065*/         OPC_CheckType, MVT::v4i32,
/*43067*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43069*/         OPC_EmitConvertToTarget, 3,
/*43071*/         OPC_EmitInteger, MVT::i32, 14, 
/*43074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43090*/       /*Scope*/ 25, /*->43116*/
/*43091*/         OPC_RecordChild3, // #2 = $Vm
/*43092*/         OPC_CheckChild3Type, MVT::v4i16,
/*43094*/         OPC_CheckType, MVT::v4i32,
/*43096*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43098*/         OPC_EmitInteger, MVT::i32, 14, 
/*43101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43104*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*43116*/       0, /*End of Scope*/
/*43117*/     /*Scope*/ 77, /*->43195*/
/*43118*/       OPC_CheckChild1Type, MVT::v2i64,
/*43120*/       OPC_RecordChild2, // #1 = $Vn
/*43121*/       OPC_CheckChild2Type, MVT::v2i32,
/*43123*/       OPC_Scope, 43, /*->43168*/ // 2 children in Scope
/*43125*/         OPC_MoveChild, 3,
/*43127*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43130*/         OPC_RecordChild0, // #2 = $Vm
/*43131*/         OPC_CheckChild0Type, MVT::v2i32,
/*43133*/         OPC_RecordChild1, // #3 = $lane
/*43134*/         OPC_MoveChild, 1,
/*43136*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43139*/         OPC_MoveParent,
/*43140*/         OPC_CheckType, MVT::v2i32,
/*43142*/         OPC_MoveParent,
/*43143*/         OPC_CheckType, MVT::v2i64,
/*43145*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43147*/         OPC_EmitConvertToTarget, 3,
/*43149*/         OPC_EmitInteger, MVT::i32, 14, 
/*43152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43168*/       /*Scope*/ 25, /*->43194*/
/*43169*/         OPC_RecordChild3, // #2 = $Vm
/*43170*/         OPC_CheckChild3Type, MVT::v2i32,
/*43172*/         OPC_CheckType, MVT::v2i64,
/*43174*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43176*/         OPC_EmitInteger, MVT::i32, 14, 
/*43179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43194*/       0, /*End of Scope*/
/*43195*/     /*Scope*/ 77, /*->43273*/
/*43196*/       OPC_CheckChild1Type, MVT::v4i16,
/*43198*/       OPC_RecordChild2, // #1 = $src1
/*43199*/       OPC_CheckChild2Type, MVT::v4i32,
/*43201*/       OPC_Scope, 43, /*->43246*/ // 2 children in Scope
/*43203*/         OPC_MoveChild, 3,
/*43205*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43208*/         OPC_RecordChild0, // #2 = $Vm
/*43209*/         OPC_CheckChild0Type, MVT::v4i16,
/*43211*/         OPC_RecordChild1, // #3 = $lane
/*43212*/         OPC_MoveChild, 1,
/*43214*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43217*/         OPC_MoveParent,
/*43218*/         OPC_CheckType, MVT::v4i16,
/*43220*/         OPC_MoveParent,
/*43221*/         OPC_CheckType, MVT::v4i32,
/*43223*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43225*/         OPC_EmitConvertToTarget, 3,
/*43227*/         OPC_EmitInteger, MVT::i32, 14, 
/*43230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43246*/       /*Scope*/ 25, /*->43272*/
/*43247*/         OPC_RecordChild3, // #2 = $Vm
/*43248*/         OPC_CheckChild3Type, MVT::v4i16,
/*43250*/         OPC_CheckType, MVT::v4i32,
/*43252*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43254*/         OPC_EmitInteger, MVT::i32, 14, 
/*43257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*43272*/       0, /*End of Scope*/
/*43273*/     /*Scope*/ 77, /*->43351*/
/*43274*/       OPC_CheckChild1Type, MVT::v2i32,
/*43276*/       OPC_RecordChild2, // #1 = $src1
/*43277*/       OPC_CheckChild2Type, MVT::v2i64,
/*43279*/       OPC_Scope, 43, /*->43324*/ // 2 children in Scope
/*43281*/         OPC_MoveChild, 3,
/*43283*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43286*/         OPC_RecordChild0, // #2 = $Vm
/*43287*/         OPC_CheckChild0Type, MVT::v2i32,
/*43289*/         OPC_RecordChild1, // #3 = $lane
/*43290*/         OPC_MoveChild, 1,
/*43292*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43295*/         OPC_MoveParent,
/*43296*/         OPC_CheckType, MVT::v2i32,
/*43298*/         OPC_MoveParent,
/*43299*/         OPC_CheckType, MVT::v2i64,
/*43301*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43303*/         OPC_EmitConvertToTarget, 3,
/*43305*/         OPC_EmitInteger, MVT::i32, 14, 
/*43308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43324*/       /*Scope*/ 25, /*->43350*/
/*43325*/         OPC_RecordChild3, // #2 = $Vm
/*43326*/         OPC_CheckChild3Type, MVT::v2i32,
/*43328*/         OPC_CheckType, MVT::v2i64,
/*43330*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43332*/         OPC_EmitInteger, MVT::i32, 14, 
/*43335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43350*/       0, /*End of Scope*/
/*43351*/     0, /*End of Scope*/
/*43352*/   /*Scope*/ 72, /*->43425*/
/*43353*/     OPC_CheckInteger, 15, 
/*43355*/     OPC_MoveParent,
/*43356*/     OPC_RecordChild1, // #0 = $Vm
/*43357*/     OPC_Scope, 32, /*->43391*/ // 2 children in Scope
/*43359*/       OPC_CheckChild1Type, MVT::v2f32,
/*43361*/       OPC_RecordChild2, // #1 = $SIMM
/*43362*/       OPC_MoveChild, 2,
/*43364*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43367*/       OPC_MoveParent,
/*43368*/       OPC_CheckType, MVT::v2i32,
/*43370*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43372*/       OPC_EmitConvertToTarget, 1,
/*43374*/       OPC_EmitInteger, MVT::i32, 14, 
/*43377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*43391*/     /*Scope*/ 32, /*->43424*/
/*43392*/       OPC_CheckChild1Type, MVT::v4f32,
/*43394*/       OPC_RecordChild2, // #1 = $SIMM
/*43395*/       OPC_MoveChild, 2,
/*43397*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43400*/       OPC_MoveParent,
/*43401*/       OPC_CheckType, MVT::v4i32,
/*43403*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43405*/       OPC_EmitConvertToTarget, 1,
/*43407*/       OPC_EmitInteger, MVT::i32, 14, 
/*43410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43413*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*43424*/     0, /*End of Scope*/
/*43425*/   /*Scope*/ 72, /*->43498*/
/*43426*/     OPC_CheckInteger, 16, 
/*43428*/     OPC_MoveParent,
/*43429*/     OPC_RecordChild1, // #0 = $Vm
/*43430*/     OPC_Scope, 32, /*->43464*/ // 2 children in Scope
/*43432*/       OPC_CheckChild1Type, MVT::v2f32,
/*43434*/       OPC_RecordChild2, // #1 = $SIMM
/*43435*/       OPC_MoveChild, 2,
/*43437*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43440*/       OPC_MoveParent,
/*43441*/       OPC_CheckType, MVT::v2i32,
/*43443*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43445*/       OPC_EmitConvertToTarget, 1,
/*43447*/       OPC_EmitInteger, MVT::i32, 14, 
/*43450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*43464*/     /*Scope*/ 32, /*->43497*/
/*43465*/       OPC_CheckChild1Type, MVT::v4f32,
/*43467*/       OPC_RecordChild2, // #1 = $SIMM
/*43468*/       OPC_MoveChild, 2,
/*43470*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43473*/       OPC_MoveParent,
/*43474*/       OPC_CheckType, MVT::v4i32,
/*43476*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43478*/       OPC_EmitConvertToTarget, 1,
/*43480*/       OPC_EmitInteger, MVT::i32, 14, 
/*43483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 16:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*43497*/     0, /*End of Scope*/
/*43498*/   /*Scope*/ 34|128,1/*162*/, /*->43662*/
/*43500*/     OPC_CheckInteger, 21, 
/*43502*/     OPC_MoveParent,
/*43503*/     OPC_RecordChild1, // #0 = $Vn
/*43504*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43531
/*43507*/       OPC_CheckChild1Type, MVT::v4i16,
/*43509*/       OPC_RecordChild2, // #1 = $Vm
/*43510*/       OPC_CheckChild2Type, MVT::v4i16,
/*43512*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43514*/       OPC_EmitInteger, MVT::i32, 14, 
/*43517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43557
/*43533*/       OPC_CheckChild1Type, MVT::v2i32,
/*43535*/       OPC_RecordChild2, // #1 = $Vm
/*43536*/       OPC_CheckChild2Type, MVT::v2i32,
/*43538*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43540*/       OPC_EmitInteger, MVT::i32, 14, 
/*43543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43583
/*43559*/       OPC_CheckChild1Type, MVT::v8i16,
/*43561*/       OPC_RecordChild2, // #1 = $Vm
/*43562*/       OPC_CheckChild2Type, MVT::v8i16,
/*43564*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43566*/       OPC_EmitInteger, MVT::i32, 14, 
/*43569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43609
/*43585*/       OPC_CheckChild1Type, MVT::v4i32,
/*43587*/       OPC_RecordChild2, // #1 = $Vm
/*43588*/       OPC_CheckChild2Type, MVT::v4i32,
/*43590*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43592*/       OPC_EmitInteger, MVT::i32, 14, 
/*43595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43635
/*43611*/       OPC_CheckChild1Type, MVT::v8i8,
/*43613*/       OPC_RecordChild2, // #1 = $Vm
/*43614*/       OPC_CheckChild2Type, MVT::v8i8,
/*43616*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43618*/       OPC_EmitInteger, MVT::i32, 14, 
/*43621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43661
/*43637*/       OPC_CheckChild1Type, MVT::v16i8,
/*43639*/       OPC_RecordChild2, // #1 = $Vm
/*43640*/       OPC_CheckChild2Type, MVT::v16i8,
/*43642*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43644*/       OPC_EmitInteger, MVT::i32, 14, 
/*43647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43662*/   /*Scope*/ 34|128,1/*162*/, /*->43826*/
/*43664*/     OPC_CheckInteger, 22, 
/*43666*/     OPC_MoveParent,
/*43667*/     OPC_RecordChild1, // #0 = $Vn
/*43668*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43695
/*43671*/       OPC_CheckChild1Type, MVT::v4i16,
/*43673*/       OPC_RecordChild2, // #1 = $Vm
/*43674*/       OPC_CheckChild2Type, MVT::v4i16,
/*43676*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43678*/       OPC_EmitInteger, MVT::i32, 14, 
/*43681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43721
/*43697*/       OPC_CheckChild1Type, MVT::v2i32,
/*43699*/       OPC_RecordChild2, // #1 = $Vm
/*43700*/       OPC_CheckChild2Type, MVT::v2i32,
/*43702*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43704*/       OPC_EmitInteger, MVT::i32, 14, 
/*43707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43710*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43747
/*43723*/       OPC_CheckChild1Type, MVT::v8i16,
/*43725*/       OPC_RecordChild2, // #1 = $Vm
/*43726*/       OPC_CheckChild2Type, MVT::v8i16,
/*43728*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43730*/       OPC_EmitInteger, MVT::i32, 14, 
/*43733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43773
/*43749*/       OPC_CheckChild1Type, MVT::v4i32,
/*43751*/       OPC_RecordChild2, // #1 = $Vm
/*43752*/       OPC_CheckChild2Type, MVT::v4i32,
/*43754*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43756*/       OPC_EmitInteger, MVT::i32, 14, 
/*43759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43799
/*43775*/       OPC_CheckChild1Type, MVT::v8i8,
/*43777*/       OPC_RecordChild2, // #1 = $Vm
/*43778*/       OPC_CheckChild2Type, MVT::v8i8,
/*43780*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43782*/       OPC_EmitInteger, MVT::i32, 14, 
/*43785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43825
/*43801*/       OPC_CheckChild1Type, MVT::v16i8,
/*43803*/       OPC_RecordChild2, // #1 = $Vm
/*43804*/       OPC_CheckChild2Type, MVT::v16i8,
/*43806*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43808*/       OPC_EmitInteger, MVT::i32, 14, 
/*43811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43826*/   /*Scope*/ 34|128,1/*162*/, /*->43990*/
/*43828*/     OPC_CheckInteger, 75, 
/*43830*/     OPC_MoveParent,
/*43831*/     OPC_RecordChild1, // #0 = $Vn
/*43832*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43859
/*43835*/       OPC_CheckChild1Type, MVT::v4i16,
/*43837*/       OPC_RecordChild2, // #1 = $Vm
/*43838*/       OPC_CheckChild2Type, MVT::v4i16,
/*43840*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43842*/       OPC_EmitInteger, MVT::i32, 14, 
/*43845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43885
/*43861*/       OPC_CheckChild1Type, MVT::v2i32,
/*43863*/       OPC_RecordChild2, // #1 = $Vm
/*43864*/       OPC_CheckChild2Type, MVT::v2i32,
/*43866*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43868*/       OPC_EmitInteger, MVT::i32, 14, 
/*43871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43911
/*43887*/       OPC_CheckChild1Type, MVT::v8i16,
/*43889*/       OPC_RecordChild2, // #1 = $Vm
/*43890*/       OPC_CheckChild2Type, MVT::v8i16,
/*43892*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43894*/       OPC_EmitInteger, MVT::i32, 14, 
/*43897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 75:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43937
/*43913*/       OPC_CheckChild1Type, MVT::v4i32,
/*43915*/       OPC_RecordChild2, // #1 = $Vm
/*43916*/       OPC_CheckChild2Type, MVT::v4i32,
/*43918*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43920*/       OPC_EmitInteger, MVT::i32, 14, 
/*43923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 75:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43963
/*43939*/       OPC_CheckChild1Type, MVT::v8i8,
/*43941*/       OPC_RecordChild2, // #1 = $Vm
/*43942*/       OPC_CheckChild2Type, MVT::v8i8,
/*43944*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43946*/       OPC_EmitInteger, MVT::i32, 14, 
/*43949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43989
/*43965*/       OPC_CheckChild1Type, MVT::v16i8,
/*43967*/       OPC_RecordChild2, // #1 = $Vm
/*43968*/       OPC_CheckChild2Type, MVT::v16i8,
/*43970*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*43972*/       OPC_EmitInteger, MVT::i32, 14, 
/*43975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43978*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 75:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43990*/   /*Scope*/ 34|128,1/*162*/, /*->44154*/
/*43992*/     OPC_CheckInteger, 76, 
/*43994*/     OPC_MoveParent,
/*43995*/     OPC_RecordChild1, // #0 = $Vn
/*43996*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44023
/*43999*/       OPC_CheckChild1Type, MVT::v4i16,
/*44001*/       OPC_RecordChild2, // #1 = $Vm
/*44002*/       OPC_CheckChild2Type, MVT::v4i16,
/*44004*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44006*/       OPC_EmitInteger, MVT::i32, 14, 
/*44009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 76:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44049
/*44025*/       OPC_CheckChild1Type, MVT::v2i32,
/*44027*/       OPC_RecordChild2, // #1 = $Vm
/*44028*/       OPC_CheckChild2Type, MVT::v2i32,
/*44030*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44032*/       OPC_EmitInteger, MVT::i32, 14, 
/*44035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 76:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44075
/*44051*/       OPC_CheckChild1Type, MVT::v8i16,
/*44053*/       OPC_RecordChild2, // #1 = $Vm
/*44054*/       OPC_CheckChild2Type, MVT::v8i16,
/*44056*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44058*/       OPC_EmitInteger, MVT::i32, 14, 
/*44061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 76:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44101
/*44077*/       OPC_CheckChild1Type, MVT::v4i32,
/*44079*/       OPC_RecordChild2, // #1 = $Vm
/*44080*/       OPC_CheckChild2Type, MVT::v4i32,
/*44082*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44084*/       OPC_EmitInteger, MVT::i32, 14, 
/*44087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 76:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44127
/*44103*/       OPC_CheckChild1Type, MVT::v8i8,
/*44105*/       OPC_RecordChild2, // #1 = $Vm
/*44106*/       OPC_CheckChild2Type, MVT::v8i8,
/*44108*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44110*/       OPC_EmitInteger, MVT::i32, 14, 
/*44113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 76:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44153
/*44129*/       OPC_CheckChild1Type, MVT::v16i8,
/*44131*/       OPC_RecordChild2, // #1 = $Vm
/*44132*/       OPC_CheckChild2Type, MVT::v16i8,
/*44134*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44136*/       OPC_EmitInteger, MVT::i32, 14, 
/*44139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 76:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44154*/   /*Scope*/ 86|128,1/*214*/, /*->44370*/
/*44156*/     OPC_CheckInteger, 48, 
/*44158*/     OPC_MoveParent,
/*44159*/     OPC_RecordChild1, // #0 = $Vn
/*44160*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44187
/*44163*/       OPC_CheckChild1Type, MVT::v4i16,
/*44165*/       OPC_RecordChild2, // #1 = $Vm
/*44166*/       OPC_CheckChild2Type, MVT::v4i16,
/*44168*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44170*/       OPC_EmitInteger, MVT::i32, 14, 
/*44173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 48:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44213
/*44189*/       OPC_CheckChild1Type, MVT::v2i32,
/*44191*/       OPC_RecordChild2, // #1 = $Vm
/*44192*/       OPC_CheckChild2Type, MVT::v2i32,
/*44194*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44196*/       OPC_EmitInteger, MVT::i32, 14, 
/*44199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 48:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44239
/*44215*/       OPC_CheckChild1Type, MVT::v8i16,
/*44217*/       OPC_RecordChild2, // #1 = $Vm
/*44218*/       OPC_CheckChild2Type, MVT::v8i16,
/*44220*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44222*/       OPC_EmitInteger, MVT::i32, 14, 
/*44225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 48:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44265
/*44241*/       OPC_CheckChild1Type, MVT::v4i32,
/*44243*/       OPC_RecordChild2, // #1 = $Vm
/*44244*/       OPC_CheckChild2Type, MVT::v4i32,
/*44246*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44248*/       OPC_EmitInteger, MVT::i32, 14, 
/*44251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 48:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44291
/*44267*/       OPC_CheckChild1Type, MVT::v8i8,
/*44269*/       OPC_RecordChild2, // #1 = $Vm
/*44270*/       OPC_CheckChild2Type, MVT::v8i8,
/*44272*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44274*/       OPC_EmitInteger, MVT::i32, 14, 
/*44277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 48:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44317
/*44293*/       OPC_CheckChild1Type, MVT::v16i8,
/*44295*/       OPC_RecordChild2, // #1 = $Vm
/*44296*/       OPC_CheckChild2Type, MVT::v16i8,
/*44298*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44300*/       OPC_EmitInteger, MVT::i32, 14, 
/*44303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 48:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44343
/*44319*/       OPC_CheckChild1Type, MVT::v1i64,
/*44321*/       OPC_RecordChild2, // #1 = $Vm
/*44322*/       OPC_CheckChild2Type, MVT::v1i64,
/*44324*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44326*/       OPC_EmitInteger, MVT::i32, 14, 
/*44329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 48:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44369
/*44345*/       OPC_CheckChild1Type, MVT::v2i64,
/*44347*/       OPC_RecordChild2, // #1 = $Vm
/*44348*/       OPC_CheckChild2Type, MVT::v2i64,
/*44350*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44352*/       OPC_EmitInteger, MVT::i32, 14, 
/*44355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 48:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44370*/   /*Scope*/ 86|128,1/*214*/, /*->44586*/
/*44372*/     OPC_CheckInteger, 49, 
/*44374*/     OPC_MoveParent,
/*44375*/     OPC_RecordChild1, // #0 = $Vn
/*44376*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44403
/*44379*/       OPC_CheckChild1Type, MVT::v4i16,
/*44381*/       OPC_RecordChild2, // #1 = $Vm
/*44382*/       OPC_CheckChild2Type, MVT::v4i16,
/*44384*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44386*/       OPC_EmitInteger, MVT::i32, 14, 
/*44389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 49:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44429
/*44405*/       OPC_CheckChild1Type, MVT::v2i32,
/*44407*/       OPC_RecordChild2, // #1 = $Vm
/*44408*/       OPC_CheckChild2Type, MVT::v2i32,
/*44410*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44412*/       OPC_EmitInteger, MVT::i32, 14, 
/*44415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44418*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 49:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44455
/*44431*/       OPC_CheckChild1Type, MVT::v8i16,
/*44433*/       OPC_RecordChild2, // #1 = $Vm
/*44434*/       OPC_CheckChild2Type, MVT::v8i16,
/*44436*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44438*/       OPC_EmitInteger, MVT::i32, 14, 
/*44441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 49:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44481
/*44457*/       OPC_CheckChild1Type, MVT::v4i32,
/*44459*/       OPC_RecordChild2, // #1 = $Vm
/*44460*/       OPC_CheckChild2Type, MVT::v4i32,
/*44462*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44464*/       OPC_EmitInteger, MVT::i32, 14, 
/*44467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44507
/*44483*/       OPC_CheckChild1Type, MVT::v8i8,
/*44485*/       OPC_RecordChild2, // #1 = $Vm
/*44486*/       OPC_CheckChild2Type, MVT::v8i8,
/*44488*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44490*/       OPC_EmitInteger, MVT::i32, 14, 
/*44493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44496*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44533
/*44509*/       OPC_CheckChild1Type, MVT::v16i8,
/*44511*/       OPC_RecordChild2, // #1 = $Vm
/*44512*/       OPC_CheckChild2Type, MVT::v16i8,
/*44514*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44516*/       OPC_EmitInteger, MVT::i32, 14, 
/*44519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44522*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44559
/*44535*/       OPC_CheckChild1Type, MVT::v1i64,
/*44537*/       OPC_RecordChild2, // #1 = $Vm
/*44538*/       OPC_CheckChild2Type, MVT::v1i64,
/*44540*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44542*/       OPC_EmitInteger, MVT::i32, 14, 
/*44545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 49:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44585
/*44561*/       OPC_CheckChild1Type, MVT::v2i64,
/*44563*/       OPC_RecordChild2, // #1 = $Vm
/*44564*/       OPC_CheckChild2Type, MVT::v2i64,
/*44566*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44568*/       OPC_EmitInteger, MVT::i32, 14, 
/*44571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 49:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44586*/   /*Scope*/ 84, /*->44671*/
/*44587*/     OPC_CheckInteger, 11, 
/*44589*/     OPC_MoveParent,
/*44590*/     OPC_RecordChild1, // #0 = $Vn
/*44591*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44618
/*44594*/       OPC_CheckChild1Type, MVT::v8i16,
/*44596*/       OPC_RecordChild2, // #1 = $Vm
/*44597*/       OPC_CheckChild2Type, MVT::v8i16,
/*44599*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44601*/       OPC_EmitInteger, MVT::i32, 14, 
/*44604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 11:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44644
/*44620*/       OPC_CheckChild1Type, MVT::v4i32,
/*44622*/       OPC_RecordChild2, // #1 = $Vm
/*44623*/       OPC_CheckChild2Type, MVT::v4i32,
/*44625*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44627*/       OPC_EmitInteger, MVT::i32, 14, 
/*44630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 11:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44670
/*44646*/       OPC_CheckChild1Type, MVT::v2i64,
/*44648*/       OPC_RecordChild2, // #1 = $Vm
/*44649*/       OPC_CheckChild2Type, MVT::v2i64,
/*44651*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44653*/       OPC_EmitInteger, MVT::i32, 14, 
/*44656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 11:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44671*/   /*Scope*/ 84, /*->44756*/
/*44672*/     OPC_CheckInteger, 72, 
/*44674*/     OPC_MoveParent,
/*44675*/     OPC_RecordChild1, // #0 = $Vn
/*44676*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44703
/*44679*/       OPC_CheckChild1Type, MVT::v8i16,
/*44681*/       OPC_RecordChild2, // #1 = $Vm
/*44682*/       OPC_CheckChild2Type, MVT::v8i16,
/*44684*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44686*/       OPC_EmitInteger, MVT::i32, 14, 
/*44689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 72:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44729
/*44705*/       OPC_CheckChild1Type, MVT::v4i32,
/*44707*/       OPC_RecordChild2, // #1 = $Vm
/*44708*/       OPC_CheckChild2Type, MVT::v4i32,
/*44710*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44712*/       OPC_EmitInteger, MVT::i32, 14, 
/*44715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 72:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44755
/*44731*/       OPC_CheckChild1Type, MVT::v2i64,
/*44733*/       OPC_RecordChild2, // #1 = $Vm
/*44734*/       OPC_CheckChild2Type, MVT::v2i64,
/*44736*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44738*/       OPC_EmitInteger, MVT::i32, 14, 
/*44741*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44744*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 72:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44756*/   /*Scope*/ 58, /*->44815*/
/*44757*/     OPC_CheckInteger, 37, 
/*44759*/     OPC_MoveParent,
/*44760*/     OPC_RecordChild1, // #0 = $Vn
/*44761*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->44788
/*44764*/       OPC_CheckChild1Type, MVT::v8i8,
/*44766*/       OPC_RecordChild2, // #1 = $Vm
/*44767*/       OPC_CheckChild2Type, MVT::v8i8,
/*44769*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44771*/       OPC_EmitInteger, MVT::i32, 14, 
/*44774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44777*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 37:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44814
/*44790*/       OPC_CheckChild1Type, MVT::v16i8,
/*44792*/       OPC_RecordChild2, // #1 = $Vm
/*44793*/       OPC_CheckChild2Type, MVT::v16i8,
/*44795*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44797*/       OPC_EmitInteger, MVT::i32, 14, 
/*44800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 37:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44815*/   /*Scope*/ 30, /*->44846*/
/*44816*/     OPC_CheckInteger, 36, 
/*44818*/     OPC_MoveParent,
/*44819*/     OPC_RecordChild1, // #0 = $Vn
/*44820*/     OPC_CheckChild1Type, MVT::v8i8,
/*44822*/     OPC_RecordChild2, // #1 = $Vm
/*44823*/     OPC_CheckChild2Type, MVT::v8i8,
/*44825*/     OPC_CheckType, MVT::v8i16,
/*44827*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44829*/     OPC_EmitInteger, MVT::i32, 14, 
/*44832*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44835*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 36:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44846*/   /*Scope*/ 34|128,1/*162*/, /*->45010*/
/*44848*/     OPC_CheckInteger, 23, 
/*44850*/     OPC_MoveParent,
/*44851*/     OPC_RecordChild1, // #0 = $Vn
/*44852*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44879
/*44855*/       OPC_CheckChild1Type, MVT::v4i16,
/*44857*/       OPC_RecordChild2, // #1 = $Vm
/*44858*/       OPC_CheckChild2Type, MVT::v4i16,
/*44860*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44862*/       OPC_EmitInteger, MVT::i32, 14, 
/*44865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44868*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44905
/*44881*/       OPC_CheckChild1Type, MVT::v2i32,
/*44883*/       OPC_RecordChild2, // #1 = $Vm
/*44884*/       OPC_CheckChild2Type, MVT::v2i32,
/*44886*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44888*/       OPC_EmitInteger, MVT::i32, 14, 
/*44891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44931
/*44907*/       OPC_CheckChild1Type, MVT::v8i16,
/*44909*/       OPC_RecordChild2, // #1 = $Vm
/*44910*/       OPC_CheckChild2Type, MVT::v8i16,
/*44912*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44914*/       OPC_EmitInteger, MVT::i32, 14, 
/*44917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44957
/*44933*/       OPC_CheckChild1Type, MVT::v4i32,
/*44935*/       OPC_RecordChild2, // #1 = $Vm
/*44936*/       OPC_CheckChild2Type, MVT::v4i32,
/*44938*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44940*/       OPC_EmitInteger, MVT::i32, 14, 
/*44943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44983
/*44959*/       OPC_CheckChild1Type, MVT::v8i8,
/*44961*/       OPC_RecordChild2, // #1 = $Vm
/*44962*/       OPC_CheckChild2Type, MVT::v8i8,
/*44964*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44966*/       OPC_EmitInteger, MVT::i32, 14, 
/*44969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45009
/*44985*/       OPC_CheckChild1Type, MVT::v16i8,
/*44987*/       OPC_RecordChild2, // #1 = $Vm
/*44988*/       OPC_CheckChild2Type, MVT::v16i8,
/*44990*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*44992*/       OPC_EmitInteger, MVT::i32, 14, 
/*44995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45010*/   /*Scope*/ 34|128,1/*162*/, /*->45174*/
/*45012*/     OPC_CheckInteger, 24, 
/*45014*/     OPC_MoveParent,
/*45015*/     OPC_RecordChild1, // #0 = $Vn
/*45016*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45043
/*45019*/       OPC_CheckChild1Type, MVT::v4i16,
/*45021*/       OPC_RecordChild2, // #1 = $Vm
/*45022*/       OPC_CheckChild2Type, MVT::v4i16,
/*45024*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45026*/       OPC_EmitInteger, MVT::i32, 14, 
/*45029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 24:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45069
/*45045*/       OPC_CheckChild1Type, MVT::v2i32,
/*45047*/       OPC_RecordChild2, // #1 = $Vm
/*45048*/       OPC_CheckChild2Type, MVT::v2i32,
/*45050*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45052*/       OPC_EmitInteger, MVT::i32, 14, 
/*45055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 24:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45095
/*45071*/       OPC_CheckChild1Type, MVT::v8i16,
/*45073*/       OPC_RecordChild2, // #1 = $Vm
/*45074*/       OPC_CheckChild2Type, MVT::v8i16,
/*45076*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45078*/       OPC_EmitInteger, MVT::i32, 14, 
/*45081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 24:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45121
/*45097*/       OPC_CheckChild1Type, MVT::v4i32,
/*45099*/       OPC_RecordChild2, // #1 = $Vm
/*45100*/       OPC_CheckChild2Type, MVT::v4i32,
/*45102*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45104*/       OPC_EmitInteger, MVT::i32, 14, 
/*45107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 24:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45147
/*45123*/       OPC_CheckChild1Type, MVT::v8i8,
/*45125*/       OPC_RecordChild2, // #1 = $Vm
/*45126*/       OPC_CheckChild2Type, MVT::v8i8,
/*45128*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45130*/       OPC_EmitInteger, MVT::i32, 14, 
/*45133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45136*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 24:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45173
/*45149*/       OPC_CheckChild1Type, MVT::v16i8,
/*45151*/       OPC_RecordChild2, // #1 = $Vm
/*45152*/       OPC_CheckChild2Type, MVT::v16i8,
/*45154*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45156*/       OPC_EmitInteger, MVT::i32, 14, 
/*45159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 24:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45174*/   /*Scope*/ 86|128,1/*214*/, /*->45390*/
/*45176*/     OPC_CheckInteger, 70, 
/*45178*/     OPC_MoveParent,
/*45179*/     OPC_RecordChild1, // #0 = $Vn
/*45180*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45207
/*45183*/       OPC_CheckChild1Type, MVT::v4i16,
/*45185*/       OPC_RecordChild2, // #1 = $Vm
/*45186*/       OPC_CheckChild2Type, MVT::v4i16,
/*45188*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45190*/       OPC_EmitInteger, MVT::i32, 14, 
/*45193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45233
/*45209*/       OPC_CheckChild1Type, MVT::v2i32,
/*45211*/       OPC_RecordChild2, // #1 = $Vm
/*45212*/       OPC_CheckChild2Type, MVT::v2i32,
/*45214*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45216*/       OPC_EmitInteger, MVT::i32, 14, 
/*45219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45259
/*45235*/       OPC_CheckChild1Type, MVT::v8i16,
/*45237*/       OPC_RecordChild2, // #1 = $Vm
/*45238*/       OPC_CheckChild2Type, MVT::v8i16,
/*45240*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45242*/       OPC_EmitInteger, MVT::i32, 14, 
/*45245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45285
/*45261*/       OPC_CheckChild1Type, MVT::v4i32,
/*45263*/       OPC_RecordChild2, // #1 = $Vm
/*45264*/       OPC_CheckChild2Type, MVT::v4i32,
/*45266*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45268*/       OPC_EmitInteger, MVT::i32, 14, 
/*45271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45311
/*45287*/       OPC_CheckChild1Type, MVT::v8i8,
/*45289*/       OPC_RecordChild2, // #1 = $Vm
/*45290*/       OPC_CheckChild2Type, MVT::v8i8,
/*45292*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45294*/       OPC_EmitInteger, MVT::i32, 14, 
/*45297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45300*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 70:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45337
/*45313*/       OPC_CheckChild1Type, MVT::v16i8,
/*45315*/       OPC_RecordChild2, // #1 = $Vm
/*45316*/       OPC_CheckChild2Type, MVT::v16i8,
/*45318*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45320*/       OPC_EmitInteger, MVT::i32, 14, 
/*45323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 70:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45363
/*45339*/       OPC_CheckChild1Type, MVT::v1i64,
/*45341*/       OPC_RecordChild2, // #1 = $Vm
/*45342*/       OPC_CheckChild2Type, MVT::v1i64,
/*45344*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45346*/       OPC_EmitInteger, MVT::i32, 14, 
/*45349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45352*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 70:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45389
/*45365*/       OPC_CheckChild1Type, MVT::v2i64,
/*45367*/       OPC_RecordChild2, // #1 = $Vm
/*45368*/       OPC_CheckChild2Type, MVT::v2i64,
/*45370*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45372*/       OPC_EmitInteger, MVT::i32, 14, 
/*45375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 70:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45390*/   /*Scope*/ 86|128,1/*214*/, /*->45606*/
/*45392*/     OPC_CheckInteger, 71, 
/*45394*/     OPC_MoveParent,
/*45395*/     OPC_RecordChild1, // #0 = $Vn
/*45396*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45423
/*45399*/       OPC_CheckChild1Type, MVT::v4i16,
/*45401*/       OPC_RecordChild2, // #1 = $Vm
/*45402*/       OPC_CheckChild2Type, MVT::v4i16,
/*45404*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45406*/       OPC_EmitInteger, MVT::i32, 14, 
/*45409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 71:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45449
/*45425*/       OPC_CheckChild1Type, MVT::v2i32,
/*45427*/       OPC_RecordChild2, // #1 = $Vm
/*45428*/       OPC_CheckChild2Type, MVT::v2i32,
/*45430*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45432*/       OPC_EmitInteger, MVT::i32, 14, 
/*45435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 71:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45475
/*45451*/       OPC_CheckChild1Type, MVT::v8i16,
/*45453*/       OPC_RecordChild2, // #1 = $Vm
/*45454*/       OPC_CheckChild2Type, MVT::v8i16,
/*45456*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45458*/       OPC_EmitInteger, MVT::i32, 14, 
/*45461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 71:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45501
/*45477*/       OPC_CheckChild1Type, MVT::v4i32,
/*45479*/       OPC_RecordChild2, // #1 = $Vm
/*45480*/       OPC_CheckChild2Type, MVT::v4i32,
/*45482*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45484*/       OPC_EmitInteger, MVT::i32, 14, 
/*45487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 71:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45527
/*45503*/       OPC_CheckChild1Type, MVT::v8i8,
/*45505*/       OPC_RecordChild2, // #1 = $Vm
/*45506*/       OPC_CheckChild2Type, MVT::v8i8,
/*45508*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45510*/       OPC_EmitInteger, MVT::i32, 14, 
/*45513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 71:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45553
/*45529*/       OPC_CheckChild1Type, MVT::v16i8,
/*45531*/       OPC_RecordChild2, // #1 = $Vm
/*45532*/       OPC_CheckChild2Type, MVT::v16i8,
/*45534*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45536*/       OPC_EmitInteger, MVT::i32, 14, 
/*45539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 71:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45579
/*45555*/       OPC_CheckChild1Type, MVT::v1i64,
/*45557*/       OPC_RecordChild2, // #1 = $Vm
/*45558*/       OPC_CheckChild2Type, MVT::v1i64,
/*45560*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45562*/       OPC_EmitInteger, MVT::i32, 14, 
/*45565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 71:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45605
/*45581*/       OPC_CheckChild1Type, MVT::v2i64,
/*45583*/       OPC_RecordChild2, // #1 = $Vm
/*45584*/       OPC_CheckChild2Type, MVT::v2i64,
/*45586*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45588*/       OPC_EmitInteger, MVT::i32, 14, 
/*45591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 71:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45606*/   /*Scope*/ 84, /*->45691*/
/*45607*/     OPC_CheckInteger, 96, 
/*45609*/     OPC_MoveParent,
/*45610*/     OPC_RecordChild1, // #0 = $Vn
/*45611*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45638
/*45614*/       OPC_CheckChild1Type, MVT::v8i16,
/*45616*/       OPC_RecordChild2, // #1 = $Vm
/*45617*/       OPC_CheckChild2Type, MVT::v8i16,
/*45619*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45621*/       OPC_EmitInteger, MVT::i32, 14, 
/*45624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 96:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45664
/*45640*/       OPC_CheckChild1Type, MVT::v4i32,
/*45642*/       OPC_RecordChild2, // #1 = $Vm
/*45643*/       OPC_CheckChild2Type, MVT::v4i32,
/*45645*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45647*/       OPC_EmitInteger, MVT::i32, 14, 
/*45650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 96:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45690
/*45666*/       OPC_CheckChild1Type, MVT::v2i64,
/*45668*/       OPC_RecordChild2, // #1 = $Vm
/*45669*/       OPC_CheckChild2Type, MVT::v2i64,
/*45671*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45673*/       OPC_EmitInteger, MVT::i32, 14, 
/*45676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 96:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45691*/   /*Scope*/ 84, /*->45776*/
/*45692*/     OPC_CheckInteger, 82, 
/*45694*/     OPC_MoveParent,
/*45695*/     OPC_RecordChild1, // #0 = $Vn
/*45696*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45723
/*45699*/       OPC_CheckChild1Type, MVT::v8i16,
/*45701*/       OPC_RecordChild2, // #1 = $Vm
/*45702*/       OPC_CheckChild2Type, MVT::v8i16,
/*45704*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45706*/       OPC_EmitInteger, MVT::i32, 14, 
/*45709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45749
/*45725*/       OPC_CheckChild1Type, MVT::v4i32,
/*45727*/       OPC_RecordChild2, // #1 = $Vm
/*45728*/       OPC_CheckChild2Type, MVT::v4i32,
/*45730*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45732*/       OPC_EmitInteger, MVT::i32, 14, 
/*45735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45775
/*45751*/       OPC_CheckChild1Type, MVT::v2i64,
/*45753*/       OPC_RecordChild2, // #1 = $Vm
/*45754*/       OPC_CheckChild2Type, MVT::v2i64,
/*45756*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45758*/       OPC_EmitInteger, MVT::i32, 14, 
/*45761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45776*/   /*Scope*/ 24, /*->45801*/
/*45777*/     OPC_CheckInteger, 7, 
/*45779*/     OPC_MoveParent,
/*45780*/     OPC_RecordChild1, // #0 = $Vn
/*45781*/     OPC_RecordChild2, // #1 = $Vm
/*45782*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45784*/     OPC_EmitInteger, MVT::i32, 14, 
/*45787*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45790*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 7:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45801*/   /*Scope*/ 24, /*->45826*/
/*45802*/     OPC_CheckInteger, 8, 
/*45804*/     OPC_MoveParent,
/*45805*/     OPC_RecordChild1, // #0 = $Vn
/*45806*/     OPC_RecordChild2, // #1 = $Vm
/*45807*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45809*/     OPC_EmitInteger, MVT::i32, 14, 
/*45812*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45815*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 8:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45826*/   /*Scope*/ 24, /*->45851*/
/*45827*/     OPC_CheckInteger, 9, 
/*45829*/     OPC_MoveParent,
/*45830*/     OPC_RecordChild1, // #0 = $Vn
/*45831*/     OPC_RecordChild2, // #1 = $Vm
/*45832*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45834*/     OPC_EmitInteger, MVT::i32, 14, 
/*45837*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45840*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 9:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45851*/   /*Scope*/ 24, /*->45876*/
/*45852*/     OPC_CheckInteger, 10, 
/*45854*/     OPC_MoveParent,
/*45855*/     OPC_RecordChild1, // #0 = $Vn
/*45856*/     OPC_RecordChild2, // #1 = $Vm
/*45857*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45859*/     OPC_EmitInteger, MVT::i32, 14, 
/*45862*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45865*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 10:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45876*/   /*Scope*/ 86|128,1/*214*/, /*->46092*/
/*45878*/     OPC_CheckInteger, 4, 
/*45880*/     OPC_MoveParent,
/*45881*/     OPC_RecordChild1, // #0 = $Vn
/*45882*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45909
/*45885*/       OPC_CheckChild1Type, MVT::v4i16,
/*45887*/       OPC_RecordChild2, // #1 = $Vm
/*45888*/       OPC_CheckChild2Type, MVT::v4i16,
/*45890*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45892*/       OPC_EmitInteger, MVT::i32, 14, 
/*45895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45935
/*45911*/       OPC_CheckChild1Type, MVT::v2i32,
/*45913*/       OPC_RecordChild2, // #1 = $Vm
/*45914*/       OPC_CheckChild2Type, MVT::v2i32,
/*45916*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45918*/       OPC_EmitInteger, MVT::i32, 14, 
/*45921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45924*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45961
/*45937*/       OPC_CheckChild1Type, MVT::v8i16,
/*45939*/       OPC_RecordChild2, // #1 = $Vm
/*45940*/       OPC_CheckChild2Type, MVT::v8i16,
/*45942*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45944*/       OPC_EmitInteger, MVT::i32, 14, 
/*45947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45987
/*45963*/       OPC_CheckChild1Type, MVT::v4i32,
/*45965*/       OPC_RecordChild2, // #1 = $Vm
/*45966*/       OPC_CheckChild2Type, MVT::v4i32,
/*45968*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45970*/       OPC_EmitInteger, MVT::i32, 14, 
/*45973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46013
/*45989*/       OPC_CheckChild1Type, MVT::v8i8,
/*45991*/       OPC_RecordChild2, // #1 = $Vm
/*45992*/       OPC_CheckChild2Type, MVT::v8i8,
/*45994*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45996*/       OPC_EmitInteger, MVT::i32, 14, 
/*45999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46039
/*46015*/       OPC_CheckChild1Type, MVT::v16i8,
/*46017*/       OPC_RecordChild2, // #1 = $Vm
/*46018*/       OPC_CheckChild2Type, MVT::v16i8,
/*46020*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46022*/       OPC_EmitInteger, MVT::i32, 14, 
/*46025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46065
/*46041*/       OPC_CheckChild1Type, MVT::v2f32,
/*46043*/       OPC_RecordChild2, // #1 = $Vm
/*46044*/       OPC_CheckChild2Type, MVT::v2f32,
/*46046*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46048*/       OPC_EmitInteger, MVT::i32, 14, 
/*46051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 4:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46091
/*46067*/       OPC_CheckChild1Type, MVT::v4f32,
/*46069*/       OPC_RecordChild2, // #1 = $Vm
/*46070*/       OPC_CheckChild2Type, MVT::v4f32,
/*46072*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46074*/       OPC_EmitInteger, MVT::i32, 14, 
/*46077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 4:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46092*/   /*Scope*/ 34|128,1/*162*/, /*->46256*/
/*46094*/     OPC_CheckInteger, 5, 
/*46096*/     OPC_MoveParent,
/*46097*/     OPC_RecordChild1, // #0 = $Vn
/*46098*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46125
/*46101*/       OPC_CheckChild1Type, MVT::v4i16,
/*46103*/       OPC_RecordChild2, // #1 = $Vm
/*46104*/       OPC_CheckChild2Type, MVT::v4i16,
/*46106*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46108*/       OPC_EmitInteger, MVT::i32, 14, 
/*46111*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46151
/*46127*/       OPC_CheckChild1Type, MVT::v2i32,
/*46129*/       OPC_RecordChild2, // #1 = $Vm
/*46130*/       OPC_CheckChild2Type, MVT::v2i32,
/*46132*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46134*/       OPC_EmitInteger, MVT::i32, 14, 
/*46137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46140*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46177
/*46153*/       OPC_CheckChild1Type, MVT::v8i16,
/*46155*/       OPC_RecordChild2, // #1 = $Vm
/*46156*/       OPC_CheckChild2Type, MVT::v8i16,
/*46158*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46160*/       OPC_EmitInteger, MVT::i32, 14, 
/*46163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46203
/*46179*/       OPC_CheckChild1Type, MVT::v4i32,
/*46181*/       OPC_RecordChild2, // #1 = $Vm
/*46182*/       OPC_CheckChild2Type, MVT::v4i32,
/*46184*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46186*/       OPC_EmitInteger, MVT::i32, 14, 
/*46189*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46192*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46229
/*46205*/       OPC_CheckChild1Type, MVT::v8i8,
/*46207*/       OPC_RecordChild2, // #1 = $Vm
/*46208*/       OPC_CheckChild2Type, MVT::v8i8,
/*46210*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46212*/       OPC_EmitInteger, MVT::i32, 14, 
/*46215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46218*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46255
/*46231*/       OPC_CheckChild1Type, MVT::v16i8,
/*46233*/       OPC_RecordChild2, // #1 = $Vm
/*46234*/       OPC_CheckChild2Type, MVT::v16i8,
/*46236*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46238*/       OPC_EmitInteger, MVT::i32, 14, 
/*46241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46256*/   /*Scope*/ 86|128,1/*214*/, /*->46472*/
/*46258*/     OPC_CheckInteger, 32, 
/*46260*/     OPC_MoveParent,
/*46261*/     OPC_RecordChild1, // #0 = $Vn
/*46262*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46289
/*46265*/       OPC_CheckChild1Type, MVT::v4i16,
/*46267*/       OPC_RecordChild2, // #1 = $Vm
/*46268*/       OPC_CheckChild2Type, MVT::v4i16,
/*46270*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46272*/       OPC_EmitInteger, MVT::i32, 14, 
/*46275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46278*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46315
/*46291*/       OPC_CheckChild1Type, MVT::v2i32,
/*46293*/       OPC_RecordChild2, // #1 = $Vm
/*46294*/       OPC_CheckChild2Type, MVT::v2i32,
/*46296*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46298*/       OPC_EmitInteger, MVT::i32, 14, 
/*46301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46341
/*46317*/       OPC_CheckChild1Type, MVT::v8i16,
/*46319*/       OPC_RecordChild2, // #1 = $Vm
/*46320*/       OPC_CheckChild2Type, MVT::v8i16,
/*46322*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46324*/       OPC_EmitInteger, MVT::i32, 14, 
/*46327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46367
/*46343*/       OPC_CheckChild1Type, MVT::v4i32,
/*46345*/       OPC_RecordChild2, // #1 = $Vm
/*46346*/       OPC_CheckChild2Type, MVT::v4i32,
/*46348*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46350*/       OPC_EmitInteger, MVT::i32, 14, 
/*46353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46356*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46393
/*46369*/       OPC_CheckChild1Type, MVT::v8i8,
/*46371*/       OPC_RecordChild2, // #1 = $Vm
/*46372*/       OPC_CheckChild2Type, MVT::v8i8,
/*46374*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46376*/       OPC_EmitInteger, MVT::i32, 14, 
/*46379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46419
/*46395*/       OPC_CheckChild1Type, MVT::v16i8,
/*46397*/       OPC_RecordChild2, // #1 = $Vm
/*46398*/       OPC_CheckChild2Type, MVT::v16i8,
/*46400*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46402*/       OPC_EmitInteger, MVT::i32, 14, 
/*46405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46408*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46445
/*46421*/       OPC_CheckChild1Type, MVT::v2f32,
/*46423*/       OPC_RecordChild2, // #1 = $Vm
/*46424*/       OPC_CheckChild2Type, MVT::v2f32,
/*46426*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46428*/       OPC_EmitInteger, MVT::i32, 14, 
/*46431*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46434*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 32:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46471
/*46447*/       OPC_CheckChild1Type, MVT::v4f32,
/*46449*/       OPC_RecordChild2, // #1 = $Vm
/*46450*/       OPC_CheckChild2Type, MVT::v4f32,
/*46452*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46454*/       OPC_EmitInteger, MVT::i32, 14, 
/*46457*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46460*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 32:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46472*/   /*Scope*/ 34|128,1/*162*/, /*->46636*/
/*46474*/     OPC_CheckInteger, 33, 
/*46476*/     OPC_MoveParent,
/*46477*/     OPC_RecordChild1, // #0 = $Vn
/*46478*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46505
/*46481*/       OPC_CheckChild1Type, MVT::v4i16,
/*46483*/       OPC_RecordChild2, // #1 = $Vm
/*46484*/       OPC_CheckChild2Type, MVT::v4i16,
/*46486*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46488*/       OPC_EmitInteger, MVT::i32, 14, 
/*46491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46494*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46531
/*46507*/       OPC_CheckChild1Type, MVT::v2i32,
/*46509*/       OPC_RecordChild2, // #1 = $Vm
/*46510*/       OPC_CheckChild2Type, MVT::v2i32,
/*46512*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46514*/       OPC_EmitInteger, MVT::i32, 14, 
/*46517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46520*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46557
/*46533*/       OPC_CheckChild1Type, MVT::v8i16,
/*46535*/       OPC_RecordChild2, // #1 = $Vm
/*46536*/       OPC_CheckChild2Type, MVT::v8i16,
/*46538*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46540*/       OPC_EmitInteger, MVT::i32, 14, 
/*46543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46583
/*46559*/       OPC_CheckChild1Type, MVT::v4i32,
/*46561*/       OPC_RecordChild2, // #1 = $Vm
/*46562*/       OPC_CheckChild2Type, MVT::v4i32,
/*46564*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46566*/       OPC_EmitInteger, MVT::i32, 14, 
/*46569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46609
/*46585*/       OPC_CheckChild1Type, MVT::v8i8,
/*46587*/       OPC_RecordChild2, // #1 = $Vm
/*46588*/       OPC_CheckChild2Type, MVT::v8i8,
/*46590*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46592*/       OPC_EmitInteger, MVT::i32, 14, 
/*46595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46635
/*46611*/       OPC_CheckChild1Type, MVT::v16i8,
/*46613*/       OPC_RecordChild2, // #1 = $Vm
/*46614*/       OPC_CheckChild2Type, MVT::v16i8,
/*46616*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46618*/       OPC_EmitInteger, MVT::i32, 14, 
/*46621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46636*/   /*Scope*/ 86|128,1/*214*/, /*->46852*/
/*46638*/     OPC_CheckInteger, 34, 
/*46640*/     OPC_MoveParent,
/*46641*/     OPC_RecordChild1, // #0 = $Vn
/*46642*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46669
/*46645*/       OPC_CheckChild1Type, MVT::v4i16,
/*46647*/       OPC_RecordChild2, // #1 = $Vm
/*46648*/       OPC_CheckChild2Type, MVT::v4i16,
/*46650*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46652*/       OPC_EmitInteger, MVT::i32, 14, 
/*46655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 34:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46695
/*46671*/       OPC_CheckChild1Type, MVT::v2i32,
/*46673*/       OPC_RecordChild2, // #1 = $Vm
/*46674*/       OPC_CheckChild2Type, MVT::v2i32,
/*46676*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46678*/       OPC_EmitInteger, MVT::i32, 14, 
/*46681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46684*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46721
/*46697*/       OPC_CheckChild1Type, MVT::v8i16,
/*46699*/       OPC_RecordChild2, // #1 = $Vm
/*46700*/       OPC_CheckChild2Type, MVT::v8i16,
/*46702*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46704*/       OPC_EmitInteger, MVT::i32, 14, 
/*46707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46710*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 34:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46747
/*46723*/       OPC_CheckChild1Type, MVT::v4i32,
/*46725*/       OPC_RecordChild2, // #1 = $Vm
/*46726*/       OPC_CheckChild2Type, MVT::v4i32,
/*46728*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46730*/       OPC_EmitInteger, MVT::i32, 14, 
/*46733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46773
/*46749*/       OPC_CheckChild1Type, MVT::v8i8,
/*46751*/       OPC_RecordChild2, // #1 = $Vm
/*46752*/       OPC_CheckChild2Type, MVT::v8i8,
/*46754*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46756*/       OPC_EmitInteger, MVT::i32, 14, 
/*46759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 34:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46799
/*46775*/       OPC_CheckChild1Type, MVT::v16i8,
/*46777*/       OPC_RecordChild2, // #1 = $Vm
/*46778*/       OPC_CheckChild2Type, MVT::v16i8,
/*46780*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46782*/       OPC_EmitInteger, MVT::i32, 14, 
/*46785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 34:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46825
/*46801*/       OPC_CheckChild1Type, MVT::v2f32,
/*46803*/       OPC_RecordChild2, // #1 = $Vm
/*46804*/       OPC_CheckChild2Type, MVT::v2f32,
/*46806*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46808*/       OPC_EmitInteger, MVT::i32, 14, 
/*46811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 34:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46851
/*46827*/       OPC_CheckChild1Type, MVT::v4f32,
/*46829*/       OPC_RecordChild2, // #1 = $Vm
/*46830*/       OPC_CheckChild2Type, MVT::v4f32,
/*46832*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46834*/       OPC_EmitInteger, MVT::i32, 14, 
/*46837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46840*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 34:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46852*/   /*Scope*/ 34|128,1/*162*/, /*->47016*/
/*46854*/     OPC_CheckInteger, 35, 
/*46856*/     OPC_MoveParent,
/*46857*/     OPC_RecordChild1, // #0 = $Vn
/*46858*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46885
/*46861*/       OPC_CheckChild1Type, MVT::v4i16,
/*46863*/       OPC_RecordChild2, // #1 = $Vm
/*46864*/       OPC_CheckChild2Type, MVT::v4i16,
/*46866*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46868*/       OPC_EmitInteger, MVT::i32, 14, 
/*46871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 35:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46911
/*46887*/       OPC_CheckChild1Type, MVT::v2i32,
/*46889*/       OPC_RecordChild2, // #1 = $Vm
/*46890*/       OPC_CheckChild2Type, MVT::v2i32,
/*46892*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46894*/       OPC_EmitInteger, MVT::i32, 14, 
/*46897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 35:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46937
/*46913*/       OPC_CheckChild1Type, MVT::v8i16,
/*46915*/       OPC_RecordChild2, // #1 = $Vm
/*46916*/       OPC_CheckChild2Type, MVT::v8i16,
/*46918*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46920*/       OPC_EmitInteger, MVT::i32, 14, 
/*46923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 35:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46963
/*46939*/       OPC_CheckChild1Type, MVT::v4i32,
/*46941*/       OPC_RecordChild2, // #1 = $Vm
/*46942*/       OPC_CheckChild2Type, MVT::v4i32,
/*46944*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46946*/       OPC_EmitInteger, MVT::i32, 14, 
/*46949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 35:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46989
/*46965*/       OPC_CheckChild1Type, MVT::v8i8,
/*46967*/       OPC_RecordChild2, // #1 = $Vm
/*46968*/       OPC_CheckChild2Type, MVT::v8i8,
/*46970*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46972*/       OPC_EmitInteger, MVT::i32, 14, 
/*46975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46978*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 35:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47015
/*46991*/       OPC_CheckChild1Type, MVT::v16i8,
/*46993*/       OPC_RecordChild2, // #1 = $Vm
/*46994*/       OPC_CheckChild2Type, MVT::v16i8,
/*46996*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46998*/       OPC_EmitInteger, MVT::i32, 14, 
/*47001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 35:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*47016*/   /*Scope*/ 110, /*->47127*/
/*47017*/     OPC_CheckInteger, 40, 
/*47019*/     OPC_MoveParent,
/*47020*/     OPC_RecordChild1, // #0 = $Vn
/*47021*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47048
/*47024*/       OPC_CheckChild1Type, MVT::v8i8,
/*47026*/       OPC_RecordChild2, // #1 = $Vm
/*47027*/       OPC_CheckChild2Type, MVT::v8i8,
/*47029*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47031*/       OPC_EmitInteger, MVT::i32, 14, 
/*47034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 40:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47074
/*47050*/       OPC_CheckChild1Type, MVT::v4i16,
/*47052*/       OPC_RecordChild2, // #1 = $Vm
/*47053*/       OPC_CheckChild2Type, MVT::v4i16,
/*47055*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47057*/       OPC_EmitInteger, MVT::i32, 14, 
/*47060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 40:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47100
/*47076*/       OPC_CheckChild1Type, MVT::v2i32,
/*47078*/       OPC_RecordChild2, // #1 = $Vm
/*47079*/       OPC_CheckChild2Type, MVT::v2i32,
/*47081*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47083*/       OPC_EmitInteger, MVT::i32, 14, 
/*47086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 40:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47126
/*47102*/       OPC_CheckChild1Type, MVT::v2f32,
/*47104*/       OPC_RecordChild2, // #1 = $Vm
/*47105*/       OPC_CheckChild2Type, MVT::v2f32,
/*47107*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47109*/       OPC_EmitInteger, MVT::i32, 14, 
/*47112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 40:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47127*/   /*Scope*/ 10|128,1/*138*/, /*->47267*/
/*47129*/     OPC_CheckInteger, 41, 
/*47131*/     OPC_MoveParent,
/*47132*/     OPC_RecordChild1, // #0 = $Vm
/*47133*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->47156
/*47136*/       OPC_CheckChild1Type, MVT::v8i8,
/*47138*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47140*/       OPC_EmitInteger, MVT::i32, 14, 
/*47143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 41:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47178
/*47158*/       OPC_CheckChild1Type, MVT::v4i16,
/*47160*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47162*/       OPC_EmitInteger, MVT::i32, 14, 
/*47165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 41:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->47200
/*47180*/       OPC_CheckChild1Type, MVT::v2i32,
/*47182*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47184*/       OPC_EmitInteger, MVT::i32, 14, 
/*47187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 41:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->47222
/*47202*/       OPC_CheckChild1Type, MVT::v16i8,
/*47204*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47206*/       OPC_EmitInteger, MVT::i32, 14, 
/*47209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 41:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47244
/*47224*/       OPC_CheckChild1Type, MVT::v8i16,
/*47226*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47228*/       OPC_EmitInteger, MVT::i32, 14, 
/*47231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 41:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47266
/*47246*/       OPC_CheckChild1Type, MVT::v4i32,
/*47248*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47250*/       OPC_EmitInteger, MVT::i32, 14, 
/*47253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 41:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47267*/   /*Scope*/ 10|128,1/*138*/, /*->47407*/
/*47269*/     OPC_CheckInteger, 42, 
/*47271*/     OPC_MoveParent,
/*47272*/     OPC_RecordChild1, // #0 = $Vm
/*47273*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->47296
/*47276*/       OPC_CheckChild1Type, MVT::v8i8,
/*47278*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47280*/       OPC_EmitInteger, MVT::i32, 14, 
/*47283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47318
/*47298*/       OPC_CheckChild1Type, MVT::v4i16,
/*47300*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47302*/       OPC_EmitInteger, MVT::i32, 14, 
/*47305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->47340
/*47320*/       OPC_CheckChild1Type, MVT::v2i32,
/*47322*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47324*/       OPC_EmitInteger, MVT::i32, 14, 
/*47327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 42:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->47362
/*47342*/       OPC_CheckChild1Type, MVT::v16i8,
/*47344*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47346*/       OPC_EmitInteger, MVT::i32, 14, 
/*47349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47352*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47384
/*47364*/       OPC_CheckChild1Type, MVT::v8i16,
/*47366*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47368*/       OPC_EmitInteger, MVT::i32, 14, 
/*47371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47406
/*47386*/       OPC_CheckChild1Type, MVT::v4i32,
/*47388*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47390*/       OPC_EmitInteger, MVT::i32, 14, 
/*47393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47396*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 42:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47407*/   /*Scope*/ 34|128,1/*162*/, /*->47571*/
/*47409*/     OPC_CheckInteger, 38, 
/*47411*/     OPC_MoveParent,
/*47412*/     OPC_RecordChild1, // #0 = $src1
/*47413*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47440
/*47416*/       OPC_CheckChild1Type, MVT::v4i16,
/*47418*/       OPC_RecordChild2, // #1 = $Vm
/*47419*/       OPC_CheckChild2Type, MVT::v8i8,
/*47421*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47423*/       OPC_EmitInteger, MVT::i32, 14, 
/*47426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 38:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47466
/*47442*/       OPC_CheckChild1Type, MVT::v2i32,
/*47444*/       OPC_RecordChild2, // #1 = $Vm
/*47445*/       OPC_CheckChild2Type, MVT::v4i16,
/*47447*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47449*/       OPC_EmitInteger, MVT::i32, 14, 
/*47452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 38:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47492
/*47468*/       OPC_CheckChild1Type, MVT::v1i64,
/*47470*/       OPC_RecordChild2, // #1 = $Vm
/*47471*/       OPC_CheckChild2Type, MVT::v2i32,
/*47473*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47475*/       OPC_EmitInteger, MVT::i32, 14, 
/*47478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 38:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47518
/*47494*/       OPC_CheckChild1Type, MVT::v8i16,
/*47496*/       OPC_RecordChild2, // #1 = $Vm
/*47497*/       OPC_CheckChild2Type, MVT::v16i8,
/*47499*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47501*/       OPC_EmitInteger, MVT::i32, 14, 
/*47504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 38:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47544
/*47520*/       OPC_CheckChild1Type, MVT::v4i32,
/*47522*/       OPC_RecordChild2, // #1 = $Vm
/*47523*/       OPC_CheckChild2Type, MVT::v8i16,
/*47525*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47527*/       OPC_EmitInteger, MVT::i32, 14, 
/*47530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 38:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47570
/*47546*/       OPC_CheckChild1Type, MVT::v2i64,
/*47548*/       OPC_RecordChild2, // #1 = $Vm
/*47549*/       OPC_CheckChild2Type, MVT::v4i32,
/*47551*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47553*/       OPC_EmitInteger, MVT::i32, 14, 
/*47556*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47559*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 38:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47571*/   /*Scope*/ 34|128,1/*162*/, /*->47735*/
/*47573*/     OPC_CheckInteger, 39, 
/*47575*/     OPC_MoveParent,
/*47576*/     OPC_RecordChild1, // #0 = $src1
/*47577*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47604
/*47580*/       OPC_CheckChild1Type, MVT::v4i16,
/*47582*/       OPC_RecordChild2, // #1 = $Vm
/*47583*/       OPC_CheckChild2Type, MVT::v8i8,
/*47585*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47587*/       OPC_EmitInteger, MVT::i32, 14, 
/*47590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 39:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47630
/*47606*/       OPC_CheckChild1Type, MVT::v2i32,
/*47608*/       OPC_RecordChild2, // #1 = $Vm
/*47609*/       OPC_CheckChild2Type, MVT::v4i16,
/*47611*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47613*/       OPC_EmitInteger, MVT::i32, 14, 
/*47616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 39:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47656
/*47632*/       OPC_CheckChild1Type, MVT::v1i64,
/*47634*/       OPC_RecordChild2, // #1 = $Vm
/*47635*/       OPC_CheckChild2Type, MVT::v2i32,
/*47637*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47639*/       OPC_EmitInteger, MVT::i32, 14, 
/*47642*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47645*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 39:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47682
/*47658*/       OPC_CheckChild1Type, MVT::v8i16,
/*47660*/       OPC_RecordChild2, // #1 = $Vm
/*47661*/       OPC_CheckChild2Type, MVT::v16i8,
/*47663*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47665*/       OPC_EmitInteger, MVT::i32, 14, 
/*47668*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47671*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 39:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47708
/*47684*/       OPC_CheckChild1Type, MVT::v4i32,
/*47686*/       OPC_RecordChild2, // #1 = $Vm
/*47687*/       OPC_CheckChild2Type, MVT::v8i16,
/*47689*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47691*/       OPC_EmitInteger, MVT::i32, 14, 
/*47694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 39:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47734
/*47710*/       OPC_CheckChild1Type, MVT::v2i64,
/*47712*/       OPC_RecordChild2, // #1 = $Vm
/*47713*/       OPC_CheckChild2Type, MVT::v4i32,
/*47715*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47717*/       OPC_EmitInteger, MVT::i32, 14, 
/*47720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 39:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47735*/   /*Scope*/ 110, /*->47846*/
/*47736*/     OPC_CheckInteger, 43, 
/*47738*/     OPC_MoveParent,
/*47739*/     OPC_RecordChild1, // #0 = $Vn
/*47740*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47767
/*47743*/       OPC_CheckChild1Type, MVT::v8i8,
/*47745*/       OPC_RecordChild2, // #1 = $Vm
/*47746*/       OPC_CheckChild2Type, MVT::v8i8,
/*47748*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47750*/       OPC_EmitInteger, MVT::i32, 14, 
/*47753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47793
/*47769*/       OPC_CheckChild1Type, MVT::v4i16,
/*47771*/       OPC_RecordChild2, // #1 = $Vm
/*47772*/       OPC_CheckChild2Type, MVT::v4i16,
/*47774*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47776*/       OPC_EmitInteger, MVT::i32, 14, 
/*47779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47782*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47819
/*47795*/       OPC_CheckChild1Type, MVT::v2i32,
/*47797*/       OPC_RecordChild2, // #1 = $Vm
/*47798*/       OPC_CheckChild2Type, MVT::v2i32,
/*47800*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47802*/       OPC_EmitInteger, MVT::i32, 14, 
/*47805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47845
/*47821*/       OPC_CheckChild1Type, MVT::v2f32,
/*47823*/       OPC_RecordChild2, // #1 = $Vm
/*47824*/       OPC_CheckChild2Type, MVT::v2f32,
/*47826*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47828*/       OPC_EmitInteger, MVT::i32, 14, 
/*47831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 43:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47846*/   /*Scope*/ 84, /*->47931*/
/*47847*/     OPC_CheckInteger, 44, 
/*47849*/     OPC_MoveParent,
/*47850*/     OPC_RecordChild1, // #0 = $Vn
/*47851*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->47878
/*47854*/       OPC_CheckChild1Type, MVT::v8i8,
/*47856*/       OPC_RecordChild2, // #1 = $Vm
/*47857*/       OPC_CheckChild2Type, MVT::v8i8,
/*47859*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47861*/       OPC_EmitInteger, MVT::i32, 14, 
/*47864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47904
/*47880*/       OPC_CheckChild1Type, MVT::v4i16,
/*47882*/       OPC_RecordChild2, // #1 = $Vm
/*47883*/       OPC_CheckChild2Type, MVT::v4i16,
/*47885*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47887*/       OPC_EmitInteger, MVT::i32, 14, 
/*47890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47930
/*47906*/       OPC_CheckChild1Type, MVT::v2i32,
/*47908*/       OPC_RecordChild2, // #1 = $Vm
/*47909*/       OPC_CheckChild2Type, MVT::v2i32,
/*47911*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47913*/       OPC_EmitInteger, MVT::i32, 14, 
/*47916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*47931*/   /*Scope*/ 110, /*->48042*/
/*47932*/     OPC_CheckInteger, 45, 
/*47934*/     OPC_MoveParent,
/*47935*/     OPC_RecordChild1, // #0 = $Vn
/*47936*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47963
/*47939*/       OPC_CheckChild1Type, MVT::v8i8,
/*47941*/       OPC_RecordChild2, // #1 = $Vm
/*47942*/       OPC_CheckChild2Type, MVT::v8i8,
/*47944*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47946*/       OPC_EmitInteger, MVT::i32, 14, 
/*47949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47989
/*47965*/       OPC_CheckChild1Type, MVT::v4i16,
/*47967*/       OPC_RecordChild2, // #1 = $Vm
/*47968*/       OPC_CheckChild2Type, MVT::v4i16,
/*47970*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47972*/       OPC_EmitInteger, MVT::i32, 14, 
/*47975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47978*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 45:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48015
/*47991*/       OPC_CheckChild1Type, MVT::v2i32,
/*47993*/       OPC_RecordChild2, // #1 = $Vm
/*47994*/       OPC_CheckChild2Type, MVT::v2i32,
/*47996*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47998*/       OPC_EmitInteger, MVT::i32, 14, 
/*48001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->48041
/*48017*/       OPC_CheckChild1Type, MVT::v2f32,
/*48019*/       OPC_RecordChild2, // #1 = $Vm
/*48020*/       OPC_CheckChild2Type, MVT::v2f32,
/*48022*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48024*/       OPC_EmitInteger, MVT::i32, 14, 
/*48027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 45:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*48042*/   /*Scope*/ 84, /*->48127*/
/*48043*/     OPC_CheckInteger, 46, 
/*48045*/     OPC_MoveParent,
/*48046*/     OPC_RecordChild1, // #0 = $Vn
/*48047*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->48074
/*48050*/       OPC_CheckChild1Type, MVT::v8i8,
/*48052*/       OPC_RecordChild2, // #1 = $Vm
/*48053*/       OPC_CheckChild2Type, MVT::v8i8,
/*48055*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48057*/       OPC_EmitInteger, MVT::i32, 14, 
/*48060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 46:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48100
/*48076*/       OPC_CheckChild1Type, MVT::v4i16,
/*48078*/       OPC_RecordChild2, // #1 = $Vm
/*48079*/       OPC_CheckChild2Type, MVT::v4i16,
/*48081*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48083*/       OPC_EmitInteger, MVT::i32, 14, 
/*48086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 46:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48126
/*48102*/       OPC_CheckChild1Type, MVT::v2i32,
/*48104*/       OPC_RecordChild2, // #1 = $Vm
/*48105*/       OPC_CheckChild2Type, MVT::v2i32,
/*48107*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48109*/       OPC_EmitInteger, MVT::i32, 14, 
/*48112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 46:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*48127*/   /*Scope*/ 94, /*->48222*/
/*48128*/     OPC_CheckInteger, 73, 
/*48130*/     OPC_MoveParent,
/*48131*/     OPC_RecordChild1, // #0 = $Vm
/*48132*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->48155
/*48135*/       OPC_CheckChild1Type, MVT::v2i32,
/*48137*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48139*/       OPC_EmitInteger, MVT::i32, 14, 
/*48142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48177
/*48157*/       OPC_CheckChild1Type, MVT::v4i32,
/*48159*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48161*/       OPC_EmitInteger, MVT::i32, 14, 
/*48164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 73:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48199
/*48179*/       OPC_CheckChild1Type, MVT::v2f32,
/*48181*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48183*/       OPC_EmitInteger, MVT::i32, 14, 
/*48186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48189*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 73:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48221
/*48201*/       OPC_CheckChild1Type, MVT::v4f32,
/*48203*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48205*/       OPC_EmitInteger, MVT::i32, 14, 
/*48208*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48211*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 73:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48222*/   /*Scope*/ 94, /*->48317*/
/*48223*/     OPC_CheckInteger, 80, 
/*48225*/     OPC_MoveParent,
/*48226*/     OPC_RecordChild1, // #0 = $Vm
/*48227*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->48250
/*48230*/       OPC_CheckChild1Type, MVT::v2i32,
/*48232*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48234*/       OPC_EmitInteger, MVT::i32, 14, 
/*48237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48272
/*48252*/       OPC_CheckChild1Type, MVT::v4i32,
/*48254*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48256*/       OPC_EmitInteger, MVT::i32, 14, 
/*48259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48294
/*48274*/       OPC_CheckChild1Type, MVT::v2f32,
/*48276*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48278*/       OPC_EmitInteger, MVT::i32, 14, 
/*48281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 80:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48316
/*48296*/       OPC_CheckChild1Type, MVT::v4f32,
/*48298*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48300*/       OPC_EmitInteger, MVT::i32, 14, 
/*48303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 80:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48317*/   /*Scope*/ 86|128,1/*214*/, /*->48533*/
/*48319*/     OPC_CheckInteger, 87, 
/*48321*/     OPC_MoveParent,
/*48322*/     OPC_RecordChild1, // #0 = $Vm
/*48323*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48350
/*48326*/       OPC_CheckChild1Type, MVT::v4i16,
/*48328*/       OPC_RecordChild2, // #1 = $Vn
/*48329*/       OPC_CheckChild2Type, MVT::v4i16,
/*48331*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48333*/       OPC_EmitInteger, MVT::i32, 14, 
/*48336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48376
/*48352*/       OPC_CheckChild1Type, MVT::v2i32,
/*48354*/       OPC_RecordChild2, // #1 = $Vn
/*48355*/       OPC_CheckChild2Type, MVT::v2i32,
/*48357*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48359*/       OPC_EmitInteger, MVT::i32, 14, 
/*48362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48402
/*48378*/       OPC_CheckChild1Type, MVT::v8i16,
/*48380*/       OPC_RecordChild2, // #1 = $Vn
/*48381*/       OPC_CheckChild2Type, MVT::v8i16,
/*48383*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48385*/       OPC_EmitInteger, MVT::i32, 14, 
/*48388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48428
/*48404*/       OPC_CheckChild1Type, MVT::v4i32,
/*48406*/       OPC_RecordChild2, // #1 = $Vn
/*48407*/       OPC_CheckChild2Type, MVT::v4i32,
/*48409*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48411*/       OPC_EmitInteger, MVT::i32, 14, 
/*48414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48454
/*48430*/       OPC_CheckChild1Type, MVT::v8i8,
/*48432*/       OPC_RecordChild2, // #1 = $Vn
/*48433*/       OPC_CheckChild2Type, MVT::v8i8,
/*48435*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48437*/       OPC_EmitInteger, MVT::i32, 14, 
/*48440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48443*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48480
/*48456*/       OPC_CheckChild1Type, MVT::v16i8,
/*48458*/       OPC_RecordChild2, // #1 = $Vn
/*48459*/       OPC_CheckChild2Type, MVT::v16i8,
/*48461*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48463*/       OPC_EmitInteger, MVT::i32, 14, 
/*48466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48506
/*48482*/       OPC_CheckChild1Type, MVT::v1i64,
/*48484*/       OPC_RecordChild2, // #1 = $Vn
/*48485*/       OPC_CheckChild2Type, MVT::v1i64,
/*48487*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48489*/       OPC_EmitInteger, MVT::i32, 14, 
/*48492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48495*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 87:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48532
/*48508*/       OPC_CheckChild1Type, MVT::v2i64,
/*48510*/       OPC_RecordChild2, // #1 = $Vn
/*48511*/       OPC_CheckChild2Type, MVT::v2i64,
/*48513*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48515*/       OPC_EmitInteger, MVT::i32, 14, 
/*48518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48521*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 87:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48533*/   /*Scope*/ 86|128,1/*214*/, /*->48749*/
/*48535*/     OPC_CheckInteger, 88, 
/*48537*/     OPC_MoveParent,
/*48538*/     OPC_RecordChild1, // #0 = $Vm
/*48539*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48566
/*48542*/       OPC_CheckChild1Type, MVT::v4i16,
/*48544*/       OPC_RecordChild2, // #1 = $Vn
/*48545*/       OPC_CheckChild2Type, MVT::v4i16,
/*48547*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48549*/       OPC_EmitInteger, MVT::i32, 14, 
/*48552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 88:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48592
/*48568*/       OPC_CheckChild1Type, MVT::v2i32,
/*48570*/       OPC_RecordChild2, // #1 = $Vn
/*48571*/       OPC_CheckChild2Type, MVT::v2i32,
/*48573*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48575*/       OPC_EmitInteger, MVT::i32, 14, 
/*48578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 88:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48618
/*48594*/       OPC_CheckChild1Type, MVT::v8i16,
/*48596*/       OPC_RecordChild2, // #1 = $Vn
/*48597*/       OPC_CheckChild2Type, MVT::v8i16,
/*48599*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48601*/       OPC_EmitInteger, MVT::i32, 14, 
/*48604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 88:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48644
/*48620*/       OPC_CheckChild1Type, MVT::v4i32,
/*48622*/       OPC_RecordChild2, // #1 = $Vn
/*48623*/       OPC_CheckChild2Type, MVT::v4i32,
/*48625*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48627*/       OPC_EmitInteger, MVT::i32, 14, 
/*48630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 88:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48670
/*48646*/       OPC_CheckChild1Type, MVT::v8i8,
/*48648*/       OPC_RecordChild2, // #1 = $Vn
/*48649*/       OPC_CheckChild2Type, MVT::v8i8,
/*48651*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48653*/       OPC_EmitInteger, MVT::i32, 14, 
/*48656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 88:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48696
/*48672*/       OPC_CheckChild1Type, MVT::v16i8,
/*48674*/       OPC_RecordChild2, // #1 = $Vn
/*48675*/       OPC_CheckChild2Type, MVT::v16i8,
/*48677*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48679*/       OPC_EmitInteger, MVT::i32, 14, 
/*48682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 88:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48722
/*48698*/       OPC_CheckChild1Type, MVT::v1i64,
/*48700*/       OPC_RecordChild2, // #1 = $Vn
/*48701*/       OPC_CheckChild2Type, MVT::v1i64,
/*48703*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48705*/       OPC_EmitInteger, MVT::i32, 14, 
/*48708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 88:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48748
/*48724*/       OPC_CheckChild1Type, MVT::v2i64,
/*48726*/       OPC_RecordChild2, // #1 = $Vn
/*48727*/       OPC_CheckChild2Type, MVT::v2i64,
/*48729*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48731*/       OPC_EmitInteger, MVT::i32, 14, 
/*48734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48737*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 88:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48749*/   /*Scope*/ 86|128,1/*214*/, /*->48965*/
/*48751*/     OPC_CheckInteger, 78, 
/*48753*/     OPC_MoveParent,
/*48754*/     OPC_RecordChild1, // #0 = $Vm
/*48755*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48782
/*48758*/       OPC_CheckChild1Type, MVT::v4i16,
/*48760*/       OPC_RecordChild2, // #1 = $Vn
/*48761*/       OPC_CheckChild2Type, MVT::v4i16,
/*48763*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48765*/       OPC_EmitInteger, MVT::i32, 14, 
/*48768*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 78:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48808
/*48784*/       OPC_CheckChild1Type, MVT::v2i32,
/*48786*/       OPC_RecordChild2, // #1 = $Vn
/*48787*/       OPC_CheckChild2Type, MVT::v2i32,
/*48789*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48791*/       OPC_EmitInteger, MVT::i32, 14, 
/*48794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48834
/*48810*/       OPC_CheckChild1Type, MVT::v8i16,
/*48812*/       OPC_RecordChild2, // #1 = $Vn
/*48813*/       OPC_CheckChild2Type, MVT::v8i16,
/*48815*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48817*/       OPC_EmitInteger, MVT::i32, 14, 
/*48820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 78:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48860
/*48836*/       OPC_CheckChild1Type, MVT::v4i32,
/*48838*/       OPC_RecordChild2, // #1 = $Vn
/*48839*/       OPC_CheckChild2Type, MVT::v4i32,
/*48841*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48843*/       OPC_EmitInteger, MVT::i32, 14, 
/*48846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48886
/*48862*/       OPC_CheckChild1Type, MVT::v8i8,
/*48864*/       OPC_RecordChild2, // #1 = $Vn
/*48865*/       OPC_CheckChild2Type, MVT::v8i8,
/*48867*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48869*/       OPC_EmitInteger, MVT::i32, 14, 
/*48872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 78:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48912
/*48888*/       OPC_CheckChild1Type, MVT::v16i8,
/*48890*/       OPC_RecordChild2, // #1 = $Vn
/*48891*/       OPC_CheckChild2Type, MVT::v16i8,
/*48893*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48895*/       OPC_EmitInteger, MVT::i32, 14, 
/*48898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 78:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48938
/*48914*/       OPC_CheckChild1Type, MVT::v1i64,
/*48916*/       OPC_RecordChild2, // #1 = $Vn
/*48917*/       OPC_CheckChild2Type, MVT::v1i64,
/*48919*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48921*/       OPC_EmitInteger, MVT::i32, 14, 
/*48924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 78:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48964
/*48940*/       OPC_CheckChild1Type, MVT::v2i64,
/*48942*/       OPC_RecordChild2, // #1 = $Vn
/*48943*/       OPC_CheckChild2Type, MVT::v2i64,
/*48945*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48947*/       OPC_EmitInteger, MVT::i32, 14, 
/*48950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48965*/   /*Scope*/ 86|128,1/*214*/, /*->49181*/
/*48967*/     OPC_CheckInteger, 79, 
/*48969*/     OPC_MoveParent,
/*48970*/     OPC_RecordChild1, // #0 = $Vm
/*48971*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48998
/*48974*/       OPC_CheckChild1Type, MVT::v4i16,
/*48976*/       OPC_RecordChild2, // #1 = $Vn
/*48977*/       OPC_CheckChild2Type, MVT::v4i16,
/*48979*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48981*/       OPC_EmitInteger, MVT::i32, 14, 
/*48984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49024
/*49000*/       OPC_CheckChild1Type, MVT::v2i32,
/*49002*/       OPC_RecordChild2, // #1 = $Vn
/*49003*/       OPC_CheckChild2Type, MVT::v2i32,
/*49005*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49007*/       OPC_EmitInteger, MVT::i32, 14, 
/*49010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49050
/*49026*/       OPC_CheckChild1Type, MVT::v8i16,
/*49028*/       OPC_RecordChild2, // #1 = $Vn
/*49029*/       OPC_CheckChild2Type, MVT::v8i16,
/*49031*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49033*/       OPC_EmitInteger, MVT::i32, 14, 
/*49036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49076
/*49052*/       OPC_CheckChild1Type, MVT::v4i32,
/*49054*/       OPC_RecordChild2, // #1 = $Vn
/*49055*/       OPC_CheckChild2Type, MVT::v4i32,
/*49057*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49059*/       OPC_EmitInteger, MVT::i32, 14, 
/*49062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49102
/*49078*/       OPC_CheckChild1Type, MVT::v8i8,
/*49080*/       OPC_RecordChild2, // #1 = $Vn
/*49081*/       OPC_CheckChild2Type, MVT::v8i8,
/*49083*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49085*/       OPC_EmitInteger, MVT::i32, 14, 
/*49088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49128
/*49104*/       OPC_CheckChild1Type, MVT::v16i8,
/*49106*/       OPC_RecordChild2, // #1 = $Vn
/*49107*/       OPC_CheckChild2Type, MVT::v16i8,
/*49109*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49111*/       OPC_EmitInteger, MVT::i32, 14, 
/*49114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49154
/*49130*/       OPC_CheckChild1Type, MVT::v1i64,
/*49132*/       OPC_RecordChild2, // #1 = $Vn
/*49133*/       OPC_CheckChild2Type, MVT::v1i64,
/*49135*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49137*/       OPC_EmitInteger, MVT::i32, 14, 
/*49140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49180
/*49156*/       OPC_CheckChild1Type, MVT::v2i64,
/*49158*/       OPC_RecordChild2, // #1 = $Vn
/*49159*/       OPC_CheckChild2Type, MVT::v2i64,
/*49161*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49163*/       OPC_EmitInteger, MVT::i32, 14, 
/*49166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49181*/   /*Scope*/ 86|128,1/*214*/, /*->49397*/
/*49183*/     OPC_CheckInteger, 67, 
/*49185*/     OPC_MoveParent,
/*49186*/     OPC_RecordChild1, // #0 = $Vm
/*49187*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49214
/*49190*/       OPC_CheckChild1Type, MVT::v4i16,
/*49192*/       OPC_RecordChild2, // #1 = $Vn
/*49193*/       OPC_CheckChild2Type, MVT::v4i16,
/*49195*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49197*/       OPC_EmitInteger, MVT::i32, 14, 
/*49200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49240
/*49216*/       OPC_CheckChild1Type, MVT::v2i32,
/*49218*/       OPC_RecordChild2, // #1 = $Vn
/*49219*/       OPC_CheckChild2Type, MVT::v2i32,
/*49221*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49223*/       OPC_EmitInteger, MVT::i32, 14, 
/*49226*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49229*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49266
/*49242*/       OPC_CheckChild1Type, MVT::v8i16,
/*49244*/       OPC_RecordChild2, // #1 = $Vn
/*49245*/       OPC_CheckChild2Type, MVT::v8i16,
/*49247*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49249*/       OPC_EmitInteger, MVT::i32, 14, 
/*49252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 67:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49292
/*49268*/       OPC_CheckChild1Type, MVT::v4i32,
/*49270*/       OPC_RecordChild2, // #1 = $Vn
/*49271*/       OPC_CheckChild2Type, MVT::v4i32,
/*49273*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49275*/       OPC_EmitInteger, MVT::i32, 14, 
/*49278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 67:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49318
/*49294*/       OPC_CheckChild1Type, MVT::v8i8,
/*49296*/       OPC_RecordChild2, // #1 = $Vn
/*49297*/       OPC_CheckChild2Type, MVT::v8i8,
/*49299*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49301*/       OPC_EmitInteger, MVT::i32, 14, 
/*49304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49344
/*49320*/       OPC_CheckChild1Type, MVT::v16i8,
/*49322*/       OPC_RecordChild2, // #1 = $Vn
/*49323*/       OPC_CheckChild2Type, MVT::v16i8,
/*49325*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49327*/       OPC_EmitInteger, MVT::i32, 14, 
/*49330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 67:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49370
/*49346*/       OPC_CheckChild1Type, MVT::v1i64,
/*49348*/       OPC_RecordChild2, // #1 = $Vn
/*49349*/       OPC_CheckChild2Type, MVT::v1i64,
/*49351*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49353*/       OPC_EmitInteger, MVT::i32, 14, 
/*49356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 67:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49396
/*49372*/       OPC_CheckChild1Type, MVT::v2i64,
/*49374*/       OPC_RecordChild2, // #1 = $Vn
/*49375*/       OPC_CheckChild2Type, MVT::v2i64,
/*49377*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49379*/       OPC_EmitInteger, MVT::i32, 14, 
/*49382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 67:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49397*/   /*Scope*/ 86|128,1/*214*/, /*->49613*/
/*49399*/     OPC_CheckInteger, 69, 
/*49401*/     OPC_MoveParent,
/*49402*/     OPC_RecordChild1, // #0 = $Vm
/*49403*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49430
/*49406*/       OPC_CheckChild1Type, MVT::v4i16,
/*49408*/       OPC_RecordChild2, // #1 = $Vn
/*49409*/       OPC_CheckChild2Type, MVT::v4i16,
/*49411*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49413*/       OPC_EmitInteger, MVT::i32, 14, 
/*49416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49456
/*49432*/       OPC_CheckChild1Type, MVT::v2i32,
/*49434*/       OPC_RecordChild2, // #1 = $Vn
/*49435*/       OPC_CheckChild2Type, MVT::v2i32,
/*49437*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49439*/       OPC_EmitInteger, MVT::i32, 14, 
/*49442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49482
/*49458*/       OPC_CheckChild1Type, MVT::v8i16,
/*49460*/       OPC_RecordChild2, // #1 = $Vn
/*49461*/       OPC_CheckChild2Type, MVT::v8i16,
/*49463*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49465*/       OPC_EmitInteger, MVT::i32, 14, 
/*49468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49508
/*49484*/       OPC_CheckChild1Type, MVT::v4i32,
/*49486*/       OPC_RecordChild2, // #1 = $Vn
/*49487*/       OPC_CheckChild2Type, MVT::v4i32,
/*49489*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49491*/       OPC_EmitInteger, MVT::i32, 14, 
/*49494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49534
/*49510*/       OPC_CheckChild1Type, MVT::v8i8,
/*49512*/       OPC_RecordChild2, // #1 = $Vn
/*49513*/       OPC_CheckChild2Type, MVT::v8i8,
/*49515*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49517*/       OPC_EmitInteger, MVT::i32, 14, 
/*49520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 69:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49560
/*49536*/       OPC_CheckChild1Type, MVT::v16i8,
/*49538*/       OPC_RecordChild2, // #1 = $Vn
/*49539*/       OPC_CheckChild2Type, MVT::v16i8,
/*49541*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49543*/       OPC_EmitInteger, MVT::i32, 14, 
/*49546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 69:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49586
/*49562*/       OPC_CheckChild1Type, MVT::v1i64,
/*49564*/       OPC_RecordChild2, // #1 = $Vn
/*49565*/       OPC_CheckChild2Type, MVT::v1i64,
/*49567*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49569*/       OPC_EmitInteger, MVT::i32, 14, 
/*49572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 69:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49612
/*49588*/       OPC_CheckChild1Type, MVT::v2i64,
/*49590*/       OPC_RecordChild2, // #1 = $Vn
/*49591*/       OPC_CheckChild2Type, MVT::v2i64,
/*49593*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49595*/       OPC_EmitInteger, MVT::i32, 14, 
/*49598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 69:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49613*/   /*Scope*/ 86|128,1/*214*/, /*->49829*/
/*49615*/     OPC_CheckInteger, 62, 
/*49617*/     OPC_MoveParent,
/*49618*/     OPC_RecordChild1, // #0 = $Vm
/*49619*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49646
/*49622*/       OPC_CheckChild1Type, MVT::v4i16,
/*49624*/       OPC_RecordChild2, // #1 = $Vn
/*49625*/       OPC_CheckChild2Type, MVT::v4i16,
/*49627*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49629*/       OPC_EmitInteger, MVT::i32, 14, 
/*49632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 62:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49672
/*49648*/       OPC_CheckChild1Type, MVT::v2i32,
/*49650*/       OPC_RecordChild2, // #1 = $Vn
/*49651*/       OPC_CheckChild2Type, MVT::v2i32,
/*49653*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49655*/       OPC_EmitInteger, MVT::i32, 14, 
/*49658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 62:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49698
/*49674*/       OPC_CheckChild1Type, MVT::v8i16,
/*49676*/       OPC_RecordChild2, // #1 = $Vn
/*49677*/       OPC_CheckChild2Type, MVT::v8i16,
/*49679*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49681*/       OPC_EmitInteger, MVT::i32, 14, 
/*49684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 62:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49724
/*49700*/       OPC_CheckChild1Type, MVT::v4i32,
/*49702*/       OPC_RecordChild2, // #1 = $Vn
/*49703*/       OPC_CheckChild2Type, MVT::v4i32,
/*49705*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49707*/       OPC_EmitInteger, MVT::i32, 14, 
/*49710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49750
/*49726*/       OPC_CheckChild1Type, MVT::v8i8,
/*49728*/       OPC_RecordChild2, // #1 = $Vn
/*49729*/       OPC_CheckChild2Type, MVT::v8i8,
/*49731*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49733*/       OPC_EmitInteger, MVT::i32, 14, 
/*49736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 62:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49776
/*49752*/       OPC_CheckChild1Type, MVT::v16i8,
/*49754*/       OPC_RecordChild2, // #1 = $Vn
/*49755*/       OPC_CheckChild2Type, MVT::v16i8,
/*49757*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49759*/       OPC_EmitInteger, MVT::i32, 14, 
/*49762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 62:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49802
/*49778*/       OPC_CheckChild1Type, MVT::v1i64,
/*49780*/       OPC_RecordChild2, // #1 = $Vn
/*49781*/       OPC_CheckChild2Type, MVT::v1i64,
/*49783*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49785*/       OPC_EmitInteger, MVT::i32, 14, 
/*49788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 62:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49828
/*49804*/       OPC_CheckChild1Type, MVT::v2i64,
/*49806*/       OPC_RecordChild2, // #1 = $Vn
/*49807*/       OPC_CheckChild2Type, MVT::v2i64,
/*49809*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49811*/       OPC_EmitInteger, MVT::i32, 14, 
/*49814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49829*/   /*Scope*/ 86|128,1/*214*/, /*->50045*/
/*49831*/     OPC_CheckInteger, 63, 
/*49833*/     OPC_MoveParent,
/*49834*/     OPC_RecordChild1, // #0 = $Vm
/*49835*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49862
/*49838*/       OPC_CheckChild1Type, MVT::v4i16,
/*49840*/       OPC_RecordChild2, // #1 = $Vn
/*49841*/       OPC_CheckChild2Type, MVT::v4i16,
/*49843*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49845*/       OPC_EmitInteger, MVT::i32, 14, 
/*49848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49888
/*49864*/       OPC_CheckChild1Type, MVT::v2i32,
/*49866*/       OPC_RecordChild2, // #1 = $Vn
/*49867*/       OPC_CheckChild2Type, MVT::v2i32,
/*49869*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49871*/       OPC_EmitInteger, MVT::i32, 14, 
/*49874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49914
/*49890*/       OPC_CheckChild1Type, MVT::v8i16,
/*49892*/       OPC_RecordChild2, // #1 = $Vn
/*49893*/       OPC_CheckChild2Type, MVT::v8i16,
/*49895*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49897*/       OPC_EmitInteger, MVT::i32, 14, 
/*49900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49940
/*49916*/       OPC_CheckChild1Type, MVT::v4i32,
/*49918*/       OPC_RecordChild2, // #1 = $Vn
/*49919*/       OPC_CheckChild2Type, MVT::v4i32,
/*49921*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49923*/       OPC_EmitInteger, MVT::i32, 14, 
/*49926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49966
/*49942*/       OPC_CheckChild1Type, MVT::v8i8,
/*49944*/       OPC_RecordChild2, // #1 = $Vn
/*49945*/       OPC_CheckChild2Type, MVT::v8i8,
/*49947*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49949*/       OPC_EmitInteger, MVT::i32, 14, 
/*49952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 63:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49992
/*49968*/       OPC_CheckChild1Type, MVT::v16i8,
/*49970*/       OPC_RecordChild2, // #1 = $Vn
/*49971*/       OPC_CheckChild2Type, MVT::v16i8,
/*49973*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49975*/       OPC_EmitInteger, MVT::i32, 14, 
/*49978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 63:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->50018
/*49994*/       OPC_CheckChild1Type, MVT::v1i64,
/*49996*/       OPC_RecordChild2, // #1 = $Vn
/*49997*/       OPC_CheckChild2Type, MVT::v1i64,
/*49999*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50001*/       OPC_EmitInteger, MVT::i32, 14, 
/*50004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 63:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->50044
/*50020*/       OPC_CheckChild1Type, MVT::v2i64,
/*50022*/       OPC_RecordChild2, // #1 = $Vn
/*50023*/       OPC_CheckChild2Type, MVT::v2i64,
/*50025*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50027*/       OPC_EmitInteger, MVT::i32, 14, 
/*50030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*50045*/   /*Scope*/ 54|128,1/*182*/, /*->50229*/
/*50047*/     OPC_CheckInteger, 6, 
/*50049*/     OPC_MoveParent,
/*50050*/     OPC_RecordChild1, // #0 = $Vm
/*50051*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->50074
/*50054*/       OPC_CheckChild1Type, MVT::v8i8,
/*50056*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50058*/       OPC_EmitInteger, MVT::i32, 14, 
/*50061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 6:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50096
/*50076*/       OPC_CheckChild1Type, MVT::v4i16,
/*50078*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50080*/       OPC_EmitInteger, MVT::i32, 14, 
/*50083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 6:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50118
/*50098*/       OPC_CheckChild1Type, MVT::v2i32,
/*50100*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50102*/       OPC_EmitInteger, MVT::i32, 14, 
/*50105*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 6:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50140
/*50120*/       OPC_CheckChild1Type, MVT::v16i8,
/*50122*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50124*/       OPC_EmitInteger, MVT::i32, 14, 
/*50127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 6:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50162
/*50142*/       OPC_CheckChild1Type, MVT::v8i16,
/*50144*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50146*/       OPC_EmitInteger, MVT::i32, 14, 
/*50149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 6:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50184
/*50164*/       OPC_CheckChild1Type, MVT::v4i32,
/*50166*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50168*/       OPC_EmitInteger, MVT::i32, 14, 
/*50171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 6:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->50206
/*50186*/       OPC_CheckChild1Type, MVT::v2f32,
/*50188*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50190*/       OPC_EmitInteger, MVT::i32, 14, 
/*50193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 6:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->50228
/*50208*/       OPC_CheckChild1Type, MVT::v4f32,
/*50210*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50212*/       OPC_EmitInteger, MVT::i32, 14, 
/*50215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50218*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50229*/   /*Scope*/ 10|128,1/*138*/, /*->50369*/
/*50231*/     OPC_CheckInteger, 47, 
/*50233*/     OPC_MoveParent,
/*50234*/     OPC_RecordChild1, // #0 = $Vm
/*50235*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50258
/*50238*/       OPC_CheckChild1Type, MVT::v8i8,
/*50240*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50242*/       OPC_EmitInteger, MVT::i32, 14, 
/*50245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 47:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50280
/*50260*/       OPC_CheckChild1Type, MVT::v4i16,
/*50262*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50264*/       OPC_EmitInteger, MVT::i32, 14, 
/*50267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 47:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50302
/*50282*/       OPC_CheckChild1Type, MVT::v2i32,
/*50284*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50286*/       OPC_EmitInteger, MVT::i32, 14, 
/*50289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50292*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 47:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50324
/*50304*/       OPC_CheckChild1Type, MVT::v16i8,
/*50306*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50308*/       OPC_EmitInteger, MVT::i32, 14, 
/*50311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 47:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50346
/*50326*/       OPC_CheckChild1Type, MVT::v8i16,
/*50328*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50330*/       OPC_EmitInteger, MVT::i32, 14, 
/*50333*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50336*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 47:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50368
/*50348*/       OPC_CheckChild1Type, MVT::v4i32,
/*50350*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50352*/       OPC_EmitInteger, MVT::i32, 14, 
/*50355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 47:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50369*/   /*Scope*/ 10|128,1/*138*/, /*->50509*/
/*50371*/     OPC_CheckInteger, 57, 
/*50373*/     OPC_MoveParent,
/*50374*/     OPC_RecordChild1, // #0 = $Vm
/*50375*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50398
/*50378*/       OPC_CheckChild1Type, MVT::v8i8,
/*50380*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50382*/       OPC_EmitInteger, MVT::i32, 14, 
/*50385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50420
/*50400*/       OPC_CheckChild1Type, MVT::v4i16,
/*50402*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50404*/       OPC_EmitInteger, MVT::i32, 14, 
/*50407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50442
/*50422*/       OPC_CheckChild1Type, MVT::v2i32,
/*50424*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50426*/       OPC_EmitInteger, MVT::i32, 14, 
/*50429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50464
/*50444*/       OPC_CheckChild1Type, MVT::v16i8,
/*50446*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50448*/       OPC_EmitInteger, MVT::i32, 14, 
/*50451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 57:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50486
/*50466*/       OPC_CheckChild1Type, MVT::v8i16,
/*50468*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50470*/       OPC_EmitInteger, MVT::i32, 14, 
/*50473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 57:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50508
/*50488*/       OPC_CheckChild1Type, MVT::v4i32,
/*50490*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50492*/       OPC_EmitInteger, MVT::i32, 14, 
/*50495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 57:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50509*/   /*Scope*/ 10|128,1/*138*/, /*->50649*/
/*50511*/     OPC_CheckInteger, 12, 
/*50513*/     OPC_MoveParent,
/*50514*/     OPC_RecordChild1, // #0 = $Vm
/*50515*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50538
/*50518*/       OPC_CheckChild1Type, MVT::v8i8,
/*50520*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50522*/       OPC_EmitInteger, MVT::i32, 14, 
/*50525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 12:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50560
/*50540*/       OPC_CheckChild1Type, MVT::v4i16,
/*50542*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50544*/       OPC_EmitInteger, MVT::i32, 14, 
/*50547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 12:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50582
/*50562*/       OPC_CheckChild1Type, MVT::v2i32,
/*50564*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50566*/       OPC_EmitInteger, MVT::i32, 14, 
/*50569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 12:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50604
/*50584*/       OPC_CheckChild1Type, MVT::v16i8,
/*50586*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50588*/       OPC_EmitInteger, MVT::i32, 14, 
/*50591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 12:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50626
/*50606*/       OPC_CheckChild1Type, MVT::v8i16,
/*50608*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50610*/       OPC_EmitInteger, MVT::i32, 14, 
/*50613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 12:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50648
/*50628*/       OPC_CheckChild1Type, MVT::v4i32,
/*50630*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50632*/       OPC_EmitInteger, MVT::i32, 14, 
/*50635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 12:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50649*/   /*Scope*/ 10|128,1/*138*/, /*->50789*/
/*50651*/     OPC_CheckInteger, 13, 
/*50653*/     OPC_MoveParent,
/*50654*/     OPC_RecordChild1, // #0 = $Vm
/*50655*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50678
/*50658*/       OPC_CheckChild1Type, MVT::v8i8,
/*50660*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50662*/       OPC_EmitInteger, MVT::i32, 14, 
/*50665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50700
/*50680*/       OPC_CheckChild1Type, MVT::v4i16,
/*50682*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50684*/       OPC_EmitInteger, MVT::i32, 14, 
/*50687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50690*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50722
/*50702*/       OPC_CheckChild1Type, MVT::v2i32,
/*50704*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50706*/       OPC_EmitInteger, MVT::i32, 14, 
/*50709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50744
/*50724*/       OPC_CheckChild1Type, MVT::v16i8,
/*50726*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50728*/       OPC_EmitInteger, MVT::i32, 14, 
/*50731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50766
/*50746*/       OPC_CheckChild1Type, MVT::v8i16,
/*50748*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50750*/       OPC_EmitInteger, MVT::i32, 14, 
/*50753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50788
/*50768*/       OPC_CheckChild1Type, MVT::v4i32,
/*50770*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50772*/       OPC_EmitInteger, MVT::i32, 14, 
/*50775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50789*/   /*Scope*/ 50, /*->50840*/
/*50790*/     OPC_CheckInteger, 14, 
/*50792*/     OPC_MoveParent,
/*50793*/     OPC_RecordChild1, // #0 = $Vm
/*50794*/     OPC_SwitchType /*2 cases */, 20,  MVT::v8i8,// ->50817
/*50797*/       OPC_CheckChild1Type, MVT::v8i8,
/*50799*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50801*/       OPC_EmitInteger, MVT::i32, 14, 
/*50804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50839
/*50819*/       OPC_CheckChild1Type, MVT::v16i8,
/*50821*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50823*/       OPC_EmitInteger, MVT::i32, 14, 
/*50826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
              0, // EndSwitchType
/*50840*/   /*Scope*/ 72, /*->50913*/
/*50841*/     OPC_CheckInteger, 54, 
/*50843*/     OPC_MoveParent,
/*50844*/     OPC_RecordChild1, // #0 = $Vm
/*50845*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50868
/*50848*/       OPC_CheckChild1Type, MVT::v8i16,
/*50850*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50852*/       OPC_EmitInteger, MVT::i32, 14, 
/*50855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50858*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 54:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50890
/*50870*/       OPC_CheckChild1Type, MVT::v4i32,
/*50872*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50874*/       OPC_EmitInteger, MVT::i32, 14, 
/*50877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50912
/*50892*/       OPC_CheckChild1Type, MVT::v2i64,
/*50894*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50896*/       OPC_EmitInteger, MVT::i32, 14, 
/*50899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50913*/   /*Scope*/ 72, /*->50986*/
/*50914*/     OPC_CheckInteger, 56, 
/*50916*/     OPC_MoveParent,
/*50917*/     OPC_RecordChild1, // #0 = $Vm
/*50918*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50941
/*50921*/       OPC_CheckChild1Type, MVT::v8i16,
/*50923*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50925*/       OPC_EmitInteger, MVT::i32, 14, 
/*50928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50963
/*50943*/       OPC_CheckChild1Type, MVT::v4i32,
/*50945*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50947*/       OPC_EmitInteger, MVT::i32, 14, 
/*50950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50985
/*50965*/       OPC_CheckChild1Type, MVT::v2i64,
/*50967*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50969*/       OPC_EmitInteger, MVT::i32, 14, 
/*50972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50986*/   /*Scope*/ 72, /*->51059*/
/*50987*/     OPC_CheckInteger, 55, 
/*50989*/     OPC_MoveParent,
/*50990*/     OPC_RecordChild1, // #0 = $Vm
/*50991*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->51014
/*50994*/       OPC_CheckChild1Type, MVT::v8i16,
/*50996*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50998*/       OPC_EmitInteger, MVT::i32, 14, 
/*51001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51036
/*51016*/       OPC_CheckChild1Type, MVT::v4i32,
/*51018*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51020*/       OPC_EmitInteger, MVT::i32, 14, 
/*51023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51058
/*51038*/       OPC_CheckChild1Type, MVT::v2i64,
/*51040*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51042*/       OPC_EmitInteger, MVT::i32, 14, 
/*51045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51048*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*51059*/   /*Scope*/ 22, /*->51082*/
/*51060*/     OPC_CheckInteger, 17, 
/*51062*/     OPC_MoveParent,
/*51063*/     OPC_RecordChild1, // #0 = $Vm
/*51064*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*51066*/     OPC_EmitInteger, MVT::i32, 14, 
/*51069*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51072*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 17:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*51082*/   /*Scope*/ 24, /*->51107*/
/*51083*/     OPC_CheckInteger, 97, 
/*51085*/     OPC_MoveParent,
/*51086*/     OPC_RecordChild1, // #0 = $Vn
/*51087*/     OPC_RecordChild2, // #1 = $Vm
/*51088*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51090*/     OPC_EmitInteger, MVT::i32, 14, 
/*51093*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51096*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 97:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51107*/   /*Scope*/ 26, /*->51134*/
/*51108*/     OPC_CheckInteger, 101, 
/*51110*/     OPC_MoveParent,
/*51111*/     OPC_RecordChild1, // #0 = $orig
/*51112*/     OPC_RecordChild2, // #1 = $Vn
/*51113*/     OPC_RecordChild3, // #2 = $Vm
/*51114*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51116*/     OPC_EmitInteger, MVT::i32, 14, 
/*51119*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51122*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 101:iPTR, DPR:v8i8:$orig, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51134*/   /*Scope*/ 72, /*->51207*/
/*51135*/     OPC_CheckInteger, 18, 
/*51137*/     OPC_MoveParent,
/*51138*/     OPC_RecordChild1, // #0 = $Vm
/*51139*/     OPC_Scope, 32, /*->51173*/ // 2 children in Scope
/*51141*/       OPC_CheckChild1Type, MVT::v2i32,
/*51143*/       OPC_RecordChild2, // #1 = $SIMM
/*51144*/       OPC_MoveChild, 2,
/*51146*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51149*/       OPC_MoveParent,
/*51150*/       OPC_CheckType, MVT::v2f32,
/*51152*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51154*/       OPC_EmitConvertToTarget, 1,
/*51156*/       OPC_EmitInteger, MVT::i32, 14, 
/*51159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 18:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*51173*/     /*Scope*/ 32, /*->51206*/
/*51174*/       OPC_CheckChild1Type, MVT::v4i32,
/*51176*/       OPC_RecordChild2, // #1 = $SIMM
/*51177*/       OPC_MoveChild, 2,
/*51179*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51182*/       OPC_MoveParent,
/*51183*/       OPC_CheckType, MVT::v4f32,
/*51185*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51187*/       OPC_EmitConvertToTarget, 1,
/*51189*/       OPC_EmitInteger, MVT::i32, 14, 
/*51192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 18:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*51206*/     0, /*End of Scope*/
/*51207*/   /*Scope*/ 72, /*->51280*/
/*51208*/     OPC_CheckInteger, 19, 
/*51210*/     OPC_MoveParent,
/*51211*/     OPC_RecordChild1, // #0 = $Vm
/*51212*/     OPC_Scope, 32, /*->51246*/ // 2 children in Scope
/*51214*/       OPC_CheckChild1Type, MVT::v2i32,
/*51216*/       OPC_RecordChild2, // #1 = $SIMM
/*51217*/       OPC_MoveChild, 2,
/*51219*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51222*/       OPC_MoveParent,
/*51223*/       OPC_CheckType, MVT::v2f32,
/*51225*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51227*/       OPC_EmitConvertToTarget, 1,
/*51229*/       OPC_EmitInteger, MVT::i32, 14, 
/*51232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 19:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*51246*/     /*Scope*/ 32, /*->51279*/
/*51247*/       OPC_CheckChild1Type, MVT::v4i32,
/*51249*/       OPC_RecordChild2, // #1 = $SIMM
/*51250*/       OPC_MoveChild, 2,
/*51252*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51255*/       OPC_MoveParent,
/*51256*/       OPC_CheckType, MVT::v4f32,
/*51258*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51260*/       OPC_EmitConvertToTarget, 1,
/*51262*/       OPC_EmitInteger, MVT::i32, 14, 
/*51265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51268*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 19:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*51279*/     0, /*End of Scope*/
/*51280*/   /*Scope*/ 58, /*->51339*/
/*51281*/     OPC_CheckInteger, 74, 
/*51283*/     OPC_MoveParent,
/*51284*/     OPC_RecordChild1, // #0 = $Vn
/*51285*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51312
/*51288*/       OPC_CheckChild1Type, MVT::v2f32,
/*51290*/       OPC_RecordChild2, // #1 = $Vm
/*51291*/       OPC_CheckChild2Type, MVT::v2f32,
/*51293*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51295*/       OPC_EmitInteger, MVT::i32, 14, 
/*51298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51301*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 74:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51338
/*51314*/       OPC_CheckChild1Type, MVT::v4f32,
/*51316*/       OPC_RecordChild2, // #1 = $Vm
/*51317*/       OPC_CheckChild2Type, MVT::v4f32,
/*51319*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51321*/       OPC_EmitInteger, MVT::i32, 14, 
/*51324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51327*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 74:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51339*/   /*Scope*/ 58, /*->51398*/
/*51340*/     OPC_CheckInteger, 81, 
/*51342*/     OPC_MoveParent,
/*51343*/     OPC_RecordChild1, // #0 = $Vn
/*51344*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51371
/*51347*/       OPC_CheckChild1Type, MVT::v2f32,
/*51349*/       OPC_RecordChild2, // #1 = $Vm
/*51350*/       OPC_CheckChild2Type, MVT::v2f32,
/*51352*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51354*/       OPC_EmitInteger, MVT::i32, 14, 
/*51357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 81:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51397
/*51373*/       OPC_CheckChild1Type, MVT::v4f32,
/*51375*/       OPC_RecordChild2, // #1 = $Vm
/*51376*/       OPC_CheckChild2Type, MVT::v4f32,
/*51378*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51380*/       OPC_EmitInteger, MVT::i32, 14, 
/*51383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 81:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51398*/   /*Scope*/ 22, /*->51421*/
/*51399*/     OPC_CheckInteger, 20, 
/*51401*/     OPC_MoveParent,
/*51402*/     OPC_RecordChild1, // #0 = $Vm
/*51403*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*51405*/     OPC_EmitInteger, MVT::i32, 14, 
/*51408*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51411*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 20:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*51421*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->51488
/*51425*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*51426*/   OPC_CaptureGlueInput,
/*51427*/   OPC_RecordChild1, // #1 = $amt1
/*51428*/   OPC_MoveChild, 1,
/*51430*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->51460
/*51434*/     OPC_MoveParent,
/*51435*/     OPC_RecordChild2, // #2 = $amt2
/*51436*/     OPC_MoveChild, 2,
/*51438*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*51441*/     OPC_MoveParent,
/*51442*/     OPC_EmitMergeInputChains1_0,
/*51443*/     OPC_EmitInteger, MVT::i32, 14, 
/*51446*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51449*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->51487
/*51463*/     OPC_MoveParent,
/*51464*/     OPC_RecordChild2, // #2 = $amt2
/*51465*/     OPC_MoveChild, 2,
/*51467*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51470*/     OPC_MoveParent,
/*51471*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51473*/     OPC_EmitMergeInputChains1_0,
/*51474*/     OPC_EmitConvertToTarget, 1,
/*51476*/     OPC_EmitConvertToTarget, 2,
/*51478*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->51573
/*51491*/   OPC_RecordChild0, // #0 = $dst
/*51492*/   OPC_MoveChild, 0,
/*51494*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*51497*/   OPC_MoveParent,
/*51498*/   OPC_RecordChild1, // #1 = $id
/*51499*/   OPC_MoveChild, 1,
/*51501*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51504*/   OPC_MoveParent,
/*51505*/   OPC_Scope, 21, /*->51528*/ // 3 children in Scope
/*51507*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*51509*/     OPC_EmitConvertToTarget, 1,
/*51511*/     OPC_EmitInteger, MVT::i32, 14, 
/*51514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51517*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51528*/   /*Scope*/ 21, /*->51550*/
/*51529*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51531*/     OPC_EmitConvertToTarget, 1,
/*51533*/     OPC_EmitInteger, MVT::i32, 14, 
/*51536*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51539*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51550*/   /*Scope*/ 21, /*->51572*/
/*51551*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*51553*/     OPC_EmitConvertToTarget, 1,
/*51555*/     OPC_EmitInteger, MVT::i32, 14, 
/*51558*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*51572*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->51610
/*51576*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*51577*/   OPC_RecordChild1, // #1 = $target
/*51578*/   OPC_CheckChild1Type, MVT::i32,
/*51580*/   OPC_RecordChild2, // #2 = $index
/*51581*/   OPC_RecordChild3, // #3 = $jt
/*51582*/   OPC_MoveChild, 3,
/*51584*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*51587*/   OPC_MoveParent,
/*51588*/   OPC_RecordChild4, // #4 = $id
/*51589*/   OPC_MoveChild, 4,
/*51591*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51594*/   OPC_MoveParent,
/*51595*/   OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*51597*/   OPC_EmitMergeInputChains1_0,
/*51598*/   OPC_EmitConvertToTarget, 4,
/*51600*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->51638
/*51613*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*51614*/   OPC_MoveChild, 1,
/*51616*/   OPC_CheckInteger, 107, 
/*51618*/   OPC_MoveParent,
/*51619*/   OPC_RecordChild2, // #1 = $src
/*51620*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*51622*/   OPC_EmitMergeInputChains1_0,
/*51623*/   OPC_EmitInteger, MVT::i32, 14, 
/*51626*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51629*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
            // Src: (intrinsic_void 107:iPTR, GPR:i32:$src) - Complexity = 8
            // Dst: (VMSR GPR:i32:$src)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->51700
/*51641*/   OPC_RecordChild0, // #0 = $src
/*51642*/   OPC_RecordChild1, // #1 = $Rn
/*51643*/   OPC_RecordChild2, // #2 = $imm
/*51644*/   OPC_MoveChild, 2,
/*51646*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51649*/   OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*51651*/   OPC_MoveParent,
/*51652*/   OPC_Scope, 22, /*->51676*/ // 2 children in Scope
/*51654*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*51656*/     OPC_EmitConvertToTarget, 2,
/*51658*/     OPC_EmitInteger, MVT::i32, 14, 
/*51661*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51664*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPR:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPR:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*51676*/   /*Scope*/ 22, /*->51699*/
/*51677*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*51679*/     OPC_EmitConvertToTarget, 2,
/*51681*/     OPC_EmitInteger, MVT::i32, 14, 
/*51684*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51687*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*51699*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->51747
/*51703*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*51704*/   OPC_RecordChild1, // #1 = $amt
/*51705*/   OPC_MoveChild, 1,
/*51707*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->51729
/*51711*/     OPC_MoveParent,
/*51712*/     OPC_EmitMergeInputChains1_0,
/*51713*/     OPC_EmitInteger, MVT::i32, 14, 
/*51716*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->51746
/*51732*/     OPC_MoveParent,
/*51733*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*51735*/     OPC_EmitMergeInputChains1_0,
/*51736*/     OPC_EmitConvertToTarget, 1,
/*51738*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 68|128,1/*196*/,  TARGET_VAL(ARMISD::CALL),// ->51947
/*51751*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*51752*/   OPC_CaptureGlueInput,
/*51753*/   OPC_RecordChild1, // #1 = $func
/*51754*/   OPC_Scope, 0|128,1/*128*/, /*->51885*/ // 2 children in Scope
/*51757*/     OPC_MoveChild, 1,
/*51759*/     OPC_SwitchOpcode /*2 cases */, 59,  TARGET_VAL(ISD::TargetGlobalAddress),// ->51822
/*51763*/       OPC_MoveParent,
/*51764*/       OPC_Scope, 11, /*->51777*/ // 4 children in Scope
/*51766*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*51768*/         OPC_EmitMergeInputChains1_0,
/*51769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*51777*/       /*Scope*/ 11, /*->51789*/
/*51778*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*51780*/         OPC_EmitMergeInputChains1_0,
/*51781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (tglobaladdr:i32):$func)
/*51789*/       /*Scope*/ 11, /*->51801*/
/*51790*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*51792*/         OPC_EmitMergeInputChains1_0,
/*51793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*51801*/       /*Scope*/ 19, /*->51821*/
/*51802*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*51804*/         OPC_EmitMergeInputChains1_0,
/*51805*/         OPC_EmitInteger, MVT::i32, 14, 
/*51808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (tglobaladdr:i32):$func)
/*51821*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::TargetExternalSymbol),// ->51884
/*51825*/       OPC_MoveParent,
/*51826*/       OPC_Scope, 11, /*->51839*/ // 4 children in Scope
/*51828*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*51830*/         OPC_EmitMergeInputChains1_0,
/*51831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*51839*/       /*Scope*/ 11, /*->51851*/
/*51840*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*51842*/         OPC_EmitMergeInputChains1_0,
/*51843*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (texternalsym:i32):$func)
/*51851*/       /*Scope*/ 11, /*->51863*/
/*51852*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*51854*/         OPC_EmitMergeInputChains1_0,
/*51855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*51863*/       /*Scope*/ 19, /*->51883*/
/*51864*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*51866*/         OPC_EmitMergeInputChains1_0,
/*51867*/         OPC_EmitInteger, MVT::i32, 14, 
/*51870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51873*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (texternalsym:i32):$func)
/*51883*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*51885*/   /*Scope*/ 60, /*->51946*/
/*51886*/     OPC_CheckChild1Type, MVT::i32,
/*51888*/     OPC_Scope, 11, /*->51901*/ // 4 children in Scope
/*51890*/       OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*51892*/       OPC_EmitMergeInputChains1_0,
/*51893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*51901*/     /*Scope*/ 11, /*->51913*/
/*51902*/       OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*51904*/       OPC_EmitMergeInputChains1_0,
/*51905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9:i32 GPR:i32:$func)
/*51913*/     /*Scope*/ 11, /*->51925*/
/*51914*/       OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*51916*/       OPC_EmitMergeInputChains1_0,
/*51917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*51925*/     /*Scope*/ 19, /*->51945*/
/*51926*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*51928*/       OPC_EmitMergeInputChains1_0,
/*51929*/       OPC_EmitInteger, MVT::i32, 14, 
/*51932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$dst)
/*51945*/     0, /*End of Scope*/
/*51946*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99,  TARGET_VAL(ARMISD::CALL_PRED),// ->52049
/*51950*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*51951*/   OPC_CaptureGlueInput,
/*51952*/   OPC_RecordChild1, // #1 = $func
/*51953*/   OPC_Scope, 48, /*->52003*/ // 2 children in Scope
/*51955*/     OPC_MoveChild, 1,
/*51957*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*51960*/     OPC_MoveParent,
/*51961*/     OPC_Scope, 19, /*->51982*/ // 2 children in Scope
/*51963*/       OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*51965*/       OPC_EmitMergeInputChains1_0,
/*51966*/       OPC_EmitInteger, MVT::i32, 14, 
/*51969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*51982*/     /*Scope*/ 19, /*->52002*/
/*51983*/       OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*51985*/       OPC_EmitMergeInputChains1_0,
/*51986*/       OPC_EmitInteger, MVT::i32, 14, 
/*51989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51992*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BLr9_pred:i32 (tglobaladdr:i32):$func)
/*52002*/     0, /*End of Scope*/
/*52003*/   /*Scope*/ 44, /*->52048*/
/*52004*/     OPC_CheckChild1Type, MVT::i32,
/*52006*/     OPC_Scope, 19, /*->52027*/ // 2 children in Scope
/*52008*/       OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*52010*/       OPC_EmitMergeInputChains1_0,
/*52011*/       OPC_EmitInteger, MVT::i32, 14, 
/*52014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*52027*/     /*Scope*/ 19, /*->52047*/
/*52028*/       OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*52030*/       OPC_EmitMergeInputChains1_0,
/*52031*/       OPC_EmitInteger, MVT::i32, 14, 
/*52034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9_pred:i32 GPR:i32:$func)
/*52047*/     0, /*End of Scope*/
/*52048*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->52090
/*52052*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*52053*/   OPC_RecordChild1, // #1 = $opt
/*52054*/   OPC_MoveChild, 1,
/*52056*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52059*/   OPC_CheckType, MVT::i32,
/*52061*/   OPC_MoveParent,
/*52062*/   OPC_Scope, 12, /*->52076*/ // 2 children in Scope
/*52064*/     OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*52066*/     OPC_EmitMergeInputChains1_0,
/*52067*/     OPC_EmitConvertToTarget, 1,
/*52069*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*52076*/   /*Scope*/ 12, /*->52089*/
/*52077*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*52079*/     OPC_EmitMergeInputChains1_0,
/*52080*/     OPC_EmitConvertToTarget, 1,
/*52082*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*52089*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->52126
/*52093*/   OPC_RecordChild0, // #0 = $addr
/*52094*/   OPC_MoveChild, 0,
/*52096*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*52099*/   OPC_MoveParent,
/*52100*/   OPC_CheckType, MVT::i32,
/*52102*/   OPC_Scope, 10, /*->52114*/ // 2 children in Scope
/*52104*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*52106*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*52114*/   /*Scope*/ 10, /*->52125*/
/*52115*/     OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*52117*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*52125*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->52162
/*52129*/   OPC_RecordChild0, // #0 = $addr
/*52130*/   OPC_MoveChild, 0,
/*52132*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*52135*/   OPC_MoveParent,
/*52136*/   OPC_CheckType, MVT::i32,
/*52138*/   OPC_Scope, 10, /*->52150*/ // 2 children in Scope
/*52140*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*52142*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*52150*/   /*Scope*/ 10, /*->52161*/
/*52151*/     OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*52153*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*52161*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->52323
/*52166*/   OPC_RecordChild0, // #0 = $dst
/*52167*/   OPC_MoveChild, 0,
/*52169*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->52257
/*52173*/     OPC_MoveParent,
/*52174*/     OPC_CheckType, MVT::i32,
/*52176*/     OPC_Scope, 18, /*->52196*/ // 5 children in Scope
/*52178*/       OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*52180*/       OPC_EmitInteger, MVT::i32, 14, 
/*52183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*52196*/     /*Scope*/ 10, /*->52207*/
/*52197*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*52199*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*52207*/     /*Scope*/ 18, /*->52226*/
/*52208*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52210*/       OPC_EmitInteger, MVT::i32, 14, 
/*52213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*52226*/     /*Scope*/ 18, /*->52245*/
/*52227*/       OPC_CheckPatternPredicate, 29, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*52229*/       OPC_EmitInteger, MVT::i32, 14, 
/*52232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52235*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*52245*/     /*Scope*/ 10, /*->52256*/
/*52246*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*52248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*52256*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->52322
/*52260*/     OPC_MoveParent,
/*52261*/     OPC_CheckType, MVT::i32,
/*52263*/     OPC_Scope, 18, /*->52283*/ // 3 children in Scope
/*52265*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*52267*/       OPC_EmitInteger, MVT::i32, 14, 
/*52270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*52283*/     /*Scope*/ 18, /*->52302*/
/*52284*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52286*/       OPC_EmitInteger, MVT::i32, 14, 
/*52289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52292*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*52302*/     /*Scope*/ 18, /*->52321*/
/*52303*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*52305*/       OPC_EmitInteger, MVT::i32, 14, 
/*52308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52311*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*52321*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 103,  TARGET_VAL(ARMISD::TC_RETURN),// ->52429
/*52326*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*52327*/   OPC_CaptureGlueInput,
/*52328*/   OPC_RecordChild1, // #1 = $dst
/*52329*/   OPC_Scope, 68, /*->52399*/ // 2 children in Scope
/*52331*/     OPC_MoveChild, 1,
/*52333*/     OPC_SwitchOpcode /*2 cases */, 29,  TARGET_VAL(ISD::TargetGlobalAddress),// ->52366
/*52337*/       OPC_CheckType, MVT::i32,
/*52339*/       OPC_MoveParent,
/*52340*/       OPC_Scope, 11, /*->52353*/ // 2 children in Scope
/*52342*/         OPC_CheckPatternPredicate, 30, // (Subtarget->isTargetDarwin())
/*52344*/         OPC_EmitMergeInputChains1_0,
/*52345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*52353*/       /*Scope*/ 11, /*->52365*/
/*52354*/         OPC_CheckPatternPredicate, 31, // (!Subtarget->isTargetDarwin())
/*52356*/         OPC_EmitMergeInputChains1_0,
/*52357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*52365*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::TargetExternalSymbol),// ->52398
/*52369*/       OPC_CheckType, MVT::i32,
/*52371*/       OPC_MoveParent,
/*52372*/       OPC_Scope, 11, /*->52385*/ // 2 children in Scope
/*52374*/         OPC_CheckPatternPredicate, 30, // (Subtarget->isTargetDarwin())
/*52376*/         OPC_EmitMergeInputChains1_0,
/*52377*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*52385*/       /*Scope*/ 11, /*->52397*/
/*52386*/         OPC_CheckPatternPredicate, 31, // (!Subtarget->isTargetDarwin())
/*52388*/         OPC_EmitMergeInputChains1_0,
/*52389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*52397*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*52399*/   /*Scope*/ 28, /*->52428*/
/*52400*/     OPC_CheckChild1Type, MVT::i32,
/*52402*/     OPC_Scope, 11, /*->52415*/ // 2 children in Scope
/*52404*/       OPC_CheckPatternPredicate, 30, // (Subtarget->isTargetDarwin())
/*52406*/       OPC_EmitMergeInputChains1_0,
/*52407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri:i32 tcGPR:i32:$dst)
/*52415*/     /*Scope*/ 11, /*->52427*/
/*52416*/       OPC_CheckPatternPredicate, 31, // (!Subtarget->isTargetDarwin())
/*52418*/       OPC_EmitMergeInputChains1_0,
/*52419*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNriND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNriND:i32 tcGPR:i32:$dst)
/*52427*/     0, /*End of Scope*/
/*52428*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::tCALL),// ->52555
/*52432*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*52433*/   OPC_CaptureGlueInput,
/*52434*/   OPC_RecordChild1, // #1 = $func
/*52435*/   OPC_Scope, 80, /*->52517*/ // 2 children in Scope
/*52437*/     OPC_MoveChild, 1,
/*52439*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->52478
/*52443*/       OPC_MoveParent,
/*52444*/       OPC_Scope, 11, /*->52457*/ // 2 children in Scope
/*52446*/         OPC_CheckPatternPredicate, 32, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*52448*/         OPC_EmitMergeInputChains1_0,
/*52449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*52457*/       /*Scope*/ 19, /*->52477*/
/*52458*/         OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*52460*/         OPC_EmitMergeInputChains1_0,
/*52461*/         OPC_EmitInteger, MVT::i32, 14, 
/*52464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (tglobaladdr:i32):$func)
/*52477*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->52516
/*52481*/       OPC_MoveParent,
/*52482*/       OPC_Scope, 11, /*->52495*/ // 2 children in Scope
/*52484*/         OPC_CheckPatternPredicate, 32, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*52486*/         OPC_EmitMergeInputChains1_0,
/*52487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*52495*/       /*Scope*/ 19, /*->52515*/
/*52496*/         OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*52498*/         OPC_EmitMergeInputChains1_0,
/*52499*/         OPC_EmitInteger, MVT::i32, 14, 
/*52502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (texternalsym:i32):$func)
/*52515*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*52517*/   /*Scope*/ 36, /*->52554*/
/*52518*/     OPC_CheckChild1Type, MVT::i32,
/*52520*/     OPC_Scope, 11, /*->52533*/ // 2 children in Scope
/*52522*/       OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*52524*/       OPC_EmitMergeInputChains1_0,
/*52525*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*52533*/     /*Scope*/ 19, /*->52553*/
/*52534*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*52536*/       OPC_EmitMergeInputChains1_0,
/*52537*/       OPC_EmitInteger, MVT::i32, 14, 
/*52540*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52543*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$func)
/*52553*/     0, /*End of Scope*/
/*52554*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->52716
/*52559*/   OPC_RecordChild0, // #0 = $V
/*52560*/   OPC_Scope, 30, /*->52592*/ // 4 children in Scope
/*52562*/     OPC_CheckChild0Type, MVT::v8i8,
/*52564*/     OPC_RecordChild1, // #1 = $lane
/*52565*/     OPC_MoveChild, 1,
/*52567*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52570*/     OPC_MoveParent,
/*52571*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52573*/     OPC_EmitConvertToTarget, 1,
/*52575*/     OPC_EmitInteger, MVT::i32, 14, 
/*52578*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52581*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*52592*/   /*Scope*/ 30, /*->52623*/
/*52593*/     OPC_CheckChild0Type, MVT::v4i16,
/*52595*/     OPC_RecordChild1, // #1 = $lane
/*52596*/     OPC_MoveChild, 1,
/*52598*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52601*/     OPC_MoveParent,
/*52602*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52604*/     OPC_EmitConvertToTarget, 1,
/*52606*/     OPC_EmitInteger, MVT::i32, 14, 
/*52609*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*52623*/   /*Scope*/ 45, /*->52669*/
/*52624*/     OPC_CheckChild0Type, MVT::v16i8,
/*52626*/     OPC_RecordChild1, // #1 = $lane
/*52627*/     OPC_MoveChild, 1,
/*52629*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52632*/     OPC_MoveParent,
/*52633*/     OPC_EmitConvertToTarget, 1,
/*52635*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*52638*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52647*/     OPC_EmitConvertToTarget, 1,
/*52649*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*52652*/     OPC_EmitInteger, MVT::i32, 14, 
/*52655*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52658*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*52669*/   /*Scope*/ 45, /*->52715*/
/*52670*/     OPC_CheckChild0Type, MVT::v8i16,
/*52672*/     OPC_RecordChild1, // #1 = $lane
/*52673*/     OPC_MoveChild, 1,
/*52675*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52678*/     OPC_MoveParent,
/*52679*/     OPC_EmitConvertToTarget, 1,
/*52681*/     OPC_EmitNodeXForm, 7, 2, // DSubReg_i16_reg
/*52684*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52693*/     OPC_EmitConvertToTarget, 1,
/*52695*/     OPC_EmitNodeXForm, 8, 5, // SubReg_i16_lane
/*52698*/     OPC_EmitInteger, MVT::i32, 14, 
/*52701*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52704*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*52715*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->52877
/*52720*/   OPC_RecordChild0, // #0 = $V
/*52721*/   OPC_Scope, 30, /*->52753*/ // 4 children in Scope
/*52723*/     OPC_CheckChild0Type, MVT::v8i8,
/*52725*/     OPC_RecordChild1, // #1 = $lane
/*52726*/     OPC_MoveChild, 1,
/*52728*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52731*/     OPC_MoveParent,
/*52732*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52734*/     OPC_EmitConvertToTarget, 1,
/*52736*/     OPC_EmitInteger, MVT::i32, 14, 
/*52739*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52742*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*52753*/   /*Scope*/ 30, /*->52784*/
/*52754*/     OPC_CheckChild0Type, MVT::v4i16,
/*52756*/     OPC_RecordChild1, // #1 = $lane
/*52757*/     OPC_MoveChild, 1,
/*52759*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52762*/     OPC_MoveParent,
/*52763*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52765*/     OPC_EmitConvertToTarget, 1,
/*52767*/     OPC_EmitInteger, MVT::i32, 14, 
/*52770*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52773*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*52784*/   /*Scope*/ 45, /*->52830*/
/*52785*/     OPC_CheckChild0Type, MVT::v16i8,
/*52787*/     OPC_RecordChild1, // #1 = $lane
/*52788*/     OPC_MoveChild, 1,
/*52790*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52793*/     OPC_MoveParent,
/*52794*/     OPC_EmitConvertToTarget, 1,
/*52796*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*52799*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52808*/     OPC_EmitConvertToTarget, 1,
/*52810*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*52813*/     OPC_EmitInteger, MVT::i32, 14, 
/*52816*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52819*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*52830*/   /*Scope*/ 45, /*->52876*/
/*52831*/     OPC_CheckChild0Type, MVT::v8i16,
/*52833*/     OPC_RecordChild1, // #1 = $lane
/*52834*/     OPC_MoveChild, 1,
/*52836*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52839*/     OPC_MoveParent,
/*52840*/     OPC_EmitConvertToTarget, 1,
/*52842*/     OPC_EmitNodeXForm, 7, 2, // DSubReg_i16_reg
/*52845*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52854*/     OPC_EmitConvertToTarget, 1,
/*52856*/     OPC_EmitNodeXForm, 8, 5, // SubReg_i16_lane
/*52859*/     OPC_EmitInteger, MVT::i32, 14, 
/*52862*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52865*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*52876*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56|128,1/*184*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->53065
/*52881*/   OPC_RecordChild0, // #0 = $V
/*52882*/   OPC_Scope, 32, /*->52916*/ // 5 children in Scope
/*52884*/     OPC_CheckChild0Type, MVT::v2i32,
/*52886*/     OPC_RecordChild1, // #1 = $lane
/*52887*/     OPC_MoveChild, 1,
/*52889*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52892*/     OPC_MoveParent,
/*52893*/     OPC_CheckType, MVT::i32,
/*52895*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52897*/     OPC_EmitConvertToTarget, 1,
/*52899*/     OPC_EmitInteger, MVT::i32, 14, 
/*52902*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52905*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*52916*/   /*Scope*/ 47, /*->52964*/
/*52917*/     OPC_CheckChild0Type, MVT::v4i32,
/*52919*/     OPC_RecordChild1, // #1 = $lane
/*52920*/     OPC_MoveChild, 1,
/*52922*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52925*/     OPC_MoveParent,
/*52926*/     OPC_CheckType, MVT::i32,
/*52928*/     OPC_EmitConvertToTarget, 1,
/*52930*/     OPC_EmitNodeXForm, 9, 2, // DSubReg_i32_reg
/*52933*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*52942*/     OPC_EmitConvertToTarget, 1,
/*52944*/     OPC_EmitNodeXForm, 10, 5, // SubReg_i32_lane
/*52947*/     OPC_EmitInteger, MVT::i32, 14, 
/*52950*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52953*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*52964*/   /*Scope*/ 23, /*->52988*/
/*52965*/     OPC_RecordChild1, // #1 = $src2
/*52966*/     OPC_MoveChild, 1,
/*52968*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52971*/     OPC_MoveParent,
/*52972*/     OPC_CheckType, MVT::f64,
/*52974*/     OPC_EmitConvertToTarget, 1,
/*52976*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*52979*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*52988*/   /*Scope*/ 37, /*->53026*/
/*52989*/     OPC_CheckChild0Type, MVT::v2f32,
/*52991*/     OPC_RecordChild1, // #1 = $src2
/*52992*/     OPC_MoveChild, 1,
/*52994*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52997*/     OPC_MoveParent,
/*52998*/     OPC_CheckType, MVT::f32,
/*53000*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53003*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*53012*/     OPC_EmitConvertToTarget, 1,
/*53014*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*53017*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*53026*/   /*Scope*/ 37, /*->53064*/
/*53027*/     OPC_CheckChild0Type, MVT::v4f32,
/*53029*/     OPC_RecordChild1, // #1 = $src2
/*53030*/     OPC_MoveChild, 1,
/*53032*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53035*/     OPC_MoveParent,
/*53036*/     OPC_CheckType, MVT::f32,
/*53038*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*53041*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*53050*/     OPC_EmitConvertToTarget, 1,
/*53052*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*53055*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*53064*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->53395
/*53069*/   OPC_RecordNode,   // #0 = $imm
/*53070*/   OPC_CheckType, MVT::i32,
/*53072*/   OPC_Scope, 26, /*->53100*/ // 11 children in Scope
/*53074*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*53076*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53078*/     OPC_EmitConvertToTarget, 0,
/*53080*/     OPC_EmitInteger, MVT::i32, 14, 
/*53083*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53086*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53089*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*53100*/   /*Scope*/ 26, /*->53127*/
/*53101*/     OPC_CheckPredicate, 6, // Predicate_so_imm
/*53103*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*53105*/     OPC_EmitConvertToTarget, 0,
/*53107*/     OPC_EmitInteger, MVT::i32, 14, 
/*53110*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53113*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53116*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*53127*/   /*Scope*/ 22, /*->53150*/
/*53128*/     OPC_CheckPredicate, 60, // Predicate_imm0_65535
/*53130*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*53132*/     OPC_EmitConvertToTarget, 0,
/*53134*/     OPC_EmitInteger, MVT::i32, 14, 
/*53137*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53140*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*53150*/   /*Scope*/ 29, /*->53180*/
/*53151*/     OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*53153*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*53155*/     OPC_EmitConvertToTarget, 0,
/*53157*/     OPC_EmitNodeXForm, 11, 1, // so_imm_not_XFORM
/*53160*/     OPC_EmitInteger, MVT::i32, 14, 
/*53163*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53166*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53169*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (so_imm_not_XFORM:i32 (imm:i32):$imm))
/*53180*/   /*Scope*/ 14, /*->53195*/
/*53181*/     OPC_CheckPredicate, 61, // Predicate_arm_i32imm
/*53183*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*53185*/     OPC_EmitConvertToTarget, 0,
/*53187*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*53195*/   /*Scope*/ 26, /*->53222*/
/*53196*/     OPC_CheckPredicate, 42, // Predicate_imm0_255
/*53198*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53200*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53203*/     OPC_EmitConvertToTarget, 0,
/*53205*/     OPC_EmitInteger, MVT::i32, 14, 
/*53208*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53211*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*53222*/   /*Scope*/ 22, /*->53245*/
/*53223*/     OPC_CheckPredicate, 60, // Predicate_imm0_65535
/*53225*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53227*/     OPC_EmitConvertToTarget, 0,
/*53229*/     OPC_EmitInteger, MVT::i32, 14, 
/*53232*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53235*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*53245*/   /*Scope*/ 29, /*->53275*/
/*53246*/     OPC_CheckPredicate, 7, // Predicate_t2_so_imm_not
/*53248*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53250*/     OPC_EmitConvertToTarget, 0,
/*53252*/     OPC_EmitNodeXForm, 3, 1, // t2_so_imm_not_XFORM
/*53255*/     OPC_EmitInteger, MVT::i32, 14, 
/*53258*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53261*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53264*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*53275*/   /*Scope*/ 55, /*->53331*/
/*53276*/     OPC_CheckPredicate, 62, // Predicate_thumb_immshifted
/*53278*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53280*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53283*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53286*/     OPC_EmitConvertToTarget, 0,
/*53288*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*53291*/     OPC_EmitInteger, MVT::i32, 14, 
/*53294*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53297*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*53308*/     OPC_EmitConvertToTarget, 0,
/*53310*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*53313*/     OPC_EmitInteger, MVT::i32, 14, 
/*53316*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53319*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*53331*/   /*Scope*/ 49, /*->53381*/
/*53332*/     OPC_CheckPredicate, 63, // Predicate_imm0_255_comp
/*53334*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53336*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53339*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53342*/     OPC_EmitConvertToTarget, 0,
/*53344*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*53347*/     OPC_EmitInteger, MVT::i32, 14, 
/*53350*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53353*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*53364*/     OPC_EmitInteger, MVT::i32, 14, 
/*53367*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53370*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*53381*/   /*Scope*/ 12, /*->53394*/
/*53382*/     OPC_CheckPatternPredicate, 34, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*53384*/     OPC_EmitConvertToTarget, 0,
/*53386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*53394*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->53447
/*53398*/   OPC_RecordMemRef,
/*53399*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*53400*/   OPC_RecordChild1, // #1 = $ptr
/*53401*/   OPC_CheckChild1Type, MVT::i32,
/*53403*/   OPC_RecordChild2, // #2 = $incr
/*53404*/   OPC_CheckType, MVT::i32,
/*53406*/   OPC_Scope, 12, /*->53420*/ // 3 children in Scope
/*53408*/     OPC_CheckPredicate, 64, // Predicate_atomic_load_add_8
/*53410*/     OPC_EmitMergeInputChains1_0,
/*53411*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53420*/   /*Scope*/ 12, /*->53433*/
/*53421*/     OPC_CheckPredicate, 65, // Predicate_atomic_load_add_16
/*53423*/     OPC_EmitMergeInputChains1_0,
/*53424*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53433*/   /*Scope*/ 12, /*->53446*/
/*53434*/     OPC_CheckPredicate, 66, // Predicate_atomic_load_add_32
/*53436*/     OPC_EmitMergeInputChains1_0,
/*53437*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53446*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->53499
/*53450*/   OPC_RecordMemRef,
/*53451*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*53452*/   OPC_RecordChild1, // #1 = $ptr
/*53453*/   OPC_CheckChild1Type, MVT::i32,
/*53455*/   OPC_RecordChild2, // #2 = $incr
/*53456*/   OPC_CheckType, MVT::i32,
/*53458*/   OPC_Scope, 12, /*->53472*/ // 3 children in Scope
/*53460*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_sub_8
/*53462*/     OPC_EmitMergeInputChains1_0,
/*53463*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53472*/   /*Scope*/ 12, /*->53485*/
/*53473*/     OPC_CheckPredicate, 68, // Predicate_atomic_load_sub_16
/*53475*/     OPC_EmitMergeInputChains1_0,
/*53476*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53485*/   /*Scope*/ 12, /*->53498*/
/*53486*/     OPC_CheckPredicate, 69, // Predicate_atomic_load_sub_32
/*53488*/     OPC_EmitMergeInputChains1_0,
/*53489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53498*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->53551
/*53502*/   OPC_RecordMemRef,
/*53503*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*53504*/   OPC_RecordChild1, // #1 = $ptr
/*53505*/   OPC_CheckChild1Type, MVT::i32,
/*53507*/   OPC_RecordChild2, // #2 = $incr
/*53508*/   OPC_CheckType, MVT::i32,
/*53510*/   OPC_Scope, 12, /*->53524*/ // 3 children in Scope
/*53512*/     OPC_CheckPredicate, 70, // Predicate_atomic_load_and_8
/*53514*/     OPC_EmitMergeInputChains1_0,
/*53515*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53524*/   /*Scope*/ 12, /*->53537*/
/*53525*/     OPC_CheckPredicate, 71, // Predicate_atomic_load_and_16
/*53527*/     OPC_EmitMergeInputChains1_0,
/*53528*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53537*/   /*Scope*/ 12, /*->53550*/
/*53538*/     OPC_CheckPredicate, 72, // Predicate_atomic_load_and_32
/*53540*/     OPC_EmitMergeInputChains1_0,
/*53541*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53550*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->53603
/*53554*/   OPC_RecordMemRef,
/*53555*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*53556*/   OPC_RecordChild1, // #1 = $ptr
/*53557*/   OPC_CheckChild1Type, MVT::i32,
/*53559*/   OPC_RecordChild2, // #2 = $incr
/*53560*/   OPC_CheckType, MVT::i32,
/*53562*/   OPC_Scope, 12, /*->53576*/ // 3 children in Scope
/*53564*/     OPC_CheckPredicate, 73, // Predicate_atomic_load_or_8
/*53566*/     OPC_EmitMergeInputChains1_0,
/*53567*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53576*/   /*Scope*/ 12, /*->53589*/
/*53577*/     OPC_CheckPredicate, 74, // Predicate_atomic_load_or_16
/*53579*/     OPC_EmitMergeInputChains1_0,
/*53580*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53589*/   /*Scope*/ 12, /*->53602*/
/*53590*/     OPC_CheckPredicate, 75, // Predicate_atomic_load_or_32
/*53592*/     OPC_EmitMergeInputChains1_0,
/*53593*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53602*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->53655
/*53606*/   OPC_RecordMemRef,
/*53607*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*53608*/   OPC_RecordChild1, // #1 = $ptr
/*53609*/   OPC_CheckChild1Type, MVT::i32,
/*53611*/   OPC_RecordChild2, // #2 = $incr
/*53612*/   OPC_CheckType, MVT::i32,
/*53614*/   OPC_Scope, 12, /*->53628*/ // 3 children in Scope
/*53616*/     OPC_CheckPredicate, 76, // Predicate_atomic_load_xor_8
/*53618*/     OPC_EmitMergeInputChains1_0,
/*53619*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53628*/   /*Scope*/ 12, /*->53641*/
/*53629*/     OPC_CheckPredicate, 77, // Predicate_atomic_load_xor_16
/*53631*/     OPC_EmitMergeInputChains1_0,
/*53632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53641*/   /*Scope*/ 12, /*->53654*/
/*53642*/     OPC_CheckPredicate, 78, // Predicate_atomic_load_xor_32
/*53644*/     OPC_EmitMergeInputChains1_0,
/*53645*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53654*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->53707
/*53658*/   OPC_RecordMemRef,
/*53659*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*53660*/   OPC_RecordChild1, // #1 = $ptr
/*53661*/   OPC_CheckChild1Type, MVT::i32,
/*53663*/   OPC_RecordChild2, // #2 = $incr
/*53664*/   OPC_CheckType, MVT::i32,
/*53666*/   OPC_Scope, 12, /*->53680*/ // 3 children in Scope
/*53668*/     OPC_CheckPredicate, 79, // Predicate_atomic_load_nand_8
/*53670*/     OPC_EmitMergeInputChains1_0,
/*53671*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53680*/   /*Scope*/ 12, /*->53693*/
/*53681*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_nand_16
/*53683*/     OPC_EmitMergeInputChains1_0,
/*53684*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53693*/   /*Scope*/ 12, /*->53706*/
/*53694*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_nand_32
/*53696*/     OPC_EmitMergeInputChains1_0,
/*53697*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*53706*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->53759
/*53710*/   OPC_RecordMemRef,
/*53711*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*53712*/   OPC_RecordChild1, // #1 = $ptr
/*53713*/   OPC_CheckChild1Type, MVT::i32,
/*53715*/   OPC_RecordChild2, // #2 = $new
/*53716*/   OPC_CheckType, MVT::i32,
/*53718*/   OPC_Scope, 12, /*->53732*/ // 3 children in Scope
/*53720*/     OPC_CheckPredicate, 82, // Predicate_atomic_swap_8
/*53722*/     OPC_EmitMergeInputChains1_0,
/*53723*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53732*/   /*Scope*/ 12, /*->53745*/
/*53733*/     OPC_CheckPredicate, 83, // Predicate_atomic_swap_16
/*53735*/     OPC_EmitMergeInputChains1_0,
/*53736*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53745*/   /*Scope*/ 12, /*->53758*/
/*53746*/     OPC_CheckPredicate, 84, // Predicate_atomic_swap_32
/*53748*/     OPC_EmitMergeInputChains1_0,
/*53749*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*53758*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->53815
/*53762*/   OPC_RecordMemRef,
/*53763*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*53764*/   OPC_RecordChild1, // #1 = $ptr
/*53765*/   OPC_CheckChild1Type, MVT::i32,
/*53767*/   OPC_RecordChild2, // #2 = $old
/*53768*/   OPC_RecordChild3, // #3 = $new
/*53769*/   OPC_CheckType, MVT::i32,
/*53771*/   OPC_Scope, 13, /*->53786*/ // 3 children in Scope
/*53773*/     OPC_CheckPredicate, 85, // Predicate_atomic_cmp_swap_8
/*53775*/     OPC_EmitMergeInputChains1_0,
/*53776*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53786*/   /*Scope*/ 13, /*->53800*/
/*53787*/     OPC_CheckPredicate, 86, // Predicate_atomic_cmp_swap_16
/*53789*/     OPC_EmitMergeInputChains1_0,
/*53790*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53800*/   /*Scope*/ 13, /*->53814*/
/*53801*/     OPC_CheckPredicate, 87, // Predicate_atomic_cmp_swap_32
/*53803*/     OPC_EmitMergeInputChains1_0,
/*53804*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*53814*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->53858
/*53818*/   OPC_CaptureGlueInput,
/*53819*/   OPC_RecordChild0, // #0 = $Rm
/*53820*/   OPC_CheckType, MVT::i32,
/*53822*/   OPC_Scope, 10, /*->53834*/ // 2 children in Scope
/*53824*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*53826*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*53834*/   /*Scope*/ 22, /*->53857*/
/*53835*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53837*/     OPC_EmitInteger, MVT::i32, 14, 
/*53840*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53843*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53846*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*53857*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->53898
/*53861*/   OPC_RecordChild0, // #0 = $src
/*53862*/   OPC_CheckType, MVT::i32,
/*53864*/   OPC_Scope, 11, /*->53877*/ // 2 children in Scope
/*53866*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*53868*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*53877*/   /*Scope*/ 19, /*->53897*/
/*53878*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53880*/     OPC_EmitInteger, MVT::i32, 14, 
/*53883*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53886*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*53897*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->53938
/*53901*/   OPC_RecordChild0, // #0 = $src
/*53902*/   OPC_CheckType, MVT::i32,
/*53904*/   OPC_Scope, 11, /*->53917*/ // 2 children in Scope
/*53906*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*53908*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*53917*/   /*Scope*/ 19, /*->53937*/
/*53918*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53920*/     OPC_EmitInteger, MVT::i32, 14, 
/*53923*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53926*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*53937*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->53987
/*53941*/   OPC_RecordChild0, // #0 = $Rn
/*53942*/   OPC_RecordChild1, // #1 = $Rm
/*53943*/   OPC_CheckType, MVT::i32,
/*53945*/   OPC_Scope, 19, /*->53966*/ // 2 children in Scope
/*53947*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*53949*/     OPC_EmitInteger, MVT::i32, 14, 
/*53952*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53955*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*53966*/   /*Scope*/ 19, /*->53986*/
/*53967*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*53969*/     OPC_EmitInteger, MVT::i32, 14, 
/*53972*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53975*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*53986*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTLZ),// ->54033
/*53990*/   OPC_RecordChild0, // #0 = $Rm
/*53991*/   OPC_CheckType, MVT::i32,
/*53993*/   OPC_Scope, 18, /*->54013*/ // 2 children in Scope
/*53995*/     OPC_CheckPatternPredicate, 35, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*53997*/     OPC_EmitInteger, MVT::i32, 14, 
/*54000*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54003*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (CLZ:i32 GPR:i32:$Rm)
/*54013*/   /*Scope*/ 18, /*->54032*/
/*54014*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54016*/     OPC_EmitInteger, MVT::i32, 14, 
/*54019*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54022*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*54032*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->54079
/*54036*/   OPC_RecordChild0, // #0 = $Rm
/*54037*/   OPC_CheckType, MVT::i32,
/*54039*/   OPC_Scope, 18, /*->54059*/ // 2 children in Scope
/*54041*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*54043*/     OPC_EmitInteger, MVT::i32, 14, 
/*54046*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54049*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*54059*/   /*Scope*/ 18, /*->54078*/
/*54060*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54062*/     OPC_EmitInteger, MVT::i32, 14, 
/*54065*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54068*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*54078*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->54144
/*54082*/   OPC_RecordChild0, // #0 = $Rm
/*54083*/   OPC_CheckType, MVT::i32,
/*54085*/   OPC_Scope, 18, /*->54105*/ // 3 children in Scope
/*54087*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*54089*/     OPC_EmitInteger, MVT::i32, 14, 
/*54092*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54095*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*54105*/   /*Scope*/ 18, /*->54124*/
/*54106*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*54108*/     OPC_EmitInteger, MVT::i32, 14, 
/*54111*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54114*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*54124*/   /*Scope*/ 18, /*->54143*/
/*54125*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54127*/     OPC_EmitInteger, MVT::i32, 14, 
/*54130*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54133*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*54143*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 32,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->54179
/*54147*/   OPC_CheckType, MVT::i32,
/*54149*/   OPC_Scope, 7, /*->54158*/ // 3 children in Scope
/*54151*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*54158*/   /*Scope*/ 9, /*->54168*/
/*54159*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*54161*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*54168*/   /*Scope*/ 9, /*->54178*/
/*54169*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54171*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (t2TPsoft:i32)
/*54178*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->54258
/*54182*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*54183*/   OPC_RecordChild1, // #1 = $src
/*54184*/   OPC_CheckChild1Type, MVT::i32,
/*54186*/   OPC_RecordChild2, // #2 = $val
/*54187*/   OPC_CheckChild2Type, MVT::i32,
/*54189*/   OPC_CheckType, MVT::i32,
/*54191*/   OPC_Scope, 12, /*->54205*/ // 5 children in Scope
/*54193*/     OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*54195*/     OPC_EmitMergeInputChains1_0,
/*54196*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*54205*/   /*Scope*/ 12, /*->54218*/
/*54206*/     OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*54208*/     OPC_EmitMergeInputChains1_0,
/*54209*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*54218*/   /*Scope*/ 12, /*->54231*/
/*54219*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54221*/     OPC_EmitMergeInputChains1_0,
/*54222*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*54231*/   /*Scope*/ 12, /*->54244*/
/*54232*/     OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*54234*/     OPC_EmitMergeInputChains1_0,
/*54235*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*54244*/   /*Scope*/ 12, /*->54257*/
/*54245*/     OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*54247*/     OPC_EmitMergeInputChains1_0,
/*54248*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*54257*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::SDIV),// ->54284
/*54261*/   OPC_RecordChild0, // #0 = $Rn
/*54262*/   OPC_RecordChild1, // #1 = $Rm
/*54263*/   OPC_CheckType, MVT::i32,
/*54265*/   OPC_CheckPatternPredicate, 40, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*54267*/   OPC_EmitInteger, MVT::i32, 14, 
/*54270*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54273*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::UDIV),// ->54310
/*54287*/   OPC_RecordChild0, // #0 = $Rn
/*54288*/   OPC_RecordChild1, // #1 = $Rm
/*54289*/   OPC_CheckType, MVT::i32,
/*54291*/   OPC_CheckPatternPredicate, 40, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*54293*/   OPC_EmitInteger, MVT::i32, 14, 
/*54296*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54299*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 25|128,3/*409*/,  TARGET_VAL(ISD::BITCAST),// ->54723
/*54314*/   OPC_RecordChild0, // #0 = $Sn
/*54315*/   OPC_Scope, 22, /*->54339*/ // 14 children in Scope
/*54317*/     OPC_CheckChild0Type, MVT::f32,
/*54319*/     OPC_CheckType, MVT::i32,
/*54321*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*54323*/     OPC_EmitInteger, MVT::i32, 14, 
/*54326*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54329*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*54339*/   /*Scope*/ 29, /*->54369*/
/*54340*/     OPC_CheckChild0Type, MVT::v1i64,
/*54342*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54348
/*54345*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54353
/*54350*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54358
/*54355*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54363
/*54360*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54368
/*54365*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54369*/   /*Scope*/ 29, /*->54399*/
/*54370*/     OPC_CheckChild0Type, MVT::v2i32,
/*54372*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54378
/*54375*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54383
/*54380*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54388
/*54385*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54393
/*54390*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54398
/*54395*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54399*/   /*Scope*/ 29, /*->54429*/
/*54400*/     OPC_CheckChild0Type, MVT::v4i16,
/*54402*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54408
/*54405*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54413
/*54410*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54418
/*54415*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54423
/*54420*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54428
/*54425*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54429*/   /*Scope*/ 29, /*->54459*/
/*54430*/     OPC_CheckChild0Type, MVT::v8i8,
/*54432*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54438
/*54435*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54443
/*54440*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54448
/*54445*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54453
/*54450*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54458
/*54455*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54459*/   /*Scope*/ 29, /*->54489*/
/*54460*/     OPC_CheckChild0Type, MVT::v2f32,
/*54462*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->54468
/*54465*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->54473
/*54470*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54478
/*54475*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54483
/*54480*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54488
/*54485*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*54489*/   /*Scope*/ 22, /*->54512*/
/*54490*/     OPC_CheckChild0Type, MVT::i32,
/*54492*/     OPC_CheckType, MVT::f32,
/*54494*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*54496*/     OPC_EmitInteger, MVT::i32, 14, 
/*54499*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54502*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
              // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*54512*/   /*Scope*/ 29, /*->54542*/
/*54513*/     OPC_CheckChild0Type, MVT::f64,
/*54515*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->54521
/*54518*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->54526
/*54523*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->54531
/*54528*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->54536
/*54533*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->54541
/*54538*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*54542*/   /*Scope*/ 29, /*->54572*/
/*54543*/     OPC_CheckChild0Type, MVT::v4i32,
/*54545*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54551
/*54548*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54556
/*54553*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54561
/*54558*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54566
/*54563*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54571
/*54568*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54572*/   /*Scope*/ 29, /*->54602*/
/*54573*/     OPC_CheckChild0Type, MVT::v8i16,
/*54575*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54581
/*54578*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54586
/*54583*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54591
/*54588*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54596
/*54593*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54601
/*54598*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54602*/   /*Scope*/ 29, /*->54632*/
/*54603*/     OPC_CheckChild0Type, MVT::v16i8,
/*54605*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54611
/*54608*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54616
/*54613*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54621
/*54618*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54626
/*54623*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54631
/*54628*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54632*/   /*Scope*/ 29, /*->54662*/
/*54633*/     OPC_CheckChild0Type, MVT::v2f64,
/*54635*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54641
/*54638*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54646
/*54643*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54651
/*54648*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54656
/*54653*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54661
/*54658*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*54662*/   /*Scope*/ 29, /*->54692*/
/*54663*/     OPC_CheckChild0Type, MVT::v4f32,
/*54665*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->54671
/*54668*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->54676
/*54673*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54681
/*54678*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54686
/*54683*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54691
/*54688*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54692*/   /*Scope*/ 29, /*->54722*/
/*54693*/     OPC_CheckChild0Type, MVT::v2i64,
/*54695*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->54701
/*54698*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->54706
/*54703*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->54711
/*54708*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->54716
/*54713*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->54721
/*54718*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*54722*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP32_TO_FP16),// ->54761
/*54726*/   OPC_RecordChild0, // #0 = $a
/*54727*/   OPC_CheckChild0Type, MVT::f32,
/*54729*/   OPC_CheckType, MVT::i32,
/*54731*/   OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*54733*/   OPC_EmitInteger, MVT::i32, 14, 
/*54736*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54739*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3 
/*54749*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*54752*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 94|128,12/*1630*/,  TARGET_VAL(ISD::FADD),// ->56395
/*54765*/   OPC_Scope, 65, /*->54832*/ // 16 children in Scope
/*54767*/     OPC_MoveChild, 0,
/*54769*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*54772*/     OPC_MoveChild, 0,
/*54774*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54777*/     OPC_RecordChild0, // #0 = $Dn
/*54778*/     OPC_RecordChild1, // #1 = $Dm
/*54779*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54781*/     OPC_MoveParent,
/*54782*/     OPC_MoveParent,
/*54783*/     OPC_RecordChild1, // #2 = $Ddin
/*54784*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*54786*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54809
/*54789*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*54791*/       OPC_EmitInteger, MVT::i32, 14, 
/*54794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->54831
/*54811*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*54813*/       OPC_EmitInteger, MVT::i32, 14, 
/*54816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54819*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*54832*/   /*Scope*/ 65, /*->54898*/
/*54833*/     OPC_RecordChild0, // #0 = $Ddin
/*54834*/     OPC_MoveChild, 1,
/*54836*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*54839*/     OPC_MoveChild, 0,
/*54841*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54844*/     OPC_RecordChild0, // #1 = $Dn
/*54845*/     OPC_RecordChild1, // #2 = $Dm
/*54846*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54848*/     OPC_MoveParent,
/*54849*/     OPC_MoveParent,
/*54850*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*54852*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54875
/*54855*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*54857*/       OPC_EmitInteger, MVT::i32, 14, 
/*54860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->54897
/*54877*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*54879*/       OPC_EmitInteger, MVT::i32, 14, 
/*54882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*54898*/   /*Scope*/ 59, /*->54958*/
/*54899*/     OPC_MoveChild, 0,
/*54901*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54904*/     OPC_RecordChild0, // #0 = $Dn
/*54905*/     OPC_RecordChild1, // #1 = $Dm
/*54906*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54908*/     OPC_MoveParent,
/*54909*/     OPC_RecordChild1, // #2 = $Ddin
/*54910*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*54912*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54935
/*54915*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*54917*/       OPC_EmitInteger, MVT::i32, 14, 
/*54920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->54957
/*54937*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*54939*/       OPC_EmitInteger, MVT::i32, 14, 
/*54942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*54958*/   /*Scope*/ 59, /*->55018*/
/*54959*/     OPC_RecordChild0, // #0 = $dstin
/*54960*/     OPC_MoveChild, 1,
/*54962*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54965*/     OPC_RecordChild0, // #1 = $a
/*54966*/     OPC_RecordChild1, // #2 = $b
/*54967*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*54969*/     OPC_MoveParent,
/*54970*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*54972*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54995
/*54975*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*54977*/       OPC_EmitInteger, MVT::i32, 14, 
/*54980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54983*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->55017
/*54997*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*54999*/       OPC_EmitInteger, MVT::i32, 14, 
/*55002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*55018*/   /*Scope*/ 59, /*->55078*/
/*55019*/     OPC_MoveChild, 0,
/*55021*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55024*/     OPC_RecordChild0, // #0 = $a
/*55025*/     OPC_RecordChild1, // #1 = $b
/*55026*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*55028*/     OPC_MoveParent,
/*55029*/     OPC_RecordChild1, // #2 = $dstin
/*55030*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*55032*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->55055
/*55035*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*55037*/       OPC_EmitInteger, MVT::i32, 14, 
/*55040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>, DPR:f64:$dstin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->55077
/*55057*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*55059*/       OPC_EmitInteger, MVT::i32, 14, 
/*55062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>, SPR:f32:$dstin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*55078*/   /*Scope*/ 23|128,1/*151*/, /*->55231*/
/*55080*/     OPC_RecordChild0, // #0 = $acc
/*55081*/     OPC_MoveChild, 1,
/*55083*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55086*/     OPC_RecordChild0, // #1 = $a
/*55087*/     OPC_RecordChild1, // #2 = $b
/*55088*/     OPC_MoveParent,
/*55089*/     OPC_CheckType, MVT::f32,
/*55091*/     OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*55093*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*55100*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55103*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*55112*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55115*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*55125*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*55132*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55135*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*55144*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55147*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*55157*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*55164*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55167*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*55176*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55179*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*55189*/     OPC_EmitInteger, MVT::i32, 14, 
/*55192*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55195*/     OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                  1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*55207*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55210*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*55219*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55222*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
              // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*55231*/   /*Scope*/ 23|128,1/*151*/, /*->55384*/
/*55233*/     OPC_MoveChild, 0,
/*55235*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55238*/     OPC_RecordChild0, // #0 = $a
/*55239*/     OPC_RecordChild1, // #1 = $b
/*55240*/     OPC_MoveParent,
/*55241*/     OPC_RecordChild1, // #2 = $acc
/*55242*/     OPC_CheckType, MVT::f32,
/*55244*/     OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*55246*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*55253*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55256*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*55265*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55268*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7 
/*55278*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*55285*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55288*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*55297*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55300*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12 
/*55310*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*55317*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55320*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*55329*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55332*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17 
/*55342*/     OPC_EmitInteger, MVT::i32, 14, 
/*55345*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55348*/     OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                  1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*55360*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55363*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*55372*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55375*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
              // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*55384*/   /*Scope*/ 38|128,2/*294*/, /*->55680*/
/*55386*/     OPC_RecordChild0, // #0 = $Dn
/*55387*/     OPC_Scope, 29|128,1/*157*/, /*->55547*/ // 2 children in Scope
/*55390*/       OPC_RecordChild1, // #1 = $Dm
/*55391*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->55413
/*55394*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*55396*/         OPC_EmitInteger, MVT::i32, 14, 
/*55399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->55546
/*55416*/         OPC_Scope, 19, /*->55437*/ // 2 children in Scope
/*55418*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*55420*/           OPC_EmitInteger, MVT::i32, 14, 
/*55423*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55426*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*55437*/         /*Scope*/ 107, /*->55545*/
/*55438*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55440*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*55447*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55450*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*55459*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55462*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*55472*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*55479*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55482*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*55491*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55494*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*55504*/           OPC_EmitInteger, MVT::i32, 14, 
/*55507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55510*/           OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*55521*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55524*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*55533*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55536*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*55545*/         0, /*End of Scope*/
                0, // EndSwitchType
/*55547*/     /*Scope*/ 2|128,1/*130*/, /*->55679*/
/*55549*/       OPC_MoveChild, 1,
/*55551*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55554*/       OPC_Scope, 74, /*->55630*/ // 2 children in Scope
/*55556*/         OPC_RecordChild0, // #1 = $Vn
/*55557*/         OPC_MoveChild, 1,
/*55559*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55562*/         OPC_RecordChild0, // #2 = $Vm
/*55563*/         OPC_CheckChild0Type, MVT::v2f32,
/*55565*/         OPC_RecordChild1, // #3 = $lane
/*55566*/         OPC_MoveChild, 1,
/*55568*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55571*/         OPC_MoveParent,
/*55572*/         OPC_MoveParent,
/*55573*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*55575*/         OPC_MoveParent,
/*55576*/         OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*55578*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->55604
/*55581*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55583*/           OPC_EmitConvertToTarget, 3,
/*55585*/           OPC_EmitInteger, MVT::i32, 14, 
/*55588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->55629
/*55606*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55608*/           OPC_EmitConvertToTarget, 3,
/*55610*/           OPC_EmitInteger, MVT::i32, 14, 
/*55613*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55616*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*55630*/       /*Scope*/ 47, /*->55678*/
/*55631*/         OPC_MoveChild, 0,
/*55633*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55636*/         OPC_RecordChild0, // #1 = $Vm
/*55637*/         OPC_CheckChild0Type, MVT::v2f32,
/*55639*/         OPC_RecordChild1, // #2 = $lane
/*55640*/         OPC_MoveChild, 1,
/*55642*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55645*/         OPC_MoveParent,
/*55646*/         OPC_MoveParent,
/*55647*/         OPC_RecordChild1, // #3 = $Vn
/*55648*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*55650*/         OPC_MoveParent,
/*55651*/         OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*55653*/         OPC_CheckType, MVT::v2f32,
/*55655*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55657*/         OPC_EmitConvertToTarget, 2,
/*55659*/         OPC_EmitInteger, MVT::i32, 14, 
/*55662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55678*/       0, /*End of Scope*/
/*55679*/     0, /*End of Scope*/
/*55680*/   /*Scope*/ 105, /*->55786*/
/*55681*/     OPC_MoveChild, 0,
/*55683*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55686*/     OPC_Scope, 48, /*->55736*/ // 2 children in Scope
/*55688*/       OPC_RecordChild0, // #0 = $Vn
/*55689*/       OPC_MoveChild, 1,
/*55691*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55694*/       OPC_RecordChild0, // #1 = $Vm
/*55695*/       OPC_CheckChild0Type, MVT::v2f32,
/*55697*/       OPC_RecordChild1, // #2 = $lane
/*55698*/       OPC_MoveChild, 1,
/*55700*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55703*/       OPC_MoveParent,
/*55704*/       OPC_MoveParent,
/*55705*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*55707*/       OPC_MoveParent,
/*55708*/       OPC_RecordChild1, // #3 = $src1
/*55709*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*55711*/       OPC_CheckType, MVT::v2f32,
/*55713*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55715*/       OPC_EmitConvertToTarget, 2,
/*55717*/       OPC_EmitInteger, MVT::i32, 14, 
/*55720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55736*/     /*Scope*/ 48, /*->55785*/
/*55737*/       OPC_MoveChild, 0,
/*55739*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55742*/       OPC_RecordChild0, // #0 = $Vm
/*55743*/       OPC_CheckChild0Type, MVT::v2f32,
/*55745*/       OPC_RecordChild1, // #1 = $lane
/*55746*/       OPC_MoveChild, 1,
/*55748*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55751*/       OPC_MoveParent,
/*55752*/       OPC_MoveParent,
/*55753*/       OPC_RecordChild1, // #2 = $Vn
/*55754*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*55756*/       OPC_MoveParent,
/*55757*/       OPC_RecordChild1, // #3 = $src1
/*55758*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*55760*/       OPC_CheckType, MVT::v2f32,
/*55762*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55764*/       OPC_EmitConvertToTarget, 1,
/*55766*/       OPC_EmitInteger, MVT::i32, 14, 
/*55769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55785*/     0, /*End of Scope*/
/*55786*/   /*Scope*/ 53, /*->55840*/
/*55787*/     OPC_RecordChild0, // #0 = $src1
/*55788*/     OPC_MoveChild, 1,
/*55790*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55793*/     OPC_MoveChild, 0,
/*55795*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55798*/     OPC_RecordChild0, // #1 = $Vm
/*55799*/     OPC_CheckChild0Type, MVT::v2f32,
/*55801*/     OPC_RecordChild1, // #2 = $lane
/*55802*/     OPC_MoveChild, 1,
/*55804*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55807*/     OPC_MoveParent,
/*55808*/     OPC_MoveParent,
/*55809*/     OPC_RecordChild1, // #3 = $Vn
/*55810*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*55812*/     OPC_MoveParent,
/*55813*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*55815*/     OPC_CheckType, MVT::v4f32,
/*55817*/     OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55819*/     OPC_EmitConvertToTarget, 2,
/*55821*/     OPC_EmitInteger, MVT::i32, 14, 
/*55824*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55827*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55840*/   /*Scope*/ 105, /*->55946*/
/*55841*/     OPC_MoveChild, 0,
/*55843*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55846*/     OPC_Scope, 48, /*->55896*/ // 2 children in Scope
/*55848*/       OPC_RecordChild0, // #0 = $Vn
/*55849*/       OPC_MoveChild, 1,
/*55851*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55854*/       OPC_RecordChild0, // #1 = $Vm
/*55855*/       OPC_CheckChild0Type, MVT::v2f32,
/*55857*/       OPC_RecordChild1, // #2 = $lane
/*55858*/       OPC_MoveChild, 1,
/*55860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55863*/       OPC_MoveParent,
/*55864*/       OPC_MoveParent,
/*55865*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*55867*/       OPC_MoveParent,
/*55868*/       OPC_RecordChild1, // #3 = $src1
/*55869*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*55871*/       OPC_CheckType, MVT::v4f32,
/*55873*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55875*/       OPC_EmitConvertToTarget, 2,
/*55877*/       OPC_EmitInteger, MVT::i32, 14, 
/*55880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55896*/     /*Scope*/ 48, /*->55945*/
/*55897*/       OPC_MoveChild, 0,
/*55899*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55902*/       OPC_RecordChild0, // #0 = $Vm
/*55903*/       OPC_CheckChild0Type, MVT::v2f32,
/*55905*/       OPC_RecordChild1, // #1 = $lane
/*55906*/       OPC_MoveChild, 1,
/*55908*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55911*/       OPC_MoveParent,
/*55912*/       OPC_MoveParent,
/*55913*/       OPC_RecordChild1, // #2 = $Vn
/*55914*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*55916*/       OPC_MoveParent,
/*55917*/       OPC_RecordChild1, // #3 = $src1
/*55918*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*55920*/       OPC_CheckType, MVT::v4f32,
/*55922*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55924*/       OPC_EmitConvertToTarget, 1,
/*55926*/       OPC_EmitInteger, MVT::i32, 14, 
/*55929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*55945*/     0, /*End of Scope*/
/*55946*/   /*Scope*/ 10|128,1/*138*/, /*->56086*/
/*55948*/     OPC_RecordChild0, // #0 = $src1
/*55949*/     OPC_MoveChild, 1,
/*55951*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55954*/     OPC_Scope, 64, /*->56020*/ // 2 children in Scope
/*55956*/       OPC_RecordChild0, // #1 = $src2
/*55957*/       OPC_MoveChild, 1,
/*55959*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55962*/       OPC_RecordChild0, // #2 = $src3
/*55963*/       OPC_CheckChild0Type, MVT::v4f32,
/*55965*/       OPC_RecordChild1, // #3 = $lane
/*55966*/       OPC_MoveChild, 1,
/*55968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55971*/       OPC_MoveParent,
/*55972*/       OPC_MoveParent,
/*55973*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*55975*/       OPC_MoveParent,
/*55976*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*55978*/       OPC_CheckType, MVT::v4f32,
/*55980*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55982*/       OPC_EmitConvertToTarget, 3,
/*55984*/       OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*55987*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*55996*/       OPC_EmitConvertToTarget, 3,
/*55998*/       OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*56001*/       OPC_EmitInteger, MVT::i32, 14, 
/*56004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56020*/     /*Scope*/ 64, /*->56085*/
/*56021*/       OPC_MoveChild, 0,
/*56023*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56026*/       OPC_RecordChild0, // #1 = $src3
/*56027*/       OPC_CheckChild0Type, MVT::v4f32,
/*56029*/       OPC_RecordChild1, // #2 = $lane
/*56030*/       OPC_MoveChild, 1,
/*56032*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56035*/       OPC_MoveParent,
/*56036*/       OPC_MoveParent,
/*56037*/       OPC_RecordChild1, // #3 = $src2
/*56038*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*56040*/       OPC_MoveParent,
/*56041*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*56043*/       OPC_CheckType, MVT::v4f32,
/*56045*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56047*/       OPC_EmitConvertToTarget, 2,
/*56049*/       OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*56052*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*56061*/       OPC_EmitConvertToTarget, 2,
/*56063*/       OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*56066*/       OPC_EmitInteger, MVT::i32, 14, 
/*56069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56085*/     0, /*End of Scope*/
/*56086*/   /*Scope*/ 11|128,1/*139*/, /*->56227*/
/*56088*/     OPC_MoveChild, 0,
/*56090*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56093*/     OPC_Scope, 65, /*->56160*/ // 2 children in Scope
/*56095*/       OPC_RecordChild0, // #0 = $src2
/*56096*/       OPC_MoveChild, 1,
/*56098*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56101*/       OPC_RecordChild0, // #1 = $src3
/*56102*/       OPC_CheckChild0Type, MVT::v4f32,
/*56104*/       OPC_RecordChild1, // #2 = $lane
/*56105*/       OPC_MoveChild, 1,
/*56107*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56110*/       OPC_MoveParent,
/*56111*/       OPC_MoveParent,
/*56112*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*56114*/       OPC_MoveParent,
/*56115*/       OPC_RecordChild1, // #3 = $src1
/*56116*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*56118*/       OPC_CheckType, MVT::v4f32,
/*56120*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56122*/       OPC_EmitConvertToTarget, 2,
/*56124*/       OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*56127*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*56136*/       OPC_EmitConvertToTarget, 2,
/*56138*/       OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*56141*/       OPC_EmitInteger, MVT::i32, 14, 
/*56144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56147*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56160*/     /*Scope*/ 65, /*->56226*/
/*56161*/       OPC_MoveChild, 0,
/*56163*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56166*/       OPC_RecordChild0, // #0 = $src3
/*56167*/       OPC_CheckChild0Type, MVT::v4f32,
/*56169*/       OPC_RecordChild1, // #1 = $lane
/*56170*/       OPC_MoveChild, 1,
/*56172*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56175*/       OPC_MoveParent,
/*56176*/       OPC_MoveParent,
/*56177*/       OPC_RecordChild1, // #2 = $src2
/*56178*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*56180*/       OPC_MoveParent,
/*56181*/       OPC_RecordChild1, // #3 = $src1
/*56182*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*56184*/       OPC_CheckType, MVT::v4f32,
/*56186*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56188*/       OPC_EmitConvertToTarget, 1,
/*56190*/       OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*56193*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*56202*/       OPC_EmitConvertToTarget, 1,
/*56204*/       OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*56207*/       OPC_EmitInteger, MVT::i32, 14, 
/*56210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56226*/     0, /*End of Scope*/
/*56227*/   /*Scope*/ 59, /*->56287*/
/*56228*/     OPC_RecordChild0, // #0 = $src1
/*56229*/     OPC_MoveChild, 1,
/*56231*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56234*/     OPC_RecordChild0, // #1 = $Vn
/*56235*/     OPC_RecordChild1, // #2 = $Vm
/*56236*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*56238*/     OPC_MoveParent,
/*56239*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*56241*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->56264
/*56244*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56246*/       OPC_EmitInteger, MVT::i32, 14, 
/*56249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->56286
/*56266*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56268*/       OPC_EmitInteger, MVT::i32, 14, 
/*56271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*56287*/   /*Scope*/ 59, /*->56347*/
/*56288*/     OPC_MoveChild, 0,
/*56290*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56293*/     OPC_RecordChild0, // #0 = $Vn
/*56294*/     OPC_RecordChild1, // #1 = $Vm
/*56295*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*56297*/     OPC_MoveParent,
/*56298*/     OPC_RecordChild1, // #2 = $src1
/*56299*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*56301*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->56324
/*56304*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56306*/       OPC_EmitInteger, MVT::i32, 14, 
/*56309*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56312*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->56346
/*56326*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56328*/       OPC_EmitInteger, MVT::i32, 14, 
/*56331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*56347*/   /*Scope*/ 46, /*->56394*/
/*56348*/     OPC_RecordChild0, // #0 = $Vn
/*56349*/     OPC_RecordChild1, // #1 = $Vm
/*56350*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->56372
/*56353*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56355*/       OPC_EmitInteger, MVT::i32, 14, 
/*56358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->56393
/*56374*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56376*/       OPC_EmitInteger, MVT::i32, 14, 
/*56379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*56394*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 125|128,6/*893*/,  TARGET_VAL(ISD::FSUB),// ->57292
/*56399*/   OPC_Scope, 65, /*->56466*/ // 4 children in Scope
/*56401*/     OPC_MoveChild, 0,
/*56403*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*56406*/     OPC_MoveChild, 0,
/*56408*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56411*/     OPC_RecordChild0, // #0 = $Dn
/*56412*/     OPC_RecordChild1, // #1 = $Dm
/*56413*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*56415*/     OPC_MoveParent,
/*56416*/     OPC_MoveParent,
/*56417*/     OPC_RecordChild1, // #2 = $Ddin
/*56418*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*56420*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56443
/*56423*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*56425*/       OPC_EmitInteger, MVT::i32, 14, 
/*56428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->56465
/*56445*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*56447*/       OPC_EmitInteger, MVT::i32, 14, 
/*56450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*56466*/   /*Scope*/ 59, /*->56526*/
/*56467*/     OPC_RecordChild0, // #0 = $dstin
/*56468*/     OPC_MoveChild, 1,
/*56470*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56473*/     OPC_RecordChild0, // #1 = $a
/*56474*/     OPC_RecordChild1, // #2 = $b
/*56475*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*56477*/     OPC_MoveParent,
/*56478*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*56480*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56503
/*56483*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*56485*/       OPC_EmitInteger, MVT::i32, 14, 
/*56488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->56525
/*56505*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*56507*/       OPC_EmitInteger, MVT::i32, 14, 
/*56510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*56526*/   /*Scope*/ 59, /*->56586*/
/*56527*/     OPC_MoveChild, 0,
/*56529*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56532*/     OPC_RecordChild0, // #0 = $Dn
/*56533*/     OPC_RecordChild1, // #1 = $Dm
/*56534*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*56536*/     OPC_MoveParent,
/*56537*/     OPC_RecordChild1, // #2 = $Ddin
/*56538*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*56540*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56563
/*56543*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*56545*/       OPC_EmitInteger, MVT::i32, 14, 
/*56548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->56585
/*56565*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*56567*/       OPC_EmitInteger, MVT::i32, 14, 
/*56570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56573*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*56586*/   /*Scope*/ 63|128,5/*703*/, /*->57291*/
/*56588*/     OPC_RecordChild0, // #0 = $acc
/*56589*/     OPC_Scope, 22|128,1/*150*/, /*->56742*/ // 4 children in Scope
/*56592*/       OPC_MoveChild, 1,
/*56594*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56597*/       OPC_RecordChild0, // #1 = $a
/*56598*/       OPC_RecordChild1, // #2 = $b
/*56599*/       OPC_MoveParent,
/*56600*/       OPC_CheckType, MVT::f32,
/*56602*/       OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*56604*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*56611*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56614*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*56623*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56626*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*56636*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*56643*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56646*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*56655*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56658*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*56668*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*56675*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56678*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*56687*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56690*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*56700*/       OPC_EmitInteger, MVT::i32, 14, 
/*56703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56706*/       OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*56718*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56721*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*56730*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56733*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*56742*/     /*Scope*/ 29|128,1/*157*/, /*->56901*/
/*56744*/       OPC_RecordChild1, // #1 = $Dm
/*56745*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->56767
/*56748*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*56750*/         OPC_EmitInteger, MVT::i32, 14, 
/*56753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56756*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->56900
/*56770*/         OPC_Scope, 19, /*->56791*/ // 2 children in Scope
/*56772*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*56774*/           OPC_EmitInteger, MVT::i32, 14, 
/*56777*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56780*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*56791*/         /*Scope*/ 107, /*->56899*/
/*56792*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56794*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*56801*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56804*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*56813*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56816*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*56826*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*56833*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56836*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*56845*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56848*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*56858*/           OPC_EmitInteger, MVT::i32, 14, 
/*56861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56864*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*56875*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56878*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*56887*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56890*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*56899*/         0, /*End of Scope*/
                0, // EndSwitchType
/*56901*/     /*Scope*/ 85|128,2/*341*/, /*->57244*/
/*56903*/       OPC_MoveChild, 1,
/*56905*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56908*/       OPC_Scope, 74, /*->56984*/ // 5 children in Scope
/*56910*/         OPC_RecordChild0, // #1 = $Vn
/*56911*/         OPC_MoveChild, 1,
/*56913*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56916*/         OPC_RecordChild0, // #2 = $Vm
/*56917*/         OPC_CheckChild0Type, MVT::v2f32,
/*56919*/         OPC_RecordChild1, // #3 = $lane
/*56920*/         OPC_MoveChild, 1,
/*56922*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56925*/         OPC_MoveParent,
/*56926*/         OPC_MoveParent,
/*56927*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*56929*/         OPC_MoveParent,
/*56930*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*56932*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->56958
/*56935*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56937*/           OPC_EmitConvertToTarget, 3,
/*56939*/           OPC_EmitInteger, MVT::i32, 14, 
/*56942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56945*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->56983
/*56960*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56962*/           OPC_EmitConvertToTarget, 3,
/*56964*/           OPC_EmitInteger, MVT::i32, 14, 
/*56967*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56970*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*56984*/       /*Scope*/ 74, /*->57059*/
/*56985*/         OPC_MoveChild, 0,
/*56987*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56990*/         OPC_RecordChild0, // #1 = $Vm
/*56991*/         OPC_CheckChild0Type, MVT::v2f32,
/*56993*/         OPC_RecordChild1, // #2 = $lane
/*56994*/         OPC_MoveChild, 1,
/*56996*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56999*/         OPC_MoveParent,
/*57000*/         OPC_MoveParent,
/*57001*/         OPC_RecordChild1, // #3 = $Vn
/*57002*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*57004*/         OPC_MoveParent,
/*57005*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*57007*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->57033
/*57010*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*57012*/           OPC_EmitConvertToTarget, 2,
/*57014*/           OPC_EmitInteger, MVT::i32, 14, 
/*57017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57020*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->57058
/*57035*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*57037*/           OPC_EmitConvertToTarget, 2,
/*57039*/           OPC_EmitInteger, MVT::i32, 14, 
/*57042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*57059*/       /*Scope*/ 64, /*->57124*/
/*57060*/         OPC_RecordChild0, // #1 = $src2
/*57061*/         OPC_MoveChild, 1,
/*57063*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57066*/         OPC_RecordChild0, // #2 = $src3
/*57067*/         OPC_CheckChild0Type, MVT::v4f32,
/*57069*/         OPC_RecordChild1, // #3 = $lane
/*57070*/         OPC_MoveChild, 1,
/*57072*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57075*/         OPC_MoveParent,
/*57076*/         OPC_MoveParent,
/*57077*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*57079*/         OPC_MoveParent,
/*57080*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*57082*/         OPC_CheckType, MVT::v4f32,
/*57084*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*57086*/         OPC_EmitConvertToTarget, 3,
/*57088*/         OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*57091*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*57100*/         OPC_EmitConvertToTarget, 3,
/*57102*/         OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*57105*/         OPC_EmitInteger, MVT::i32, 14, 
/*57108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57111*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*57124*/       /*Scope*/ 64, /*->57189*/
/*57125*/         OPC_MoveChild, 0,
/*57127*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57130*/         OPC_RecordChild0, // #1 = $src3
/*57131*/         OPC_CheckChild0Type, MVT::v4f32,
/*57133*/         OPC_RecordChild1, // #2 = $lane
/*57134*/         OPC_MoveChild, 1,
/*57136*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57139*/         OPC_MoveParent,
/*57140*/         OPC_MoveParent,
/*57141*/         OPC_RecordChild1, // #3 = $src2
/*57142*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*57144*/         OPC_MoveParent,
/*57145*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*57147*/         OPC_CheckType, MVT::v4f32,
/*57149*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*57151*/         OPC_EmitConvertToTarget, 2,
/*57153*/         OPC_EmitNodeXForm, 9, 4, // DSubReg_i32_reg
/*57156*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*57165*/         OPC_EmitConvertToTarget, 2,
/*57167*/         OPC_EmitNodeXForm, 10, 7, // SubReg_i32_lane
/*57170*/         OPC_EmitInteger, MVT::i32, 14, 
/*57173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*57189*/       /*Scope*/ 53, /*->57243*/
/*57190*/         OPC_RecordChild0, // #1 = $Vn
/*57191*/         OPC_RecordChild1, // #2 = $Vm
/*57192*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*57194*/         OPC_MoveParent,
/*57195*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*57197*/         OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->57220
/*57200*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*57202*/           OPC_EmitInteger, MVT::i32, 14, 
/*57205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57208*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                    // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                  /*SwitchType*/ 20,  MVT::v4f32,// ->57242
/*57222*/           OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*57224*/           OPC_EmitInteger, MVT::i32, 14, 
/*57227*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57230*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                    // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                  0, // EndSwitchType
/*57243*/       0, /*End of Scope*/
/*57244*/     /*Scope*/ 45, /*->57290*/
/*57245*/       OPC_RecordChild1, // #1 = $Vm
/*57246*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->57268
/*57249*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57251*/         OPC_EmitInteger, MVT::i32, 14, 
/*57254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57257*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->57289
/*57270*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57272*/         OPC_EmitInteger, MVT::i32, 14, 
/*57275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*57290*/     0, /*End of Scope*/
/*57291*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,1/*218*/,  TARGET_VAL(ISD::FNEG),// ->57514
/*57296*/   OPC_Scope, 52, /*->57350*/ // 2 children in Scope
/*57298*/     OPC_MoveChild, 0,
/*57300*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*57303*/     OPC_RecordChild0, // #0 = $Dn
/*57304*/     OPC_RecordChild1, // #1 = $Dm
/*57305*/     OPC_MoveParent,
/*57306*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->57328
/*57309*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*57311*/       OPC_EmitInteger, MVT::i32, 14, 
/*57314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 19,  MVT::f32,// ->57349
/*57330*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*57332*/       OPC_EmitInteger, MVT::i32, 14, 
/*57335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*57350*/   /*Scope*/ 33|128,1/*161*/, /*->57513*/
/*57352*/     OPC_RecordChild0, // #0 = $Dm
/*57353*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->57374
/*57356*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*57358*/       OPC_EmitInteger, MVT::i32, 14, 
/*57361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->57472
/*57376*/       OPC_Scope, 18, /*->57396*/ // 2 children in Scope
/*57378*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*57380*/         OPC_EmitInteger, MVT::i32, 14, 
/*57383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57386*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*57396*/       /*Scope*/ 74, /*->57471*/
/*57397*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*57399*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*57406*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57409*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*57418*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57421*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*57431*/         OPC_EmitInteger, MVT::i32, 14, 
/*57434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57437*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*57447*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57450*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*57459*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57462*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*57471*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->57492
/*57474*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57476*/       OPC_EmitInteger, MVT::i32, 14, 
/*57479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->57512
/*57494*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57496*/       OPC_EmitInteger, MVT::i32, 14, 
/*57499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57502*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*57513*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 55|128,4/*567*/,  TARGET_VAL(ISD::FMUL),// ->58085
/*57518*/   OPC_Scope, 52, /*->57572*/ // 6 children in Scope
/*57520*/     OPC_MoveChild, 0,
/*57522*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57525*/     OPC_RecordChild0, // #0 = $a
/*57526*/     OPC_MoveParent,
/*57527*/     OPC_RecordChild1, // #1 = $b
/*57528*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->57550
/*57531*/       OPC_CheckPatternPredicate, 46, // (!HonorSignDependentRoundingFPMath())
/*57533*/       OPC_EmitInteger, MVT::i32, 14, 
/*57536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57539*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->57571
/*57552*/       OPC_CheckPatternPredicate, 46, // (!HonorSignDependentRoundingFPMath())
/*57554*/       OPC_EmitInteger, MVT::i32, 14, 
/*57557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*57572*/   /*Scope*/ 25|128,2/*281*/, /*->57855*/
/*57574*/     OPC_RecordChild0, // #0 = $b
/*57575*/     OPC_Scope, 51, /*->57628*/ // 3 children in Scope
/*57577*/       OPC_MoveChild, 1,
/*57579*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57582*/       OPC_RecordChild0, // #1 = $a
/*57583*/       OPC_MoveParent,
/*57584*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->57606
/*57587*/         OPC_CheckPatternPredicate, 46, // (!HonorSignDependentRoundingFPMath())
/*57589*/         OPC_EmitInteger, MVT::i32, 14, 
/*57592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57595*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->57627
/*57608*/         OPC_CheckPatternPredicate, 46, // (!HonorSignDependentRoundingFPMath())
/*57610*/         OPC_EmitInteger, MVT::i32, 14, 
/*57613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*57628*/     /*Scope*/ 29|128,1/*157*/, /*->57787*/
/*57630*/       OPC_RecordChild1, // #1 = $Dm
/*57631*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->57653
/*57634*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*57636*/         OPC_EmitInteger, MVT::i32, 14, 
/*57639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57642*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->57786
/*57656*/         OPC_Scope, 19, /*->57677*/ // 2 children in Scope
/*57658*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*57660*/           OPC_EmitInteger, MVT::i32, 14, 
/*57663*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57666*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*57677*/         /*Scope*/ 107, /*->57785*/
/*57678*/           OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*57680*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*57687*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57690*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*57699*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57702*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*57712*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*57719*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57722*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*57731*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57734*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*57744*/           OPC_EmitInteger, MVT::i32, 14, 
/*57747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57750*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*57761*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57764*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*57773*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57776*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*57785*/         0, /*End of Scope*/
                0, // EndSwitchType
/*57787*/     /*Scope*/ 66, /*->57854*/
/*57788*/       OPC_MoveChild, 1,
/*57790*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57793*/       OPC_RecordChild0, // #1 = $Vm
/*57794*/       OPC_CheckChild0Type, MVT::v2f32,
/*57796*/       OPC_RecordChild1, // #2 = $lane
/*57797*/       OPC_MoveChild, 1,
/*57799*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57802*/       OPC_MoveParent,
/*57803*/       OPC_MoveParent,
/*57804*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->57829
/*57807*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57809*/         OPC_EmitConvertToTarget, 2,
/*57811*/         OPC_EmitInteger, MVT::i32, 14, 
/*57814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->57853
/*57831*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57833*/         OPC_EmitConvertToTarget, 2,
/*57835*/         OPC_EmitInteger, MVT::i32, 14, 
/*57838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57841*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*57854*/     0, /*End of Scope*/
/*57855*/   /*Scope*/ 67, /*->57923*/
/*57856*/     OPC_MoveChild, 0,
/*57858*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57861*/     OPC_RecordChild0, // #0 = $Vm
/*57862*/     OPC_CheckChild0Type, MVT::v2f32,
/*57864*/     OPC_RecordChild1, // #1 = $lane
/*57865*/     OPC_MoveChild, 1,
/*57867*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57870*/     OPC_MoveParent,
/*57871*/     OPC_MoveParent,
/*57872*/     OPC_RecordChild1, // #2 = $Vn
/*57873*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->57898
/*57876*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57878*/       OPC_EmitConvertToTarget, 1,
/*57880*/       OPC_EmitInteger, MVT::i32, 14, 
/*57883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->57922
/*57900*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57902*/       OPC_EmitConvertToTarget, 1,
/*57904*/       OPC_EmitInteger, MVT::i32, 14, 
/*57907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*57923*/   /*Scope*/ 56, /*->57980*/
/*57924*/     OPC_RecordChild0, // #0 = $src1
/*57925*/     OPC_MoveChild, 1,
/*57927*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57930*/     OPC_RecordChild0, // #1 = $src2
/*57931*/     OPC_CheckChild0Type, MVT::v4f32,
/*57933*/     OPC_RecordChild1, // #2 = $lane
/*57934*/     OPC_MoveChild, 1,
/*57936*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57939*/     OPC_MoveParent,
/*57940*/     OPC_MoveParent,
/*57941*/     OPC_CheckType, MVT::v4f32,
/*57943*/     OPC_EmitConvertToTarget, 2,
/*57945*/     OPC_EmitNodeXForm, 9, 3, // DSubReg_i32_reg
/*57948*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*57957*/     OPC_EmitConvertToTarget, 2,
/*57959*/     OPC_EmitNodeXForm, 10, 6, // SubReg_i32_lane
/*57962*/     OPC_EmitInteger, MVT::i32, 14, 
/*57965*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57968*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*57980*/   /*Scope*/ 56, /*->58037*/
/*57981*/     OPC_MoveChild, 0,
/*57983*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*57986*/     OPC_RecordChild0, // #0 = $src2
/*57987*/     OPC_CheckChild0Type, MVT::v4f32,
/*57989*/     OPC_RecordChild1, // #1 = $lane
/*57990*/     OPC_MoveChild, 1,
/*57992*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57995*/     OPC_MoveParent,
/*57996*/     OPC_MoveParent,
/*57997*/     OPC_RecordChild1, // #2 = $src1
/*57998*/     OPC_CheckType, MVT::v4f32,
/*58000*/     OPC_EmitConvertToTarget, 1,
/*58002*/     OPC_EmitNodeXForm, 9, 3, // DSubReg_i32_reg
/*58005*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*58014*/     OPC_EmitConvertToTarget, 1,
/*58016*/     OPC_EmitNodeXForm, 10, 6, // SubReg_i32_lane
/*58019*/     OPC_EmitInteger, MVT::i32, 14, 
/*58022*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58025*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58037*/   /*Scope*/ 46, /*->58084*/
/*58038*/     OPC_RecordChild0, // #0 = $Vn
/*58039*/     OPC_RecordChild1, // #1 = $Vm
/*58040*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->58062
/*58043*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58045*/       OPC_EmitInteger, MVT::i32, 14, 
/*58048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->58083
/*58064*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58066*/       OPC_EmitInteger, MVT::i32, 14, 
/*58069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58084*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::ConstantFP),// ->58139
/*58088*/   OPC_RecordNode,   // #0 = $imm
/*58089*/   OPC_SwitchType /*2 cases */, 22,  MVT::f64,// ->58114
/*58092*/     OPC_CheckPredicate, 91, // Predicate_vfp_f64imm
/*58094*/     OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP3())
/*58096*/     OPC_EmitConvertToTarget, 0,
/*58098*/     OPC_EmitInteger, MVT::i32, 14, 
/*58101*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58104*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (fpimm:f64):$imm)
            /*SwitchType*/ 22,  MVT::f32,// ->58138
/*58116*/     OPC_CheckPredicate, 92, // Predicate_vfp_f32imm
/*58118*/     OPC_CheckPatternPredicate, 47, // (Subtarget->hasVFP3())
/*58120*/     OPC_EmitConvertToTarget, 0,
/*58122*/     OPC_EmitInteger, MVT::i32, 14, 
/*58125*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58128*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (fpimm:f32):$imm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->58188
/*58142*/   OPC_RecordChild0, // #0 = $Dn
/*58143*/   OPC_RecordChild1, // #1 = $Dm
/*58144*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58166
/*58147*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58149*/     OPC_EmitInteger, MVT::i32, 14, 
/*58152*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58155*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->58187
/*58168*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58170*/     OPC_EmitInteger, MVT::i32, 14, 
/*58173*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58176*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::FABS),// ->58312
/*58191*/   OPC_RecordChild0, // #0 = $Dm
/*58192*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->58213
/*58195*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58197*/     OPC_EmitInteger, MVT::i32, 14, 
/*58200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->58311
/*58215*/     OPC_Scope, 18, /*->58235*/ // 2 children in Scope
/*58217*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58219*/       OPC_EmitInteger, MVT::i32, 14, 
/*58222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*58235*/     /*Scope*/ 74, /*->58310*/
/*58236*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58238*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*58245*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58248*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*58257*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58260*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*58270*/       OPC_EmitInteger, MVT::i32, 14, 
/*58273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58276*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*58286*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58289*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*58298*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58301*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58310*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->58338
/*58315*/   OPC_RecordChild0, // #0 = $Sm
/*58316*/   OPC_CheckChild0Type, MVT::f32,
/*58318*/   OPC_CheckType, MVT::f64,
/*58320*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58322*/   OPC_EmitInteger, MVT::i32, 14, 
/*58325*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58328*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->58362
/*58341*/   OPC_RecordChild0, // #0 = $Dm
/*58342*/   OPC_CheckType, MVT::f32,
/*58344*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58346*/   OPC_EmitInteger, MVT::i32, 14, 
/*58349*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58352*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->58408
/*58365*/   OPC_RecordChild0, // #0 = $Dm
/*58366*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->58387
/*58369*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58371*/     OPC_EmitInteger, MVT::i32, 14, 
/*58374*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58377*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->58407
/*58389*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58391*/     OPC_EmitInteger, MVT::i32, 14, 
/*58394*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58397*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->58432
/*58411*/   OPC_RecordChild0, // #0 = $Rt
/*58412*/   OPC_RecordChild1, // #1 = $Rt2
/*58413*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58415*/   OPC_EmitInteger, MVT::i32, 14, 
/*58418*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58421*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->58556
/*58435*/   OPC_RecordChild0, // #0 = $Sm
/*58436*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->58457
/*58439*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58441*/     OPC_EmitInteger, MVT::i32, 14, 
/*58444*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->58555
/*58459*/     OPC_Scope, 18, /*->58479*/ // 2 children in Scope
/*58461*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58463*/       OPC_EmitInteger, MVT::i32, 14, 
/*58466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58469*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*58479*/     /*Scope*/ 74, /*->58554*/
/*58480*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58482*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*58489*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58492*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*58501*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58504*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*58514*/       OPC_EmitInteger, MVT::i32, 14, 
/*58517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58520*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*58530*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58533*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*58542*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58545*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58554*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->58680
/*58559*/   OPC_RecordChild0, // #0 = $Sm
/*58560*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->58581
/*58563*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58565*/     OPC_EmitInteger, MVT::i32, 14, 
/*58568*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58571*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->58679
/*58583*/     OPC_Scope, 18, /*->58603*/ // 2 children in Scope
/*58585*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58587*/       OPC_EmitInteger, MVT::i32, 14, 
/*58590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*58603*/     /*Scope*/ 74, /*->58678*/
/*58604*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58606*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*58613*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58616*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*58625*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58628*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*58638*/       OPC_EmitInteger, MVT::i32, 14, 
/*58641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58644*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*58654*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58657*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*58666*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58669*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58678*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->58806
/*58683*/   OPC_RecordChild0, // #0 = $Dm
/*58684*/   OPC_Scope, 20, /*->58706*/ // 2 children in Scope
/*58686*/     OPC_CheckChild0Type, MVT::f64,
/*58688*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58690*/     OPC_EmitInteger, MVT::i32, 14, 
/*58693*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58696*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*58706*/   /*Scope*/ 98, /*->58805*/
/*58707*/     OPC_CheckChild0Type, MVT::f32,
/*58709*/     OPC_Scope, 18, /*->58729*/ // 2 children in Scope
/*58711*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58713*/       OPC_EmitInteger, MVT::i32, 14, 
/*58716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*58729*/     /*Scope*/ 74, /*->58804*/
/*58730*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58732*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*58739*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58742*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*58751*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58754*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*58764*/       OPC_EmitInteger, MVT::i32, 14, 
/*58767*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58770*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*58780*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58783*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*58792*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58795*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58804*/     0, /*End of Scope*/
/*58805*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->58932
/*58809*/   OPC_RecordChild0, // #0 = $Dm
/*58810*/   OPC_Scope, 20, /*->58832*/ // 2 children in Scope
/*58812*/     OPC_CheckChild0Type, MVT::f64,
/*58814*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58816*/     OPC_EmitInteger, MVT::i32, 14, 
/*58819*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58822*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*58832*/   /*Scope*/ 98, /*->58931*/
/*58833*/     OPC_CheckChild0Type, MVT::f32,
/*58835*/     OPC_Scope, 18, /*->58855*/ // 2 children in Scope
/*58837*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58839*/       OPC_EmitInteger, MVT::i32, 14, 
/*58842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58845*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*58855*/     /*Scope*/ 74, /*->58930*/
/*58856*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58858*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*58865*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58868*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*58877*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58880*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*58890*/       OPC_EmitInteger, MVT::i32, 14, 
/*58893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58896*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*58906*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58909*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*58918*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58921*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58930*/     0, /*End of Scope*/
/*58931*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP16_TO_FP32),// ->58970
/*58935*/   OPC_RecordChild0, // #0 = $a
/*58936*/   OPC_CheckChild0Type, MVT::i32,
/*58938*/   OPC_CheckType, MVT::f32,
/*58940*/   OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*58942*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*58945*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*58954*/   OPC_EmitInteger, MVT::i32, 14, 
/*58957*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58960*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->59082
/*58973*/   OPC_RecordChild0, // #0 = $a
/*58974*/   OPC_RecordChild1, // #1 = $b
/*58975*/   OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58977*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*58984*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58987*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*58996*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58999*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*59009*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*59016*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59019*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*59028*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59031*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*59041*/   OPC_EmitInteger, MVT::i32, 14, 
/*59044*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59047*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*59058*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59061*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*59070*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59073*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->59194
/*59085*/   OPC_RecordChild0, // #0 = $a
/*59086*/   OPC_RecordChild1, // #1 = $b
/*59087*/   OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59089*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*59096*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59099*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*59108*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59111*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*59121*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*59128*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59131*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*59140*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59143*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*59153*/   OPC_EmitInteger, MVT::i32, 14, 
/*59156*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59159*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*59170*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59173*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*59182*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59185*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 79|128,5/*719*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->59917
/*59198*/   OPC_RecordChild0, // #0 = $src
/*59199*/   OPC_Scope, 11|128,2/*267*/, /*->59469*/ // 4 children in Scope
/*59202*/     OPC_MoveChild, 1,
/*59204*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*59207*/     OPC_RecordMemRef,
/*59208*/     OPC_RecordNode, // #1 = 'ld' chained node
/*59209*/     OPC_CheckFoldableChainNode,
/*59210*/     OPC_RecordChild1, // #2 = $Rn
/*59211*/     OPC_CheckChild1Type, MVT::i32,
/*59213*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*59215*/     OPC_CheckType, MVT::i32,
/*59217*/     OPC_Scope, 84, /*->59303*/ // 4 children in Scope
/*59219*/       OPC_CheckPredicate, 50, // Predicate_extload
/*59221*/       OPC_Scope, 39, /*->59262*/ // 2 children in Scope
/*59223*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*59225*/         OPC_MoveParent,
/*59226*/         OPC_RecordChild2, // #3 = $lane
/*59227*/         OPC_MoveChild, 2,
/*59229*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59232*/         OPC_MoveParent,
/*59233*/         OPC_CheckType, MVT::v8i8,
/*59235*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59237*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*59240*/         OPC_EmitMergeInputChains1_1,
/*59241*/         OPC_EmitConvertToTarget, 3,
/*59243*/         OPC_EmitInteger, MVT::i32, 14, 
/*59246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59249*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*59262*/       /*Scope*/ 39, /*->59302*/
/*59263*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*59265*/         OPC_MoveParent,
/*59266*/         OPC_RecordChild2, // #3 = $lane
/*59267*/         OPC_MoveChild, 2,
/*59269*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59272*/         OPC_MoveParent,
/*59273*/         OPC_CheckType, MVT::v4i16,
/*59275*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59277*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*59280*/         OPC_EmitMergeInputChains1_1,
/*59281*/         OPC_EmitConvertToTarget, 3,
/*59283*/         OPC_EmitInteger, MVT::i32, 14, 
/*59286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*59302*/       0, /*End of Scope*/
/*59303*/     /*Scope*/ 39, /*->59343*/
/*59304*/       OPC_CheckPredicate, 24, // Predicate_load
/*59306*/       OPC_MoveParent,
/*59307*/       OPC_RecordChild2, // #3 = $lane
/*59308*/       OPC_MoveChild, 2,
/*59310*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59313*/       OPC_MoveParent,
/*59314*/       OPC_CheckType, MVT::v2i32,
/*59316*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59318*/       OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*59321*/       OPC_EmitMergeInputChains1_1,
/*59322*/       OPC_EmitConvertToTarget, 3,
/*59324*/       OPC_EmitInteger, MVT::i32, 14, 
/*59327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*59343*/     /*Scope*/ 84, /*->59428*/
/*59344*/       OPC_CheckPredicate, 50, // Predicate_extload
/*59346*/       OPC_Scope, 39, /*->59387*/ // 2 children in Scope
/*59348*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*59350*/         OPC_MoveParent,
/*59351*/         OPC_RecordChild2, // #3 = $lane
/*59352*/         OPC_MoveChild, 2,
/*59354*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59357*/         OPC_MoveParent,
/*59358*/         OPC_CheckType, MVT::v16i8,
/*59360*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59362*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*59365*/         OPC_EmitMergeInputChains1_1,
/*59366*/         OPC_EmitConvertToTarget, 3,
/*59368*/         OPC_EmitInteger, MVT::i32, 14, 
/*59371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*59387*/       /*Scope*/ 39, /*->59427*/
/*59388*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*59390*/         OPC_MoveParent,
/*59391*/         OPC_RecordChild2, // #3 = $lane
/*59392*/         OPC_MoveChild, 2,
/*59394*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59397*/         OPC_MoveParent,
/*59398*/         OPC_CheckType, MVT::v8i16,
/*59400*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59402*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*59405*/         OPC_EmitMergeInputChains1_1,
/*59406*/         OPC_EmitConvertToTarget, 3,
/*59408*/         OPC_EmitInteger, MVT::i32, 14, 
/*59411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*59427*/       0, /*End of Scope*/
/*59428*/     /*Scope*/ 39, /*->59468*/
/*59429*/       OPC_CheckPredicate, 24, // Predicate_load
/*59431*/       OPC_MoveParent,
/*59432*/       OPC_RecordChild2, // #3 = $lane
/*59433*/       OPC_MoveChild, 2,
/*59435*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59438*/       OPC_MoveParent,
/*59439*/       OPC_CheckType, MVT::v4i32,
/*59441*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59443*/       OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*59446*/       OPC_EmitMergeInputChains1_1,
/*59447*/       OPC_EmitConvertToTarget, 3,
/*59449*/       OPC_EmitInteger, MVT::i32, 14, 
/*59452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*59468*/     0, /*End of Scope*/
/*59469*/   /*Scope*/ 21|128,2/*277*/, /*->59748*/
/*59471*/     OPC_RecordChild1, // #1 = $R
/*59472*/     OPC_Scope, 59, /*->59533*/ // 4 children in Scope
/*59474*/       OPC_CheckChild1Type, MVT::i32,
/*59476*/       OPC_RecordChild2, // #2 = $lane
/*59477*/       OPC_MoveChild, 2,
/*59479*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59482*/       OPC_MoveParent,
/*59483*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->59508
/*59486*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59488*/         OPC_EmitConvertToTarget, 2,
/*59490*/         OPC_EmitInteger, MVT::i32, 14, 
/*59493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->59532
/*59510*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59512*/         OPC_EmitConvertToTarget, 2,
/*59514*/         OPC_EmitInteger, MVT::i32, 14, 
/*59517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*59533*/     /*Scope*/ 31, /*->59565*/
/*59534*/       OPC_RecordChild2, // #2 = $lane
/*59535*/       OPC_MoveChild, 2,
/*59537*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59540*/       OPC_MoveParent,
/*59541*/       OPC_CheckType, MVT::v2i32,
/*59543*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59545*/       OPC_EmitConvertToTarget, 2,
/*59547*/       OPC_EmitInteger, MVT::i32, 14, 
/*59550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*59565*/     /*Scope*/ 119, /*->59685*/
/*59566*/       OPC_CheckChild1Type, MVT::i32,
/*59568*/       OPC_RecordChild2, // #2 = $lane
/*59569*/       OPC_MoveChild, 2,
/*59571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59574*/       OPC_MoveParent,
/*59575*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->59630
/*59578*/         OPC_EmitConvertToTarget, 2,
/*59580*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*59583*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*59592*/         OPC_EmitConvertToTarget, 2,
/*59594*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*59597*/         OPC_EmitInteger, MVT::i32, 14, 
/*59600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59603*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*59615*/         OPC_EmitConvertToTarget, 2,
/*59617*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*59620*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->59684
/*59632*/         OPC_EmitConvertToTarget, 2,
/*59634*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i16_reg
/*59637*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*59646*/         OPC_EmitConvertToTarget, 2,
/*59648*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i16_lane
/*59651*/         OPC_EmitInteger, MVT::i32, 14, 
/*59654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59657*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*59669*/         OPC_EmitConvertToTarget, 2,
/*59671*/         OPC_EmitNodeXForm, 7, 11, // DSubReg_i16_reg
/*59674*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*59685*/     /*Scope*/ 61, /*->59747*/
/*59686*/       OPC_RecordChild2, // #2 = $lane
/*59687*/       OPC_MoveChild, 2,
/*59689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59692*/       OPC_MoveParent,
/*59693*/       OPC_CheckType, MVT::v4i32,
/*59695*/       OPC_EmitConvertToTarget, 2,
/*59697*/       OPC_EmitNodeXForm, 9, 3, // DSubReg_i32_reg
/*59700*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*59709*/       OPC_EmitConvertToTarget, 2,
/*59711*/       OPC_EmitNodeXForm, 10, 6, // SubReg_i32_lane
/*59714*/       OPC_EmitInteger, MVT::i32, 14, 
/*59717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59720*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*59732*/       OPC_EmitConvertToTarget, 2,
/*59734*/       OPC_EmitNodeXForm, 9, 11, // DSubReg_i32_reg
/*59737*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*59747*/     0, /*End of Scope*/
/*59748*/   /*Scope*/ 81, /*->59830*/
/*59749*/     OPC_MoveChild, 1,
/*59751*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*59754*/     OPC_RecordMemRef,
/*59755*/     OPC_RecordNode, // #1 = 'ld' chained node
/*59756*/     OPC_CheckFoldableChainNode,
/*59757*/     OPC_RecordChild1, // #2 = $addr
/*59758*/     OPC_CheckChild1Type, MVT::i32,
/*59760*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*59762*/     OPC_CheckPredicate, 24, // Predicate_load
/*59764*/     OPC_CheckType, MVT::f32,
/*59766*/     OPC_MoveParent,
/*59767*/     OPC_RecordChild2, // #3 = $lane
/*59768*/     OPC_MoveChild, 2,
/*59770*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59773*/     OPC_MoveParent,
/*59774*/     OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->59802
/*59777*/       OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*59780*/       OPC_EmitMergeInputChains1_1,
/*59781*/       OPC_EmitConvertToTarget, 3,
/*59783*/       OPC_EmitInteger, MVT::i32, 14, 
/*59786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
              /*SwitchType*/ 25,  MVT::v4f32,// ->59829
/*59804*/       OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*59807*/       OPC_EmitMergeInputChains1_1,
/*59808*/       OPC_EmitConvertToTarget, 3,
/*59810*/       OPC_EmitInteger, MVT::i32, 14, 
/*59813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59816*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
              0, // EndSwitchType
/*59830*/   /*Scope*/ 85, /*->59916*/
/*59831*/     OPC_RecordChild1, // #1 = $src2
/*59832*/     OPC_RecordChild2, // #2 = $src3
/*59833*/     OPC_MoveChild, 2,
/*59835*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59838*/     OPC_MoveParent,
/*59839*/     OPC_SwitchType /*3 cases */, 15,  MVT::v2f64,// ->59857
/*59842*/       OPC_EmitConvertToTarget, 2,
/*59844*/       OPC_EmitNodeXForm, 15, 3, // DSubReg_f64_reg
/*59847*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v2f32,// ->59886
/*59859*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59862*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*59871*/       OPC_EmitConvertToTarget, 2,
/*59873*/       OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*59876*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v4f32,// ->59915
/*59888*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*59891*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*59900*/       OPC_EmitConvertToTarget, 2,
/*59902*/       OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*59905*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              0, // EndSwitchType
/*59916*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 111|128,3/*495*/,  TARGET_VAL(ARMISD::VDUP),// ->60416
/*59921*/   OPC_Scope, 72|128,1/*200*/, /*->60124*/ // 4 children in Scope
/*59924*/     OPC_MoveChild, 0,
/*59926*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*59929*/     OPC_RecordMemRef,
/*59930*/     OPC_RecordNode, // #0 = 'ld' chained node
/*59931*/     OPC_RecordChild1, // #1 = $Rn
/*59932*/     OPC_CheckChild1Type, MVT::i32,
/*59934*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*59936*/     OPC_CheckType, MVT::i32,
/*59938*/     OPC_Scope, 62, /*->60002*/ // 4 children in Scope
/*59940*/       OPC_CheckPredicate, 50, // Predicate_extload
/*59942*/       OPC_Scope, 28, /*->59972*/ // 2 children in Scope
/*59944*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*59946*/         OPC_MoveParent,
/*59947*/         OPC_CheckType, MVT::v8i8,
/*59949*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59951*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*59954*/         OPC_EmitMergeInputChains1_0,
/*59955*/         OPC_EmitInteger, MVT::i32, 14, 
/*59958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*59972*/       /*Scope*/ 28, /*->60001*/
/*59973*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*59975*/         OPC_MoveParent,
/*59976*/         OPC_CheckType, MVT::v4i16,
/*59978*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59980*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*59983*/         OPC_EmitMergeInputChains1_0,
/*59984*/         OPC_EmitInteger, MVT::i32, 14, 
/*59987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*60001*/       0, /*End of Scope*/
/*60002*/     /*Scope*/ 28, /*->60031*/
/*60003*/       OPC_CheckPredicate, 24, // Predicate_load
/*60005*/       OPC_MoveParent,
/*60006*/       OPC_CheckType, MVT::v2i32,
/*60008*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60010*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60013*/       OPC_EmitMergeInputChains1_0,
/*60014*/       OPC_EmitInteger, MVT::i32, 14, 
/*60017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*60031*/     /*Scope*/ 62, /*->60094*/
/*60032*/       OPC_CheckPredicate, 50, // Predicate_extload
/*60034*/       OPC_Scope, 28, /*->60064*/ // 2 children in Scope
/*60036*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*60038*/         OPC_MoveParent,
/*60039*/         OPC_CheckType, MVT::v16i8,
/*60041*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60043*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*60046*/         OPC_EmitMergeInputChains1_0,
/*60047*/         OPC_EmitInteger, MVT::i32, 14, 
/*60050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60053*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPq8Pseudo:v16i8 addrmode6dup:i32:$addr)
/*60064*/       /*Scope*/ 28, /*->60093*/
/*60065*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*60067*/         OPC_MoveParent,
/*60068*/         OPC_CheckType, MVT::v8i16,
/*60070*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60072*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*60075*/         OPC_EmitMergeInputChains1_0,
/*60076*/         OPC_EmitInteger, MVT::i32, 14, 
/*60079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPq16Pseudo:v8i16 addrmode6dup:i32:$addr)
/*60093*/       0, /*End of Scope*/
/*60094*/     /*Scope*/ 28, /*->60123*/
/*60095*/       OPC_CheckPredicate, 24, // Predicate_load
/*60097*/       OPC_MoveParent,
/*60098*/       OPC_CheckType, MVT::v4i32,
/*60100*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60102*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*60105*/       OPC_EmitMergeInputChains1_0,
/*60106*/       OPC_EmitInteger, MVT::i32, 14, 
/*60109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60112*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPq32Pseudo:v4i32 addrmode6dup:i32:$addr)
/*60123*/     0, /*End of Scope*/
/*60124*/   /*Scope*/ 125, /*->60250*/
/*60125*/     OPC_RecordChild0, // #0 = $R
/*60126*/     OPC_CheckChild0Type, MVT::i32,
/*60128*/     OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->60149
/*60131*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60133*/       OPC_EmitInteger, MVT::i32, 14, 
/*60136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60139*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8d:v8i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i16,// ->60169
/*60151*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60153*/       OPC_EmitInteger, MVT::i32, 14, 
/*60156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16d:v4i16 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v2i32,// ->60189
/*60171*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60173*/       OPC_EmitInteger, MVT::i32, 14, 
/*60176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32d:v2i32 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v16i8,// ->60209
/*60191*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60193*/       OPC_EmitInteger, MVT::i32, 14, 
/*60196*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60199*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8q:v16i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v8i16,// ->60229
/*60211*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60213*/       OPC_EmitInteger, MVT::i32, 14, 
/*60216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60219*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16q:v8i16 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i32,// ->60249
/*60231*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60233*/       OPC_EmitInteger, MVT::i32, 14, 
/*60236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32q:v4i32 GPR:i32:$R)
              0, // EndSwitchType
/*60250*/   /*Scope*/ 118, /*->60369*/
/*60251*/     OPC_MoveChild, 0,
/*60253*/     OPC_SwitchOpcode /*2 cases */, 60,  TARGET_VAL(ISD::LOAD),// ->60317
/*60257*/       OPC_RecordMemRef,
/*60258*/       OPC_RecordNode, // #0 = 'ld' chained node
/*60259*/       OPC_RecordChild1, // #1 = $addr
/*60260*/       OPC_CheckChild1Type, MVT::i32,
/*60262*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*60264*/       OPC_CheckPredicate, 24, // Predicate_load
/*60266*/       OPC_CheckType, MVT::f32,
/*60268*/       OPC_MoveParent,
/*60269*/       OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->60293
/*60272*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*60275*/         OPC_EmitMergeInputChains1_0,
/*60276*/         OPC_EmitInteger, MVT::i32, 14, 
/*60279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                /*SwitchType*/ 21,  MVT::v4f32,// ->60316
/*60295*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*60298*/         OPC_EmitMergeInputChains1_0,
/*60299*/         OPC_EmitInteger, MVT::i32, 14, 
/*60302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32Pseudo:v4f32 addrmode6:i32:$addr)
                0, // EndSwitchType
              /*SwitchOpcode*/ 48,  TARGET_VAL(ISD::BITCAST),// ->60368
/*60320*/       OPC_RecordChild0, // #0 = $R
/*60321*/       OPC_CheckChild0Type, MVT::i32,
/*60323*/       OPC_CheckType, MVT::f32,
/*60325*/       OPC_MoveParent,
/*60326*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->60347
/*60329*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60331*/         OPC_EmitInteger, MVT::i32, 14, 
/*60334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUPfd:v2f32 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4f32,// ->60367
/*60349*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60351*/         OPC_EmitInteger, MVT::i32, 14, 
/*60354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUPfq:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*60369*/   /*Scope*/ 45, /*->60415*/
/*60370*/     OPC_RecordChild0, // #0 = $src
/*60371*/     OPC_CheckChild0Type, MVT::f32,
/*60373*/     OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->60394
/*60376*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60378*/       OPC_EmitInteger, MVT::i32, 14, 
/*60381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->60414
/*60396*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60398*/       OPC_EmitInteger, MVT::i32, 14, 
/*60401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
              0, // EndSwitchType
/*60415*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->60691
/*60420*/   OPC_Scope, 69|128,1/*197*/, /*->60620*/ // 2 children in Scope
/*60423*/     OPC_MoveChild, 0,
/*60425*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*60428*/     OPC_MoveChild, 0,
/*60430*/     OPC_Scope, 93, /*->60525*/ // 2 children in Scope
/*60432*/       OPC_CheckInteger, 4, 
/*60434*/       OPC_MoveParent,
/*60435*/       OPC_RecordChild1, // #0 = $Vn
/*60436*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->60466
/*60439*/         OPC_CheckChild1Type, MVT::v8i8,
/*60441*/         OPC_RecordChild2, // #1 = $Vm
/*60442*/         OPC_CheckChild2Type, MVT::v8i8,
/*60444*/         OPC_MoveParent,
/*60445*/         OPC_CheckType, MVT::v8i16,
/*60447*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60449*/         OPC_EmitInteger, MVT::i32, 14, 
/*60452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->60495
/*60468*/         OPC_CheckChild1Type, MVT::v4i16,
/*60470*/         OPC_RecordChild2, // #1 = $Vm
/*60471*/         OPC_CheckChild2Type, MVT::v4i16,
/*60473*/         OPC_MoveParent,
/*60474*/         OPC_CheckType, MVT::v4i32,
/*60476*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60478*/         OPC_EmitInteger, MVT::i32, 14, 
/*60481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->60524
/*60497*/         OPC_CheckChild1Type, MVT::v2i32,
/*60499*/         OPC_RecordChild2, // #1 = $Vm
/*60500*/         OPC_CheckChild2Type, MVT::v2i32,
/*60502*/         OPC_MoveParent,
/*60503*/         OPC_CheckType, MVT::v2i64,
/*60505*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60507*/         OPC_EmitInteger, MVT::i32, 14, 
/*60510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*60525*/     /*Scope*/ 93, /*->60619*/
/*60526*/       OPC_CheckInteger, 5, 
/*60528*/       OPC_MoveParent,
/*60529*/       OPC_RecordChild1, // #0 = $Vn
/*60530*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->60560
/*60533*/         OPC_CheckChild1Type, MVT::v8i8,
/*60535*/         OPC_RecordChild2, // #1 = $Vm
/*60536*/         OPC_CheckChild2Type, MVT::v8i8,
/*60538*/         OPC_MoveParent,
/*60539*/         OPC_CheckType, MVT::v8i16,
/*60541*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60543*/         OPC_EmitInteger, MVT::i32, 14, 
/*60546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60549*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->60589
/*60562*/         OPC_CheckChild1Type, MVT::v4i16,
/*60564*/         OPC_RecordChild2, // #1 = $Vm
/*60565*/         OPC_CheckChild2Type, MVT::v4i16,
/*60567*/         OPC_MoveParent,
/*60568*/         OPC_CheckType, MVT::v4i32,
/*60570*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60572*/         OPC_EmitInteger, MVT::i32, 14, 
/*60575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60578*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->60618
/*60591*/         OPC_CheckChild1Type, MVT::v2i32,
/*60593*/         OPC_RecordChild2, // #1 = $Vm
/*60594*/         OPC_CheckChild2Type, MVT::v2i32,
/*60596*/         OPC_MoveParent,
/*60597*/         OPC_CheckType, MVT::v2i64,
/*60599*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60601*/         OPC_EmitInteger, MVT::i32, 14, 
/*60604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*60619*/     0, /*End of Scope*/
/*60620*/   /*Scope*/ 69, /*->60690*/
/*60621*/     OPC_RecordChild0, // #0 = $Vm
/*60622*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->60645
/*60625*/       OPC_CheckChild0Type, MVT::v8i8,
/*60627*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60629*/       OPC_EmitInteger, MVT::i32, 14, 
/*60632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->60667
/*60647*/       OPC_CheckChild0Type, MVT::v4i16,
/*60649*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60651*/       OPC_EmitInteger, MVT::i32, 14, 
/*60654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->60689
/*60669*/       OPC_CheckChild0Type, MVT::v2i32,
/*60671*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60673*/       OPC_EmitInteger, MVT::i32, 14, 
/*60676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*60690*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->60861
/*60695*/   OPC_RecordChild0, // #0 = $Vn
/*60696*/   OPC_Scope, 68, /*->60766*/ // 3 children in Scope
/*60698*/     OPC_CheckChild0Type, MVT::v4i16,
/*60700*/     OPC_Scope, 40, /*->60742*/ // 2 children in Scope
/*60702*/       OPC_MoveChild, 1,
/*60704*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60707*/       OPC_RecordChild0, // #1 = $Vm
/*60708*/       OPC_CheckChild0Type, MVT::v4i16,
/*60710*/       OPC_RecordChild1, // #2 = $lane
/*60711*/       OPC_MoveChild, 1,
/*60713*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60716*/       OPC_MoveParent,
/*60717*/       OPC_MoveParent,
/*60718*/       OPC_CheckType, MVT::v4i32,
/*60720*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60722*/       OPC_EmitConvertToTarget, 2,
/*60724*/       OPC_EmitInteger, MVT::i32, 14, 
/*60727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*60742*/     /*Scope*/ 22, /*->60765*/
/*60743*/       OPC_RecordChild1, // #1 = $Vm
/*60744*/       OPC_CheckType, MVT::v4i32,
/*60746*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60748*/       OPC_EmitInteger, MVT::i32, 14, 
/*60751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60754*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*60765*/     0, /*End of Scope*/
/*60766*/   /*Scope*/ 68, /*->60835*/
/*60767*/     OPC_CheckChild0Type, MVT::v2i32,
/*60769*/     OPC_Scope, 40, /*->60811*/ // 2 children in Scope
/*60771*/       OPC_MoveChild, 1,
/*60773*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60776*/       OPC_RecordChild0, // #1 = $Vm
/*60777*/       OPC_CheckChild0Type, MVT::v2i32,
/*60779*/       OPC_RecordChild1, // #2 = $lane
/*60780*/       OPC_MoveChild, 1,
/*60782*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60785*/       OPC_MoveParent,
/*60786*/       OPC_MoveParent,
/*60787*/       OPC_CheckType, MVT::v2i64,
/*60789*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60791*/       OPC_EmitConvertToTarget, 2,
/*60793*/       OPC_EmitInteger, MVT::i32, 14, 
/*60796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*60811*/     /*Scope*/ 22, /*->60834*/
/*60812*/       OPC_RecordChild1, // #1 = $Vm
/*60813*/       OPC_CheckType, MVT::v2i64,
/*60815*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60817*/       OPC_EmitInteger, MVT::i32, 14, 
/*60820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*60834*/     0, /*End of Scope*/
/*60835*/   /*Scope*/ 24, /*->60860*/
/*60836*/     OPC_CheckChild0Type, MVT::v8i8,
/*60838*/     OPC_RecordChild1, // #1 = $Vm
/*60839*/     OPC_CheckType, MVT::v8i16,
/*60841*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60843*/     OPC_EmitInteger, MVT::i32, 14, 
/*60846*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60849*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*60860*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->61031
/*60865*/   OPC_RecordChild0, // #0 = $Vn
/*60866*/   OPC_Scope, 68, /*->60936*/ // 3 children in Scope
/*60868*/     OPC_CheckChild0Type, MVT::v4i16,
/*60870*/     OPC_Scope, 40, /*->60912*/ // 2 children in Scope
/*60872*/       OPC_MoveChild, 1,
/*60874*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60877*/       OPC_RecordChild0, // #1 = $Vm
/*60878*/       OPC_CheckChild0Type, MVT::v4i16,
/*60880*/       OPC_RecordChild1, // #2 = $lane
/*60881*/       OPC_MoveChild, 1,
/*60883*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60886*/       OPC_MoveParent,
/*60887*/       OPC_MoveParent,
/*60888*/       OPC_CheckType, MVT::v4i32,
/*60890*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60892*/       OPC_EmitConvertToTarget, 2,
/*60894*/       OPC_EmitInteger, MVT::i32, 14, 
/*60897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*60912*/     /*Scope*/ 22, /*->60935*/
/*60913*/       OPC_RecordChild1, // #1 = $Vm
/*60914*/       OPC_CheckType, MVT::v4i32,
/*60916*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60918*/       OPC_EmitInteger, MVT::i32, 14, 
/*60921*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60924*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*60935*/     0, /*End of Scope*/
/*60936*/   /*Scope*/ 68, /*->61005*/
/*60937*/     OPC_CheckChild0Type, MVT::v2i32,
/*60939*/     OPC_Scope, 40, /*->60981*/ // 2 children in Scope
/*60941*/       OPC_MoveChild, 1,
/*60943*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60946*/       OPC_RecordChild0, // #1 = $Vm
/*60947*/       OPC_CheckChild0Type, MVT::v2i32,
/*60949*/       OPC_RecordChild1, // #2 = $lane
/*60950*/       OPC_MoveChild, 1,
/*60952*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60955*/       OPC_MoveParent,
/*60956*/       OPC_MoveParent,
/*60957*/       OPC_CheckType, MVT::v2i64,
/*60959*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60961*/       OPC_EmitConvertToTarget, 2,
/*60963*/       OPC_EmitInteger, MVT::i32, 14, 
/*60966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*60981*/     /*Scope*/ 22, /*->61004*/
/*60982*/       OPC_RecordChild1, // #1 = $Vm
/*60983*/       OPC_CheckType, MVT::v2i64,
/*60985*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*60987*/       OPC_EmitInteger, MVT::i32, 14, 
/*60990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*61004*/     0, /*End of Scope*/
/*61005*/   /*Scope*/ 24, /*->61030*/
/*61006*/     OPC_CheckChild0Type, MVT::v8i8,
/*61008*/     OPC_RecordChild1, // #1 = $Vm
/*61009*/     OPC_CheckType, MVT::v8i16,
/*61011*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61013*/     OPC_EmitInteger, MVT::i32, 14, 
/*61016*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61019*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*61030*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->61128
/*61034*/   OPC_RecordChild0, // #0 = $src
/*61035*/   OPC_RecordChild1, // #1 = $SIMM
/*61036*/   OPC_MoveChild, 1,
/*61038*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61041*/   OPC_MoveParent,
/*61042*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->61064
/*61045*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61047*/     OPC_EmitInteger, MVT::i32, 14, 
/*61050*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61053*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->61085
/*61066*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61068*/     OPC_EmitInteger, MVT::i32, 14, 
/*61071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->61106
/*61087*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61089*/     OPC_EmitInteger, MVT::i32, 14, 
/*61092*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61095*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->61127
/*61108*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61110*/     OPC_EmitInteger, MVT::i32, 14, 
/*61113*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61116*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->61225
/*61131*/   OPC_RecordChild0, // #0 = $src
/*61132*/   OPC_RecordChild1, // #1 = $SIMM
/*61133*/   OPC_MoveChild, 1,
/*61135*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61138*/   OPC_MoveParent,
/*61139*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->61161
/*61142*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61144*/     OPC_EmitInteger, MVT::i32, 14, 
/*61147*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61150*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->61182
/*61163*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61165*/     OPC_EmitInteger, MVT::i32, 14, 
/*61168*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61171*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->61203
/*61184*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61186*/     OPC_EmitInteger, MVT::i32, 14, 
/*61189*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61192*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->61224
/*61205*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61207*/     OPC_EmitInteger, MVT::i32, 14, 
/*61210*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61213*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->61317
/*61228*/   OPC_RecordChild0, // #0 = $SIMM
/*61229*/   OPC_MoveChild, 0,
/*61231*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61234*/   OPC_MoveParent,
/*61235*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->61256
/*61238*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61240*/     OPC_EmitInteger, MVT::i32, 14, 
/*61243*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61246*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->61276
/*61258*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61260*/     OPC_EmitInteger, MVT::i32, 14, 
/*61263*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61266*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->61296
/*61278*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61280*/     OPC_EmitInteger, MVT::i32, 14, 
/*61283*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61286*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->61316
/*61298*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61300*/     OPC_EmitInteger, MVT::i32, 14, 
/*61303*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61306*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->61515
/*61321*/   OPC_RecordChild0, // #0 = $Vm
/*61322*/   OPC_RecordChild1, // #1 = $SIMM
/*61323*/   OPC_MoveChild, 1,
/*61325*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61328*/   OPC_MoveParent,
/*61329*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61353
/*61332*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61334*/     OPC_EmitConvertToTarget, 1,
/*61336*/     OPC_EmitInteger, MVT::i32, 14, 
/*61339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61376
/*61355*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61357*/     OPC_EmitConvertToTarget, 1,
/*61359*/     OPC_EmitInteger, MVT::i32, 14, 
/*61362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61399
/*61378*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61380*/     OPC_EmitConvertToTarget, 1,
/*61382*/     OPC_EmitInteger, MVT::i32, 14, 
/*61385*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61388*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61422
/*61401*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61403*/     OPC_EmitConvertToTarget, 1,
/*61405*/     OPC_EmitInteger, MVT::i32, 14, 
/*61408*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61411*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61445
/*61424*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61426*/     OPC_EmitConvertToTarget, 1,
/*61428*/     OPC_EmitInteger, MVT::i32, 14, 
/*61431*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61434*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61468
/*61447*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61449*/     OPC_EmitConvertToTarget, 1,
/*61451*/     OPC_EmitInteger, MVT::i32, 14, 
/*61454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61491
/*61470*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61472*/     OPC_EmitConvertToTarget, 1,
/*61474*/     OPC_EmitInteger, MVT::i32, 14, 
/*61477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61514
/*61493*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61495*/     OPC_EmitConvertToTarget, 1,
/*61497*/     OPC_EmitInteger, MVT::i32, 14, 
/*61500*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61503*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->61713
/*61519*/   OPC_RecordChild0, // #0 = $Vm
/*61520*/   OPC_RecordChild1, // #1 = $SIMM
/*61521*/   OPC_MoveChild, 1,
/*61523*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61526*/   OPC_MoveParent,
/*61527*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61551
/*61530*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61532*/     OPC_EmitConvertToTarget, 1,
/*61534*/     OPC_EmitInteger, MVT::i32, 14, 
/*61537*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61540*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61574
/*61553*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61555*/     OPC_EmitConvertToTarget, 1,
/*61557*/     OPC_EmitInteger, MVT::i32, 14, 
/*61560*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61563*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61597
/*61576*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61578*/     OPC_EmitConvertToTarget, 1,
/*61580*/     OPC_EmitInteger, MVT::i32, 14, 
/*61583*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61586*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61620
/*61599*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61601*/     OPC_EmitConvertToTarget, 1,
/*61603*/     OPC_EmitInteger, MVT::i32, 14, 
/*61606*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61643
/*61622*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61624*/     OPC_EmitConvertToTarget, 1,
/*61626*/     OPC_EmitInteger, MVT::i32, 14, 
/*61629*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61666
/*61645*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61647*/     OPC_EmitConvertToTarget, 1,
/*61649*/     OPC_EmitInteger, MVT::i32, 14, 
/*61652*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61655*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61689
/*61668*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61670*/     OPC_EmitConvertToTarget, 1,
/*61672*/     OPC_EmitInteger, MVT::i32, 14, 
/*61675*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61678*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61712
/*61691*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61693*/     OPC_EmitConvertToTarget, 1,
/*61695*/     OPC_EmitInteger, MVT::i32, 14, 
/*61698*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61701*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->61911
/*61717*/   OPC_RecordChild0, // #0 = $Vm
/*61718*/   OPC_RecordChild1, // #1 = $SIMM
/*61719*/   OPC_MoveChild, 1,
/*61721*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61724*/   OPC_MoveParent,
/*61725*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61749
/*61728*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61730*/     OPC_EmitConvertToTarget, 1,
/*61732*/     OPC_EmitInteger, MVT::i32, 14, 
/*61735*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61738*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61772
/*61751*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61753*/     OPC_EmitConvertToTarget, 1,
/*61755*/     OPC_EmitInteger, MVT::i32, 14, 
/*61758*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61761*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61795
/*61774*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61776*/     OPC_EmitConvertToTarget, 1,
/*61778*/     OPC_EmitInteger, MVT::i32, 14, 
/*61781*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61784*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61818
/*61797*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61799*/     OPC_EmitConvertToTarget, 1,
/*61801*/     OPC_EmitInteger, MVT::i32, 14, 
/*61804*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61807*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61841
/*61820*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61822*/     OPC_EmitConvertToTarget, 1,
/*61824*/     OPC_EmitInteger, MVT::i32, 14, 
/*61827*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61830*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61864
/*61843*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61845*/     OPC_EmitConvertToTarget, 1,
/*61847*/     OPC_EmitInteger, MVT::i32, 14, 
/*61850*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61853*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61887
/*61866*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61868*/     OPC_EmitConvertToTarget, 1,
/*61870*/     OPC_EmitInteger, MVT::i32, 14, 
/*61873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61876*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61910
/*61889*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61891*/     OPC_EmitConvertToTarget, 1,
/*61893*/     OPC_EmitInteger, MVT::i32, 14, 
/*61896*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61899*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->62016
/*61914*/   OPC_RecordChild0, // #0 = $Vm
/*61915*/   OPC_Scope, 32, /*->61949*/ // 3 children in Scope
/*61917*/     OPC_CheckChild0Type, MVT::v8i8,
/*61919*/     OPC_RecordChild1, // #1 = $SIMM
/*61920*/     OPC_MoveChild, 1,
/*61922*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61925*/     OPC_MoveParent,
/*61926*/     OPC_CheckType, MVT::v8i16,
/*61928*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61930*/     OPC_EmitConvertToTarget, 1,
/*61932*/     OPC_EmitInteger, MVT::i32, 14, 
/*61935*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61938*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*61949*/   /*Scope*/ 32, /*->61982*/
/*61950*/     OPC_CheckChild0Type, MVT::v4i16,
/*61952*/     OPC_RecordChild1, // #1 = $SIMM
/*61953*/     OPC_MoveChild, 1,
/*61955*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61958*/     OPC_MoveParent,
/*61959*/     OPC_CheckType, MVT::v4i32,
/*61961*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61963*/     OPC_EmitConvertToTarget, 1,
/*61965*/     OPC_EmitInteger, MVT::i32, 14, 
/*61968*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61971*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*61982*/   /*Scope*/ 32, /*->62015*/
/*61983*/     OPC_CheckChild0Type, MVT::v2i32,
/*61985*/     OPC_RecordChild1, // #1 = $SIMM
/*61986*/     OPC_MoveChild, 1,
/*61988*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61991*/     OPC_MoveParent,
/*61992*/     OPC_CheckType, MVT::v2i64,
/*61994*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61996*/     OPC_EmitConvertToTarget, 1,
/*61998*/     OPC_EmitInteger, MVT::i32, 14, 
/*62001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*62015*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->62121
/*62019*/   OPC_RecordChild0, // #0 = $Vm
/*62020*/   OPC_Scope, 32, /*->62054*/ // 3 children in Scope
/*62022*/     OPC_CheckChild0Type, MVT::v8i8,
/*62024*/     OPC_RecordChild1, // #1 = $SIMM
/*62025*/     OPC_MoveChild, 1,
/*62027*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62030*/     OPC_MoveParent,
/*62031*/     OPC_CheckType, MVT::v8i16,
/*62033*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62035*/     OPC_EmitConvertToTarget, 1,
/*62037*/     OPC_EmitInteger, MVT::i32, 14, 
/*62040*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62043*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*62054*/   /*Scope*/ 32, /*->62087*/
/*62055*/     OPC_CheckChild0Type, MVT::v4i16,
/*62057*/     OPC_RecordChild1, // #1 = $SIMM
/*62058*/     OPC_MoveChild, 1,
/*62060*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62063*/     OPC_MoveParent,
/*62064*/     OPC_CheckType, MVT::v4i32,
/*62066*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62068*/     OPC_EmitConvertToTarget, 1,
/*62070*/     OPC_EmitInteger, MVT::i32, 14, 
/*62073*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62076*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*62087*/   /*Scope*/ 32, /*->62120*/
/*62088*/     OPC_CheckChild0Type, MVT::v2i32,
/*62090*/     OPC_RecordChild1, // #1 = $SIMM
/*62091*/     OPC_MoveChild, 1,
/*62093*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62096*/     OPC_MoveParent,
/*62097*/     OPC_CheckType, MVT::v2i64,
/*62099*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62101*/     OPC_EmitConvertToTarget, 1,
/*62103*/     OPC_EmitInteger, MVT::i32, 14, 
/*62106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*62120*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->62226
/*62124*/   OPC_RecordChild0, // #0 = $Vm
/*62125*/   OPC_Scope, 32, /*->62159*/ // 3 children in Scope
/*62127*/     OPC_CheckChild0Type, MVT::v8i8,
/*62129*/     OPC_RecordChild1, // #1 = $SIMM
/*62130*/     OPC_MoveChild, 1,
/*62132*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62135*/     OPC_MoveParent,
/*62136*/     OPC_CheckType, MVT::v8i16,
/*62138*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62140*/     OPC_EmitConvertToTarget, 1,
/*62142*/     OPC_EmitInteger, MVT::i32, 14, 
/*62145*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62148*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*62159*/   /*Scope*/ 32, /*->62192*/
/*62160*/     OPC_CheckChild0Type, MVT::v4i16,
/*62162*/     OPC_RecordChild1, // #1 = $SIMM
/*62163*/     OPC_MoveChild, 1,
/*62165*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62168*/     OPC_MoveParent,
/*62169*/     OPC_CheckType, MVT::v4i32,
/*62171*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62173*/     OPC_EmitConvertToTarget, 1,
/*62175*/     OPC_EmitInteger, MVT::i32, 14, 
/*62178*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*62192*/   /*Scope*/ 32, /*->62225*/
/*62193*/     OPC_CheckChild0Type, MVT::v2i32,
/*62195*/     OPC_RecordChild1, // #1 = $SIMM
/*62196*/     OPC_MoveChild, 1,
/*62198*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62201*/     OPC_MoveParent,
/*62202*/     OPC_CheckType, MVT::v2i64,
/*62204*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62206*/     OPC_EmitConvertToTarget, 1,
/*62208*/     OPC_EmitInteger, MVT::i32, 14, 
/*62211*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62214*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*62225*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->62331
/*62229*/   OPC_RecordChild0, // #0 = $Vm
/*62230*/   OPC_Scope, 32, /*->62264*/ // 3 children in Scope
/*62232*/     OPC_CheckChild0Type, MVT::v8i16,
/*62234*/     OPC_RecordChild1, // #1 = $SIMM
/*62235*/     OPC_MoveChild, 1,
/*62237*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62240*/     OPC_MoveParent,
/*62241*/     OPC_CheckType, MVT::v8i8,
/*62243*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62245*/     OPC_EmitConvertToTarget, 1,
/*62247*/     OPC_EmitInteger, MVT::i32, 14, 
/*62250*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62253*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62264*/   /*Scope*/ 32, /*->62297*/
/*62265*/     OPC_CheckChild0Type, MVT::v4i32,
/*62267*/     OPC_RecordChild1, // #1 = $SIMM
/*62268*/     OPC_MoveChild, 1,
/*62270*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62273*/     OPC_MoveParent,
/*62274*/     OPC_CheckType, MVT::v4i16,
/*62276*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62278*/     OPC_EmitConvertToTarget, 1,
/*62280*/     OPC_EmitInteger, MVT::i32, 14, 
/*62283*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62286*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62297*/   /*Scope*/ 32, /*->62330*/
/*62298*/     OPC_CheckChild0Type, MVT::v2i64,
/*62300*/     OPC_RecordChild1, // #1 = $SIMM
/*62301*/     OPC_MoveChild, 1,
/*62303*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62306*/     OPC_MoveParent,
/*62307*/     OPC_CheckType, MVT::v2i32,
/*62309*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62311*/     OPC_EmitConvertToTarget, 1,
/*62313*/     OPC_EmitInteger, MVT::i32, 14, 
/*62316*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62319*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62330*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->62529
/*62335*/   OPC_RecordChild0, // #0 = $Vm
/*62336*/   OPC_RecordChild1, // #1 = $SIMM
/*62337*/   OPC_MoveChild, 1,
/*62339*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62342*/   OPC_MoveParent,
/*62343*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62367
/*62346*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62348*/     OPC_EmitConvertToTarget, 1,
/*62350*/     OPC_EmitInteger, MVT::i32, 14, 
/*62353*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62356*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62390
/*62369*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62371*/     OPC_EmitConvertToTarget, 1,
/*62373*/     OPC_EmitInteger, MVT::i32, 14, 
/*62376*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62379*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62413
/*62392*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62394*/     OPC_EmitConvertToTarget, 1,
/*62396*/     OPC_EmitInteger, MVT::i32, 14, 
/*62399*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62402*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62436
/*62415*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62417*/     OPC_EmitConvertToTarget, 1,
/*62419*/     OPC_EmitInteger, MVT::i32, 14, 
/*62422*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62425*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62459
/*62438*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62440*/     OPC_EmitConvertToTarget, 1,
/*62442*/     OPC_EmitInteger, MVT::i32, 14, 
/*62445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62482
/*62461*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62463*/     OPC_EmitConvertToTarget, 1,
/*62465*/     OPC_EmitInteger, MVT::i32, 14, 
/*62468*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62471*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62505
/*62484*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62486*/     OPC_EmitConvertToTarget, 1,
/*62488*/     OPC_EmitInteger, MVT::i32, 14, 
/*62491*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62528
/*62507*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62509*/     OPC_EmitConvertToTarget, 1,
/*62511*/     OPC_EmitInteger, MVT::i32, 14, 
/*62514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62517*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->62727
/*62533*/   OPC_RecordChild0, // #0 = $Vm
/*62534*/   OPC_RecordChild1, // #1 = $SIMM
/*62535*/   OPC_MoveChild, 1,
/*62537*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62540*/   OPC_MoveParent,
/*62541*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62565
/*62544*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62546*/     OPC_EmitConvertToTarget, 1,
/*62548*/     OPC_EmitInteger, MVT::i32, 14, 
/*62551*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62588
/*62567*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62569*/     OPC_EmitConvertToTarget, 1,
/*62571*/     OPC_EmitInteger, MVT::i32, 14, 
/*62574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62611
/*62590*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62592*/     OPC_EmitConvertToTarget, 1,
/*62594*/     OPC_EmitInteger, MVT::i32, 14, 
/*62597*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62600*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62634
/*62613*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62615*/     OPC_EmitConvertToTarget, 1,
/*62617*/     OPC_EmitInteger, MVT::i32, 14, 
/*62620*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62623*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62657
/*62636*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62638*/     OPC_EmitConvertToTarget, 1,
/*62640*/     OPC_EmitInteger, MVT::i32, 14, 
/*62643*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62646*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62680
/*62659*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62661*/     OPC_EmitConvertToTarget, 1,
/*62663*/     OPC_EmitInteger, MVT::i32, 14, 
/*62666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62703
/*62682*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62684*/     OPC_EmitConvertToTarget, 1,
/*62686*/     OPC_EmitInteger, MVT::i32, 14, 
/*62689*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62692*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62726
/*62705*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62707*/     OPC_EmitConvertToTarget, 1,
/*62709*/     OPC_EmitInteger, MVT::i32, 14, 
/*62712*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62715*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->62832
/*62730*/   OPC_RecordChild0, // #0 = $Vm
/*62731*/   OPC_Scope, 32, /*->62765*/ // 3 children in Scope
/*62733*/     OPC_CheckChild0Type, MVT::v8i16,
/*62735*/     OPC_RecordChild1, // #1 = $SIMM
/*62736*/     OPC_MoveChild, 1,
/*62738*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62741*/     OPC_MoveParent,
/*62742*/     OPC_CheckType, MVT::v8i8,
/*62744*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62746*/     OPC_EmitConvertToTarget, 1,
/*62748*/     OPC_EmitInteger, MVT::i32, 14, 
/*62751*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62754*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62765*/   /*Scope*/ 32, /*->62798*/
/*62766*/     OPC_CheckChild0Type, MVT::v4i32,
/*62768*/     OPC_RecordChild1, // #1 = $SIMM
/*62769*/     OPC_MoveChild, 1,
/*62771*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62774*/     OPC_MoveParent,
/*62775*/     OPC_CheckType, MVT::v4i16,
/*62777*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62779*/     OPC_EmitConvertToTarget, 1,
/*62781*/     OPC_EmitInteger, MVT::i32, 14, 
/*62784*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62787*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62798*/   /*Scope*/ 32, /*->62831*/
/*62799*/     OPC_CheckChild0Type, MVT::v2i64,
/*62801*/     OPC_RecordChild1, // #1 = $SIMM
/*62802*/     OPC_MoveChild, 1,
/*62804*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62807*/     OPC_MoveParent,
/*62808*/     OPC_CheckType, MVT::v2i32,
/*62810*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62812*/     OPC_EmitConvertToTarget, 1,
/*62814*/     OPC_EmitInteger, MVT::i32, 14, 
/*62817*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62820*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62831*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->63030
/*62836*/   OPC_RecordChild0, // #0 = $Vm
/*62837*/   OPC_RecordChild1, // #1 = $SIMM
/*62838*/   OPC_MoveChild, 1,
/*62840*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62843*/   OPC_MoveParent,
/*62844*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62868
/*62847*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62849*/     OPC_EmitConvertToTarget, 1,
/*62851*/     OPC_EmitInteger, MVT::i32, 14, 
/*62854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62891
/*62870*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62872*/     OPC_EmitConvertToTarget, 1,
/*62874*/     OPC_EmitInteger, MVT::i32, 14, 
/*62877*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62880*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62914
/*62893*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62895*/     OPC_EmitConvertToTarget, 1,
/*62897*/     OPC_EmitInteger, MVT::i32, 14, 
/*62900*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62903*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62937
/*62916*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62918*/     OPC_EmitConvertToTarget, 1,
/*62920*/     OPC_EmitInteger, MVT::i32, 14, 
/*62923*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62926*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62960
/*62939*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62941*/     OPC_EmitConvertToTarget, 1,
/*62943*/     OPC_EmitInteger, MVT::i32, 14, 
/*62946*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62949*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62983
/*62962*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62964*/     OPC_EmitConvertToTarget, 1,
/*62966*/     OPC_EmitInteger, MVT::i32, 14, 
/*62969*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62972*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63006
/*62985*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62987*/     OPC_EmitConvertToTarget, 1,
/*62989*/     OPC_EmitInteger, MVT::i32, 14, 
/*62992*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62995*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63029
/*63008*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63010*/     OPC_EmitConvertToTarget, 1,
/*63012*/     OPC_EmitInteger, MVT::i32, 14, 
/*63015*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63018*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->63228
/*63034*/   OPC_RecordChild0, // #0 = $Vm
/*63035*/   OPC_RecordChild1, // #1 = $SIMM
/*63036*/   OPC_MoveChild, 1,
/*63038*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63041*/   OPC_MoveParent,
/*63042*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63066
/*63045*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63047*/     OPC_EmitConvertToTarget, 1,
/*63049*/     OPC_EmitInteger, MVT::i32, 14, 
/*63052*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63055*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63089
/*63068*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63070*/     OPC_EmitConvertToTarget, 1,
/*63072*/     OPC_EmitInteger, MVT::i32, 14, 
/*63075*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63078*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63112
/*63091*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63093*/     OPC_EmitConvertToTarget, 1,
/*63095*/     OPC_EmitInteger, MVT::i32, 14, 
/*63098*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63101*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63135
/*63114*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63116*/     OPC_EmitConvertToTarget, 1,
/*63118*/     OPC_EmitInteger, MVT::i32, 14, 
/*63121*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63124*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63158
/*63137*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63139*/     OPC_EmitConvertToTarget, 1,
/*63141*/     OPC_EmitInteger, MVT::i32, 14, 
/*63144*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63147*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63181
/*63160*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63162*/     OPC_EmitConvertToTarget, 1,
/*63164*/     OPC_EmitInteger, MVT::i32, 14, 
/*63167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63204
/*63183*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63185*/     OPC_EmitConvertToTarget, 1,
/*63187*/     OPC_EmitInteger, MVT::i32, 14, 
/*63190*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63193*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63227
/*63206*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63208*/     OPC_EmitConvertToTarget, 1,
/*63210*/     OPC_EmitInteger, MVT::i32, 14, 
/*63213*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63216*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->63426
/*63232*/   OPC_RecordChild0, // #0 = $Vm
/*63233*/   OPC_RecordChild1, // #1 = $SIMM
/*63234*/   OPC_MoveChild, 1,
/*63236*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63239*/   OPC_MoveParent,
/*63240*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63264
/*63243*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63245*/     OPC_EmitConvertToTarget, 1,
/*63247*/     OPC_EmitInteger, MVT::i32, 14, 
/*63250*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63253*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63287
/*63266*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63268*/     OPC_EmitConvertToTarget, 1,
/*63270*/     OPC_EmitInteger, MVT::i32, 14, 
/*63273*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63276*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63310
/*63289*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63291*/     OPC_EmitConvertToTarget, 1,
/*63293*/     OPC_EmitInteger, MVT::i32, 14, 
/*63296*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63299*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63333
/*63312*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63314*/     OPC_EmitConvertToTarget, 1,
/*63316*/     OPC_EmitInteger, MVT::i32, 14, 
/*63319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63322*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63356
/*63335*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63337*/     OPC_EmitConvertToTarget, 1,
/*63339*/     OPC_EmitInteger, MVT::i32, 14, 
/*63342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63379
/*63358*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63360*/     OPC_EmitConvertToTarget, 1,
/*63362*/     OPC_EmitInteger, MVT::i32, 14, 
/*63365*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63368*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63402
/*63381*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63383*/     OPC_EmitConvertToTarget, 1,
/*63385*/     OPC_EmitInteger, MVT::i32, 14, 
/*63388*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63391*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63425
/*63404*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63406*/     OPC_EmitConvertToTarget, 1,
/*63408*/     OPC_EmitInteger, MVT::i32, 14, 
/*63411*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63414*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->63531
/*63429*/   OPC_RecordChild0, // #0 = $Vm
/*63430*/   OPC_Scope, 32, /*->63464*/ // 3 children in Scope
/*63432*/     OPC_CheckChild0Type, MVT::v8i16,
/*63434*/     OPC_RecordChild1, // #1 = $SIMM
/*63435*/     OPC_MoveChild, 1,
/*63437*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63440*/     OPC_MoveParent,
/*63441*/     OPC_CheckType, MVT::v8i8,
/*63443*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63445*/     OPC_EmitConvertToTarget, 1,
/*63447*/     OPC_EmitInteger, MVT::i32, 14, 
/*63450*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63453*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63464*/   /*Scope*/ 32, /*->63497*/
/*63465*/     OPC_CheckChild0Type, MVT::v4i32,
/*63467*/     OPC_RecordChild1, // #1 = $SIMM
/*63468*/     OPC_MoveChild, 1,
/*63470*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63473*/     OPC_MoveParent,
/*63474*/     OPC_CheckType, MVT::v4i16,
/*63476*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63478*/     OPC_EmitConvertToTarget, 1,
/*63480*/     OPC_EmitInteger, MVT::i32, 14, 
/*63483*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63486*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63497*/   /*Scope*/ 32, /*->63530*/
/*63498*/     OPC_CheckChild0Type, MVT::v2i64,
/*63500*/     OPC_RecordChild1, // #1 = $SIMM
/*63501*/     OPC_MoveChild, 1,
/*63503*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63506*/     OPC_MoveParent,
/*63507*/     OPC_CheckType, MVT::v2i32,
/*63509*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63511*/     OPC_EmitConvertToTarget, 1,
/*63513*/     OPC_EmitInteger, MVT::i32, 14, 
/*63516*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63519*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63530*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->63636
/*63534*/   OPC_RecordChild0, // #0 = $Vm
/*63535*/   OPC_Scope, 32, /*->63569*/ // 3 children in Scope
/*63537*/     OPC_CheckChild0Type, MVT::v8i16,
/*63539*/     OPC_RecordChild1, // #1 = $SIMM
/*63540*/     OPC_MoveChild, 1,
/*63542*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63545*/     OPC_MoveParent,
/*63546*/     OPC_CheckType, MVT::v8i8,
/*63548*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63550*/     OPC_EmitConvertToTarget, 1,
/*63552*/     OPC_EmitInteger, MVT::i32, 14, 
/*63555*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63558*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63569*/   /*Scope*/ 32, /*->63602*/
/*63570*/     OPC_CheckChild0Type, MVT::v4i32,
/*63572*/     OPC_RecordChild1, // #1 = $SIMM
/*63573*/     OPC_MoveChild, 1,
/*63575*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63578*/     OPC_MoveParent,
/*63579*/     OPC_CheckType, MVT::v4i16,
/*63581*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63583*/     OPC_EmitConvertToTarget, 1,
/*63585*/     OPC_EmitInteger, MVT::i32, 14, 
/*63588*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63591*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63602*/   /*Scope*/ 32, /*->63635*/
/*63603*/     OPC_CheckChild0Type, MVT::v2i64,
/*63605*/     OPC_RecordChild1, // #1 = $SIMM
/*63606*/     OPC_MoveChild, 1,
/*63608*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63611*/     OPC_MoveParent,
/*63612*/     OPC_CheckType, MVT::v2i32,
/*63614*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63616*/     OPC_EmitConvertToTarget, 1,
/*63618*/     OPC_EmitInteger, MVT::i32, 14, 
/*63621*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63624*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63635*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->63741
/*63639*/   OPC_RecordChild0, // #0 = $Vm
/*63640*/   OPC_Scope, 32, /*->63674*/ // 3 children in Scope
/*63642*/     OPC_CheckChild0Type, MVT::v8i16,
/*63644*/     OPC_RecordChild1, // #1 = $SIMM
/*63645*/     OPC_MoveChild, 1,
/*63647*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63650*/     OPC_MoveParent,
/*63651*/     OPC_CheckType, MVT::v8i8,
/*63653*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63655*/     OPC_EmitConvertToTarget, 1,
/*63657*/     OPC_EmitInteger, MVT::i32, 14, 
/*63660*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63663*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63674*/   /*Scope*/ 32, /*->63707*/
/*63675*/     OPC_CheckChild0Type, MVT::v4i32,
/*63677*/     OPC_RecordChild1, // #1 = $SIMM
/*63678*/     OPC_MoveChild, 1,
/*63680*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63683*/     OPC_MoveParent,
/*63684*/     OPC_CheckType, MVT::v4i16,
/*63686*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63688*/     OPC_EmitConvertToTarget, 1,
/*63690*/     OPC_EmitInteger, MVT::i32, 14, 
/*63693*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63696*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63707*/   /*Scope*/ 32, /*->63740*/
/*63708*/     OPC_CheckChild0Type, MVT::v2i64,
/*63710*/     OPC_RecordChild1, // #1 = $SIMM
/*63711*/     OPC_MoveChild, 1,
/*63713*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63716*/     OPC_MoveParent,
/*63717*/     OPC_CheckType, MVT::v2i32,
/*63719*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63721*/     OPC_EmitConvertToTarget, 1,
/*63723*/     OPC_EmitInteger, MVT::i32, 14, 
/*63726*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63729*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63740*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->63846
/*63744*/   OPC_RecordChild0, // #0 = $Vm
/*63745*/   OPC_Scope, 32, /*->63779*/ // 3 children in Scope
/*63747*/     OPC_CheckChild0Type, MVT::v8i16,
/*63749*/     OPC_RecordChild1, // #1 = $SIMM
/*63750*/     OPC_MoveChild, 1,
/*63752*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63755*/     OPC_MoveParent,
/*63756*/     OPC_CheckType, MVT::v8i8,
/*63758*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63760*/     OPC_EmitConvertToTarget, 1,
/*63762*/     OPC_EmitInteger, MVT::i32, 14, 
/*63765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63779*/   /*Scope*/ 32, /*->63812*/
/*63780*/     OPC_CheckChild0Type, MVT::v4i32,
/*63782*/     OPC_RecordChild1, // #1 = $SIMM
/*63783*/     OPC_MoveChild, 1,
/*63785*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63788*/     OPC_MoveParent,
/*63789*/     OPC_CheckType, MVT::v4i16,
/*63791*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63793*/     OPC_EmitConvertToTarget, 1,
/*63795*/     OPC_EmitInteger, MVT::i32, 14, 
/*63798*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63801*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63812*/   /*Scope*/ 32, /*->63845*/
/*63813*/     OPC_CheckChild0Type, MVT::v2i64,
/*63815*/     OPC_RecordChild1, // #1 = $SIMM
/*63816*/     OPC_MoveChild, 1,
/*63818*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63821*/     OPC_MoveParent,
/*63822*/     OPC_CheckType, MVT::v2i32,
/*63824*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63826*/     OPC_EmitConvertToTarget, 1,
/*63828*/     OPC_EmitInteger, MVT::i32, 14, 
/*63831*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63834*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63845*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->63951
/*63849*/   OPC_RecordChild0, // #0 = $Vm
/*63850*/   OPC_Scope, 32, /*->63884*/ // 3 children in Scope
/*63852*/     OPC_CheckChild0Type, MVT::v8i16,
/*63854*/     OPC_RecordChild1, // #1 = $SIMM
/*63855*/     OPC_MoveChild, 1,
/*63857*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63860*/     OPC_MoveParent,
/*63861*/     OPC_CheckType, MVT::v8i8,
/*63863*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63865*/     OPC_EmitConvertToTarget, 1,
/*63867*/     OPC_EmitInteger, MVT::i32, 14, 
/*63870*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63873*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63884*/   /*Scope*/ 32, /*->63917*/
/*63885*/     OPC_CheckChild0Type, MVT::v4i32,
/*63887*/     OPC_RecordChild1, // #1 = $SIMM
/*63888*/     OPC_MoveChild, 1,
/*63890*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63893*/     OPC_MoveParent,
/*63894*/     OPC_CheckType, MVT::v4i16,
/*63896*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63898*/     OPC_EmitConvertToTarget, 1,
/*63900*/     OPC_EmitInteger, MVT::i32, 14, 
/*63903*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63906*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63917*/   /*Scope*/ 32, /*->63950*/
/*63918*/     OPC_CheckChild0Type, MVT::v2i64,
/*63920*/     OPC_RecordChild1, // #1 = $SIMM
/*63921*/     OPC_MoveChild, 1,
/*63923*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63926*/     OPC_MoveParent,
/*63927*/     OPC_CheckType, MVT::v2i32,
/*63929*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63931*/     OPC_EmitConvertToTarget, 1,
/*63933*/     OPC_EmitInteger, MVT::i32, 14, 
/*63936*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63950*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->64056
/*63954*/   OPC_RecordChild0, // #0 = $Vm
/*63955*/   OPC_Scope, 32, /*->63989*/ // 3 children in Scope
/*63957*/     OPC_CheckChild0Type, MVT::v8i16,
/*63959*/     OPC_RecordChild1, // #1 = $SIMM
/*63960*/     OPC_MoveChild, 1,
/*63962*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63965*/     OPC_MoveParent,
/*63966*/     OPC_CheckType, MVT::v8i8,
/*63968*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63970*/     OPC_EmitConvertToTarget, 1,
/*63972*/     OPC_EmitInteger, MVT::i32, 14, 
/*63975*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63978*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63989*/   /*Scope*/ 32, /*->64022*/
/*63990*/     OPC_CheckChild0Type, MVT::v4i32,
/*63992*/     OPC_RecordChild1, // #1 = $SIMM
/*63993*/     OPC_MoveChild, 1,
/*63995*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63998*/     OPC_MoveParent,
/*63999*/     OPC_CheckType, MVT::v4i16,
/*64001*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64003*/     OPC_EmitConvertToTarget, 1,
/*64005*/     OPC_EmitInteger, MVT::i32, 14, 
/*64008*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64011*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64022*/   /*Scope*/ 32, /*->64055*/
/*64023*/     OPC_CheckChild0Type, MVT::v2i64,
/*64025*/     OPC_RecordChild1, // #1 = $SIMM
/*64026*/     OPC_MoveChild, 1,
/*64028*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64031*/     OPC_MoveParent,
/*64032*/     OPC_CheckType, MVT::v2i32,
/*64034*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64036*/     OPC_EmitConvertToTarget, 1,
/*64038*/     OPC_EmitInteger, MVT::i32, 14, 
/*64041*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64044*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64055*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->64263
/*64060*/   OPC_RecordChild0, // #0 = $src1
/*64061*/   OPC_RecordChild1, // #1 = $Vm
/*64062*/   OPC_RecordChild2, // #2 = $SIMM
/*64063*/   OPC_MoveChild, 2,
/*64065*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64068*/   OPC_MoveParent,
/*64069*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->64094
/*64072*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64074*/     OPC_EmitConvertToTarget, 2,
/*64076*/     OPC_EmitInteger, MVT::i32, 14, 
/*64079*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64082*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64118
/*64096*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64098*/     OPC_EmitConvertToTarget, 2,
/*64100*/     OPC_EmitInteger, MVT::i32, 14, 
/*64103*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64106*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->64142
/*64120*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64122*/     OPC_EmitConvertToTarget, 2,
/*64124*/     OPC_EmitInteger, MVT::i32, 14, 
/*64127*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64130*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->64166
/*64144*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64146*/     OPC_EmitConvertToTarget, 2,
/*64148*/     OPC_EmitInteger, MVT::i32, 14, 
/*64151*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64154*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->64190
/*64168*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64170*/     OPC_EmitConvertToTarget, 2,
/*64172*/     OPC_EmitInteger, MVT::i32, 14, 
/*64175*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64178*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64214
/*64192*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64194*/     OPC_EmitConvertToTarget, 2,
/*64196*/     OPC_EmitInteger, MVT::i32, 14, 
/*64199*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64202*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->64238
/*64216*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64218*/     OPC_EmitConvertToTarget, 2,
/*64220*/     OPC_EmitInteger, MVT::i32, 14, 
/*64223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->64262
/*64240*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64242*/     OPC_EmitConvertToTarget, 2,
/*64244*/     OPC_EmitInteger, MVT::i32, 14, 
/*64247*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64250*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->64470
/*64267*/   OPC_RecordChild0, // #0 = $src1
/*64268*/   OPC_RecordChild1, // #1 = $Vm
/*64269*/   OPC_RecordChild2, // #2 = $SIMM
/*64270*/   OPC_MoveChild, 2,
/*64272*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64275*/   OPC_MoveParent,
/*64276*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->64301
/*64279*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64281*/     OPC_EmitConvertToTarget, 2,
/*64283*/     OPC_EmitInteger, MVT::i32, 14, 
/*64286*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64289*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64325
/*64303*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64305*/     OPC_EmitConvertToTarget, 2,
/*64307*/     OPC_EmitInteger, MVT::i32, 14, 
/*64310*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64313*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->64349
/*64327*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64329*/     OPC_EmitConvertToTarget, 2,
/*64331*/     OPC_EmitInteger, MVT::i32, 14, 
/*64334*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64337*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->64373
/*64351*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64353*/     OPC_EmitConvertToTarget, 2,
/*64355*/     OPC_EmitInteger, MVT::i32, 14, 
/*64358*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64361*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->64397
/*64375*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64377*/     OPC_EmitConvertToTarget, 2,
/*64379*/     OPC_EmitInteger, MVT::i32, 14, 
/*64382*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64385*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64421
/*64399*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64401*/     OPC_EmitConvertToTarget, 2,
/*64403*/     OPC_EmitInteger, MVT::i32, 14, 
/*64406*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64409*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->64445
/*64423*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64425*/     OPC_EmitConvertToTarget, 2,
/*64427*/     OPC_EmitInteger, MVT::i32, 14, 
/*64430*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64433*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->64469
/*64447*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64449*/     OPC_EmitConvertToTarget, 2,
/*64451*/     OPC_EmitInteger, MVT::i32, 14, 
/*64454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->64643
/*64474*/   OPC_RecordChild0, // #0 = $SIMM
/*64475*/   OPC_MoveChild, 0,
/*64477*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*64480*/   OPC_MoveParent,
/*64481*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->64502
/*64484*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64486*/     OPC_EmitInteger, MVT::i32, 14, 
/*64489*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64492*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->64522
/*64504*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64506*/     OPC_EmitInteger, MVT::i32, 14, 
/*64509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->64542
/*64524*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64526*/     OPC_EmitInteger, MVT::i32, 14, 
/*64529*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64532*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->64562
/*64544*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64546*/     OPC_EmitInteger, MVT::i32, 14, 
/*64549*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64552*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->64582
/*64564*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64566*/     OPC_EmitInteger, MVT::i32, 14, 
/*64569*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64572*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->64602
/*64584*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64586*/     OPC_EmitInteger, MVT::i32, 14, 
/*64589*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64592*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->64622
/*64604*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64606*/     OPC_EmitInteger, MVT::i32, 14, 
/*64609*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->64642
/*64624*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64626*/     OPC_EmitInteger, MVT::i32, 14, 
/*64629*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43|128,3/*427*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->65074
/*64647*/   OPC_RecordChild0, // #0 = $Vm
/*64648*/   OPC_Scope, 57, /*->64707*/ // 8 children in Scope
/*64650*/     OPC_CheckChild0Type, MVT::v8i8,
/*64652*/     OPC_RecordChild1, // #1 = $lane
/*64653*/     OPC_MoveChild, 1,
/*64655*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64658*/     OPC_MoveParent,
/*64659*/     OPC_SwitchType /*2 cases */, 21,  MVT::v8i8,// ->64683
/*64662*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64664*/       OPC_EmitConvertToTarget, 1,
/*64666*/       OPC_EmitInteger, MVT::i32, 14, 
/*64669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v16i8,// ->64706
/*64685*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64687*/       OPC_EmitConvertToTarget, 1,
/*64689*/       OPC_EmitInteger, MVT::i32, 14, 
/*64692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64707*/   /*Scope*/ 57, /*->64765*/
/*64708*/     OPC_CheckChild0Type, MVT::v4i16,
/*64710*/     OPC_RecordChild1, // #1 = $lane
/*64711*/     OPC_MoveChild, 1,
/*64713*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64716*/     OPC_MoveParent,
/*64717*/     OPC_SwitchType /*2 cases */, 21,  MVT::v4i16,// ->64741
/*64720*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64722*/       OPC_EmitConvertToTarget, 1,
/*64724*/       OPC_EmitInteger, MVT::i32, 14, 
/*64727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v8i16,// ->64764
/*64743*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64745*/       OPC_EmitConvertToTarget, 1,
/*64747*/       OPC_EmitInteger, MVT::i32, 14, 
/*64750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64765*/   /*Scope*/ 57, /*->64823*/
/*64766*/     OPC_CheckChild0Type, MVT::v2i32,
/*64768*/     OPC_RecordChild1, // #1 = $lane
/*64769*/     OPC_MoveChild, 1,
/*64771*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64774*/     OPC_MoveParent,
/*64775*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2i32,// ->64799
/*64778*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64780*/       OPC_EmitConvertToTarget, 1,
/*64782*/       OPC_EmitInteger, MVT::i32, 14, 
/*64785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4i32,// ->64822
/*64801*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64803*/       OPC_EmitConvertToTarget, 1,
/*64805*/       OPC_EmitInteger, MVT::i32, 14, 
/*64808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64823*/   /*Scope*/ 47, /*->64871*/
/*64824*/     OPC_CheckChild0Type, MVT::v16i8,
/*64826*/     OPC_RecordChild1, // #1 = $lane
/*64827*/     OPC_MoveChild, 1,
/*64829*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64832*/     OPC_MoveParent,
/*64833*/     OPC_CheckType, MVT::v16i8,
/*64835*/     OPC_EmitConvertToTarget, 1,
/*64837*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*64840*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*64849*/     OPC_EmitConvertToTarget, 1,
/*64851*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*64854*/     OPC_EmitInteger, MVT::i32, 14, 
/*64857*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64860*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*64871*/   /*Scope*/ 47, /*->64919*/
/*64872*/     OPC_CheckChild0Type, MVT::v8i16,
/*64874*/     OPC_RecordChild1, // #1 = $lane
/*64875*/     OPC_MoveChild, 1,
/*64877*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64880*/     OPC_MoveParent,
/*64881*/     OPC_CheckType, MVT::v8i16,
/*64883*/     OPC_EmitConvertToTarget, 1,
/*64885*/     OPC_EmitNodeXForm, 7, 2, // DSubReg_i16_reg
/*64888*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*64897*/     OPC_EmitConvertToTarget, 1,
/*64899*/     OPC_EmitNodeXForm, 8, 5, // SubReg_i16_lane
/*64902*/     OPC_EmitInteger, MVT::i32, 14, 
/*64905*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64908*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*64919*/   /*Scope*/ 47, /*->64967*/
/*64920*/     OPC_CheckChild0Type, MVT::v4i32,
/*64922*/     OPC_RecordChild1, // #1 = $lane
/*64923*/     OPC_MoveChild, 1,
/*64925*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64928*/     OPC_MoveParent,
/*64929*/     OPC_CheckType, MVT::v4i32,
/*64931*/     OPC_EmitConvertToTarget, 1,
/*64933*/     OPC_EmitNodeXForm, 9, 2, // DSubReg_i32_reg
/*64936*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*64945*/     OPC_EmitConvertToTarget, 1,
/*64947*/     OPC_EmitNodeXForm, 10, 5, // SubReg_i32_lane
/*64950*/     OPC_EmitInteger, MVT::i32, 14, 
/*64953*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64956*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64967*/   /*Scope*/ 57, /*->65025*/
/*64968*/     OPC_CheckChild0Type, MVT::v2f32,
/*64970*/     OPC_RecordChild1, // #1 = $lane
/*64971*/     OPC_MoveChild, 1,
/*64973*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64976*/     OPC_MoveParent,
/*64977*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->65001
/*64980*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64982*/       OPC_EmitConvertToTarget, 1,
/*64984*/       OPC_EmitInteger, MVT::i32, 14, 
/*64987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLNfd:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4f32,// ->65024
/*65003*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65005*/       OPC_EmitConvertToTarget, 1,
/*65007*/       OPC_EmitInteger, MVT::i32, 14, 
/*65010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65013*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLNfq:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*65025*/   /*Scope*/ 47, /*->65073*/
/*65026*/     OPC_CheckChild0Type, MVT::v4f32,
/*65028*/     OPC_RecordChild1, // #1 = $lane
/*65029*/     OPC_MoveChild, 1,
/*65031*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65034*/     OPC_MoveParent,
/*65035*/     OPC_CheckType, MVT::v4f32,
/*65037*/     OPC_EmitConvertToTarget, 1,
/*65039*/     OPC_EmitNodeXForm, 9, 2, // DSubReg_i32_reg
/*65042*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*65051*/     OPC_EmitConvertToTarget, 1,
/*65053*/     OPC_EmitNodeXForm, 10, 5, // SubReg_i32_lane
/*65056*/     OPC_EmitInteger, MVT::i32, 14, 
/*65059*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65062*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfq), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLNfq:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65073*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->65221
/*65078*/   OPC_RecordChild0, // #0 = $src
/*65079*/   OPC_Scope, 27, /*->65108*/ // 5 children in Scope
/*65081*/     OPC_CheckChild0Type, MVT::v16i8,
/*65083*/     OPC_RecordChild1, // #1 = $start
/*65084*/     OPC_MoveChild, 1,
/*65086*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65089*/     OPC_CheckType, MVT::i32,
/*65091*/     OPC_MoveParent,
/*65092*/     OPC_CheckType, MVT::v8i8,
/*65094*/     OPC_EmitConvertToTarget, 1,
/*65096*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*65099*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*65108*/   /*Scope*/ 27, /*->65136*/
/*65109*/     OPC_CheckChild0Type, MVT::v8i16,
/*65111*/     OPC_RecordChild1, // #1 = $start
/*65112*/     OPC_MoveChild, 1,
/*65114*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65117*/     OPC_CheckType, MVT::i32,
/*65119*/     OPC_MoveParent,
/*65120*/     OPC_CheckType, MVT::v4i16,
/*65122*/     OPC_EmitConvertToTarget, 1,
/*65124*/     OPC_EmitNodeXForm, 7, 2, // DSubReg_i16_reg
/*65127*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*65136*/   /*Scope*/ 27, /*->65164*/
/*65137*/     OPC_CheckChild0Type, MVT::v4i32,
/*65139*/     OPC_RecordChild1, // #1 = $start
/*65140*/     OPC_MoveChild, 1,
/*65142*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65145*/     OPC_CheckType, MVT::i32,
/*65147*/     OPC_MoveParent,
/*65148*/     OPC_CheckType, MVT::v2i32,
/*65150*/     OPC_EmitConvertToTarget, 1,
/*65152*/     OPC_EmitNodeXForm, 9, 2, // DSubReg_i32_reg
/*65155*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*65164*/   /*Scope*/ 27, /*->65192*/
/*65165*/     OPC_CheckChild0Type, MVT::v2i64,
/*65167*/     OPC_RecordChild1, // #1 = $start
/*65168*/     OPC_MoveChild, 1,
/*65170*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65173*/     OPC_CheckType, MVT::i32,
/*65175*/     OPC_MoveParent,
/*65176*/     OPC_CheckType, MVT::v1i64,
/*65178*/     OPC_EmitConvertToTarget, 1,
/*65180*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*65183*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*65192*/   /*Scope*/ 27, /*->65220*/
/*65193*/     OPC_CheckChild0Type, MVT::v4f32,
/*65195*/     OPC_RecordChild1, // #1 = $start
/*65196*/     OPC_MoveChild, 1,
/*65198*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65201*/     OPC_CheckType, MVT::i32,
/*65203*/     OPC_MoveParent,
/*65204*/     OPC_CheckType, MVT::v2f32,
/*65206*/     OPC_EmitConvertToTarget, 1,
/*65208*/     OPC_EmitNodeXForm, 9, 2, // DSubReg_i32_reg
/*65211*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*65220*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VEXT),// ->65428
/*65225*/   OPC_RecordChild0, // #0 = $Vn
/*65226*/   OPC_RecordChild1, // #1 = $Vm
/*65227*/   OPC_RecordChild2, // #2 = $index
/*65228*/   OPC_MoveChild, 2,
/*65230*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65233*/   OPC_MoveParent,
/*65234*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->65259
/*65237*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65239*/     OPC_EmitConvertToTarget, 2,
/*65241*/     OPC_EmitInteger, MVT::i32, 14, 
/*65244*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65247*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65283
/*65261*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65263*/     OPC_EmitConvertToTarget, 2,
/*65265*/     OPC_EmitInteger, MVT::i32, 14, 
/*65268*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65271*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65307
/*65285*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65287*/     OPC_EmitConvertToTarget, 2,
/*65289*/     OPC_EmitInteger, MVT::i32, 14, 
/*65292*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65295*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65331
/*65309*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65311*/     OPC_EmitConvertToTarget, 2,
/*65313*/     OPC_EmitInteger, MVT::i32, 14, 
/*65316*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65319*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65355
/*65333*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65335*/     OPC_EmitConvertToTarget, 2,
/*65337*/     OPC_EmitInteger, MVT::i32, 14, 
/*65340*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65343*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->65379
/*65357*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65359*/     OPC_EmitConvertToTarget, 2,
/*65361*/     OPC_EmitInteger, MVT::i32, 14, 
/*65364*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65367*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2f32,// ->65403
/*65381*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65383*/     OPC_EmitConvertToTarget, 2,
/*65385*/     OPC_EmitInteger, MVT::i32, 14, 
/*65388*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65391*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTdf), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTdf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4f32,// ->65427
/*65405*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65407*/     OPC_EmitConvertToTarget, 2,
/*65409*/     OPC_EmitInteger, MVT::i32, 14, 
/*65412*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65415*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTqf), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTqf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::TRAP),// ->65454
/*65431*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*65432*/   OPC_Scope, 9, /*->65443*/ // 2 children in Scope
/*65434*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*65436*/     OPC_EmitMergeInputChains1_0,
/*65437*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*65443*/   /*Scope*/ 9, /*->65453*/
/*65444*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*65446*/     OPC_EmitMergeInputChains1_0,
/*65447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*65453*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50,  TARGET_VAL(ARMISD::RET_FLAG),// ->65507
/*65457*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*65458*/   OPC_CaptureGlueInput,
/*65459*/   OPC_Scope, 17, /*->65478*/ // 3 children in Scope
/*65461*/     OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*65463*/     OPC_EmitMergeInputChains1_0,
/*65464*/     OPC_EmitInteger, MVT::i32, 14, 
/*65467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65470*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*65478*/   /*Scope*/ 17, /*->65496*/
/*65479*/     OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*65481*/     OPC_EmitMergeInputChains1_0,
/*65482*/     OPC_EmitInteger, MVT::i32, 14, 
/*65485*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65488*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*65496*/   /*Scope*/ 9, /*->65506*/
/*65497*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*65499*/     OPC_EmitMergeInputChains1_0,
/*65500*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*65506*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39,  TARGET_VAL(ISD::BRIND),// ->65549
/*65510*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*65511*/   OPC_RecordChild1, // #1 = $dst
/*65512*/   OPC_CheckChild1Type, MVT::i32,
/*65514*/   OPC_Scope, 10, /*->65526*/ // 3 children in Scope
/*65516*/     OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*65518*/     OPC_EmitMergeInputChains1_0,
/*65519*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*65526*/   /*Scope*/ 10, /*->65537*/
/*65527*/     OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*65529*/     OPC_EmitMergeInputChains1_0,
/*65530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*65537*/   /*Scope*/ 10, /*->65548*/
/*65538*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*65540*/     OPC_EmitMergeInputChains1_0,
/*65541*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*65548*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 79,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->65631
/*65552*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*65553*/   OPC_CaptureGlueInput,
/*65554*/   OPC_RecordChild1, // #1 = $func
/*65555*/   OPC_CheckChild1Type, MVT::i32,
/*65557*/   OPC_Scope, 11, /*->65570*/ // 6 children in Scope
/*65559*/     OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*65561*/     OPC_EmitMergeInputChains1_0,
/*65562*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*65570*/   /*Scope*/ 11, /*->65582*/
/*65571*/     OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*65573*/     OPC_EmitMergeInputChains1_0,
/*65574*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*65582*/   /*Scope*/ 11, /*->65594*/
/*65583*/     OPC_CheckPatternPredicate, 52, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*65585*/     OPC_EmitMergeInputChains1_0,
/*65586*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BXr9_CALL:i32 tGPR:i32:$func)
/*65594*/   /*Scope*/ 11, /*->65606*/
/*65595*/     OPC_CheckPatternPredicate, 53, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*65597*/     OPC_EmitMergeInputChains1_0,
/*65598*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRXr9_CALL:i32 tGPR:i32:$func)
/*65606*/   /*Scope*/ 11, /*->65618*/
/*65607*/     OPC_CheckPatternPredicate, 54, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin())
/*65609*/     OPC_EmitMergeInputChains1_0,
/*65610*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBX:i32 tGPR:i32:$func)
/*65618*/   /*Scope*/ 11, /*->65630*/
/*65619*/     OPC_CheckPatternPredicate, 55, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin())
/*65621*/     OPC_EmitMergeInputChains1_0,
/*65622*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBXr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBXr9:i32 tGPR:i32:$func)
/*65630*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::BR),// ->65677
/*65634*/   OPC_RecordNode,   // #0 = 'br' chained node
/*65635*/   OPC_RecordChild1, // #1 = $target
/*65636*/   OPC_MoveChild, 1,
/*65638*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*65641*/   OPC_MoveParent,
/*65642*/   OPC_Scope, 10, /*->65654*/ // 3 children in Scope
/*65644*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*65646*/     OPC_EmitMergeInputChains1_0,
/*65647*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*65654*/   /*Scope*/ 10, /*->65665*/
/*65655*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*65657*/     OPC_EmitMergeInputChains1_0,
/*65658*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*65665*/   /*Scope*/ 10, /*->65676*/
/*65666*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*65668*/     OPC_EmitMergeInputChains1_0,
/*65669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*65676*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 14,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->65694
/*65680*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*65681*/   OPC_RecordChild1, // #1 = $zero
/*65682*/   OPC_CheckChild1Type, MVT::i32,
/*65684*/   OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*65686*/   OPC_EmitMergeInputChains1_0,
/*65687*/   OPC_MorphNodeTo, TARGET_VAL(ARM::DMB_MCR), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (DMB_MCR GPR:i32:$zero)
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->65732
/*65697*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*65698*/   OPC_RecordChild1, // #1 = $src
/*65699*/   OPC_CheckChild1Type, MVT::i32,
/*65701*/   OPC_RecordChild2, // #2 = $scratch
/*65702*/   OPC_CheckChild2Type, MVT::i32,
/*65704*/   OPC_Scope, 12, /*->65718*/ // 2 children in Scope
/*65706*/     OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*65708*/     OPC_EmitMergeInputChains1_0,
/*65709*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*65718*/   /*Scope*/ 12, /*->65731*/
/*65719*/     OPC_CheckPatternPredicate, 33, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*65721*/     OPC_EmitMergeInputChains1_0,
/*65722*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*65731*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 14,  TARGET_VAL(ARMISD::EH_SJLJ_DISPATCHSETUP),// ->65749
/*65735*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_dispatchsetup' chained node
/*65736*/   OPC_RecordChild1, // #1 = $src
/*65737*/   OPC_CheckChild1Type, MVT::i32,
/*65739*/   OPC_CheckPatternPredicate, 30, // (Subtarget->isTargetDarwin())
/*65741*/   OPC_EmitMergeInputChains1_0,
/*65742*/   OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_dispatchsetup), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (ARMeh_sjlj_dispatchsetup GPR:i32:$src) - Complexity = 3
            // Dst: (Int_eh_sjlj_dispatchsetup GPR:i32:$src)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->65799
/*65752*/   OPC_RecordChild0, // #0 = $Dd
/*65753*/   OPC_Scope, 21, /*->65776*/ // 2 children in Scope
/*65755*/     OPC_CheckChild0Type, MVT::f64,
/*65757*/     OPC_RecordChild1, // #1 = $Dm
/*65758*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65760*/     OPC_EmitInteger, MVT::i32, 14, 
/*65763*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65766*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*65776*/   /*Scope*/ 21, /*->65798*/
/*65777*/     OPC_CheckChild0Type, MVT::f32,
/*65779*/     OPC_RecordChild1, // #1 = $Sm
/*65780*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65782*/     OPC_EmitInteger, MVT::i32, 14, 
/*65785*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65788*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*65798*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->65845
/*65802*/   OPC_RecordChild0, // #0 = $Dd
/*65803*/   OPC_Scope, 19, /*->65824*/ // 2 children in Scope
/*65805*/     OPC_CheckChild0Type, MVT::f64,
/*65807*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65809*/     OPC_EmitInteger, MVT::i32, 14, 
/*65812*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65815*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*65824*/   /*Scope*/ 19, /*->65844*/
/*65825*/     OPC_CheckChild0Type, MVT::f32,
/*65827*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65829*/     OPC_EmitInteger, MVT::i32, 14, 
/*65832*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65835*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*65844*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->65866
/*65848*/   OPC_CaptureGlueInput,
/*65849*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65851*/   OPC_EmitInteger, MVT::i32, 14, 
/*65854*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65857*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->66069
/*65870*/   OPC_RecordChild0, // #0 = $Vn
/*65871*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->65896
/*65874*/     OPC_CheckChild0Type, MVT::v8i8,
/*65876*/     OPC_RecordChild1, // #1 = $Vm
/*65877*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65879*/     OPC_EmitInteger, MVT::i32, 14, 
/*65882*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65885*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65920
/*65898*/     OPC_CheckChild0Type, MVT::v4i16,
/*65900*/     OPC_RecordChild1, // #1 = $Vm
/*65901*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65903*/     OPC_EmitInteger, MVT::i32, 14, 
/*65906*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65909*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->65970
/*65922*/     OPC_Scope, 22, /*->65946*/ // 2 children in Scope
/*65924*/       OPC_CheckChild0Type, MVT::v2i32,
/*65926*/       OPC_RecordChild1, // #1 = $Vm
/*65927*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65929*/       OPC_EmitInteger, MVT::i32, 14, 
/*65932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*65946*/     /*Scope*/ 22, /*->65969*/
/*65947*/       OPC_CheckChild0Type, MVT::v2f32,
/*65949*/       OPC_RecordChild1, // #1 = $Vm
/*65950*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65952*/       OPC_EmitInteger, MVT::i32, 14, 
/*65955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65969*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->65994
/*65972*/     OPC_CheckChild0Type, MVT::v16i8,
/*65974*/     OPC_RecordChild1, // #1 = $Vm
/*65975*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*65977*/     OPC_EmitInteger, MVT::i32, 14, 
/*65980*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65983*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66018
/*65996*/     OPC_CheckChild0Type, MVT::v8i16,
/*65998*/     OPC_RecordChild1, // #1 = $Vm
/*65999*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66001*/     OPC_EmitInteger, MVT::i32, 14, 
/*66004*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66007*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66068
/*66020*/     OPC_Scope, 22, /*->66044*/ // 2 children in Scope
/*66022*/       OPC_CheckChild0Type, MVT::v4i32,
/*66024*/       OPC_RecordChild1, // #1 = $Vm
/*66025*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66027*/       OPC_EmitInteger, MVT::i32, 14, 
/*66030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66044*/     /*Scope*/ 22, /*->66067*/
/*66045*/       OPC_CheckChild0Type, MVT::v4f32,
/*66047*/       OPC_RecordChild1, // #1 = $Vm
/*66048*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66050*/       OPC_EmitInteger, MVT::i32, 14, 
/*66053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66067*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->66256
/*66073*/   OPC_RecordChild0, // #0 = $Vm
/*66074*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66097
/*66077*/     OPC_CheckChild0Type, MVT::v8i8,
/*66079*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66081*/     OPC_EmitInteger, MVT::i32, 14, 
/*66084*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66087*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66119
/*66099*/     OPC_CheckChild0Type, MVT::v4i16,
/*66101*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66103*/     OPC_EmitInteger, MVT::i32, 14, 
/*66106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66165
/*66121*/     OPC_Scope, 20, /*->66143*/ // 2 children in Scope
/*66123*/       OPC_CheckChild0Type, MVT::v2i32,
/*66125*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66127*/       OPC_EmitInteger, MVT::i32, 14, 
/*66130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*66143*/     /*Scope*/ 20, /*->66164*/
/*66144*/       OPC_CheckChild0Type, MVT::v2f32,
/*66146*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66148*/       OPC_EmitInteger, MVT::i32, 14, 
/*66151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*66164*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66187
/*66167*/     OPC_CheckChild0Type, MVT::v16i8,
/*66169*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66171*/     OPC_EmitInteger, MVT::i32, 14, 
/*66174*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66177*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66209
/*66189*/     OPC_CheckChild0Type, MVT::v8i16,
/*66191*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66193*/     OPC_EmitInteger, MVT::i32, 14, 
/*66196*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66199*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66255
/*66211*/     OPC_Scope, 20, /*->66233*/ // 2 children in Scope
/*66213*/       OPC_CheckChild0Type, MVT::v4i32,
/*66215*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66217*/       OPC_EmitInteger, MVT::i32, 14, 
/*66220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*66233*/     /*Scope*/ 20, /*->66254*/
/*66234*/       OPC_CheckChild0Type, MVT::v4f32,
/*66236*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66238*/       OPC_EmitInteger, MVT::i32, 14, 
/*66241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*66254*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->66459
/*66260*/   OPC_RecordChild0, // #0 = $Vn
/*66261*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66286
/*66264*/     OPC_CheckChild0Type, MVT::v8i8,
/*66266*/     OPC_RecordChild1, // #1 = $Vm
/*66267*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66269*/     OPC_EmitInteger, MVT::i32, 14, 
/*66272*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66275*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66310
/*66288*/     OPC_CheckChild0Type, MVT::v4i16,
/*66290*/     OPC_RecordChild1, // #1 = $Vm
/*66291*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66293*/     OPC_EmitInteger, MVT::i32, 14, 
/*66296*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66299*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->66360
/*66312*/     OPC_Scope, 22, /*->66336*/ // 2 children in Scope
/*66314*/       OPC_CheckChild0Type, MVT::v2i32,
/*66316*/       OPC_RecordChild1, // #1 = $Vm
/*66317*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66319*/       OPC_EmitInteger, MVT::i32, 14, 
/*66322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66336*/     /*Scope*/ 22, /*->66359*/
/*66337*/       OPC_CheckChild0Type, MVT::v2f32,
/*66339*/       OPC_RecordChild1, // #1 = $Vm
/*66340*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66342*/       OPC_EmitInteger, MVT::i32, 14, 
/*66345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66359*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->66384
/*66362*/     OPC_CheckChild0Type, MVT::v16i8,
/*66364*/     OPC_RecordChild1, // #1 = $Vm
/*66365*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66367*/     OPC_EmitInteger, MVT::i32, 14, 
/*66370*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66373*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66408
/*66386*/     OPC_CheckChild0Type, MVT::v8i16,
/*66388*/     OPC_RecordChild1, // #1 = $Vm
/*66389*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66391*/     OPC_EmitInteger, MVT::i32, 14, 
/*66394*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66397*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66458
/*66410*/     OPC_Scope, 22, /*->66434*/ // 2 children in Scope
/*66412*/       OPC_CheckChild0Type, MVT::v4i32,
/*66414*/       OPC_RecordChild1, // #1 = $Vm
/*66415*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66417*/       OPC_EmitInteger, MVT::i32, 14, 
/*66420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66434*/     /*Scope*/ 22, /*->66457*/
/*66435*/       OPC_CheckChild0Type, MVT::v4f32,
/*66437*/       OPC_RecordChild1, // #1 = $Vm
/*66438*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66440*/       OPC_EmitInteger, MVT::i32, 14, 
/*66443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66446*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66457*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->66610
/*66463*/   OPC_RecordChild0, // #0 = $Vn
/*66464*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66489
/*66467*/     OPC_CheckChild0Type, MVT::v8i8,
/*66469*/     OPC_RecordChild1, // #1 = $Vm
/*66470*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66472*/     OPC_EmitInteger, MVT::i32, 14, 
/*66475*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66478*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66513
/*66491*/     OPC_CheckChild0Type, MVT::v4i16,
/*66493*/     OPC_RecordChild1, // #1 = $Vm
/*66494*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66496*/     OPC_EmitInteger, MVT::i32, 14, 
/*66499*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66502*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->66537
/*66515*/     OPC_CheckChild0Type, MVT::v2i32,
/*66517*/     OPC_RecordChild1, // #1 = $Vm
/*66518*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66520*/     OPC_EmitInteger, MVT::i32, 14, 
/*66523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->66561
/*66539*/     OPC_CheckChild0Type, MVT::v16i8,
/*66541*/     OPC_RecordChild1, // #1 = $Vm
/*66542*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66544*/     OPC_EmitInteger, MVT::i32, 14, 
/*66547*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66550*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66585
/*66563*/     OPC_CheckChild0Type, MVT::v8i16,
/*66565*/     OPC_RecordChild1, // #1 = $Vm
/*66566*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66568*/     OPC_EmitInteger, MVT::i32, 14, 
/*66571*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66574*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->66609
/*66587*/     OPC_CheckChild0Type, MVT::v4i32,
/*66589*/     OPC_RecordChild1, // #1 = $Vm
/*66590*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66592*/     OPC_EmitInteger, MVT::i32, 14, 
/*66595*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66598*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->66797
/*66614*/   OPC_RecordChild0, // #0 = $Vm
/*66615*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66638
/*66618*/     OPC_CheckChild0Type, MVT::v8i8,
/*66620*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66622*/     OPC_EmitInteger, MVT::i32, 14, 
/*66625*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66628*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66660
/*66640*/     OPC_CheckChild0Type, MVT::v4i16,
/*66642*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66644*/     OPC_EmitInteger, MVT::i32, 14, 
/*66647*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66650*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66706
/*66662*/     OPC_Scope, 20, /*->66684*/ // 2 children in Scope
/*66664*/       OPC_CheckChild0Type, MVT::v2i32,
/*66666*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66668*/       OPC_EmitInteger, MVT::i32, 14, 
/*66671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66674*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*66684*/     /*Scope*/ 20, /*->66705*/
/*66685*/       OPC_CheckChild0Type, MVT::v2f32,
/*66687*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66689*/       OPC_EmitInteger, MVT::i32, 14, 
/*66692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66695*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*66705*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66728
/*66708*/     OPC_CheckChild0Type, MVT::v16i8,
/*66710*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66712*/     OPC_EmitInteger, MVT::i32, 14, 
/*66715*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66718*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66750
/*66730*/     OPC_CheckChild0Type, MVT::v8i16,
/*66732*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66734*/     OPC_EmitInteger, MVT::i32, 14, 
/*66737*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66740*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66796
/*66752*/     OPC_Scope, 20, /*->66774*/ // 2 children in Scope
/*66754*/       OPC_CheckChild0Type, MVT::v4i32,
/*66756*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66758*/       OPC_EmitInteger, MVT::i32, 14, 
/*66761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*66774*/     /*Scope*/ 20, /*->66795*/
/*66775*/       OPC_CheckChild0Type, MVT::v4f32,
/*66777*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66779*/       OPC_EmitInteger, MVT::i32, 14, 
/*66782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*66795*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->66984
/*66801*/   OPC_RecordChild0, // #0 = $Vm
/*66802*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66825
/*66805*/     OPC_CheckChild0Type, MVT::v8i8,
/*66807*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66809*/     OPC_EmitInteger, MVT::i32, 14, 
/*66812*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66815*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66847
/*66827*/     OPC_CheckChild0Type, MVT::v4i16,
/*66829*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66831*/     OPC_EmitInteger, MVT::i32, 14, 
/*66834*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66837*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66893
/*66849*/     OPC_Scope, 20, /*->66871*/ // 2 children in Scope
/*66851*/       OPC_CheckChild0Type, MVT::v2i32,
/*66853*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66855*/       OPC_EmitInteger, MVT::i32, 14, 
/*66858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66861*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*66871*/     /*Scope*/ 20, /*->66892*/
/*66872*/       OPC_CheckChild0Type, MVT::v2f32,
/*66874*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66876*/       OPC_EmitInteger, MVT::i32, 14, 
/*66879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*66892*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66915
/*66895*/     OPC_CheckChild0Type, MVT::v16i8,
/*66897*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66899*/     OPC_EmitInteger, MVT::i32, 14, 
/*66902*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66905*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66937
/*66917*/     OPC_CheckChild0Type, MVT::v8i16,
/*66919*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66921*/     OPC_EmitInteger, MVT::i32, 14, 
/*66924*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66983
/*66939*/     OPC_Scope, 20, /*->66961*/ // 2 children in Scope
/*66941*/       OPC_CheckChild0Type, MVT::v4i32,
/*66943*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66945*/       OPC_EmitInteger, MVT::i32, 14, 
/*66948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*66961*/     /*Scope*/ 20, /*->66982*/
/*66962*/       OPC_CheckChild0Type, MVT::v4f32,
/*66964*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66966*/       OPC_EmitInteger, MVT::i32, 14, 
/*66969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*66982*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->67187
/*66988*/   OPC_RecordChild0, // #0 = $Vn
/*66989*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67014
/*66992*/     OPC_CheckChild0Type, MVT::v8i8,
/*66994*/     OPC_RecordChild1, // #1 = $Vm
/*66995*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66997*/     OPC_EmitInteger, MVT::i32, 14, 
/*67000*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67003*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67038
/*67016*/     OPC_CheckChild0Type, MVT::v4i16,
/*67018*/     OPC_RecordChild1, // #1 = $Vm
/*67019*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67021*/     OPC_EmitInteger, MVT::i32, 14, 
/*67024*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67027*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->67088
/*67040*/     OPC_Scope, 22, /*->67064*/ // 2 children in Scope
/*67042*/       OPC_CheckChild0Type, MVT::v2i32,
/*67044*/       OPC_RecordChild1, // #1 = $Vm
/*67045*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67047*/       OPC_EmitInteger, MVT::i32, 14, 
/*67050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67053*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*67064*/     /*Scope*/ 22, /*->67087*/
/*67065*/       OPC_CheckChild0Type, MVT::v2f32,
/*67067*/       OPC_RecordChild1, // #1 = $Vm
/*67068*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67070*/       OPC_EmitInteger, MVT::i32, 14, 
/*67073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67087*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->67112
/*67090*/     OPC_CheckChild0Type, MVT::v16i8,
/*67092*/     OPC_RecordChild1, // #1 = $Vm
/*67093*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67095*/     OPC_EmitInteger, MVT::i32, 14, 
/*67098*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67101*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67136
/*67114*/     OPC_CheckChild0Type, MVT::v8i16,
/*67116*/     OPC_RecordChild1, // #1 = $Vm
/*67117*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67119*/     OPC_EmitInteger, MVT::i32, 14, 
/*67122*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67125*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->67186
/*67138*/     OPC_Scope, 22, /*->67162*/ // 2 children in Scope
/*67140*/       OPC_CheckChild0Type, MVT::v4i32,
/*67142*/       OPC_RecordChild1, // #1 = $Vm
/*67143*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67145*/       OPC_EmitInteger, MVT::i32, 14, 
/*67148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*67162*/     /*Scope*/ 22, /*->67185*/
/*67163*/       OPC_CheckChild0Type, MVT::v4f32,
/*67165*/       OPC_RecordChild1, // #1 = $Vm
/*67166*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67168*/       OPC_EmitInteger, MVT::i32, 14, 
/*67171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67185*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->67338
/*67191*/   OPC_RecordChild0, // #0 = $Vn
/*67192*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67217
/*67195*/     OPC_CheckChild0Type, MVT::v8i8,
/*67197*/     OPC_RecordChild1, // #1 = $Vm
/*67198*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67200*/     OPC_EmitInteger, MVT::i32, 14, 
/*67203*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67206*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67241
/*67219*/     OPC_CheckChild0Type, MVT::v4i16,
/*67221*/     OPC_RecordChild1, // #1 = $Vm
/*67222*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67224*/     OPC_EmitInteger, MVT::i32, 14, 
/*67227*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67230*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67265
/*67243*/     OPC_CheckChild0Type, MVT::v2i32,
/*67245*/     OPC_RecordChild1, // #1 = $Vm
/*67246*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67248*/     OPC_EmitInteger, MVT::i32, 14, 
/*67251*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67254*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67289
/*67267*/     OPC_CheckChild0Type, MVT::v16i8,
/*67269*/     OPC_RecordChild1, // #1 = $Vm
/*67270*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67272*/     OPC_EmitInteger, MVT::i32, 14, 
/*67275*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67278*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67313
/*67291*/     OPC_CheckChild0Type, MVT::v8i16,
/*67293*/     OPC_RecordChild1, // #1 = $Vm
/*67294*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67296*/     OPC_EmitInteger, MVT::i32, 14, 
/*67299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67302*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67337
/*67315*/     OPC_CheckChild0Type, MVT::v4i32,
/*67317*/     OPC_RecordChild1, // #1 = $Vm
/*67318*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67320*/     OPC_EmitInteger, MVT::i32, 14, 
/*67323*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67326*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->67525
/*67342*/   OPC_RecordChild0, // #0 = $Vm
/*67343*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67366
/*67346*/     OPC_CheckChild0Type, MVT::v8i8,
/*67348*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67350*/     OPC_EmitInteger, MVT::i32, 14, 
/*67353*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67356*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67388
/*67368*/     OPC_CheckChild0Type, MVT::v4i16,
/*67370*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67372*/     OPC_EmitInteger, MVT::i32, 14, 
/*67375*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67434
/*67390*/     OPC_Scope, 20, /*->67412*/ // 2 children in Scope
/*67392*/       OPC_CheckChild0Type, MVT::v2i32,
/*67394*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67396*/       OPC_EmitInteger, MVT::i32, 14, 
/*67399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67412*/     /*Scope*/ 20, /*->67433*/
/*67413*/       OPC_CheckChild0Type, MVT::v2f32,
/*67415*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67417*/       OPC_EmitInteger, MVT::i32, 14, 
/*67420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67433*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67456
/*67436*/     OPC_CheckChild0Type, MVT::v16i8,
/*67438*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67440*/     OPC_EmitInteger, MVT::i32, 14, 
/*67443*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67446*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67478
/*67458*/     OPC_CheckChild0Type, MVT::v8i16,
/*67460*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67462*/     OPC_EmitInteger, MVT::i32, 14, 
/*67465*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67524
/*67480*/     OPC_Scope, 20, /*->67502*/ // 2 children in Scope
/*67482*/       OPC_CheckChild0Type, MVT::v4i32,
/*67484*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67486*/       OPC_EmitInteger, MVT::i32, 14, 
/*67489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67502*/     /*Scope*/ 20, /*->67523*/
/*67503*/       OPC_CheckChild0Type, MVT::v4f32,
/*67505*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67507*/       OPC_EmitInteger, MVT::i32, 14, 
/*67510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67523*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->67712
/*67529*/   OPC_RecordChild0, // #0 = $Vm
/*67530*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67553
/*67533*/     OPC_CheckChild0Type, MVT::v8i8,
/*67535*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67537*/     OPC_EmitInteger, MVT::i32, 14, 
/*67540*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67543*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67575
/*67555*/     OPC_CheckChild0Type, MVT::v4i16,
/*67557*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67559*/     OPC_EmitInteger, MVT::i32, 14, 
/*67562*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67565*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67621
/*67577*/     OPC_Scope, 20, /*->67599*/ // 2 children in Scope
/*67579*/       OPC_CheckChild0Type, MVT::v2i32,
/*67581*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67583*/       OPC_EmitInteger, MVT::i32, 14, 
/*67586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67589*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67599*/     /*Scope*/ 20, /*->67620*/
/*67600*/       OPC_CheckChild0Type, MVT::v2f32,
/*67602*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67604*/       OPC_EmitInteger, MVT::i32, 14, 
/*67607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67620*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67643
/*67623*/     OPC_CheckChild0Type, MVT::v16i8,
/*67625*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67627*/     OPC_EmitInteger, MVT::i32, 14, 
/*67630*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67633*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67665
/*67645*/     OPC_CheckChild0Type, MVT::v8i16,
/*67647*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67649*/     OPC_EmitInteger, MVT::i32, 14, 
/*67652*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67655*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67711
/*67667*/     OPC_Scope, 20, /*->67689*/ // 2 children in Scope
/*67669*/       OPC_CheckChild0Type, MVT::v4i32,
/*67671*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67673*/       OPC_EmitInteger, MVT::i32, 14, 
/*67676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67689*/     /*Scope*/ 20, /*->67710*/
/*67690*/       OPC_CheckChild0Type, MVT::v4f32,
/*67692*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67694*/       OPC_EmitInteger, MVT::i32, 14, 
/*67697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67710*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->67863
/*67716*/   OPC_RecordChild0, // #0 = $Vn
/*67717*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67742
/*67720*/     OPC_CheckChild0Type, MVT::v8i8,
/*67722*/     OPC_RecordChild1, // #1 = $Vm
/*67723*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67725*/     OPC_EmitInteger, MVT::i32, 14, 
/*67728*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67731*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67766
/*67744*/     OPC_CheckChild0Type, MVT::v4i16,
/*67746*/     OPC_RecordChild1, // #1 = $Vm
/*67747*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67749*/     OPC_EmitInteger, MVT::i32, 14, 
/*67752*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67755*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67790
/*67768*/     OPC_CheckChild0Type, MVT::v2i32,
/*67770*/     OPC_RecordChild1, // #1 = $Vm
/*67771*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67773*/     OPC_EmitInteger, MVT::i32, 14, 
/*67776*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67779*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67814
/*67792*/     OPC_CheckChild0Type, MVT::v16i8,
/*67794*/     OPC_RecordChild1, // #1 = $Vm
/*67795*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67797*/     OPC_EmitInteger, MVT::i32, 14, 
/*67800*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67838
/*67816*/     OPC_CheckChild0Type, MVT::v8i16,
/*67818*/     OPC_RecordChild1, // #1 = $Vm
/*67819*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67821*/     OPC_EmitInteger, MVT::i32, 14, 
/*67824*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67827*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67862
/*67840*/     OPC_CheckChild0Type, MVT::v4i32,
/*67842*/     OPC_RecordChild1, // #1 = $Vm
/*67843*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67845*/     OPC_EmitInteger, MVT::i32, 14, 
/*67848*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67851*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->67935
/*67866*/   OPC_RecordChild0, // #0 = $Vm
/*67867*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->67890
/*67870*/     OPC_CheckChild0Type, MVT::v8i16,
/*67872*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67874*/     OPC_EmitInteger, MVT::i32, 14, 
/*67877*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67880*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67912
/*67892*/     OPC_CheckChild0Type, MVT::v4i32,
/*67894*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67896*/     OPC_EmitInteger, MVT::i32, 14, 
/*67899*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67902*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->67934
/*67914*/     OPC_CheckChild0Type, MVT::v2i64,
/*67916*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67918*/     OPC_EmitInteger, MVT::i32, 14, 
/*67921*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->68007
/*67938*/   OPC_RecordChild0, // #0 = $Vm
/*67939*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->67962
/*67942*/     OPC_CheckChild0Type, MVT::v8i8,
/*67944*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67946*/     OPC_EmitInteger, MVT::i32, 14, 
/*67949*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67952*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->67984
/*67964*/     OPC_CheckChild0Type, MVT::v4i16,
/*67966*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67968*/     OPC_EmitInteger, MVT::i32, 14, 
/*67971*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67974*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->68006
/*67986*/     OPC_CheckChild0Type, MVT::v2i32,
/*67988*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*67990*/     OPC_EmitInteger, MVT::i32, 14, 
/*67993*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67996*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->68057
/*68010*/   OPC_RecordChild0, // #0 = $Vm
/*68011*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68034
/*68014*/     OPC_CheckChild0Type, MVT::v2f32,
/*68016*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68018*/     OPC_EmitInteger, MVT::i32, 14, 
/*68021*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68024*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68056
/*68036*/     OPC_CheckChild0Type, MVT::v4f32,
/*68038*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68040*/     OPC_EmitInteger, MVT::i32, 14, 
/*68043*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68046*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->68107
/*68060*/   OPC_RecordChild0, // #0 = $Vm
/*68061*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68084
/*68064*/     OPC_CheckChild0Type, MVT::v2f32,
/*68066*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68068*/     OPC_EmitInteger, MVT::i32, 14, 
/*68071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68106
/*68086*/     OPC_CheckChild0Type, MVT::v4f32,
/*68088*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68090*/     OPC_EmitInteger, MVT::i32, 14, 
/*68093*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68096*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 35|128,1/*163*/,  TARGET_VAL(ARMISD::VREV64),// ->68274
/*68111*/   OPC_RecordChild0, // #0 = $Vm
/*68112*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->68133
/*68115*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68117*/     OPC_EmitInteger, MVT::i32, 14, 
/*68120*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68123*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68153
/*68135*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68137*/     OPC_EmitInteger, MVT::i32, 14, 
/*68140*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68143*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->68173
/*68155*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68157*/     OPC_EmitInteger, MVT::i32, 14, 
/*68160*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68163*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68193
/*68175*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68177*/     OPC_EmitInteger, MVT::i32, 14, 
/*68180*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68183*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68213
/*68195*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68197*/     OPC_EmitInteger, MVT::i32, 14, 
/*68200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68233
/*68215*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68217*/     OPC_EmitInteger, MVT::i32, 14, 
/*68220*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68223*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 18,  MVT::v2f32,// ->68253
/*68235*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68237*/     OPC_EmitInteger, MVT::i32, 14, 
/*68240*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68243*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64df), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64df:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 18,  MVT::v4f32,// ->68273
/*68255*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68257*/     OPC_EmitInteger, MVT::i32, 14, 
/*68260*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68263*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64qf), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64qf:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->68360
/*68277*/   OPC_RecordChild0, // #0 = $Vm
/*68278*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->68299
/*68281*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68283*/     OPC_EmitInteger, MVT::i32, 14, 
/*68286*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68289*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68319
/*68301*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68303*/     OPC_EmitInteger, MVT::i32, 14, 
/*68306*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68309*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68339
/*68321*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68323*/     OPC_EmitInteger, MVT::i32, 14, 
/*68326*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68329*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68359
/*68341*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68343*/     OPC_EmitInteger, MVT::i32, 14, 
/*68346*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68349*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->68406
/*68363*/   OPC_RecordChild0, // #0 = $Vm
/*68364*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->68385
/*68367*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68369*/     OPC_EmitInteger, MVT::i32, 14, 
/*68372*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68375*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68405
/*68387*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68389*/     OPC_EmitInteger, MVT::i32, 14, 
/*68392*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68395*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->68733
/*68410*/   OPC_RecordChild0, // #0 = $src
/*68411*/   OPC_Scope, 116|128,1/*244*/, /*->68658*/ // 3 children in Scope
/*68414*/     OPC_CheckChild0Type, MVT::i32,
/*68416*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->68447
/*68419*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1 
/*68426*/       OPC_EmitInteger, MVT::i32, 0, 
/*68429*/       OPC_EmitInteger, MVT::i32, 14, 
/*68432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->68477
/*68449*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1 
/*68456*/       OPC_EmitInteger, MVT::i32, 0, 
/*68459*/       OPC_EmitInteger, MVT::i32, 14, 
/*68462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->68507
/*68479*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1 
/*68486*/       OPC_EmitInteger, MVT::i32, 0, 
/*68489*/       OPC_EmitInteger, MVT::i32, 14, 
/*68492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68495*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->68557
/*68509*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1 
/*68516*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2 
/*68523*/       OPC_EmitInteger, MVT::i32, 0, 
/*68526*/       OPC_EmitInteger, MVT::i32, 14, 
/*68529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68532*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68544*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68547*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->68607
/*68559*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1 
/*68566*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2 
/*68573*/       OPC_EmitInteger, MVT::i32, 0, 
/*68576*/       OPC_EmitInteger, MVT::i32, 14, 
/*68579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68582*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68594*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68597*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->68657
/*68609*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1 
/*68616*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2 
/*68623*/       OPC_EmitInteger, MVT::i32, 0, 
/*68626*/       OPC_EmitInteger, MVT::i32, 14, 
/*68629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68632*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68644*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68647*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*68658*/   /*Scope*/ 48, /*->68707*/
/*68659*/     OPC_CheckChild0Type, MVT::f32,
/*68661*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68684
/*68664*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*68671*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68674*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->68706
/*68686*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1 
/*68693*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68696*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*68707*/   /*Scope*/ 24, /*->68732*/
/*68708*/     OPC_CheckChild0Type, MVT::f64,
/*68710*/     OPC_CheckType, MVT::v2f64,
/*68712*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1 
/*68719*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68722*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*68732*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->68783
/*68736*/   OPC_RecordChild0, // #0 = $Vm
/*68737*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68760
/*68740*/     OPC_CheckChild0Type, MVT::v2i32,
/*68742*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68744*/     OPC_EmitInteger, MVT::i32, 14, 
/*68747*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68750*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->68782
/*68762*/     OPC_CheckChild0Type, MVT::v4i32,
/*68764*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68766*/     OPC_EmitInteger, MVT::i32, 14, 
/*68769*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68772*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->68833
/*68786*/   OPC_RecordChild0, // #0 = $Vm
/*68787*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68810
/*68790*/     OPC_CheckChild0Type, MVT::v2i32,
/*68792*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68794*/     OPC_EmitInteger, MVT::i32, 14, 
/*68797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68800*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->68832
/*68812*/     OPC_CheckChild0Type, MVT::v4i32,
/*68814*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68816*/     OPC_EmitInteger, MVT::i32, 14, 
/*68819*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68822*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 68835 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 551
  // #OPC_RecordNode                     = 43
  // #OPC_RecordChild                    = 1849
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 11
  // #OPC_MoveChild                      = 2034
  // #OPC_MoveParent                     = 2708
  // #OPC_CheckSame                      = 228
  // #OPC_CheckPatternPredicate          = 1805
  // #OPC_CheckPredicate                 = 521
  // #OPC_CheckOpcode                    = 1108
  // #OPC_SwitchOpcode                   = 47
  // #OPC_CheckType                      = 1181
  // #OPC_SwitchType                     = 195
  // #OPC_CheckChildType                 = 1134
  // #OPC_CheckInteger                   = 498
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 52
  // #OPC_CheckComplexPat                = 236
  // #OPC_CheckAndImm                    = 286
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 4
  // #OPC_EmitInteger                    = 1872
  // #OPC_EmitStringInteger              = 90
  // #OPC_EmitRegister                   = 2015
  // #OPC_EmitConvertToTarget            = 601
  // #OPC_EmitMergeInputChains           = 265
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 193
  // #OPC_EmitNodeXForm                  = 148
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 68
  // #OPC_MorphNodeTo                    = 1963

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 1: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->isThumb2());
  case 3: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 4: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 5: return (!Subtarget->isThumb());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (Subtarget->hasNEON());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 11: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 14: return (Subtarget->hasVFP2());
  case 15: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 16: return (Subtarget->isThumb());
  case 17: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 18: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 19: return (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 20: return (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 21: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 22: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 23: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 24: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 25: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 26: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 27: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 28: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 29: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 30: return (Subtarget->isTargetDarwin());
  case 31: return (!Subtarget->isTargetDarwin());
  case 32: return (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 33: return (Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 34: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 35: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 36: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 37: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 38: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 39: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 40: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 41: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 42: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx());
  case 43: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx());
  case 44: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 45: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 46: return (!HonorSignDependentRoundingFPMath());
  case 47: return (Subtarget->hasVFP3());
  case 48: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 49: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 51: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 52: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 53: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 54: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin());
  case 55: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin());
  }
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: { // Predicate_lsl_amt
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() < 32);

  }
  case 1: { // Predicate_asr_amt
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() <= 32);

  }
  case 2: { // Predicate_imm1_15
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 1 && (int32_t)N->getZExtValue() < 16;

  }
  case 3: { // Predicate_imm16_31
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 16 && (int32_t)N->getZExtValue() < 32;

  }
  case 4: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 5: { // Predicate_t2_so_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
 return Pred_t2_so_imm(N); 
  }
  case 6: { // Predicate_so_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
 return Pred_so_imm(N); 
  }
  case 7: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 8: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 9: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = (int32_t)N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 10: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 11: { // Predicate_imm0_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(-N->getZExtValue()) < 255;

  }
  case 12: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(-(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 13: { // Predicate_imm0_7
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 8;

  }
  case 14: { // Predicate_imm8_255
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() >= 8 && (uint32_t)N->getZExtValue() < 256;

  }
  case 15: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 16: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 17: { // Predicate_imm0_4095
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 4096;

  }
  case 18: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(-((uint32_t)N->getZExtValue())) != -1;

  }
  case 19: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 20: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 21: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 22: { // Predicate_imm1_31
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 1 && (int32_t)N->getZExtValue() < 32;

  }
  case 23: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 25: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 26: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 27: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 28: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 29: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 30: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 31: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 34: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 36: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 37: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 38: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 40: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 41: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 42: { // Predicate_imm0_255
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 256;

  }
  case 43: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 44: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 45: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 47: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 48: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 50: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 51: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 52: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 53: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_adde_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 55: { // Predicate_adde_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 56: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 57: { // Predicate_sube_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 58: { // Predicate_sube_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 59: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 60: { // Predicate_imm0_65535
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 65536;

  }
  case 61: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 62: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 63: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 64: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 65: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 66: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 67: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 68: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 69: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 70: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 71: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 72: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 73: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 74: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 75: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 76: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 77: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 78: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 79: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 80: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 81: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 82: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 83: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 84: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 85: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 86: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 87: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 88: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 89: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 90: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 91: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf64Imm(N->getValueAPF()) != -1;
    
  }
  case 92: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf32Imm(N->getValueAPF()) != -1;
    
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent, SDValue N,
                         unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: assert(0 && "Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+3);
    return SelectShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 2:
    Result.resize(NextRes+3);
    return SelectShiftShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: assert(0 && "Invalid xform # in table?");
  case 0: {  // lsl_shift_imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Sh = ARM_AM::getSORegOpc(ARM_AM::lsl, N->getZExtValue());
  return CurDAG->getTargetConstant(Sh, MVT::i32);

  }
  case 1: {  // asr_shift_imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Sh = ARM_AM::getSORegOpc(ARM_AM::asr, N->getZExtValue());
  return CurDAG->getTargetConstant(Sh, MVT::i32);

  }
  case 2: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 3: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 4: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 5: {  // so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 6: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 7: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 8: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 9: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 10: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 11: {  // so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  }
}

