{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371455671573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371455671581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 15:54:31 2013 " "Processing started: Mon Jun 17 15:54:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371455671581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371455671581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mse -c mse " "Command: quartus_map --read_settings_files=on --write_settings_files=off mse -c mse" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371455671581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1371455677277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mse.v 1 1 " "Found 1 design units, including 1 entities, in source file mse.v" { { "Info" "ISGN_ENTITY_NAME" "1 mse " "Found entity 1: mse" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371455678018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371455678018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osc.v 2 2 " "Found 2 design units, including 2 entities, in source file osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 osc_altufm_osc_518 " "Found entity 1: osc_altufm_osc_518" {  } { { "osc.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/osc.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371455678305 ""} { "Info" "ISGN_ENTITY_NAME" "2 osc " "Found entity 2: osc" {  } { { "osc.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/osc.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1371455678305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1371455678305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mse " "Elaborating entity \"mse\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1371455678619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mse.v(36) " "Verilog HDL assignment warning at mse.v(36): truncated value with size 32 to match size of target (8)" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1371455678623 "|mse"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mse.v(25) " "Output port \"LED\" at mse.v(25) has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1371455678625 "|mse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osc_altufm_osc_518 osc_altufm_osc_518:osc " "Elaborating entity \"osc_altufm_osc_518\" for hierarchy \"osc_altufm_osc_518:osc\"" {  } { { "mse.v" "osc" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1371455678835 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1371455680820 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port0\[0\] " "Inserted always-enabled tri-state buffer between \"port0\[0\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port0\[1\] " "Inserted always-enabled tri-state buffer between \"port0\[1\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port0\[2\] " "Inserted always-enabled tri-state buffer between \"port0\[2\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port0\[3\] " "Inserted always-enabled tri-state buffer between \"port0\[3\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port0\[4\] " "Inserted always-enabled tri-state buffer between \"port0\[4\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port0\[5\] " "Inserted always-enabled tri-state buffer between \"port0\[5\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port0\[6\] " "Inserted always-enabled tri-state buffer between \"port0\[6\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port0\[7\] " "Inserted always-enabled tri-state buffer between \"port0\[7\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port1\[0\] " "Inserted always-enabled tri-state buffer between \"port1\[0\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port1\[1\] " "Inserted always-enabled tri-state buffer between \"port1\[1\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port1\[2\] " "Inserted always-enabled tri-state buffer between \"port1\[2\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port1\[3\] " "Inserted always-enabled tri-state buffer between \"port1\[3\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port1\[4\] " "Inserted always-enabled tri-state buffer between \"port1\[4\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port1\[5\] " "Inserted always-enabled tri-state buffer between \"port1\[5\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port1\[6\] " "Inserted always-enabled tri-state buffer between \"port1\[6\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port1\[7\] " "Inserted always-enabled tri-state buffer between \"port1\[7\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port2\[0\] " "Inserted always-enabled tri-state buffer between \"port2\[0\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port2\[1\] " "Inserted always-enabled tri-state buffer between \"port2\[1\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port2\[2\] " "Inserted always-enabled tri-state buffer between \"port2\[2\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port2\[3\] " "Inserted always-enabled tri-state buffer between \"port2\[3\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port2\[4\] " "Inserted always-enabled tri-state buffer between \"port2\[4\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port2\[5\] " "Inserted always-enabled tri-state buffer between \"port2\[5\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port2\[6\] " "Inserted always-enabled tri-state buffer between \"port2\[6\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port2\[7\] " "Inserted always-enabled tri-state buffer between \"port2\[7\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port3\[0\] " "Inserted always-enabled tri-state buffer between \"port3\[0\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port3\[1\] " "Inserted always-enabled tri-state buffer between \"port3\[1\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port3\[2\] " "Inserted always-enabled tri-state buffer between \"port3\[2\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port3\[3\] " "Inserted always-enabled tri-state buffer between \"port3\[3\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port3\[4\] " "Inserted always-enabled tri-state buffer between \"port3\[4\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port3\[5\] " "Inserted always-enabled tri-state buffer between \"port3\[5\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port3\[6\] " "Inserted always-enabled tri-state buffer between \"port3\[6\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port3\[7\] " "Inserted always-enabled tri-state buffer between \"port3\[7\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port4\[0\] " "Inserted always-enabled tri-state buffer between \"port4\[0\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port4\[1\] " "Inserted always-enabled tri-state buffer between \"port4\[1\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port4\[2\] " "Inserted always-enabled tri-state buffer between \"port4\[2\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port4\[3\] " "Inserted always-enabled tri-state buffer between \"port4\[3\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port4\[4\] " "Inserted always-enabled tri-state buffer between \"port4\[4\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port4\[5\] " "Inserted always-enabled tri-state buffer between \"port4\[5\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port4\[6\] " "Inserted always-enabled tri-state buffer between \"port4\[6\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port4\[7\] " "Inserted always-enabled tri-state buffer between \"port4\[7\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port5\[0\] " "Inserted always-enabled tri-state buffer between \"port5\[0\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port5\[1\] " "Inserted always-enabled tri-state buffer between \"port5\[1\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port5\[2\] " "Inserted always-enabled tri-state buffer between \"port5\[2\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port5\[3\] " "Inserted always-enabled tri-state buffer between \"port5\[3\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port5\[4\] " "Inserted always-enabled tri-state buffer between \"port5\[4\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port5\[5\] " "Inserted always-enabled tri-state buffer between \"port5\[5\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port5\[6\] " "Inserted always-enabled tri-state buffer between \"port5\[6\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port5\[7\] " "Inserted always-enabled tri-state buffer between \"port5\[7\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port6\[0\] " "Inserted always-enabled tri-state buffer between \"port6\[0\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port6\[1\] " "Inserted always-enabled tri-state buffer between \"port6\[1\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port6\[2\] " "Inserted always-enabled tri-state buffer between \"port6\[2\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port6\[3\] " "Inserted always-enabled tri-state buffer between \"port6\[3\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port6\[4\] " "Inserted always-enabled tri-state buffer between \"port6\[4\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port6\[5\] " "Inserted always-enabled tri-state buffer between \"port6\[5\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port6\[6\] " "Inserted always-enabled tri-state buffer between \"port6\[6\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port6\[7\] " "Inserted always-enabled tri-state buffer between \"port6\[7\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port7\[0\] " "Inserted always-enabled tri-state buffer between \"port7\[0\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port7\[1\] " "Inserted always-enabled tri-state buffer between \"port7\[1\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port7\[2\] " "Inserted always-enabled tri-state buffer between \"port7\[2\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port7\[3\] " "Inserted always-enabled tri-state buffer between \"port7\[3\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port7\[4\] " "Inserted always-enabled tri-state buffer between \"port7\[4\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port7\[5\] " "Inserted always-enabled tri-state buffer between \"port7\[5\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port7\[6\] " "Inserted always-enabled tri-state buffer between \"port7\[6\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port7\[7\] " "Inserted always-enabled tri-state buffer between \"port7\[7\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port8\[0\] " "Inserted always-enabled tri-state buffer between \"port8\[0\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port8\[1\] " "Inserted always-enabled tri-state buffer between \"port8\[1\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port8\[2\] " "Inserted always-enabled tri-state buffer between \"port8\[2\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port8\[3\] " "Inserted always-enabled tri-state buffer between \"port8\[3\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port8\[4\] " "Inserted always-enabled tri-state buffer between \"port8\[4\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port8\[5\] " "Inserted always-enabled tri-state buffer between \"port8\[5\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port8\[6\] " "Inserted always-enabled tri-state buffer between \"port8\[6\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port8\[7\] " "Inserted always-enabled tri-state buffer between \"port8\[7\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port9\[0\] " "Inserted always-enabled tri-state buffer between \"port9\[0\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port9\[1\] " "Inserted always-enabled tri-state buffer between \"port9\[1\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port9\[2\] " "Inserted always-enabled tri-state buffer between \"port9\[2\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port9\[3\] " "Inserted always-enabled tri-state buffer between \"port9\[3\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port9\[4\] " "Inserted always-enabled tri-state buffer between \"port9\[4\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port9\[5\] " "Inserted always-enabled tri-state buffer between \"port9\[5\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port9\[6\] " "Inserted always-enabled tri-state buffer between \"port9\[6\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "port9\[7\] " "Inserted always-enabled tri-state buffer between \"port9\[7\]\" and its non-tri-state driver." {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1371455681273 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1371455681273 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_RESETN " "Bidir \"MSE_RESETN\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 3 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_RSTOUT " "Bidir \"MSE_RSTOUT\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SCLK " "Bidir \"MSE_SCLK\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDI\[0\] " "Bidir \"MSE_SDI\[0\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDI\[1\] " "Bidir \"MSE_SDI\[1\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDI\[2\] " "Bidir \"MSE_SDI\[2\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDI\[3\] " "Bidir \"MSE_SDI\[3\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDI\[4\] " "Bidir \"MSE_SDI\[4\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDI\[5\] " "Bidir \"MSE_SDI\[5\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDI\[6\] " "Bidir \"MSE_SDI\[6\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDO\[0\] " "Bidir \"MSE_SDO\[0\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDO\[1\] " "Bidir \"MSE_SDO\[1\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDO\[2\] " "Bidir \"MSE_SDO\[2\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDO\[3\] " "Bidir \"MSE_SDO\[3\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDO\[4\] " "Bidir \"MSE_SDO\[4\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDO\[5\] " "Bidir \"MSE_SDO\[5\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SDO\[6\] " "Bidir \"MSE_SDO\[6\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SLE\[0\] " "Bidir \"MSE_SLE\[0\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SLE\[1\] " "Bidir \"MSE_SLE\[1\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SLE\[2\] " "Bidir \"MSE_SLE\[2\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SLE\[3\] " "Bidir \"MSE_SLE\[3\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SLE\[4\] " "Bidir \"MSE_SLE\[4\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SLE\[5\] " "Bidir \"MSE_SLE\[5\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SLE\[6\] " "Bidir \"MSE_SLE\[6\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SRDY\[0\] " "Bidir \"MSE_SRDY\[0\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SRDY\[1\] " "Bidir \"MSE_SRDY\[1\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SRDY\[2\] " "Bidir \"MSE_SRDY\[2\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SRDY\[3\] " "Bidir \"MSE_SRDY\[3\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SRDY\[4\] " "Bidir \"MSE_SRDY\[4\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SRDY\[5\] " "Bidir \"MSE_SRDY\[5\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MSE_SRDY\[6\] " "Bidir \"MSE_SRDY\[6\]\" has no driver" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1371455681643 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1371455681643 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "port0\[0\]~synth " "Node \"port0\[0\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port0\[1\]~synth " "Node \"port0\[1\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port0\[2\]~synth " "Node \"port0\[2\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port0\[3\]~synth " "Node \"port0\[3\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port0\[4\]~synth " "Node \"port0\[4\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port0\[5\]~synth " "Node \"port0\[5\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port0\[6\]~synth " "Node \"port0\[6\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port0\[7\]~synth " "Node \"port0\[7\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port1\[0\]~synth " "Node \"port1\[0\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port1\[1\]~synth " "Node \"port1\[1\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port1\[2\]~synth " "Node \"port1\[2\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port1\[3\]~synth " "Node \"port1\[3\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port1\[4\]~synth " "Node \"port1\[4\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port1\[5\]~synth " "Node \"port1\[5\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port1\[6\]~synth " "Node \"port1\[6\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port1\[7\]~synth " "Node \"port1\[7\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port2\[0\]~synth " "Node \"port2\[0\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port2\[1\]~synth " "Node \"port2\[1\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port2\[2\]~synth " "Node \"port2\[2\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port2\[3\]~synth " "Node \"port2\[3\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port2\[4\]~synth " "Node \"port2\[4\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port2\[5\]~synth " "Node \"port2\[5\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port2\[6\]~synth " "Node \"port2\[6\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port2\[7\]~synth " "Node \"port2\[7\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port3\[0\]~synth " "Node \"port3\[0\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port3\[1\]~synth " "Node \"port3\[1\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port3\[2\]~synth " "Node \"port3\[2\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port3\[3\]~synth " "Node \"port3\[3\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port3\[4\]~synth " "Node \"port3\[4\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port3\[5\]~synth " "Node \"port3\[5\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port3\[6\]~synth " "Node \"port3\[6\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port3\[7\]~synth " "Node \"port3\[7\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port4\[0\]~synth " "Node \"port4\[0\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port4\[1\]~synth " "Node \"port4\[1\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port4\[2\]~synth " "Node \"port4\[2\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port4\[3\]~synth " "Node \"port4\[3\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port4\[4\]~synth " "Node \"port4\[4\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port4\[5\]~synth " "Node \"port4\[5\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port4\[6\]~synth " "Node \"port4\[6\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port4\[7\]~synth " "Node \"port4\[7\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port5\[0\]~synth " "Node \"port5\[0\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port5\[1\]~synth " "Node \"port5\[1\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port5\[2\]~synth " "Node \"port5\[2\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port5\[3\]~synth " "Node \"port5\[3\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port5\[4\]~synth " "Node \"port5\[4\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port5\[5\]~synth " "Node \"port5\[5\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port5\[6\]~synth " "Node \"port5\[6\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port5\[7\]~synth " "Node \"port5\[7\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port6\[0\]~synth " "Node \"port6\[0\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port6\[1\]~synth " "Node \"port6\[1\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port6\[2\]~synth " "Node \"port6\[2\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port6\[3\]~synth " "Node \"port6\[3\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port6\[4\]~synth " "Node \"port6\[4\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port6\[5\]~synth " "Node \"port6\[5\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port6\[6\]~synth " "Node \"port6\[6\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port6\[7\]~synth " "Node \"port6\[7\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port7\[0\]~synth " "Node \"port7\[0\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port7\[1\]~synth " "Node \"port7\[1\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port7\[2\]~synth " "Node \"port7\[2\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port7\[3\]~synth " "Node \"port7\[3\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port7\[4\]~synth " "Node \"port7\[4\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port7\[5\]~synth " "Node \"port7\[5\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port7\[6\]~synth " "Node \"port7\[6\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port7\[7\]~synth " "Node \"port7\[7\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port8\[0\]~synth " "Node \"port8\[0\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port8\[1\]~synth " "Node \"port8\[1\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port8\[2\]~synth " "Node \"port8\[2\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port8\[3\]~synth " "Node \"port8\[3\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port8\[4\]~synth " "Node \"port8\[4\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port8\[5\]~synth " "Node \"port8\[5\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port8\[6\]~synth " "Node \"port8\[6\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port8\[7\]~synth " "Node \"port8\[7\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port9\[0\]~synth " "Node \"port9\[0\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port9\[1\]~synth " "Node \"port9\[1\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port9\[2\]~synth " "Node \"port9\[2\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port9\[3\]~synth " "Node \"port9\[3\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port9\[4\]~synth " "Node \"port9\[4\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port9\[5\]~synth " "Node \"port9\[5\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port9\[6\]~synth " "Node \"port9\[6\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""} { "Warning" "WMLS_MLS_NODE_NAME" "port9\[7\]~synth " "Node \"port9\[7\]~synth\"" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1371455681709 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1371455681709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1371455681719 "|mse|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1371455681719 "|mse|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1371455681719 "|mse|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1371455681719 "|mse|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1371455681719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1371455681826 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1371455681826 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1371455681826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1371455681826 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "" 0 -1 1371455681826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1371455681826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 202 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371455683029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 15:54:42 2013 " "Processing ended: Mon Jun 17 15:54:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371455683029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371455683029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371455683029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371455683029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371455691413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371455691425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 15:54:50 2013 " "Processing started: Mon Jun 17 15:54:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371455691425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371455691425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mse -c mse " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mse -c mse" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371455691425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1371455692725 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mse EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"mse\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1371455692920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1371455693469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1371455693470 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1371455705739 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1371455705783 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1371455707131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1371455707131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1371455707131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1371455707131 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1371455707131 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1371455707131 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mse.sdc " "Synopsys Design Constraints File file not found: 'mse.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1371455707400 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1371455707400 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1371455707402 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1371455707403 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1 1371455707406 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1 1371455707406 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371455707406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371455707406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 181.818 osc\|maxii_ufm_block1\|osc " " 181.818 osc\|maxii_ufm_block1\|osc" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371455707406 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1371455707406 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1371455707408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1371455707409 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1371455707423 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "osc_altufm_osc_518:osc\|wire_maxii_ufm_block1_osc Global clock " "Automatically promoted signal \"osc_altufm_osc_518:osc\|wire_maxii_ufm_block1_osc\" to use Global clock" {  } { { "osc.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/osc.v" 53 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1371455707426 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1371455707429 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1371455707431 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1371455707452 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1 1371455707453 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1371455707461 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1371455707461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1 1371455707461 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1371455707461 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371455707639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1371455707848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371455707989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1371455707994 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1371455708250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371455708250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1371455708276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1371455709006 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1371455709006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371455709064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1371455709067 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1371455709067 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1371455709067 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371455709086 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "111 " "Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_RESETN a permanently disabled " "Pin MSE_RESETN has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_RESETN } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_RESETN" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 3 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_RESETN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 292 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_RSTOUT a permanently disabled " "Pin MSE_RSTOUT has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_RSTOUT } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_RSTOUT" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 4 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_RSTOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 293 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SCLK a permanently disabled " "Pin MSE_SCLK has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SCLK } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SCLK" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 5 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 294 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDI\[0\] a permanently disabled " "Pin MSE_SDI\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDI[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDI\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 259 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDI\[1\] a permanently disabled " "Pin MSE_SDI\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDI[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDI\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 260 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDI\[2\] a permanently disabled " "Pin MSE_SDI\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDI[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDI\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 261 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDI\[3\] a permanently disabled " "Pin MSE_SDI\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDI[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDI\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 262 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDI\[4\] a permanently disabled " "Pin MSE_SDI\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDI[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDI\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 263 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDI\[5\] a permanently disabled " "Pin MSE_SDI\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDI[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDI\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 264 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDI\[6\] a permanently disabled " "Pin MSE_SDI\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDI[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDI\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 6 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 265 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDO\[0\] a permanently disabled " "Pin MSE_SDO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDO[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDO\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 266 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDO\[1\] a permanently disabled " "Pin MSE_SDO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDO[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDO\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 267 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDO\[2\] a permanently disabled " "Pin MSE_SDO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDO[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDO\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 268 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDO\[3\] a permanently disabled " "Pin MSE_SDO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDO[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDO\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 269 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDO\[4\] a permanently disabled " "Pin MSE_SDO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDO[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDO\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 270 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDO\[5\] a permanently disabled " "Pin MSE_SDO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDO[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDO\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 271 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SDO\[6\] a permanently disabled " "Pin MSE_SDO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SDO[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SDO\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 7 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SDO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 272 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SLE\[0\] a permanently disabled " "Pin MSE_SLE\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SLE[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SLE\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SLE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 273 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SLE\[1\] a permanently disabled " "Pin MSE_SLE\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SLE[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SLE\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SLE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 274 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SLE\[2\] a permanently disabled " "Pin MSE_SLE\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SLE[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SLE\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SLE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 275 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SLE\[3\] a permanently disabled " "Pin MSE_SLE\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SLE[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SLE\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SLE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 276 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SLE\[4\] a permanently disabled " "Pin MSE_SLE\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SLE[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SLE\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SLE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 277 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SLE\[5\] a permanently disabled " "Pin MSE_SLE\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SLE[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SLE\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SLE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 278 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SLE\[6\] a permanently disabled " "Pin MSE_SLE\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SLE[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SLE\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 8 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SLE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 279 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SRDY\[0\] a permanently disabled " "Pin MSE_SRDY\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SRDY[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SRDY\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SRDY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 280 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SRDY\[1\] a permanently disabled " "Pin MSE_SRDY\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SRDY[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SRDY\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SRDY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 281 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SRDY\[2\] a permanently disabled " "Pin MSE_SRDY\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SRDY[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SRDY\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SRDY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 282 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SRDY\[3\] a permanently disabled " "Pin MSE_SRDY\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SRDY[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SRDY\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SRDY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 283 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SRDY\[4\] a permanently disabled " "Pin MSE_SRDY\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SRDY[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SRDY\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SRDY[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 284 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SRDY\[5\] a permanently disabled " "Pin MSE_SRDY\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SRDY[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SRDY\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SRDY[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 285 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MSE_SRDY\[6\] a permanently disabled " "Pin MSE_SRDY\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { MSE_SRDY[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MSE_SRDY\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 9 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSE_SRDY[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 286 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port0\[0\] a permanently enabled " "Pin port0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port0[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port0\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 178 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port0\[1\] a permanently enabled " "Pin port0\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port0[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port0\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 177 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port0\[2\] a permanently enabled " "Pin port0\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port0[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port0\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 176 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port0\[3\] a permanently enabled " "Pin port0\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port0[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port0\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 175 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port0\[4\] a permanently enabled " "Pin port0\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port0[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port0\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 174 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port0\[5\] a permanently enabled " "Pin port0\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port0[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port0\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 173 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port0\[6\] a permanently enabled " "Pin port0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port0[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port0\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 172 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port0\[7\] a permanently enabled " "Pin port0\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port0[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port0\[7\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 12 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 171 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port1\[0\] a permanently enabled " "Pin port1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port1[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port1\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 186 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port1\[1\] a permanently enabled " "Pin port1\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port1[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port1\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 185 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port1\[2\] a permanently enabled " "Pin port1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port1[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port1\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 184 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port1\[3\] a permanently enabled " "Pin port1\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port1[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port1\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 183 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port1\[4\] a permanently enabled " "Pin port1\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port1[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port1\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 182 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port1\[5\] a permanently enabled " "Pin port1\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port1[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port1\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 181 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port1\[6\] a permanently enabled " "Pin port1\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port1[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port1\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 180 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port1\[7\] a permanently enabled " "Pin port1\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port1[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port1\[7\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 13 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 179 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port2\[0\] a permanently enabled " "Pin port2\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port2[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port2\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 194 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port2\[1\] a permanently enabled " "Pin port2\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port2[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port2\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 193 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port2\[2\] a permanently enabled " "Pin port2\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port2[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port2\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 192 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port2\[3\] a permanently enabled " "Pin port2\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port2[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port2\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 191 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port2\[4\] a permanently enabled " "Pin port2\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port2[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port2\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 190 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port2\[5\] a permanently enabled " "Pin port2\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port2[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port2\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 189 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port2\[6\] a permanently enabled " "Pin port2\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port2[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port2\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 188 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port2\[7\] a permanently enabled " "Pin port2\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port2[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port2\[7\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 14 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 187 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port3\[0\] a permanently enabled " "Pin port3\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port3[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port3\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 202 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port3\[1\] a permanently enabled " "Pin port3\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port3[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port3\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 201 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port3\[2\] a permanently enabled " "Pin port3\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port3[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port3\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 200 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port3\[3\] a permanently enabled " "Pin port3\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port3[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port3\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 199 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port3\[4\] a permanently enabled " "Pin port3\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port3[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port3\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 198 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port3\[5\] a permanently enabled " "Pin port3\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port3[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port3\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 197 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port3\[6\] a permanently enabled " "Pin port3\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port3[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port3\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 196 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port3\[7\] a permanently enabled " "Pin port3\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port3[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port3\[7\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 15 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 195 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port4\[0\] a permanently enabled " "Pin port4\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port4[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port4\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 210 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port4\[1\] a permanently enabled " "Pin port4\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port4[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port4\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 209 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port4\[2\] a permanently enabled " "Pin port4\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port4[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port4\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 208 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port4\[3\] a permanently enabled " "Pin port4\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port4[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port4\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 207 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port4\[4\] a permanently enabled " "Pin port4\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port4[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port4\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 206 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port4\[5\] a permanently enabled " "Pin port4\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port4[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port4\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 205 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port4\[6\] a permanently enabled " "Pin port4\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port4[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port4\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 204 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port4\[7\] a permanently enabled " "Pin port4\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port4[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port4\[7\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 16 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 203 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port5\[0\] a permanently enabled " "Pin port5\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port5[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port5\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 218 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port5\[1\] a permanently enabled " "Pin port5\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port5[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port5\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 217 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port5\[2\] a permanently enabled " "Pin port5\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port5[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port5\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 216 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port5\[3\] a permanently enabled " "Pin port5\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port5[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port5\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 215 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port5\[4\] a permanently enabled " "Pin port5\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port5[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port5\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 214 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port5\[5\] a permanently enabled " "Pin port5\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port5[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port5\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 213 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port5\[6\] a permanently enabled " "Pin port5\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port5[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port5\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 212 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port5\[7\] a permanently enabled " "Pin port5\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port5[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port5\[7\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 17 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 211 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port6\[0\] a permanently enabled " "Pin port6\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port6[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port6\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 226 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port6\[1\] a permanently enabled " "Pin port6\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port6[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port6\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 225 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port6\[2\] a permanently enabled " "Pin port6\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port6[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port6\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 224 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port6\[3\] a permanently enabled " "Pin port6\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port6[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port6\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 223 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port6\[4\] a permanently enabled " "Pin port6\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port6[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port6\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 222 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port6\[5\] a permanently enabled " "Pin port6\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port6[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port6\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 221 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port6\[6\] a permanently enabled " "Pin port6\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port6[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port6\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 220 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port6\[7\] a permanently enabled " "Pin port6\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port6[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port6\[7\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 18 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 219 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port7\[0\] a permanently enabled " "Pin port7\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port7[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port7\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 234 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port7\[1\] a permanently enabled " "Pin port7\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port7[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port7\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 233 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port7\[2\] a permanently enabled " "Pin port7\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port7[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port7\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 232 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port7\[3\] a permanently enabled " "Pin port7\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port7[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port7\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 231 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port7\[4\] a permanently enabled " "Pin port7\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port7[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port7\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 230 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port7\[5\] a permanently enabled " "Pin port7\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port7[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port7\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 229 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port7\[6\] a permanently enabled " "Pin port7\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port7[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port7\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 228 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port7\[7\] a permanently enabled " "Pin port7\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port7[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port7\[7\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 19 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 227 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port8\[0\] a permanently enabled " "Pin port8\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port8[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port8\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 242 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port8\[1\] a permanently enabled " "Pin port8\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port8[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port8\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 241 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port8\[2\] a permanently enabled " "Pin port8\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port8[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port8\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 240 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port8\[3\] a permanently enabled " "Pin port8\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port8[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port8\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 239 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port8\[4\] a permanently enabled " "Pin port8\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port8[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port8\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 238 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port8\[5\] a permanently enabled " "Pin port8\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port8[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port8\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 237 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port8\[6\] a permanently enabled " "Pin port8\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port8[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port8\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 236 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port8\[7\] a permanently enabled " "Pin port8\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port8[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port8\[7\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 20 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 235 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port9\[0\] a permanently enabled " "Pin port9\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port9[0] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port9\[0\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 250 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port9\[1\] a permanently enabled " "Pin port9\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port9[1] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port9\[1\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 249 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port9\[2\] a permanently enabled " "Pin port9\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port9[2] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port9\[2\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 248 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port9\[3\] a permanently enabled " "Pin port9\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port9[3] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port9\[3\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 247 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port9\[4\] a permanently enabled " "Pin port9\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port9[4] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port9\[4\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 246 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port9\[5\] a permanently enabled " "Pin port9\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port9[5] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port9\[5\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 245 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port9\[6\] a permanently enabled " "Pin port9\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port9[6] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port9\[6\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 244 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "port9\[7\] a permanently enabled " "Pin port9\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { port9[7] } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "port9\[7\]" } } } } { "mse.v" "" { Text "C:/Users/zhizholi/Documents/GitHub/mse/mse.v" 21 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { port9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zhizholi/Documents/GitHub/mse/" { { 0 { 0 ""} 0 243 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1371455709179 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1371455709179 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zhizholi/Documents/GitHub/mse/output_files/mse.fit.smsg " "Generated suppressed messages file C:/Users/zhizholi/Documents/GitHub/mse/output_files/mse.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1371455709789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371455710251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 15:55:10 2013 " "Processing ended: Mon Jun 17 15:55:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371455710251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371455710251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371455710251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371455710251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371455721063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371455721072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 15:55:20 2013 " "Processing started: Mon Jun 17 15:55:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371455721072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371455721072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mse -c mse " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mse -c mse" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371455721072 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1371455728320 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1371455728691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371455732013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 15:55:32 2013 " "Processing ended: Mon Jun 17 15:55:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371455732013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371455732013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371455732013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371455732013 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1371455734759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371455749080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371455749097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 15:55:37 2013 " "Processing started: Mon Jun 17 15:55:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371455749097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371455749097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mse -c mse " "Command: quartus_sta mse -c mse" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371455749114 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1371455754065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1371455755245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1371455755447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1371455755447 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1371455755623 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1371455755899 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mse.sdc " "Synopsys Design Constraints File file not found: 'mse.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1371455756256 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1371455756257 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{osc\|maxii_ufm_block1\|osc\} \{osc\|maxii_ufm_block1\|osc\} " "create_clock -period 181.818 -name \{osc\|maxii_ufm_block1\|osc\} \{osc\|maxii_ufm_block1\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1371455756266 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1371455756266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1371455756266 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1371455756269 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1371455756281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 176.226 " "Worst-case setup slack is 176.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371455757056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371455757056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  176.226         0.000 osc\|maxii_ufm_block1\|osc  " "  176.226         0.000 osc\|maxii_ufm_block1\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371455757056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371455757056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.667 " "Worst-case hold slack is 1.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371455757185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371455757185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.667         0.000 osc\|maxii_ufm_block1\|osc  " "    1.667         0.000 osc\|maxii_ufm_block1\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371455757185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371455757185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1371455757254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1371455757334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 90.643 " "Worst-case minimum pulse width slack is 90.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371455757393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371455757393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.643         0.000 osc\|maxii_ufm_block1\|osc  " "   90.643         0.000 osc\|maxii_ufm_block1\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1371455757393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1371455757393 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1371455757717 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1371455757975 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1371455757975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371455758791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 15:55:58 2013 " "Processing ended: Mon Jun 17 15:55:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371455758791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371455758791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371455758791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371455758791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371455767037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371455767055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 15:56:06 2013 " "Processing started: Mon Jun 17 15:56:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371455767055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371455767055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mse -c mse " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mse -c mse" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371455767055 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "mse.vo mse_v.sdo C:/Users/zhizholi/Documents/GitHub/mse/simulation/modelsim/ simulation " "Generated files \"mse.vo\" and \"mse_v.sdo\" in directory \"C:/Users/zhizholi/Documents/GitHub/mse/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1 1371455771009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371455772597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 15:56:12 2013 " "Processing ended: Mon Jun 17 15:56:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371455772597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371455772597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371455772597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371455772597 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 206 s " "Quartus II Full Compilation was successful. 0 errors, 206 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371455774454 ""}
