--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml instruccion.twx instruccion.ncd -o instruccion.twr
instruccion.pcf

Design file:              instruccion.ncd
Physical constraint file: instruccion.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    3.393(R)|      SLOW  |   -1.705(R)|      FAST  |clk_BUFGP         |   0.000|
d<0>        |    1.106(R)|      FAST  |   -0.546(R)|      SLOW  |clk_BUFGP         |   0.000|
d<1>        |    1.479(R)|      FAST  |   -0.916(R)|      SLOW  |clk_BUFGP         |   0.000|
d<2>        |    0.925(R)|      FAST  |   -0.289(R)|      SLOW  |clk_BUFGP         |   0.000|
d<3>        |    1.853(R)|      SLOW  |   -1.332(R)|      SLOW  |clk_BUFGP         |   0.000|
inicio      |    2.797(R)|      SLOW  |   -1.619(R)|      FAST  |clk_BUFGP         |   0.000|
r<0>        |    1.372(R)|      FAST  |   -0.792(R)|      SLOW  |clk_BUFGP         |   0.000|
r<1>        |    0.936(R)|      FAST  |   -0.344(R)|      SLOW  |clk_BUFGP         |   0.000|
r<2>        |    0.999(R)|      FAST  |   -0.423(R)|      SLOW  |clk_BUFGP         |   0.000|
r<3>        |    1.443(R)|      FAST  |   -0.864(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
N           |         7.767(R)|      SLOW  |         4.184(R)|      FAST  |clk_BUFGP         |   0.000|
Z           |         7.863(R)|      SLOW  |         4.173(R)|      FAST  |clk_BUFGP         |   0.000|
suma<0>     |         8.039(R)|      SLOW  |         4.336(R)|      FAST  |clk_BUFGP         |   0.000|
suma<1>     |         8.120(R)|      SLOW  |         4.414(R)|      FAST  |clk_BUFGP         |   0.000|
suma<2>     |         8.267(R)|      SLOW  |         4.554(R)|      FAST  |clk_BUFGP         |   0.000|
suma<3>     |         8.376(R)|      SLOW  |         4.636(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.169|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 07 09:51:37 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



