{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693984029026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693984029030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 15:07:08 2023 " "Processing started: Wed Sep 06 15:07:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693984029030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984029030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984029030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693984029311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693984029311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/rtl/data_cail.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/data_cail.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_cail " "Found entity 1: data_cail" {  } { { "../rtl/data_cail.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/rtl/ad7606.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad7606.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606 " "Found entity 1: ad7606" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/testbench/ad7606_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad7606_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606_tb " "Found entity 1: ad7606_tb" {  } { { "../testbench/ad7606_tb.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/testbench/ad7606_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ad_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ad_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_fifo " "Found entity 1: ad_fifo" {  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/short_to_float.v 10 10 " "Found 10 design units, including 10 entities, in source file ip/short_to_float.v" { { "Info" "ISGN_ENTITY_NAME" "1 short_to_float_altbarrel_shift_uvf " "Found entity 1: short_to_float_altbarrel_shift_uvf" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035774 ""} { "Info" "ISGN_ENTITY_NAME" "2 short_to_float_altpriority_encoder_3v7 " "Found entity 2: short_to_float_altpriority_encoder_3v7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035774 ""} { "Info" "ISGN_ENTITY_NAME" "3 short_to_float_altpriority_encoder_3e8 " "Found entity 3: short_to_float_altpriority_encoder_3e8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035774 ""} { "Info" "ISGN_ENTITY_NAME" "4 short_to_float_altpriority_encoder_6v7 " "Found entity 4: short_to_float_altpriority_encoder_6v7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035774 ""} { "Info" "ISGN_ENTITY_NAME" "5 short_to_float_altpriority_encoder_6e8 " "Found entity 5: short_to_float_altpriority_encoder_6e8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035774 ""} { "Info" "ISGN_ENTITY_NAME" "6 short_to_float_altpriority_encoder_bv7 " "Found entity 6: short_to_float_altpriority_encoder_bv7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035774 ""} { "Info" "ISGN_ENTITY_NAME" "7 short_to_float_altpriority_encoder_be8 " "Found entity 7: short_to_float_altpriority_encoder_be8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035774 ""} { "Info" "ISGN_ENTITY_NAME" "8 short_to_float_altpriority_encoder_rb6 " "Found entity 8: short_to_float_altpriority_encoder_rb6" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035774 ""} { "Info" "ISGN_ENTITY_NAME" "9 short_to_float_altfp_convert_p1n " "Found entity 9: short_to_float_altfp_convert_p1n" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035774 ""} { "Info" "ISGN_ENTITY_NAME" "10 short_to_float " "Found entity 10: short_to_float" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/mult.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_altfp_mult_trn " "Found entity 1: mult_altfp_mult_trn" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035803 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult " "Found entity 2: mult" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_data_proc_tb " "Found entity 1: ad_data_proc_tb" {  } { { "../testbench/ad_data_proc_tb.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/rtl/ad_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_control_top " "Found entity 1: ad_control_top" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/testbench/ad_control_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad_control_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_control_top_tb " "Found entity 1: ad_control_top_tb" {  } { { "../testbench/ad_control_top_tb.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/testbench/ad_control_top_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_fifo " "Found entity 1: data_fifo" {  } { { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/float_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file ip/float_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_sub_altbarrel_shift_35e " "Found entity 1: float_sub_altbarrel_shift_35e" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "2 float_sub_altbarrel_shift_olb " "Found entity 2: float_sub_altbarrel_shift_olb" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "3 float_sub_altpriority_encoder_3e8 " "Found entity 3: float_sub_altpriority_encoder_3e8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "4 float_sub_altpriority_encoder_6e8 " "Found entity 4: float_sub_altpriority_encoder_6e8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "5 float_sub_altpriority_encoder_be8 " "Found entity 5: float_sub_altpriority_encoder_be8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "6 float_sub_altpriority_encoder_3v7 " "Found entity 6: float_sub_altpriority_encoder_3v7" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "7 float_sub_altpriority_encoder_6v7 " "Found entity 7: float_sub_altpriority_encoder_6v7" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "8 float_sub_altpriority_encoder_bv7 " "Found entity 8: float_sub_altpriority_encoder_bv7" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "9 float_sub_altpriority_encoder_r08 " "Found entity 9: float_sub_altpriority_encoder_r08" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "10 float_sub_altpriority_encoder_rf8 " "Found entity 10: float_sub_altpriority_encoder_rf8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "11 float_sub_altpriority_encoder_qb6 " "Found entity 11: float_sub_altpriority_encoder_qb6" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "12 float_sub_altpriority_encoder_nh8 " "Found entity 12: float_sub_altpriority_encoder_nh8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "13 float_sub_altpriority_encoder_qh8 " "Found entity 13: float_sub_altpriority_encoder_qh8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "14 float_sub_altpriority_encoder_vh8 " "Found entity 14: float_sub_altpriority_encoder_vh8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "15 float_sub_altpriority_encoder_fj8 " "Found entity 15: float_sub_altpriority_encoder_fj8" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "16 float_sub_altpriority_encoder_n28 " "Found entity 16: float_sub_altpriority_encoder_n28" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "17 float_sub_altpriority_encoder_q28 " "Found entity 17: float_sub_altpriority_encoder_q28" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "18 float_sub_altpriority_encoder_v28 " "Found entity 18: float_sub_altpriority_encoder_v28" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "19 float_sub_altpriority_encoder_f48 " "Found entity 19: float_sub_altpriority_encoder_f48" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "20 float_sub_altpriority_encoder_e48 " "Found entity 20: float_sub_altpriority_encoder_e48" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "21 float_sub_altfp_add_sub_66j " "Found entity 21: float_sub_altfp_add_sub_66j" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""} { "Info" "ISGN_ENTITY_NAME" "22 float_sub " "Found entity 22: float_sub" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984035843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984035843 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ad_os ad_control_top.v(46) " "Verilog HDL Implicit Net warning at ad_control_top.v(46): created implicit net for \"ad_os\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984035844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_in ad_control_top.v(103) " "Verilog HDL Implicit Net warning at ad_control_top.v(103): created implicit net for \"data_in\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984035844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad_control_top " "Elaborating entity \"ad_control_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693984035914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_os ad_control_top.v(46) " "Verilog HDL or VHDL warning at ad_control_top.v(46): object \"ad_os\" assigned a value but never read" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693984035915 "|ad_control_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 ad_control_top.v(46) " "Verilog HDL assignment warning at ad_control_top.v(46): truncated value with size 3 to match size of target (1)" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693984035915 "|ad_control_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ad_os_o ad_control_top.v(15) " "Output port \"ad_os_o\" at ad_control_top.v(15) has no driver" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693984035916 "|ad_control_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7606 ad7606:ad7606 " "Elaborating entity \"ad7606\" for hierarchy \"ad7606:ad7606\"" {  } { { "../rtl/ad_control_top.v" "ad7606" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984035921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_fifo ad7606:ad7606\|ad_fifo:ad_fifo " "Elaborating entity \"ad_fifo\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\"" {  } { { "../rtl/ad7606.v" "ad_fifo" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984035933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/ad_fifo.v" "dcfifo_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036203 ""}  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984036203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_scj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_scj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_scj1 " "Found entity 1: dcfifo_scj1" {  } { { "db/dcfifo_scj1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_scj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_scj1 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated " "Elaborating entity \"dcfifo_scj1\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rgb " "Found entity 1: a_gray2bin_rgb" {  } { { "db/a_gray2bin_rgb.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_gray2bin_rgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rgb ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rgb\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_gray2bin_rgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_scj1.tdf" "rdptr_g_gray2bin" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_scj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_q57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Elaborating entity \"a_graycounter_q57\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_scj1.tdf" "rdptr_g1p" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_scj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Elaborating entity \"a_graycounter_mjc\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_scj1.tdf" "wrptr_g1p" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_scj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7o41 " "Found entity 1: altsyncram_7o41" {  } { { "db/altsyncram_7o41.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_7o41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7o41 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|altsyncram_7o41:fifo_ram " "Elaborating entity \"altsyncram_7o41\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|altsyncram_7o41:fifo_ram\"" {  } { { "db/dcfifo_scj1.tdf" "fifo_ram" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_scj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_dd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|dffpipe_dd9:rs_brp " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|dffpipe_dd9:rs_brp\"" {  } { { "db/dcfifo_scj1.tdf" "rs_brp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_scj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_tnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\"" {  } { { "db/dcfifo_scj1.tdf" "rs_dgwp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_scj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_tnl:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe13" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_tnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\"" {  } { { "db/dcfifo_scj1.tdf" "ws_dgrp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_scj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|alt_synch_pipe_0ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe16" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Elaborating entity \"cmpr_c66\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_scj1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_scj1.tdf" "rdempty_eq_comp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_scj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_cail data_cail:data_cail " "Elaborating entity \"data_cail\" for hierarchy \"data_cail:data_cail\"" {  } { { "../rtl/ad_control_top.v" "data_cail" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float data_cail:data_cail\|short_to_float:short_to_float " "Elaborating entity \"short_to_float\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\"" {  } { { "../rtl/data_cail.v" "short_to_float" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altfp_convert_p1n data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component " "Elaborating entity \"short_to_float_altfp_convert_p1n\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\"" {  } { { "ip/short_to_float.v" "short_to_float_altfp_convert_p1n_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altbarrel_shift_uvf data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5 " "Elaborating entity \"short_to_float_altbarrel_shift_uvf\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\"" {  } { { "ip/short_to_float.v" "altbarrel_shift5" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_rb6 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"short_to_float_altpriority_encoder_rb6\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "ip/short_to_float.v" "altpriority_encoder2" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_bv7 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"short_to_float_altpriority_encoder_bv7\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "ip/short_to_float.v" "altpriority_encoder6" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_6v7 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"short_to_float_altpriority_encoder_6v7\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "ip/short_to_float.v" "altpriority_encoder8" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_3v7 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"short_to_float_altpriority_encoder_3v7\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "ip/short_to_float.v" "altpriority_encoder10" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_3e8 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"short_to_float_altpriority_encoder_3e8\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "ip/short_to_float.v" "altpriority_encoder11" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_6e8 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"short_to_float_altpriority_encoder_6e8\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "ip/short_to_float.v" "altpriority_encoder9" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_be8 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"short_to_float_altpriority_encoder_be8\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "ip/short_to_float.v" "altpriority_encoder7" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/short_to_float.v" "add_sub1" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036680 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984036680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_71f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_71f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_71f " "Found entity 1: add_sub_71f" {  } { { "db/add_sub_71f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_71f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_71f data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_71f:auto_generated " "Elaborating entity \"add_sub_71f\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_71f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/short_to_float.v" "add_sub3" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036732 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984036732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q0f " "Found entity 1: add_sub_q0f" {  } { { "db/add_sub_q0f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_q0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q0f data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated " "Elaborating entity \"add_sub_q0f\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "ip/short_to_float.v" "cmpr4" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984036796 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984036796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6mg " "Found entity 1: cmpr_6mg" {  } { { "db/cmpr_6mg.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_6mg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984036833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984036833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6mg data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated " "Elaborating entity \"cmpr_6mg\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub data_cail:data_cail\|float_sub:float_sub " "Elaborating entity \"float_sub\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\"" {  } { { "../rtl/data_cail.v" "float_sub" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altfp_add_sub_66j data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component " "Elaborating entity \"float_sub_altfp_add_sub_66j\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\"" {  } { { "ip/float_sub.v" "float_sub_altfp_add_sub_66j_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altbarrel_shift_35e data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"float_sub_altbarrel_shift_35e\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "ip/float_sub.v" "lbarrel_shift" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altbarrel_shift_olb data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"float_sub_altbarrel_shift_olb\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "ip/float_sub.v" "rbarrel_shift" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_qb6 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"float_sub_altpriority_encoder_qb6\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "ip/float_sub.v" "leading_zeroes_cnt" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_r08 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"float_sub_altpriority_encoder_r08\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "ip/float_sub.v" "altpriority_encoder7" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_be8 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"float_sub_altpriority_encoder_be8\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "ip/float_sub.v" "altpriority_encoder10" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_6e8 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10\|float_sub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"float_sub_altpriority_encoder_6e8\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10\|float_sub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "ip/float_sub.v" "altpriority_encoder11" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_3e8 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10\|float_sub_altpriority_encoder_6e8:altpriority_encoder11\|float_sub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"float_sub_altpriority_encoder_3e8\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_be8:altpriority_encoder10\|float_sub_altpriority_encoder_6e8:altpriority_encoder11\|float_sub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "ip/float_sub.v" "altpriority_encoder13" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984036989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_bv7 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"float_sub_altpriority_encoder_bv7\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "ip/float_sub.v" "altpriority_encoder9" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_6v7 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9\|float_sub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"float_sub_altpriority_encoder_6v7\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9\|float_sub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "ip/float_sub.v" "altpriority_encoder15" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_3v7 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9\|float_sub_altpriority_encoder_6v7:altpriority_encoder15\|float_sub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"float_sub_altpriority_encoder_3v7\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_r08:altpriority_encoder7\|float_sub_altpriority_encoder_bv7:altpriority_encoder9\|float_sub_altpriority_encoder_6v7:altpriority_encoder15\|float_sub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "ip/float_sub.v" "altpriority_encoder17" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_rf8 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"float_sub_altpriority_encoder_rf8\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|float_sub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "ip/float_sub.v" "altpriority_encoder8" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_e48 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"float_sub_altpriority_encoder_e48\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "ip/float_sub.v" "trailing_zeros_cnt" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_fj8 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"float_sub_altpriority_encoder_fj8\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "ip/float_sub.v" "altpriority_encoder21" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_vh8 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"float_sub_altpriority_encoder_vh8\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "ip/float_sub.v" "altpriority_encoder23" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_qh8 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23\|float_sub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"float_sub_altpriority_encoder_qh8\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23\|float_sub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "ip/float_sub.v" "altpriority_encoder25" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_nh8 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23\|float_sub_altpriority_encoder_qh8:altpriority_encoder25\|float_sub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"float_sub_altpriority_encoder_nh8\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_fj8:altpriority_encoder21\|float_sub_altpriority_encoder_vh8:altpriority_encoder23\|float_sub_altpriority_encoder_qh8:altpriority_encoder25\|float_sub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "ip/float_sub.v" "altpriority_encoder27" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_f48 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"float_sub_altpriority_encoder_f48\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "ip/float_sub.v" "altpriority_encoder22" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_v28 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"float_sub_altpriority_encoder_v28\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "ip/float_sub.v" "altpriority_encoder30" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_q28 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30\|float_sub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"float_sub_altpriority_encoder_q28\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30\|float_sub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "ip/float_sub.v" "altpriority_encoder32" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float_sub_altpriority_encoder_n28 data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30\|float_sub_altpriority_encoder_q28:altpriority_encoder32\|float_sub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"float_sub_altpriority_encoder_n28\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|float_sub_altpriority_encoder_e48:trailing_zeros_cnt\|float_sub_altpriority_encoder_f48:altpriority_encoder22\|float_sub_altpriority_encoder_v28:altpriority_encoder30\|float_sub_altpriority_encoder_q28:altpriority_encoder32\|float_sub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "ip/float_sub.v" "altpriority_encoder34" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/float_sub.v" "add_sub1" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037428 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a0f " "Found entity 1: add_sub_a0f" {  } { { "db/add_sub_a0f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_a0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984037465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984037465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a0f data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\|add_sub_a0f:auto_generated " "Elaborating entity \"add_sub_a0f\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\|add_sub_a0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/float_sub.v" "add_sub3" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1846 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037482 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1846 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_70f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_70f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_70f " "Found entity 1: add_sub_70f" {  } { { "db/add_sub_70f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_70f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984037519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984037519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_70f data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated " "Elaborating entity \"add_sub_70f\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\"" {  } { { "ip/float_sub.v" "add_sub4" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1871 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037532 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1871 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_9ve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984037570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984037570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ve data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated " "Elaborating entity \"add_sub_9ve\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\"" {  } { { "ip/float_sub.v" "add_sub5" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1896 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037583 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1896 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpj " "Found entity 1: add_sub_kpj" {  } { { "db/add_sub_kpj.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_kpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984037620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984037620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kpj data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated " "Elaborating entity \"add_sub_kpj\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ip/float_sub.v" "man_2comp_res_lower" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1940 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037639 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1940 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kij " "Found entity 1: add_sub_kij" {  } { { "db/add_sub_kij.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_kij.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984037677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984037677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kij data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_kij:auto_generated " "Elaborating entity \"add_sub_kij\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_kij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ip/float_sub.v" "man_2comp_res_upper0" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1958 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037690 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1958 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p3j " "Found entity 1: add_sub_p3j" {  } { { "db/add_sub_p3j.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_p3j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984037728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984037728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p3j data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_p3j:auto_generated " "Elaborating entity \"add_sub_p3j\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_p3j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ip/float_sub.v" "man_2comp_res_upper1" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1976 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037743 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 1976 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ip/float_sub.v" "man_res_rounding_add_sub_lower" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2056 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037768 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2056 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fff " "Found entity 1: add_sub_fff" {  } { { "db/add_sub_fff.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_fff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984037806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984037806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fff data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated " "Elaborating entity \"add_sub_fff\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ip/float_sub.v" "man_res_rounding_add_sub_upper1" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2081 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037819 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2081 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_onf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_onf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_onf " "Found entity 1: add_sub_onf" {  } { { "db/add_sub_onf.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_onf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984037857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984037857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_onf data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated " "Elaborating entity \"add_sub_onf\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ip/float_sub.v" "trailing_zeros_limit_comparator" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037871 ""}  } { { "ip/float_sub.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/float_sub.v" 2107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_seg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_seg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_seg " "Found entity 1: cmpr_seg" {  } { { "db/cmpr_seg.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_seg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984037908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984037908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_seg data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated " "Elaborating entity \"cmpr_seg\" for hierarchy \"data_cail:data_cail\|float_sub:float_sub\|float_sub_altfp_add_sub_66j:float_sub_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult data_cail:data_cail\|mult:mult " "Elaborating entity \"mult\" for hierarchy \"data_cail:data_cail\|mult:mult\"" {  } { { "../rtl/data_cail.v" "mult" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_altfp_mult_trn data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component " "Elaborating entity \"mult_altfp_mult_trn\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\"" {  } { { "ip/mult.v" "mult_altfp_mult_trn_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "ip/mult.v" "exp_add_adder" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984037958 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984037958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oge " "Found entity 1: add_sub_oge" {  } { { "db/add_sub_oge.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_oge.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984037996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984037996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oge data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_oge:auto_generated " "Elaborating entity \"add_sub_oge\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_oge:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984037997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "ip/mult.v" "exp_adj_adder" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038009 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984038009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2sa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2sa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2sa " "Found entity 1: add_sub_2sa" {  } { { "db/add_sub_2sa.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_2sa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984038047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984038047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2sa data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_2sa:auto_generated " "Elaborating entity \"add_sub_2sa\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_2sa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "ip/mult.v" "exp_bias_subtr" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 422 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038060 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 422 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984038060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984038098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984038098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "ip/mult.v" "man_round_adder" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038111 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984038111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_ptb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984038149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984038149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Elaborating entity \"add_sub_ptb\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "ip/mult.v" "man_product2_mult" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 470 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038180 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 470 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984038180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984038220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984038220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_fifo data_fifo:data_fifo " "Elaborating entity \"data_fifo\" for hierarchy \"data_fifo:data_fifo\"" {  } { { "../rtl/ad_control_top.v" "data_fifo" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo data_fifo:data_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"data_fifo:data_fifo\|scfifo:scfifo_component\"" {  } { { "ip/data_fifo.v" "scfifo_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_fifo:data_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"data_fifo:data_fifo\|scfifo:scfifo_component\"" {  } { { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_fifo:data_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"data_fifo:data_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984038397 ""}  } { { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984038397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_km21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_km21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_km21 " "Found entity 1: scfifo_km21" {  } { { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984038436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984038436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_km21 data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated " "Elaborating entity \"scfifo_km21\" for hierarchy \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rs21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rs21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rs21 " "Found entity 1: a_dpfifo_rs21" {  } { { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984038448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984038448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rs21 data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo " "Elaborating entity \"a_dpfifo_rs21\" for hierarchy \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\"" {  } { { "db/scfifo_km21.tdf" "dpfifo" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_fefifo_s7f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984038460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984038460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|a_fefifo_s7f:fifo_state " "Elaborating entity \"a_fefifo_s7f\" for hierarchy \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_rs21.tdf" "fifo_state" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_go7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984038501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984038501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_go7:count_usedw " "Elaborating entity \"cntr_go7\" for hierarchy \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_go7:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_fefifo_s7f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_enm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_enm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_enm1 " "Found entity 1: altsyncram_enm1" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984038547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984038547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_enm1 data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram " "Elaborating entity \"altsyncram_enm1\" for hierarchy \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\"" {  } { { "db/a_dpfifo_rs21.tdf" "FIFOram" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984038597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984038597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|cntr_4ob:rd_ptr_count " "Elaborating entity \"cntr_4ob\" for hierarchy \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|cntr_4ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_rs21.tdf" "rd_ptr_count" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984038598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8b24 " "Found entity 1: altsyncram_8b24" {  } { { "db/altsyncram_8b24.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_8b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984040632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984040632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984040790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984040790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984040862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984040862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984040961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984040961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984041003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984041003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984041065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984041065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984041145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984041145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984041187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984041187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984041247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984041247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984041288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984041288 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984041683 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1693984041787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.09.06.15:07:24 Progress: Loading sld8b325b2f/alt_sld_fab_wrapper_hw.tcl " "2023.09.06.15:07:24 Progress: Loading sld8b325b2f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984044377 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984046248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984046344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984048387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984048479 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984048575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984048679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984048682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984048683 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1693984049335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8b325b2f/alt_sld_fab.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984049515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984049515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984049581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984049581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984049584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984049584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984049637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984049637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984049704 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984049704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984049704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/ip/sld8b325b2f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984049757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984049757 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[0\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 39 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[1\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 69 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[2\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 99 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[3\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 129 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[4\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 159 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[5\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 189 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[6\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 219 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[7\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 249 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[8\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 279 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[9\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 309 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[10\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 339 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[11\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 369 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[12\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 399 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[13\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 429 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[14\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 459 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[15\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 489 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[16\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 519 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[17\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 549 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[18\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 579 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[19\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 609 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[20\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 639 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[21\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 669 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[22\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 699 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[23\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 729 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[24\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 759 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[25\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 789 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[26\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 819 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[27\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 849 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[28\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 879 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[29\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 909 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[30\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 939 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[31\] " "Synthesized away node \"data_fifo:data_fifo\|scfifo:scfifo_component\|scfifo_km21:auto_generated\|a_dpfifo_rs21:dpfifo\|altsyncram_enm1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_enm1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_enm1.tdf" 969 2 0 } } { "db/a_dpfifo_rs21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_dpfifo_rs21.tdf" 40 2 0 } } { "db/scfifo_km21.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/scfifo_km21.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/data_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/data_fifo.v" 72 0 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984050518 "|ad_control_top|data_fifo:data_fifo|scfifo:scfifo_component|scfifo_km21:auto_generated|a_dpfifo_rs21:dpfifo|altsyncram_enm1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1693984050518 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1693984050518 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1693984050779 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1693984050779 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|exponent_bus_pre_reg3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|exponent_bus_pre_reg3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1693984051066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1693984051066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1693984051066 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984051066 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1693984051066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1693984051066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 29 " "Parameter WIDTH set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1693984051066 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984051066 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1693984051066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0 " "Elaborated megafunction instantiation \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984051161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0 " "Instantiated megafunction \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984051161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984051161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984051161 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984051161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u4m " "Found entity 1: shift_taps_u4m" {  } { { "db/shift_taps_u4m.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_u4m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984051199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984051199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0b81 " "Found entity 1: altsyncram_0b81" {  } { { "db/altsyncram_0b81.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_0b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984051241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984051241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984051284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984051284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984051359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984051359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 29 " "Parameter \"WIDTH\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693984051359 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693984051359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g6m " "Found entity 1: shift_taps_g6m" {  } { { "db/shift_taps_g6m.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_g6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984051397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984051397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bl31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bl31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bl31 " "Found entity 1: altsyncram_bl31" {  } { { "db/altsyncram_bl31.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_bl31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984051442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984051442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984051489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984051489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984051530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984051530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693984051574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984051574 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693984051770 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 25 -1 0 } } { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 13 -1 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_mjc.tdf" 32 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_mjc.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1693984051856 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1693984051856 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os_o\[0\] GND " "Pin \"ad_os_o\[0\]\" is stuck at GND" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693984052063 "|ad_control_top|ad_os_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os_o\[1\] GND " "Pin \"ad_os_o\[1\]\" is stuck at GND" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693984052063 "|ad_control_top|ad_os_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad_os_o\[2\] GND " "Pin \"ad_os_o\[2\]\" is stuck at GND" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693984052063 "|ad_control_top|ad_os_o[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693984052063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984052143 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "74 " "74 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693984052594 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 132 180 0 0 48 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 132 of its 180 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 48 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1693984054303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693984054336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693984054336 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "busy_i " "No output dependent on input pin \"busy_i\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|busy_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[0\] " "No output dependent on input pin \"data_i\[0\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[1\] " "No output dependent on input pin \"data_i\[1\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[2\] " "No output dependent on input pin \"data_i\[2\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[3\] " "No output dependent on input pin \"data_i\[3\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[4\] " "No output dependent on input pin \"data_i\[4\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[5\] " "No output dependent on input pin \"data_i\[5\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[6\] " "No output dependent on input pin \"data_i\[6\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[7\] " "No output dependent on input pin \"data_i\[7\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[8\] " "No output dependent on input pin \"data_i\[8\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[9\] " "No output dependent on input pin \"data_i\[9\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[10\] " "No output dependent on input pin \"data_i\[10\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[11\] " "No output dependent on input pin \"data_i\[11\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[12\] " "No output dependent on input pin \"data_i\[12\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[13\] " "No output dependent on input pin \"data_i\[13\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[14\] " "No output dependent on input pin \"data_i\[14\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_i\[15\] " "No output dependent on input pin \"data_i\[15\]\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|data_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cail_sub_i " "No output dependent on input pin \"cail_sub_i\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693984054575 "|ad_control_top|cail_sub_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693984054575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2601 " "Implemented 2601 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693984054575 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693984054575 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2458 " "Implemented 2458 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693984054575 ""} { "Info" "ICUT_CUT_TM_RAMS" "103 " "Implemented 103 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1693984054575 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1693984054575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693984054575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693984054607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 15:07:34 2023 " "Processing ended: Wed Sep 06 15:07:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693984054607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693984054607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693984054607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693984054607 ""}
