--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
config_1.twr -v 30 -l 30 config_1_routed.ncd config_1.pcf

Design file:              config_1_routed.ncd
Physical constraint file: config_1.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-12-04, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
en_dqs[2]"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y31.AQ                    IODELAY_X0Y62.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
en_dqs[7]"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y131.AQ                   IODELAY_X0Y262.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG" 
PERIOD = 30 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 227 paths analyzed, 86 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.491ns.
--------------------------------------------------------------------------------
Slack:                  26.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B1     net (fanout=3)        0.870   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y183.T1     net (fanout=16)       1.224   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y183.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[15]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.069ns logic, 2.368ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  26.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B1     net (fanout=3)        0.870   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y182.T1     net (fanout=16)       1.224   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y182.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[12]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.069ns logic, 2.368ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  26.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.677 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B1     net (fanout=3)        0.870   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y184.T1     net (fanout=16)       1.212   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y184.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[13]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.069ns logic, 2.356ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  26.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.683 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B1     net (fanout=3)        0.870   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y191.T1     net (fanout=16)       1.206   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y191.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[10]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.069ns logic, 2.350ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  26.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.683 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B1     net (fanout=3)        0.870   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y190.T1     net (fanout=16)       1.206   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y190.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[9]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.069ns logic, 2.350ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  26.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.CQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1
    SLICE_X101Y91.B2     net (fanout=3)        0.608   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y182.T1     net (fanout=16)       1.224   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y182.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[12]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (1.069ns logic, 2.106ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  26.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.CQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1
    SLICE_X101Y91.B2     net (fanout=3)        0.608   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y183.T1     net (fanout=16)       1.224   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y183.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[15]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (1.069ns logic, 2.106ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  26.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.186ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.689 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y88.DQ     Tcko                  0.450   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdce2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG2
    SLICE_X100Y90.D1     net (fanout=4)        0.914   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdce2
    SLICE_X100Y90.D      Tilo                  0.094   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/Sync_rdce_re1
    SLICE_X100Y90.C6     net (fanout=1)        0.153   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re
    SLICE_X100Y90.C      Tilo                  0.094   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb1
    OLOGIC_X2Y198.D1     net (fanout=1)        1.047   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb
    OLOGIC_X2Y198.CLK    Todck                 0.434   fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (1.072ns logic, 2.114ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  26.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.163ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.677 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.CQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1
    SLICE_X101Y91.B2     net (fanout=3)        0.608   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y184.T1     net (fanout=16)       1.212   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y184.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[13]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.069ns logic, 2.094ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  26.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.675 - 0.688)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y89.AQ     Tcko                  0.450   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3
    SLICE_X101Y91.B3     net (fanout=7)        0.615   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y183.T1     net (fanout=16)       1.224   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y183.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[15]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (1.048ns logic, 2.113ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  26.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.675 - 0.688)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y89.AQ     Tcko                  0.450   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3
    SLICE_X101Y91.B3     net (fanout=7)        0.615   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y182.T1     net (fanout=16)       1.224   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y182.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[12]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (1.048ns logic, 2.113ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  26.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.157ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.683 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.CQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1
    SLICE_X101Y91.B2     net (fanout=3)        0.608   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y190.T1     net (fanout=16)       1.206   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y190.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[9]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (1.069ns logic, 2.088ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  26.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.157ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.683 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.CQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1
    SLICE_X101Y91.B2     net (fanout=3)        0.608   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd1
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y191.T1     net (fanout=16)       1.206   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y191.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[10]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (1.069ns logic, 2.088ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  26.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y88.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2
    SLICE_X101Y91.D2     net (fanout=5)        0.950   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y182.T1     net (fanout=16)       1.224   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y182.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[12]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.975ns logic, 2.174ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  26.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y88.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2
    SLICE_X101Y91.D2     net (fanout=5)        0.950   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y183.T1     net (fanout=16)       1.224   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y183.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[15]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.975ns logic, 2.174ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  26.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[4].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[4].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B1     net (fanout=3)        0.870   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y177.T1     net (fanout=16)       0.929   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y177.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[4].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.069ns logic, 2.073ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  26.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[5].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.675 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[5].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B1     net (fanout=3)        0.870   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y176.T1     net (fanout=16)       0.929   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y176.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[2]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[5].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.069ns logic, 2.073ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  26.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.677 - 0.688)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y89.AQ     Tcko                  0.450   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3
    SLICE_X101Y91.B3     net (fanout=7)        0.615   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y184.T1     net (fanout=16)       1.212   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y184.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[13]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (1.048ns logic, 2.101ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  26.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.677 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y88.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2
    SLICE_X101Y91.D2     net (fanout=5)        0.950   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y184.T1     net (fanout=16)       1.212   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y184.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[13]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.975ns logic, 2.162ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  26.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.683 - 0.688)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y89.AQ     Tcko                  0.450   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3
    SLICE_X101Y91.B3     net (fanout=7)        0.615   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y191.T1     net (fanout=16)       1.206   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y191.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[10]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.048ns logic, 2.095ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  26.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.683 - 0.688)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y89.AQ     Tcko                  0.450   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG3
    SLICE_X101Y91.B3     net (fanout=7)        0.615   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_wrce
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y190.T1     net (fanout=16)       1.206   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y190.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[9]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.048ns logic, 2.095ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  26.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.683 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y88.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2
    SLICE_X101Y91.D2     net (fanout=5)        0.950   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y191.T1     net (fanout=16)       1.206   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y191.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[10]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[13].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (0.975ns logic, 2.156ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  26.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.131ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.683 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y88.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/WRCE_REG2
    SLICE_X101Y91.D2     net (fanout=5)        0.950   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrce2
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y190.T1     net (fanout=16)       1.206   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y190.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[9]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[14].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (0.975ns logic, 2.156ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  26.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[0].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.681 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[0].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B1     net (fanout=3)        0.870   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y188.T1     net (fanout=16)       0.899   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y188.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[7]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[0].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.069ns logic, 2.043ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  26.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[1].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.681 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[1].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B1     net (fanout=3)        0.870   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y189.T1     net (fanout=16)       0.899   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y189.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[6]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[1].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.069ns logic, 2.043ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  26.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.677 - 0.694)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y91.BQ     Tcko                  0.471   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd2
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B1     net (fanout=3)        0.870   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd4
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y174.T1     net (fanout=16)       0.893   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y174.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[0]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[7].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.069ns logic, 2.037ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  26.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.675 - 0.688)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y90.BQ     Tcko                  0.450   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd7
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6
    SLICE_X101Y91.B4     net (fanout=4)        0.521   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y182.T1     net (fanout=16)       1.224   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y182.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[12]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[11].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.048ns logic, 2.019ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  26.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.675 - 0.688)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y90.BQ     Tcko                  0.450   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd7
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6
    SLICE_X101Y91.B4     net (fanout=4)        0.521   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y183.T1     net (fanout=16)       1.224   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y183.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[15]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[8].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.048ns logic, 2.019ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  26.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.071ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.689 - 0.688)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y89.BQ     Tcko                  0.450   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/RDCE_REG3
    SLICE_X100Y90.D2     net (fanout=4)        0.799   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce
    SLICE_X100Y90.D      Tilo                  0.094   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/Sync_rdce_re1
    SLICE_X100Y90.C6     net (fanout=1)        0.153   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re
    SLICE_X100Y90.C      Tilo                  0.094   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/Sync_rdce_re
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb1
    OLOGIC_X2Y198.D1     net (fanout=1)        1.047   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_cen_cmb
    OLOGIC_X2Y198.CLK    Todck                 0.434   fpga_0_SysACE_CompactFlash_SysACE_CEN_pin_OBUF
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_CEN_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (1.072ns logic, 1.999ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  26.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6 (FF)
  Destination:          SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.055ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.677 - 0.688)
  Source Clock:         fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 0.000ns
  Destination Clock:    fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6 to SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y90.BQ     Tcko                  0.450   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd7
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6
    SLICE_X101Y91.B4     net (fanout=4)        0.521   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/current_State_FSM_FFd6
    SLICE_X101Y91.B      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/sysace_wen_cmb21
    SLICE_X101Y91.D6     net (fanout=2)        0.274   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/N3
    SLICE_X101Y91.D      Tilo                  0.094   xps_intc_0/xps_intc_0/INTC_CORE_I/intr_d1[3]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/valid_mem_t_cmb1
    OLOGIC_X2Y184.T1     net (fanout=16)       1.212   SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/valid_mem_t
    OLOGIC_X2Y184.CLK    Totck                 0.410   fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[13]
                                                       SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_T_GEN[10].DQT_REG1
    -------------------------------------------------  ---------------------------
    Total                                      3.055ns (1.048ns logic, 2.007ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG" PERIOD = 30 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.334ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/BUFG/I0
  Logical resource: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_OEN_pin_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_OEN_REG/CK
  Location pin: OLOGIC_X2Y197.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_OEN_pin_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_OEN_REG/CK
  Location pin: OLOGIC_X2Y197.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_OEN_pin_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_OEN_REG/CK
  Location pin: OLOGIC_X2Y197.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_WEN_pin_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG/CK
  Location pin: OLOGIC_X2Y175.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_WEN_pin_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG/CK
  Location pin: OLOGIC_X2Y175.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_WEN_pin_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/MEM_STATE_MACHINE_I/SYSACE_WEN_REG/CK
  Location pin: OLOGIC_X2Y175.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_0_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[6].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y172.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_0_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[6].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y172.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_0_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[6].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y172.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_1_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[5].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y196.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_1_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[5].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y196.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_1_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[5].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y196.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_2_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[4].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y193.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_2_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[4].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y193.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_2_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[4].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y193.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_3_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[3].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y192.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_3_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[3].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y192.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_3_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[3].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y192.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_4_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[2].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y185.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_4_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[2].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y185.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_4_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[2].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y185.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_5_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[1].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y199.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_5_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[1].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y199.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_5_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[1].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y199.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_6_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[0].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y194.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_6_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[0].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y194.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPA_pin_6_OBUF/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_A_GEN[0].MEM_A_OUT/CK
  Location pin: OLOGIC_X2Y194.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[0]/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_O_GEN[7].MEM_DQ_O_OUT/CK
  Location pin: OLOGIC_X2Y174.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 29.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: fpga_0_SysACE_CompactFlash_SysACE_MPD_pin_O[0]/CLK
  Logical resource: SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_O_GEN[7].MEM_DQ_O_OUT/CK
  Location pin: OLOGIC_X2Y174.CLK
  Clock network: fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.838  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.SR                       0.803  
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.SR                      0.805  
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.SR                       0.805  
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.838  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
en_dqs[1]"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.528ns.
--------------------------------------------------------------------------------
Slack:                  0.072ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[1]
Report:    0.528ns delay meets   0.600ns timing constraint by 0.072ns
From                              To                                Delay(ns)
SLICE_X0Y29.AQ                    IODELAY_X0Y58.DATAIN                  0.528  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
en_dqs[4]"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[4]
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y51.AQ                    IODELAY_X0Y102.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
en_dqs[5]"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y128.AQ                   IODELAY_X0Y256.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
en_dqs[0]"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[0]
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y48.AQ                    IODELAY_X0Y96.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
en_dqs[3]"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[3]
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y50.AQ                    IODELAY_X0Y100.DATAIN                 0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/
en_dqs[6]"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.527ns.
--------------------------------------------------------------------------------
Slack:                  0.073ns DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]
Report:    0.527ns delay meets   0.600ns timing constraint by 0.073ns
From                              To                                Delay(ns)
SLICE_X0Y130.AQ                   IODELAY_X0Y260.DATAIN                 0.527  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------
Slack: 6.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
--------------------------------------------------------------------------------
Slack: 6.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT5
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT5
  Location pin: PLL_ADV_X0Y0.CLKOUT5
  Clock network: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT5
--------------------------------------------------------------------------------
Slack: 8.451ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.549ns (645.578MHz) (Tpllper_CLKIN)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------
Slack: 14.334ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT3
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT4
  Logical resource: clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT4
  Location pin: PLL_ADV_X0Y0.CLKOUT4
  Clock network: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.917ns.
--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_35 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.270ns (3.542 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X10Y56.B4      net (fanout=32)       3.373   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X10Y56.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/rd_data_rise1
    SLICE_X12Y57.DX      net (fanout=2)        0.503   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[35]
    SLICE_X12Y57.CLK     Tdick                -0.005   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_35
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (0.560ns logic, 3.876ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_32 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.373ns (Levels of Logic = 1)
  Clock Path Skew:      -0.270ns (3.542 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X10Y56.A4      net (fanout=32)       3.371   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X10Y56.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/rd_data_rise1
    SLICE_X12Y57.AX      net (fanout=2)        0.449   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[32]
    SLICE_X12Y57.CLK     Tdick                -0.012   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_32
    -------------------------------------------------  ---------------------------
    Total                                      4.373ns (0.553ns logic, 3.820ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_32 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (1.437 - 1.550)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X10Y56.A4      net (fanout=32)       3.371   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X10Y56.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/rd_data_rise1
    SLICE_X9Y56.AX       net (fanout=2)        0.684   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[32]
    SLICE_X9Y56.CLK      Tdick                -0.008   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_32
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (0.557ns logic, 4.055ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_102 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 1)
  Clock Path Skew:      -0.272ns (3.540 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y58.B4       net (fanout=32)       2.906   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X6Y58.B        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_bit1_r1[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/rd_data_fall1
    SLICE_X9Y55.CX       net (fanout=2)        0.794   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[102]
    SLICE_X9Y55.CLK      Tdick                 0.004   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[103]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_102
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (0.569ns logic, 3.700ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.267ns (3.545 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X9Y54.A4       net (fanout=32)       3.210   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X9Y54.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[11]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/rd_data_rise1
    SLICE_X8Y57.DX       net (fanout=2)        0.462   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[39]
    SLICE_X8Y57.CLK      Tdick                -0.005   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_39
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.560ns logic, 3.672ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (3.559 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X10Y55.C4      net (fanout=32)       3.054   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X10Y55.C       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/pushaddr_r[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/rd_data_fall1
    SLICE_X7Y58.AX       net (fanout=2)        0.619   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[96]
    SLICE_X7Y58.CLK      Tdick                -0.008   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[99]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (0.557ns logic, 3.673ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_33 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 1)
  Clock Path Skew:      -0.270ns (3.542 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X9Y56.C4       net (fanout=32)       3.140   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X9Y56.C        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/rd_data_rise1
    SLICE_X12Y57.BX      net (fanout=2)        0.496   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[33]
    SLICE_X12Y57.CLK     Tdick                -0.018   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_33
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (0.547ns logic, 3.636ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_99 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (3.559 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X11Y54.C4      net (fanout=32)       3.045   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X11Y54.C       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[103]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/rd_data_fall1
    SLICE_X7Y58.DX       net (fanout=2)        0.587   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[99]
    SLICE_X7Y58.CLK      Tdick                 0.002   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[99]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_99
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (0.567ns logic, 3.632ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_34 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.182ns (Levels of Logic = 1)
  Clock Path Skew:      -0.270ns (3.542 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X11Y57.C4      net (fanout=32)       3.147   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X11Y57.C       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/rd_data_rise1
    SLICE_X12Y57.CX      net (fanout=2)        0.475   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[34]
    SLICE_X12Y57.CLK     Tdick                -0.005   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_34
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (0.560ns logic, 3.622ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.505ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.486 - 1.550)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X9Y54.A4       net (fanout=32)       3.210   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X9Y54.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[11]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/rd_data_rise1
    SLICE_X6Y57.DX       net (fanout=2)        0.728   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[39]
    SLICE_X6Y57.CLK      Tdick                 0.002   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_39
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (0.567ns logic, 3.938ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_103 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 1)
  Clock Path Skew:      -0.272ns (3.540 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X8Y55.B4       net (fanout=32)       3.223   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X8Y55.B        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/rd_data_fall1
    SLICE_X9Y55.DX       net (fanout=2)        0.357   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[103]
    SLICE_X9Y55.CLK      Tdick                 0.002   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[103]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_103
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (0.567ns logic, 3.580ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_101 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 1)
  Clock Path Skew:      -0.272ns (3.540 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X11Y55.D4      net (fanout=32)       3.043   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X11Y55.D       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/rd_data_fall1
    SLICE_X9Y55.BX       net (fanout=2)        0.549   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[101]
    SLICE_X9Y55.CLK      Tdick                -0.011   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[103]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_101
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (0.554ns logic, 3.592ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.267ns (3.545 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X7Y53.D5       net (fanout=32)       3.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X7Y53.D        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/rd_data_rise1
    SLICE_X8Y57.BX       net (fanout=2)        0.597   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[37]
    SLICE_X8Y57.CLK      Tdick                -0.018   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_37
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.547ns logic, 3.604ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.267ns (3.545 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X8Y58.C4       net (fanout=32)       2.992   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X8Y58.C        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/rd_data_rise1
    SLICE_X8Y57.CX       net (fanout=2)        0.531   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[38]
    SLICE_X8Y57.CLK      Tdick                -0.005   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_38
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (0.560ns logic, 3.523ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.081ns (Levels of Logic = 1)
  Clock Path Skew:      -0.267ns (3.545 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X9Y56.B4       net (fanout=32)       3.204   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X9Y56.B        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/rd_data_rise1
    SLICE_X8Y57.AX       net (fanout=2)        0.324   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[36]
    SLICE_X8Y57.CLK      Tdick                -0.012   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_36
    -------------------------------------------------  ---------------------------
    Total                                      4.081ns (0.553ns logic, 3.528ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_35 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (1.434 - 1.550)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X11Y54.C4      net (fanout=32)       3.045   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X11Y54.C       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[103]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/rd_data_fall1
    SLICE_X11Y57.DX      net (fanout=2)        0.730   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[99]
    SLICE_X11Y57.CLK     Tdick                 0.002   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_35
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (0.567ns logic, 3.775ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_35 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.325ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (1.437 - 1.550)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X10Y56.B4      net (fanout=32)       3.373   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X10Y56.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/rd_data_rise1
    SLICE_X9Y56.DX       net (fanout=2)        0.385   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[35]
    SLICE_X9Y56.CLK      Tdick                 0.002   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_35
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (0.567ns logic, 3.758ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.486 - 1.550)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X9Y56.B4       net (fanout=32)       3.204   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X9Y56.B        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/rd_data_rise1
    SLICE_X6Y57.AX       net (fanout=2)        0.583   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[36]
    SLICE_X6Y57.CLK      Tdick                -0.008   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_36
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (0.557ns logic, 3.787ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.985ns (Levels of Logic = 1)
  Clock Path Skew:      -0.273ns (3.539 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X11Y58.A1      net (fanout=32)       3.488   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X11Y58.CLK     Tas                   0.026   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[99]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_96_mux00001
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_96
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (0.497ns logic, 3.488ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_97 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 1)
  Clock Path Skew:      -0.273ns (3.539 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X11Y58.B1      net (fanout=32)       3.486   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X11Y58.CLK     Tas                   0.027   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[99]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_97_mux00001
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_97
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (0.498ns logic, 3.486ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_100 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 1)
  Clock Path Skew:      -0.272ns (3.540 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y54.C6       net (fanout=32)       2.691   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X6Y54.C        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[11]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/rd_data_fall1
    SLICE_X9Y55.AX       net (fanout=2)        0.706   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[100]
    SLICE_X9Y55.CLK      Tdick                -0.008   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[103]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_100
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (0.557ns logic, 3.397ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_98 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.923ns (Levels of Logic = 1)
  Clock Path Skew:      -0.253ns (3.559 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y58.A4       net (fanout=32)       2.904   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X6Y58.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_bit1_r1[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/rd_data_fall1
    SLICE_X7Y58.CX       net (fanout=2)        0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[98]
    SLICE_X7Y58.CLK      Tdick                 0.004   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[99]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_98
    -------------------------------------------------  ---------------------------
    Total                                      3.923ns (0.569ns logic, 3.354ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_100 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.898ns (Levels of Logic = 1)
  Clock Path Skew:      -0.277ns (3.535 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_100
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X13Y55.A1      net (fanout=32)       3.401   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X13Y55.CLK     Tas                   0.026   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[103]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_100_mux00001
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_100
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (0.497ns logic, 3.401ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_101 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.897ns (Levels of Logic = 1)
  Clock Path Skew:      -0.277ns (3.535 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X13Y55.B1      net (fanout=32)       3.399   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X13Y55.CLK     Tas                   0.027   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[103]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_101_mux00001
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_101
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (0.498ns logic, 3.399ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.191ns (Levels of Logic = 1)
  Clock Path Skew:      -0.095ns (1.455 - 1.550)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X8Y55.B4       net (fanout=32)       3.223   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X8Y55.B        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/rd_data_fall1
    SLICE_X7Y55.DX       net (fanout=2)        0.401   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[103]
    SLICE_X7Y55.CLK      Tdick                 0.002   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_39
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (0.567ns logic, 3.624ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (1.437 - 1.550)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X9Y56.C4       net (fanout=32)       3.140   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X9Y56.C        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/rd_data_rise1
    SLICE_X9Y56.BX       net (fanout=2)        0.463   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[33]
    SLICE_X9Y56.CLK      Tdick                -0.011   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_33
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (0.554ns logic, 3.603ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.267ns (3.545 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X9Y57.A2       net (fanout=32)       3.374   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X9Y57.CLK      Tas                   0.026   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_36_mux00001
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_36
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (0.497ns logic, 3.374ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 1)
  Clock Path Skew:      -0.267ns (3.545 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X9Y57.B2       net (fanout=32)       3.371   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X9Y57.CLK      Tas                   0.027   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_37_mux00001
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_37
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (0.498ns logic, 3.371ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.153ns (Levels of Logic = 1)
  Clock Path Skew:      -0.095ns (1.455 - 1.550)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X11Y55.D4      net (fanout=32)       3.043   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X11Y55.D       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/rd_data_fall1
    SLICE_X7Y55.BX       net (fanout=2)        0.556   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[101]
    SLICE_X7Y55.CLK      Tdick                -0.011   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_37
    -------------------------------------------------  ---------------------------
    Total                                      4.153ns (0.554ns logic, 3.599ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_34 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.067ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (1.434 - 1.550)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y58.A4       net (fanout=32)       2.904   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel[4]
    SLICE_X6Y58.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_bit1_r1[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/rd_data_fall1
    SLICE_X11Y57.CX      net (fanout=2)        0.594   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[98]
    SLICE_X11Y57.CLK     Tdick                 0.004   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_34
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (0.569ns logic, 3.498ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 47 paths analyzed, 45 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors)
 Maximum delay is   5.188ns.
--------------------------------------------------------------------------------
Slack:                  -0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (3.361 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X49Y29.A6      net (fanout=26)       3.482   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X49Y29.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X48Y30.CE      net (fanout=34)       0.303   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X48Y30.CLK     Tceck                 0.226   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[10]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_10
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.770ns logic, 3.785ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (3.361 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X49Y29.A6      net (fanout=26)       3.482   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X49Y29.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X48Y30.CE      net (fanout=34)       0.303   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X48Y30.CLK     Tceck                 0.226   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[10]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.770ns logic, 3.785ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (3.361 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X49Y29.A6      net (fanout=26)       3.482   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X49Y29.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X48Y30.CE      net (fanout=34)       0.303   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X48Y30.CLK     Tceck                 0.226   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[10]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.770ns logic, 3.785ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (3.361 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X49Y29.A6      net (fanout=26)       3.482   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X49Y29.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X48Y29.CE      net (fanout=34)       0.295   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X48Y29.CLK     Tceck                 0.226   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_6
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (0.770ns logic, 3.777ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (3.361 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X49Y29.A6      net (fanout=26)       3.482   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X49Y29.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X48Y29.CE      net (fanout=34)       0.295   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X48Y29.CLK     Tceck                 0.226   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_5
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (0.770ns logic, 3.777ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (3.361 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X49Y29.A6      net (fanout=26)       3.482   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X49Y29.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X48Y29.CE      net (fanout=34)       0.295   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X48Y29.CLK     Tceck                 0.226   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (0.770ns logic, 3.777ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (3.361 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X49Y29.A6      net (fanout=26)       3.482   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X49Y29.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X48Y29.CE      net (fanout=34)       0.295   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X48Y29.CLK     Tceck                 0.226   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (0.770ns logic, 3.777ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (3.361 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X49Y29.A6      net (fanout=26)       3.482   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X49Y29.CLK     Tas                   0.026   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (0.476ns logic, 3.482ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.182ns (Levels of Logic = 2)
  Clock Path Skew:      -0.181ns (3.602 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X4Y116.B5      net (fanout=26)       1.703   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X4Y116.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X4Y116.D5      net (fanout=3)        0.407   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X4Y116.CMUX    Topdc                 0.374   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y236.D1     net (fanout=2)        0.720   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y236.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.182ns (1.352ns logic, 2.830ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (3.602 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X4Y116.CX      net (fanout=26)       2.124   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X4Y116.CMUX    Taxc                  0.335   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y236.D1     net (fanout=2)        0.720   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y236.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.219ns logic, 2.844ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.041ns (Levels of Logic = 2)
  Clock Path Skew:      -0.184ns (3.599 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X4Y116.B5      net (fanout=26)       1.703   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X4Y116.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X4Y116.D5      net (fanout=3)        0.407   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X4Y116.CMUX    Topdc                 0.374   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y233.D1     net (fanout=2)        0.579   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y233.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.352ns logic, 2.689ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.922ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (3.599 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X4Y116.CX      net (fanout=26)       2.124   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X4Y116.CMUX    Taxc                  0.335   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7
    OLOGIC_X0Y233.D1     net (fanout=2)        0.579   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000
    OLOGIC_X0Y233.CLK    Todck                 0.434   fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt
    -------------------------------------------------  ---------------------------
    Total                                      3.922ns (1.219ns logic, 2.703ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 1)
  Clock Path Skew:      -0.241ns (3.542 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X15Y55.B4      net (fanout=26)       2.335   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X15Y55.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X13Y57.CE      net (fanout=34)       0.624   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X13Y57.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[10]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_10
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.773ns logic, 2.959ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 1)
  Clock Path Skew:      -0.241ns (3.542 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X15Y55.B4      net (fanout=26)       2.335   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X15Y55.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X13Y57.CE      net (fanout=34)       0.624   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X13Y57.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[10]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.773ns logic, 2.959ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.732ns (Levels of Logic = 1)
  Clock Path Skew:      -0.241ns (3.542 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X15Y55.B4      net (fanout=26)       2.335   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X15Y55.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X13Y57.CE      net (fanout=34)       0.624   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X13Y57.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[10]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.773ns logic, 2.959ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.534 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X15Y55.B4      net (fanout=26)       2.335   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X15Y55.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X14Y51.CE      net (fanout=34)       0.513   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X14Y51.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.773ns logic, 2.848ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.534 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X15Y55.B4      net (fanout=26)       2.335   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X15Y55.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X14Y51.CE      net (fanout=34)       0.513   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X14Y51.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.773ns logic, 2.848ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.534 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X15Y55.B4      net (fanout=26)       2.335   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X15Y55.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X14Y51.CE      net (fanout=34)       0.513   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X14Y51.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.773ns logic, 2.848ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.534 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X15Y55.B4      net (fanout=26)       2.335   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X15Y55.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X14Y51.CE      net (fanout=34)       0.513   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X14Y51.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.773ns logic, 2.848ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  1.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (3.565 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X4Y116.B5      net (fanout=26)       1.703   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X4Y116.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X6Y106.DX      net (fanout=3)        1.195   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X6Y106.CLK     Tdick                 0.002   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (0.546ns logic, 2.898ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Clock Path Skew:      -0.231ns (3.552 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y102.A4      net (fanout=26)       0.923   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y102.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X3Y117.SR      net (fanout=4)        1.354   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]
    SLICE_X3Y117.CLK     Tsrck                 0.550   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.094ns logic, 2.277ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  1.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.232ns (3.551 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X4Y116.B5      net (fanout=26)       1.703   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X4Y116.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X2Y110.AX      net (fanout=3)        0.720   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X2Y110.CLK     Tdick                -0.003   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (0.541ns logic, 2.423ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.870ns (Levels of Logic = 1)
  Clock Path Skew:      -0.237ns (3.546 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y102.A4      net (fanout=26)       0.923   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y102.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X4Y113.BX      net (fanout=4)        1.418   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]
    SLICE_X4Y113.CLK     Tdick                -0.015   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (0.529ns logic, 2.341ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  1.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.250ns (3.533 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X15Y55.B4      net (fanout=26)       2.335   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X15Y55.CLK     Tas                   0.027   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/Push_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (0.477ns logic, 2.335ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  1.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (3.519 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X8Y111.A1      net (fanout=26)       2.250   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X8Y111.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.AP_PhyIF_Addr_i2_12
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux_mux00001
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (0.457ns logic, 2.250ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  1.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.686ns (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (3.519 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y111.A1      net (fanout=26)       2.210   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y111.CLK     Tas                   0.026   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.cs_mux_d2_0
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux_mux00001
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux
    -------------------------------------------------  ---------------------------
    Total                                      2.686ns (0.476ns logic, 2.210ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cas_n_mux (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.685ns (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (3.519 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cas_n_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y111.B1      net (fanout=26)       2.208   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y111.CLK     Tas                   0.027   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.cs_mux_d2_0
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cas_n_mux_mux00001
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cas_n_mux
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (0.477ns logic, 2.208ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  1.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.609ns (Levels of Logic = 1)
  Clock Path Skew:      -0.262ns (3.521 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y102.A4      net (fanout=26)       0.923   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y102.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X7Y110.BX      net (fanout=4)        1.148   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]
    SLICE_X7Y110.CLK     Tdick                -0.006   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (0.538ns logic, 2.071ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  2.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.485ns (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (3.519 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X8Y111.B4      net (fanout=26)       2.032   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X8Y111.CLK     Tas                   0.003   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.AP_PhyIF_Addr_i2_12
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<12>1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.453ns logic, 2.032ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  2.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.338ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (3.565 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.AQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X9Y102.A4      net (fanout=26)       0.923   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X9Y102.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X6Y106.AX      net (fanout=4)        0.879   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]
    SLICE_X6Y106.CLK     Tdick                -0.008   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_1
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (0.536ns logic, 1.802ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.194ns.
--------------------------------------------------------------------------------
Slack:                  0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 1)
  Clock Path Skew:      -0.296ns (3.552 - 3.848)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y105.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly
    SLICE_X0Y51.A6       net (fanout=1)        3.209   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[24]
    SLICE_X0Y51.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (0.478ns logic, 3.209ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  2.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[30].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (3.613 - 3.823)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[30].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.CQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[30].u_ff_gate_dly
    SLICE_X0Y130.A2      net (fanout=1)        1.972   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[30]
    SLICE_X0Y130.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (0.478ns logic, 1.972ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  2.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.226ns (3.622 - 3.848)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y105.BQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly
    SLICE_X0Y128.A2      net (fanout=1)        1.907   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[25]
    SLICE_X0Y128.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (0.478ns logic, 1.907ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  2.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[6].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (3.612 - 3.839)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[6].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.CQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[6].u_ff_gate_dly
    SLICE_X0Y29.A3       net (fanout=1)        1.790   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[6]
    SLICE_X0Y29.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.457ns logic, 1.790ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  2.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[31].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (3.613 - 3.823)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[31].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.DQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[31].u_ff_gate_dly
    SLICE_X0Y130.A3      net (fanout=1)        1.766   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[31]
    SLICE_X0Y130.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (0.478ns logic, 1.766ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  2.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[7].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.168ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (3.612 - 3.839)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[7].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.DQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[7].u_ff_gate_dly
    SLICE_X0Y29.A4       net (fanout=1)        1.711   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[7]
    SLICE_X0Y29.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (0.457ns logic, 1.711ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  2.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.119ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.622 - 3.871)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y116.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly
    SLICE_X0Y131.A2      net (fanout=1)        1.662   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[35]
    SLICE_X0Y131.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (0.457ns logic, 1.662ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  2.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[5].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.085ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (3.612 - 3.839)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[5].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.BQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[5].u_ff_gate_dly
    SLICE_X0Y29.A2       net (fanout=1)        1.628   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[5]
    SLICE_X0Y29.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.085ns (0.457ns logic, 1.628ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  2.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[36].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.045ns (Levels of Logic = 1)
  Clock Path Skew:      -0.224ns (3.622 - 3.846)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[36].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y115.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[36].u_ff_gate_dly
    SLICE_X0Y131.A3      net (fanout=1)        1.588   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[36]
    SLICE_X0Y131.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.045ns (0.457ns logic, 1.588ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  2.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 1)
  Clock Path Skew:      -0.226ns (3.622 - 3.848)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y105.CQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly
    SLICE_X0Y128.A3      net (fanout=1)        1.497   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[26]
    SLICE_X0Y128.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.478ns logic, 1.497ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  2.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[29].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.201ns (3.622 - 3.823)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[29].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.BQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[29].u_ff_gate_dly
    SLICE_X0Y128.A6      net (fanout=1)        1.454   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[29]
    SLICE_X0Y128.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (0.478ns logic, 1.454ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  2.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[12].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.621 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[12].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.AQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[15]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[12].u_ff_gate_dly
    SLICE_X0Y31.A4       net (fanout=1)        1.478   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[12]
    SLICE_X0Y31.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.457ns logic, 1.478ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  2.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.856ns (Levels of Logic = 1)
  Clock Path Skew:      -0.226ns (3.622 - 3.848)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y105.DQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly
    SLICE_X0Y128.A4      net (fanout=1)        1.378   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[27]
    SLICE_X0Y128.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (0.478ns logic, 1.378ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  2.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[32].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.717ns (Levels of Logic = 1)
  Clock Path Skew:      -0.258ns (3.613 - 3.871)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[32].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y116.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[32].u_ff_gate_dly
    SLICE_X0Y130.A4      net (fanout=1)        1.260   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[32]
    SLICE_X0Y130.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.717ns (0.457ns logic, 1.260ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  2.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[39].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 1)
  Clock Path Skew:      -0.224ns (3.622 - 3.846)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[39].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y115.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[39].u_ff_gate_dly
    SLICE_X0Y131.A6      net (fanout=1)        1.284   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[39]
    SLICE_X0Y131.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.457ns logic, 1.284ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  2.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[37].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.700ns (Levels of Logic = 1)
  Clock Path Skew:      -0.224ns (3.622 - 3.846)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[37].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y115.BQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[37].u_ff_gate_dly
    SLICE_X0Y131.A4      net (fanout=1)        1.243   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[37]
    SLICE_X0Y131.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (0.457ns logic, 1.243ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  2.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[38].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.687ns (Levels of Logic = 1)
  Clock Path Skew:      -0.224ns (3.622 - 3.846)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[38].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y115.CQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[39]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[38].u_ff_gate_dly
    SLICE_X0Y131.A5      net (fanout=1)        1.230   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[38]
    SLICE_X0Y131.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (0.457ns logic, 1.230ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  2.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[33].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.640ns (Levels of Logic = 1)
  Clock Path Skew:      -0.258ns (3.613 - 3.871)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[33].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y116.BQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[33].u_ff_gate_dly
    SLICE_X0Y130.A5      net (fanout=1)        1.183   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[33]
    SLICE_X0Y130.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (0.457ns logic, 1.183ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  2.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[10].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.615ns (Levels of Logic = 1)
  Clock Path Skew:      -0.279ns (3.621 - 3.900)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[10].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.CQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[11]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[10].u_ff_gate_dly
    SLICE_X0Y31.A2       net (fanout=1)        1.158   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[10]
    SLICE_X0Y31.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.615ns (0.457ns logic, 1.158ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  2.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[28].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.201ns (3.622 - 3.823)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[28].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y111.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[28].u_ff_gate_dly
    SLICE_X0Y128.A5      net (fanout=1)        1.197   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[28]
    SLICE_X0Y128.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.675ns (0.478ns logic, 1.197ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  2.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[13].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.655ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.621 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[13].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.BQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[15]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[13].u_ff_gate_dly
    SLICE_X0Y31.A5       net (fanout=1)        1.198   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[13]
    SLICE_X0Y31.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.655ns (0.457ns logic, 1.198ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  2.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[20].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.494ns (Levels of Logic = 1)
  Clock Path Skew:      -0.303ns (3.552 - 3.855)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[20].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y57.AQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[23]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[20].u_ff_gate_dly
    SLICE_X0Y51.A2       net (fanout=1)        1.037   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[20]
    SLICE_X0Y51.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.457ns logic, 1.037ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  3.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.279ns (3.621 - 3.900)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.DQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[11]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly
    SLICE_X0Y31.A3       net (fanout=1)        0.993   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[11]
    SLICE_X0Y31.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.457ns logic, 0.993ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  3.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[21].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.303ns (3.552 - 3.855)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[21].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y57.BQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[23]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[21].u_ff_gate_dly
    SLICE_X0Y51.A3       net (fanout=1)        0.963   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[21]
    SLICE_X0Y51.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.457ns logic, 0.963ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  3.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[16].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.430ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (3.543 - 3.823)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[16].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.AQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[16].u_ff_gate_dly
    SLICE_X0Y50.A3       net (fanout=1)        0.973   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[16]
    SLICE_X0Y50.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.457ns logic, 0.973ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  3.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[14].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.512ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.621 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[14].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.CQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[15]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[14].u_ff_gate_dly
    SLICE_X0Y31.A6       net (fanout=1)        1.055   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[14]
    SLICE_X0Y31.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.457ns logic, 1.055ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  3.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[34].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Clock Path Skew:      -0.258ns (3.613 - 3.871)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[34].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y116.CQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[35]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[34].u_ff_gate_dly
    SLICE_X0Y130.A6      net (fanout=1)        0.975   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[34]
    SLICE_X0Y130.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.457ns logic, 0.975ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  3.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[0].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.409ns (Levels of Logic = 1)
  Clock Path Skew:      -0.254ns (3.552 - 3.806)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[0].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.AQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[0].u_ff_gate_dly
    SLICE_X0Y48.A2       net (fanout=1)        0.952   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[0]
    SLICE_X0Y48.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (0.457ns logic, 0.952ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  3.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[15].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 1)
  Clock Path Skew:      -0.269ns (3.543 - 3.812)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[15].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y47.DQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[15]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[15].u_ff_gate_dly
    SLICE_X0Y50.A2       net (fanout=1)        0.933   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[15]
    SLICE_X0Y50.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.457ns logic, 0.933ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  3.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[1].u_ff_gate_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.389ns (Levels of Logic = 1)
  Clock Path Skew:      -0.254ns (3.552 - 3.806)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[1].u_ff_gate_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y51.BQ       Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[1].u_ff_gate_dly
    SLICE_X0Y48.A3       net (fanout=1)        0.932   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r[1]
    SLICE_X0Y48.CLK      Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.457ns logic, 0.932ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.189ns.
--------------------------------------------------------------------------------
Slack:                  2.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.651ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (3.546 - 3.873)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X8Y102.A2      net (fanout=1)        1.194   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[0]
    SLICE_X8Y102.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (0.457ns logic, 1.194ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  3.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (3.546 - 3.873)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.BQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X8Y102.A3      net (fanout=1)        0.865   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[1]
    SLICE_X8Y102.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.457ns logic, 0.865ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  3.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (3.546 - 3.873)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X8Y102.A5      net (fanout=1)        0.628   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[3]
    SLICE_X8Y102.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.457ns logic, 0.628ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  3.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.068ns (Levels of Logic = 1)
  Clock Path Skew:      -0.327ns (3.546 - 3.873)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y101.CQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X8Y102.A4      net (fanout=1)        0.611   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[2]
    SLICE_X8Y102.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.457ns logic, 0.611ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  3.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.237ns (3.546 - 3.783)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y102.BQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X8Y102.A6      net (fanout=1)        0.501   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r[4]
    SLICE_X8Y102.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.958ns (0.457ns logic, 0.501ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.118ns.
--------------------------------------------------------------------------------
Slack:                  2.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.598ns (Levels of Logic = 1)
  Clock Path Skew:      -0.309ns (3.528 - 3.837)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y105.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X4Y110.A2      net (fanout=1)        1.141   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[0]
    SLICE_X4Y110.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.598ns (0.457ns logic, 1.141ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  3.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.305ns (Levels of Logic = 1)
  Clock Path Skew:      -0.309ns (3.528 - 3.837)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y105.CQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X4Y110.A4      net (fanout=1)        0.848   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[2]
    SLICE_X4Y110.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.305ns (0.457ns logic, 0.848ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  3.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.309ns (3.528 - 3.837)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y105.BQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X4Y110.A3      net (fanout=1)        0.814   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[1]
    SLICE_X4Y110.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.457ns logic, 0.814ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  3.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.152ns (Levels of Logic = 1)
  Clock Path Skew:      -0.309ns (3.528 - 3.837)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y105.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X4Y110.A5      net (fanout=1)        0.695   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[3]
    SLICE_X4Y110.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.457ns logic, 0.695ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  3.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 1)
  Clock Path Skew:      -0.285ns (3.528 - 3.813)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y107.BQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X4Y110.A6      net (fanout=1)        0.497   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r[4]
    SLICE_X4Y110.CLK     Tas                   0.007   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.478ns logic, 0.497ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.678ns.
 Maximum delay is   1.863ns.
--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.877ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.779   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (1.098ns logic, 0.779ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.877ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.779   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.877ns (1.098ns logic, 0.779ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.807   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
    ILOGIC_X0Y240.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.098ns logic, 0.807ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.807   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
    ILOGIC_X0Y241.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.098ns logic, 0.807ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.787   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
    ILOGIC_X0Y116.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (1.098ns logic, 0.787ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack:                  0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.787   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (1.098ns logic, 0.787ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.290 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.780   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
    ILOGIC_X0Y74.CLK     Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (1.098ns logic, 0.780ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.889ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.791   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (1.098ns logic, 0.791ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.864ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.281 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y272.CE1    net (fanout=8)        0.766   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]
    ILOGIC_X0Y272.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (1.098ns logic, 0.766ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.864ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.281 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y273.CE1    net (fanout=8)        0.766   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]
    ILOGIC_X0Y273.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (1.098ns logic, 0.766ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.772   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]
    ILOGIC_X0Y251.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.779   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (1.074ns logic, 0.779ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[6] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.779   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[6]
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (1.074ns logic, 0.779ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.807   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
    ILOGIC_X0Y240.CLKB   Tice1ck               0.557   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.074ns logic, 0.807ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack:                  0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.807   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
    ILOGIC_X0Y241.CLKB   Tice1ck               0.557   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.074ns logic, 0.807ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack:                  0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.281 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y113.CE1    net (fanout=8)        0.760   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
    ILOGIC_X0Y113.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (1.098ns logic, 0.760ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack:                  0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.281 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y73.CE1     net (fanout=8)        0.758   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
    ILOGIC_X0Y73.CLK     Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (1.098ns logic, 0.758ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack:                  0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[7] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y262.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y277.CE1    net (fanout=8)        0.773   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[7]
    ILOGIC_X0Y277.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (1.098ns logic, 0.773ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.281 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y72.CE1     net (fanout=8)        0.758   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
    ILOGIC_X0Y72.CLK     Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (1.098ns logic, 0.758ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y242.CE1    net (fanout=8)        0.768   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
    ILOGIC_X0Y242.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (1.098ns logic, 0.768ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[5] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y243.CE1    net (fanout=8)        0.768   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[5]
    ILOGIC_X0Y243.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (1.098ns logic, 0.768ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack:                  0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.290 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y114.CE1    net (fanout=8)        0.760   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
    ILOGIC_X0Y114.CLK    Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (1.098ns logic, 0.760ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack:                  0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.281 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[0] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[0] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y96.Q1      Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.751   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[0]
    ILOGIC_X0Y86.CLK     Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (1.098ns logic, 0.751ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.862ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[0] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[0] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y96.Q1      Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y83.CE1     net (fanout=8)        0.764   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[0]
    ILOGIC_X0Y83.CLK     Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (1.098ns logic, 0.764ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.787   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
    ILOGIC_X0Y116.CLKB   Tice1ck               0.557   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (1.074ns logic, 0.787ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y78.CE1     net (fanout=8)        0.768   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
    ILOGIC_X0Y78.CLK     Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.866ns (1.098ns logic, 0.768ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.787   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (1.074ns logic, 0.787ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.865ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[4] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.791   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[4]
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (1.074ns logic, 0.791ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.290 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.780   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
    ILOGIC_X0Y74.CLKB    Tice1ck               0.557   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (1.074ns logic, 0.780ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Destination Clock:    DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs[2] falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y62.Q1      Tickq                 0.517   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y76.CE1     net (fanout=8)        0.759   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce[2]
    ILOGIC_X0Y76.CLK     Tice1ck               0.581   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/stg1_out_fall_sg1
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (1.098ns logic, 0.759ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" 
TS_sys_clk_pin         * 1.25 PHASE 2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 898 paths analyzed, 764 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.982ns.
--------------------------------------------------------------------------------
Slack:                  0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.780ns (Levels of Logic = 1)
  Clock Path Skew:      -0.255ns (3.552 - 3.807)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y55.CQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/Rst_d2
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y102.A6      net (fanout=4)        2.332   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y102.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X3Y117.SR      net (fanout=4)        1.354   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]
    SLICE_X3Y117.CLK     Tsrck                 0.550   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (1.094ns logic, 3.686ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (3.551 - 3.807)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y55.CQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/Rst_d2
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X4Y116.B6      net (fanout=4)        3.413   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X4Y116.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_idel_tap_limit[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01
    SLICE_X2Y110.AX      net (fanout=3)        0.720   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0
    SLICE_X2Y110.CLK     Tdick                -0.003   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_270
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (0.541ns logic, 4.133ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.279ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (3.546 - 3.807)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y55.CQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/Rst_d2
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y102.A6      net (fanout=4)        2.332   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y102.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X4Y113.BX      net (fanout=4)        1.418   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]
    SLICE_X4Y113.CLK     Tdick                -0.015   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270[1]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    -------------------------------------------------  ---------------------------
    Total                                      4.279ns (0.529ns logic, 3.750ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_180 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.415ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (3.531 - 3.473)
  Source Clock:         clk_125_0000MHzPLL0 falling at 4.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_180 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y92.BQ      Tcko                  0.445   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_180
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_180
    SLICE_X10Y48.AX      net (fanout=3)        3.978   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_180
    SLICE_X10Y48.CLK     Tdick                -0.008   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    -------------------------------------------------  ---------------------------
    Total                                      4.415ns (0.437ns logic, 3.978ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 1)
  Clock Path Skew:      -0.286ns (3.521 - 3.807)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y55.CQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/Rst_d2
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y102.A6      net (fanout=4)        2.332   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X9Y102.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X7Y110.BX      net (fanout=4)        1.148   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]
    SLICE_X7Y110.CLK     Tdick                -0.006   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (0.538ns logic, 3.480ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  1.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_4 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (3.579 - 3.517)
  Source Clock:         clk_125_0000MHzPLL0 falling at 4.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_4 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.AQ      Tcko                  0.445   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_4
    SLICE_X2Y100.A3      net (fanout=1)        3.765   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2[4]
    SLICE_X2Y100.CLK     Tas                   0.026   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/wdf_mask_data<4>1_INV_0
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_4
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (0.471ns logic, 3.765ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack:                  2.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.718 - 0.712)
  Source Clock:         clk_125_0000MHz90PLL0 falling at 6.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.CQ       Tcko                  0.445   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/dm_ce_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce
    OLOGIC_X0Y115.OCE    net (fanout=1)        1.137   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/dm_ce_r
    OLOGIC_X0Y115.CLK    Tooceck               0.223   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/dm_out
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.668ns logic, 1.137ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  2.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (1.389 - 1.508)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    SLICE_X5Y52.A1       net (fanout=1)        1.151   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r[0]
    SLICE_X5Y52.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X12Y110.SR     net (fanout=15)       3.382   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X12Y110.CLK    Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[44]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (1.106ns logic, 4.533ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  2.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.240ns (3.552 - 3.792)
  Source Clock:         clk_62_5000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y110.DQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X9Y102.A5      net (fanout=2)        0.917   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X9Y102.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[43]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X3Y117.SR      net (fanout=4)        1.354   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages[0]
    SLICE_X3Y117.CLK     Tsrck                 0.550   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.094ns logic, 2.271ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  2.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_7 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_7 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (3.579 - 3.517)
  Source Clock:         clk_125_0000MHzPLL0 falling at 4.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_7 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y80.DQ      Tcko                  0.445   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2_7
    SLICE_X2Y100.D4      net (fanout=1)        3.183   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2[7]
    SLICE_X2Y100.CLK     Tas                   0.028   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/wdf_mask_data<7>1_INV_0
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_mask_r_7
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (0.473ns logic, 3.183ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  2.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_108 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 1)
  Clock Path Skew:      -0.139ns (1.395 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_108
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y58.A1       net (fanout=135)      1.927   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y58.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X13Y108.SR     net (fanout=13)       2.513   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N2
    SLICE_X13Y108.CLK    Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[108]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_108
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (1.091ns logic, 4.440ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  2.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_104 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.529ns (Levels of Logic = 1)
  Clock Path Skew:      -0.139ns (1.395 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y58.A1       net (fanout=135)      1.927   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y58.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X13Y108.SR     net (fanout=13)       2.513   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N2
    SLICE_X13Y108.CLK    Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[108]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_104
    -------------------------------------------------  ---------------------------
    Total                                      5.529ns (1.089ns logic, 4.440ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  2.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (1.422 - 1.508)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    SLICE_X5Y52.A1       net (fanout=1)        1.151   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r[0]
    SLICE_X5Y52.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X9Y115.SR      net (fanout=15)       3.314   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X9Y115.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[56]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (1.112ns logic, 4.465ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  2.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (1.422 - 1.508)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    SLICE_X5Y52.A1       net (fanout=1)        1.151   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r[0]
    SLICE_X5Y52.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X8Y115.SR      net (fanout=15)       3.314   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X8Y115.CLK     Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[60]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.106ns logic, 4.465ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  2.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.510ns (Levels of Logic = 1)
  Clock Path Skew:      -0.145ns (1.389 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X5Y52.A4       net (fanout=135)      1.043   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X5Y52.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X12Y110.SR     net (fanout=15)       3.382   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X12Y110.CLK    Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[44]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (1.085ns logic, 4.425ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  2.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_59 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.470 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A3       net (fanout=135)      1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y117.SR      net (fanout=16)       3.222   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X6Y117.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[59]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_59
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (1.091ns logic, 4.494ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  2.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_58 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.470 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A3       net (fanout=135)      1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y117.SR      net (fanout=16)       3.222   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X6Y117.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[59]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_58
    -------------------------------------------------  ---------------------------
    Total                                      5.585ns (1.091ns logic, 4.494ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  2.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_62 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.445 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A3       net (fanout=135)      1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X7Y117.SR      net (fanout=16)       3.195   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X7Y117.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[63]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_62
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (1.091ns logic, 4.467ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  2.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_57 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.583ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (1.470 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A3       net (fanout=135)      1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y117.SR      net (fanout=16)       3.222   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X6Y117.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[59]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_57
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (1.089ns logic, 4.494ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  2.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_63 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.445 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A3       net (fanout=135)      1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X7Y117.SR      net (fanout=16)       3.195   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X7Y117.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[63]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_63
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (1.091ns logic, 4.467ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  2.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.445 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A3       net (fanout=135)      1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X7Y117.SR      net (fanout=16)       3.195   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X7Y117.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[63]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_61
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (1.089ns logic, 4.467ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  2.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.603ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.710 - 0.712)
  Source Clock:         clk_125_0000MHz90PLL0 falling at 6.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.BQ       Tcko                  0.445   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/dm_ce_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce
    OLOGIC_X0Y106.OCE    net (fanout=1)        0.935   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/dm_ce_r
    OLOGIC_X0Y106.CLK    Tooceck               0.223   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/dm_out
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.668ns logic, 0.935ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  2.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.709 - 0.719)
  Source Clock:         clk_125_0000MHz90PLL0 falling at 6.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y39.AQ       Tcko                  0.467   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/dm_ce_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce
    OLOGIC_X0Y65.OCE     net (fanout=1)        0.879   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/dm_ce_r
    OLOGIC_X0Y65.CLK     Tooceck               0.223   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/dm_out
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.690ns logic, 0.879ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  2.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.448ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (1.422 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X5Y52.A4       net (fanout=135)      1.043   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X5Y52.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X9Y115.SR      net (fanout=15)       3.314   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X9Y115.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[56]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_56
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (1.091ns logic, 4.357ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  2.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (1.422 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X5Y52.A4       net (fanout=135)      1.043   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X5Y52.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X8Y115.SR      net (fanout=15)       3.314   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X8Y115.CLK     Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[60]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_60
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (1.085ns logic, 4.357ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  2.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (1.443 - 1.508)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    SLICE_X5Y52.A1       net (fanout=1)        1.151   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r[0]
    SLICE_X5Y52.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X10Y104.SR     net (fanout=15)       3.187   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X10Y104.CLK    Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[40]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_40
    -------------------------------------------------  ---------------------------
    Total                                      5.450ns (1.112ns logic, 4.338ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  2.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_120 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.410ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (1.445 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y58.A1       net (fanout=135)      1.927   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y58.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X10Y115.SR     net (fanout=13)       2.392   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N2
    SLICE_X10Y115.CLK    Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[120]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_120
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (1.091ns logic, 4.319ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  2.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_124 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 1)
  Clock Path Skew:      -0.114ns (1.420 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y58.A1       net (fanout=135)      1.927   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y58.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r1[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X11Y115.SR     net (fanout=13)       2.365   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N2
    SLICE_X11Y115.CLK    Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[124]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_124
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (1.089ns logic, 4.292ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  2.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.428ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.446 - 1.508)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y52.BQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_0
    SLICE_X5Y52.A1       net (fanout=1)        1.151   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r[0]
    SLICE_X5Y52.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X5Y114.SR      net (fanout=15)       3.167   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3
    SLICE_X5Y114.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[48]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_48
    -------------------------------------------------  ---------------------------
    Total                                      5.428ns (1.110ns logic, 4.318ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  2.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.418ns (Levels of Logic = 1)
  Clock Path Skew:      -0.066ns (1.468 - 1.534)
  Source Clock:         clk_125_0000MHz90PLL0 rising at 2.000ns
  Destination Clock:    clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A3       net (fanout=135)      1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90
    SLICE_X8Y55.A        Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1[27]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X6Y116.SR      net (fanout=16)       3.055   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01
    SLICE_X6Y116.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r[47]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r_47
    -------------------------------------------------  ---------------------------
    Total                                      5.418ns (1.091ns logic, 4.327ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        * 1.25 PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y84.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y86.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y91.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[3].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[3].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y93.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y83.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[5].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[5].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y85.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y88.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y89.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y57.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y64.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y52.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y74.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y56.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[14].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[14].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y67.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y108.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[22].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[22].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y77.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y79.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y69.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y112.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y104.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y92.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y71.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y241.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y243.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y113.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[25].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[25].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y99.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/dq_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y73.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" 
TS_sys_clk_pin         * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 555827 paths analyzed, 37973 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.958ns.
--------------------------------------------------------------------------------
Slack:                  0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (1.127 - 1.444)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y103.CQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
    SLICE_X53Y87.B3      net (fanout=49)       2.181   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
    SLICE_X53Y87.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/new_cmd_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_mux1
    SLICE_X50Y86.D3      net (fanout=45)       0.679   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/Ad2wr_new_cmd
    SLICE_X50Y86.D       Tilo                  0.094   mb_plb_M_wrDBus[127]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut<1>1
    SLICE_X53Y88.A1      net (fanout=6)        1.012   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut[1]
    SLICE_X53Y88.A       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<3>110
    SLICE_X53Y88.B6      net (fanout=5)        0.157   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/N0
    SLICE_X53Y88.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<5>_SW3
    SLICE_X49Y88.B5      net (fanout=1)        1.151   DDR2_SDRAM/N991
    SLICE_X49Y88.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg[17]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<5>
    SLICE_X48Y86.C1      net (fanout=1)        0.882   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count[5]
    SLICE_X48Y86.COUT    Topcyc                0.409   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_lut<2>
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<3>
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy[3]
    SLICE_X48Y87.CLK     Tcinck                0.168   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_xor<7>
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_0
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (1.497ns logic, 6.062ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_15 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.728ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.432 - 1.571)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_15 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y101.DQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1[15]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_15
    SLICE_X8Y104.C1      net (fanout=14)       1.365   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1[15]
    SLICE_X8Y104.C       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[59]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/gen_data_out[3]_delay_compare<1>1
    SLICE_X4Y104.A1      net (fanout=1)        1.131   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/gen_data_out[3]_delay_compare<1>1
    SLICE_X4Y104.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[43]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3_or0000163
    SLICE_X4Y104.B3      net (fanout=1)        0.736   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3_or0000163
    SLICE_X4Y104.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r[43]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3_or0000179
    SLICE_X8Y54.SR       net (fanout=1)        3.202   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3_or0000179
    SLICE_X8Y54.CLK      Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3
    -------------------------------------------------  ---------------------------
    Total                                      7.728ns (1.294ns logic, 6.434ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST (FF)
  Destination:          xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (1.499 - 1.441)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST to xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.AQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST
    SLICE_X47Y117.A6     net (fanout=42)       4.241   mb_plb_SPLB_Rst[4]
    SLICE_X47Y117.A      Tilo                  0.094   xps_iic_1/xps_iic_1/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h[3]
                                                       xps_iic_1/xps_iic_1/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset1
    ILOGIC_X0Y238.SR     net (fanout=41)       1.893   xps_iic_1/xps_iic_1/X_IIC/Bus2IIC_Reset
    ILOGIC_X0Y238.CLK    Tisrck                1.217   xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
                                                       xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SDA_DEBOUNCE/clean_cs
    -------------------------------------------------  ---------------------------
    Total                                      7.895ns (1.761ns logic, 6.134ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST (FF)
  Destination:          xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (1.499 - 1.441)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST to xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.AQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[4].I_SPLB_RST
    SLICE_X47Y117.A6     net (fanout=42)       4.241   mb_plb_SPLB_Rst[4]
    SLICE_X47Y117.A      Tilo                  0.094   xps_iic_1/xps_iic_1/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h[3]
                                                       xps_iic_1/xps_iic_1/X_IIC/X_XPS_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset1
    ILOGIC_X0Y239.SR     net (fanout=41)       1.893   xps_iic_1/xps_iic_1/X_IIC/Bus2IIC_Reset
    ILOGIC_X0Y239.CLK    Tisrck                1.217   xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs
                                                       xps_iic_1/xps_iic_1/X_IIC/FILTER_I/SCL_DEBOUNCE/clean_cs
    -------------------------------------------------  ---------------------------
    Total                                      7.895ns (1.761ns logic, 6.134ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.785ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.458 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y96.SR      net (fanout=8)        2.113   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y96.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.785ns (1.467ns logic, 6.318ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.458 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y96.SR      net (fanout=8)        2.113   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y96.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (1.465ns logic, 6.318ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.782ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.458 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y96.SR      net (fanout=8)        2.113   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y96.CLK     Tsrck                 0.544   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (1.464ns logic, 6.318ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.461 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y97.SR      net (fanout=8)        2.111   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y97.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (1.467ns logic, 6.316ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.779ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.458 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y96.SR      net (fanout=8)        2.113   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y96.CLK     Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.779ns (1.461ns logic, 6.318ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.781ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.461 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y97.SR      net (fanout=8)        2.111   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y97.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.781ns (1.465ns logic, 6.316ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.780ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.461 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y97.SR      net (fanout=8)        2.111   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y97.CLK     Tsrck                 0.544   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (1.464ns logic, 6.316ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.461 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y97.SR      net (fanout=8)        2.111   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y97.CLK     Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (1.461ns logic, 6.316ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy (FF)
  Destination:          microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 4)
  Clock Path Skew:      -0.238ns (0.433 - 0.671)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy to microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.DQ      Tcko                  0.450   mb_plb_Sl_rdComp[11]
                                                       LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy
    SLICE_X80Y74.B2      net (fanout=5)        1.895   mb_plb_Sl_rdComp[11]
    SLICE_X80Y74.B       Tilo                  0.094   mb_plb_Sl_addrAck[6]
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C6      net (fanout=1)        0.722   mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0
    SLICE_X71Y72.D5      net (fanout=1)        0.226   mb_plb/N50
    SLICE_X71Y72.D       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047
    SLICE_X71Y91.A4      net (fanout=2)        1.283   mb_plb/PLB_SrdDAck
    SLICE_X71Y91.A       Tilo                  0.094   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001
    SLICE_X57Y70.CE      net (fanout=12)       2.403   mb_plb_PLB_MRdDAck[1]
    SLICE_X57Y70.CLK     Tceck                 0.229   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[7]
                                                       microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_8
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (1.055ns logic, 6.529ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy (FF)
  Destination:          microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 4)
  Clock Path Skew:      -0.238ns (0.433 - 0.671)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy to microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.DQ      Tcko                  0.450   mb_plb_Sl_rdComp[11]
                                                       LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy
    SLICE_X80Y74.B2      net (fanout=5)        1.895   mb_plb_Sl_rdComp[11]
    SLICE_X80Y74.B       Tilo                  0.094   mb_plb_Sl_addrAck[6]
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C6      net (fanout=1)        0.722   mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0
    SLICE_X71Y72.D5      net (fanout=1)        0.226   mb_plb/N50
    SLICE_X71Y72.D       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047
    SLICE_X71Y91.A4      net (fanout=2)        1.283   mb_plb/PLB_SrdDAck
    SLICE_X71Y91.A       Tilo                  0.094   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001
    SLICE_X57Y70.CE      net (fanout=12)       2.403   mb_plb_PLB_MRdDAck[1]
    SLICE_X57Y70.CLK     Tceck                 0.229   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[7]
                                                       microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_7
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (1.055ns logic, 6.529ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy (FF)
  Destination:          microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 4)
  Clock Path Skew:      -0.238ns (0.433 - 0.671)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy to microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.DQ      Tcko                  0.450   mb_plb_Sl_rdComp[11]
                                                       LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy
    SLICE_X80Y74.B2      net (fanout=5)        1.895   mb_plb_Sl_rdComp[11]
    SLICE_X80Y74.B       Tilo                  0.094   mb_plb_Sl_addrAck[6]
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C6      net (fanout=1)        0.722   mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0
    SLICE_X71Y72.D5      net (fanout=1)        0.226   mb_plb/N50
    SLICE_X71Y72.D       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047
    SLICE_X71Y91.A4      net (fanout=2)        1.283   mb_plb/PLB_SrdDAck
    SLICE_X71Y91.A       Tilo                  0.094   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001
    SLICE_X57Y70.CE      net (fanout=12)       2.403   mb_plb_PLB_MRdDAck[1]
    SLICE_X57Y70.CLK     Tceck                 0.229   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[7]
                                                       microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_9
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (1.055ns logic, 6.529ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy (FF)
  Destination:          microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 4)
  Clock Path Skew:      -0.238ns (0.433 - 0.671)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy to microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.DQ      Tcko                  0.450   mb_plb_Sl_rdComp[11]
                                                       LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy
    SLICE_X80Y74.B2      net (fanout=5)        1.895   mb_plb_Sl_rdComp[11]
    SLICE_X80Y74.B       Tilo                  0.094   mb_plb_Sl_addrAck[6]
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C6      net (fanout=1)        0.722   mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0
    SLICE_X71Y72.D5      net (fanout=1)        0.226   mb_plb/N50
    SLICE_X71Y72.D       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047
    SLICE_X71Y91.A4      net (fanout=2)        1.283   mb_plb/PLB_SrdDAck
    SLICE_X71Y91.A       Tilo                  0.094   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001
    SLICE_X57Y70.CE      net (fanout=12)       2.403   mb_plb_PLB_MRdDAck[1]
    SLICE_X57Y70.CLK     Tceck                 0.229   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[7]
                                                       microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_6
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (1.055ns logic, 6.529ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (1.127 - 1.444)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y103.CQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
    SLICE_X53Y87.B3      net (fanout=49)       2.181   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
    SLICE_X53Y87.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/new_cmd_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_mux1
    SLICE_X50Y86.D3      net (fanout=45)       0.679   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/Ad2wr_new_cmd
    SLICE_X50Y86.D       Tilo                  0.094   mb_plb_M_wrDBus[127]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut<1>1
    SLICE_X53Y88.A1      net (fanout=6)        1.012   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut[1]
    SLICE_X53Y88.A       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<3>110
    SLICE_X53Y88.B6      net (fanout=5)        0.157   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/N0
    SLICE_X53Y88.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<5>_SW3
    SLICE_X49Y88.B5      net (fanout=1)        1.151   DDR2_SDRAM/N991
    SLICE_X49Y88.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg[17]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<5>
    SLICE_X48Y86.C1      net (fanout=1)        0.882   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count[5]
    SLICE_X48Y86.COUT    Topcyc                0.409   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_lut<2>
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<3>
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy[3]
    SLICE_X48Y87.CLK     Tcinck                0.111   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_xor<7>
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_2
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (1.440ns logic, 6.062ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_31 (FF)
  Destination:          xps_iic_2/xps_iic_2/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.004ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (1.442 - 1.253)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_31 to xps_iic_2/xps_iic_2/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y86.DQ      Tcko                  0.450   mb_plb_M_wrDBus[127]
                                                       microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I/MEM_DataBus_Write_Data_31
    SLICE_X74Y70.C4      net (fanout=2)        1.803   mb_plb_M_wrDBus[127]
    SLICE_X74Y70.C       Tilo                  0.094   mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout30_0_or00001
    SLICE_X25Y128.DX     net (fanout=20)       5.655   mb_plb_PLB_wrDBus[31]
    SLICE_X25Y128.CLK    Tdick                 0.002   xps_iic_2/xps_iic_2/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]
                                                       xps_iic_2/xps_iic_2/X_IIC/X_XPS_IPIF_SSP1/X_PLB_SLAVE_IF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      8.004ns (0.546ns logic, 7.458ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy (FF)
  Destination:          microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.578ns (Levels of Logic = 4)
  Clock Path Skew:      -0.229ns (0.442 - 0.671)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy to microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.DQ      Tcko                  0.450   mb_plb_Sl_rdComp[11]
                                                       LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy
    SLICE_X80Y74.B2      net (fanout=5)        1.895   mb_plb_Sl_rdComp[11]
    SLICE_X80Y74.B       Tilo                  0.094   mb_plb_Sl_addrAck[6]
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C6      net (fanout=1)        0.722   mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0
    SLICE_X71Y72.D5      net (fanout=1)        0.226   mb_plb/N50
    SLICE_X71Y72.D       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047
    SLICE_X71Y91.A4      net (fanout=2)        1.283   mb_plb/PLB_SrdDAck
    SLICE_X71Y91.A       Tilo                  0.094   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001
    SLICE_X56Y71.CE      net (fanout=12)       2.400   mb_plb_PLB_MRdDAck[1]
    SLICE_X56Y71.CLK     Tceck                 0.226   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[5]
                                                       microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_4
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (1.052ns logic, 6.526ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy (FF)
  Destination:          microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.578ns (Levels of Logic = 4)
  Clock Path Skew:      -0.229ns (0.442 - 0.671)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy to microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.DQ      Tcko                  0.450   mb_plb_Sl_rdComp[11]
                                                       LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy
    SLICE_X80Y74.B2      net (fanout=5)        1.895   mb_plb_Sl_rdComp[11]
    SLICE_X80Y74.B       Tilo                  0.094   mb_plb_Sl_addrAck[6]
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C6      net (fanout=1)        0.722   mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000032
    SLICE_X71Y72.C       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047_SW0
    SLICE_X71Y72.D5      net (fanout=1)        0.226   mb_plb/N50
    SLICE_X71Y72.D       Tilo                  0.094   mb_plb/PLB_SrdDAck
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or000047
    SLICE_X71Y91.A4      net (fanout=2)        1.283   mb_plb/PLB_SrdDAck
    SLICE_X71Y91.A       Tilo                  0.094   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000
                                                       mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001
    SLICE_X56Y71.CE      net (fanout=12)       2.400   mb_plb_PLB_MRdDAck[1]
    SLICE_X56Y71.CLK     Tceck                 0.226   microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data[5]
                                                       microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/WB_DPLB_Read_Data_5
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (1.052ns logic, 6.526ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.486ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (1.127 - 1.444)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y103.CQ     Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
    SLICE_X53Y87.B3      net (fanout=49)       2.181   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
    SLICE_X53Y87.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/new_cmd_d1
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_mux1
    SLICE_X50Y86.D3      net (fanout=45)       0.679   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/Ad2wr_new_cmd
    SLICE_X50Y86.D       Tilo                  0.094   mb_plb_M_wrDBus[127]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut<1>1
    SLICE_X53Y88.A1      net (fanout=6)        1.012   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Madd_word_count_share0000_lut[1]
    SLICE_X53Y88.A       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<3>110
    SLICE_X53Y88.B6      net (fanout=5)        0.157   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/N0
    SLICE_X53Y88.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<5>_SW3
    SLICE_X49Y88.B5      net (fanout=1)        1.151   DDR2_SDRAM/N991
    SLICE_X49Y88.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg[17]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count<5>
    SLICE_X48Y86.C1      net (fanout=1)        0.882   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/word_count[5]
    SLICE_X48Y86.COUT    Topcyc                0.409   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_lut<2>
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy<3>
    SLICE_X48Y87.CIN     net (fanout=1)        0.000   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_cy[3]
    SLICE_X48Y87.CLK     Tcinck                0.095   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Mcount_ttl_word_count_xor<7>
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/ttl_word_count_1
    -------------------------------------------------  ---------------------------
    Total                                      7.486ns (1.424ns logic, 6.062ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.719ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.454 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y95.SR      net (fanout=8)        2.047   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y95.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[8]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.719ns (1.467ns logic, 6.252ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.454 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y95.SR      net (fanout=8)        2.047   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y95.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[8]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (1.465ns logic, 6.252ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.454 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y95.SR      net (fanout=8)        2.047   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y95.CLK     Tsrck                 0.544   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[8]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (1.464ns logic, 6.252ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.492ns (Levels of Logic = 5)
  Clock Path Skew:      -0.275ns (1.147 - 1.422)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.BQ     Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2
    SLICE_X35Y101.D1     net (fanout=21)       1.066   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe[2]
    SLICE_X35Y101.D      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_cmp_eq00001
    SLICE_X39Y100.C5     net (fanout=12)       0.750   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single
    SLICE_X39Y100.C      Tilo                  0.094   microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000221
    SLICE_X39Y100.D5     net (fanout=2)        0.237   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N49
    SLICE_X39Y100.D      Tilo                  0.094   microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en_SW0
    SLICE_X34Y101.C1     net (fanout=7)        0.910   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N193
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y96.SR      net (fanout=8)        2.113   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y96.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.492ns (1.488ns logic, 6.004ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.454 - 0.507)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.450   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4
    SLICE_X43Y100.B3     net (fanout=3)        1.923   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe[4]
    SLICE_X43Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_WRITE_MODULE/Wr2Ad_Wr_Cmplt
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045_SW0
    SLICE_X38Y100.B6     net (fanout=1)        0.309   DDR2_SDRAM/N945
    SLICE_X38Y100.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_abus_pipe[31]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C6     net (fanout=2)        0.477   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/valid_request_and000045
    SLICE_X36Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd11-In11
    SLICE_X34Y101.C4     net (fanout=9)        0.568   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N58
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y95.SR      net (fanout=8)        2.047   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y95.CLK     Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[8]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_11
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (1.461ns logic, 6.252ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.490ns (Levels of Logic = 5)
  Clock Path Skew:      -0.275ns (1.147 - 1.422)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.BQ     Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2
    SLICE_X35Y101.D1     net (fanout=21)       1.066   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe[2]
    SLICE_X35Y101.D      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_cmp_eq00001
    SLICE_X39Y100.C5     net (fanout=12)       0.750   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single
    SLICE_X39Y100.C      Tilo                  0.094   microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000221
    SLICE_X39Y100.D5     net (fanout=2)        0.237   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N49
    SLICE_X39Y100.D      Tilo                  0.094   microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en_SW0
    SLICE_X34Y101.C1     net (fanout=7)        0.910   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N193
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y96.SR      net (fanout=8)        2.113   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y96.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (1.486ns logic, 6.004ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.489ns (Levels of Logic = 5)
  Clock Path Skew:      -0.275ns (1.147 - 1.422)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.BQ     Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2
    SLICE_X35Y101.D1     net (fanout=21)       1.066   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe[2]
    SLICE_X35Y101.D      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_cmp_eq00001
    SLICE_X39Y100.C5     net (fanout=12)       0.750   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single
    SLICE_X39Y100.C      Tilo                  0.094   microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000221
    SLICE_X39Y100.D5     net (fanout=2)        0.237   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N49
    SLICE_X39Y100.D      Tilo                  0.094   microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en_SW0
    SLICE_X34Y101.C1     net (fanout=7)        0.910   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N193
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y96.SR      net (fanout=8)        2.113   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y96.CLK     Tsrck                 0.544   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.489ns (1.485ns logic, 6.004ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.490ns (Levels of Logic = 5)
  Clock Path Skew:      -0.272ns (1.150 - 1.422)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.BQ     Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2
    SLICE_X35Y101.D1     net (fanout=21)       1.066   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe[2]
    SLICE_X35Y101.D      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_cmp_eq00001
    SLICE_X39Y100.C5     net (fanout=12)       0.750   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single
    SLICE_X39Y100.C      Tilo                  0.094   microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000221
    SLICE_X39Y100.D5     net (fanout=2)        0.237   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N49
    SLICE_X39Y100.D      Tilo                  0.094   microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en_SW0
    SLICE_X34Y101.C1     net (fanout=7)        0.910   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N193
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y97.SR      net (fanout=8)        2.111   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y97.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (1.488ns logic, 6.002ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2 (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.486ns (Levels of Logic = 5)
  Clock Path Skew:      -0.275ns (1.147 - 1.422)
  Source Clock:         clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2 to DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y101.BQ     Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_rnw_pipe
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2
    SLICE_X35Y101.D1     net (fanout=21)       1.066   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe[2]
    SLICE_X35Y101.D      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_cmp_eq00001
    SLICE_X39Y100.C5     net (fanout=12)       0.750   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single
    SLICE_X39Y100.C      Tilo                  0.094   microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or0000221
    SLICE_X39Y100.D5     net (fanout=2)        0.237   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N49
    SLICE_X39Y100.D      Tilo                  0.094   microblaze_0/microblaze_0/wb_dlmb_valid_read_data[19]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en_SW0
    SLICE_X34Y101.C1     net (fanout=7)        0.910   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/N193
    SLICE_X34Y101.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/ad2wr_wrbe_i[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A1     net (fanout=44)       0.928   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en
    SLICE_X37Y101.A      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or00001
    SLICE_X48Y96.SR      net (fanout=8)        2.113   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_or0000
    SLICE_X48Y96.CLK     Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q[4]
                                                       DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.486ns (1.482ns logic, 6.004ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
        * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.334ns (max period limit - period)
  Period: 8.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpc(Fdllhfmsmin))
  Physical resource: clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Logical resource: clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clk_125_0000MHzPLL0
--------------------------------------------------------------------------------
Slack: 0.334ns (max period limit - period)
  Period: 8.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0
  Logical resource: clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clock_generator_0/clock_generator_0/SIG_DCM0_CLK0
--------------------------------------------------------------------------------
Slack: 2.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Logical resource: clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clk_125_0000MHzPLL0
--------------------------------------------------------------------------------
Slack: 2.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Logical resource: clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clk_125_0000MHzPLL0
--------------------------------------------------------------------------------
Slack: 5.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y234.REV
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_oddr_dqs/N4/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_tri_state_dqs/N2/SR
  Location pin: OLOGIC_X0Y62.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_oddr_dqs/N5/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/N3/SR
  Location pin: OLOGIC_X0Y100.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_oddr_dqs/N6/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_tri_state_dqs/N4/SR
  Location pin: OLOGIC_X0Y102.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_oddr_dqs/N7/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_tri_state_dqs/N5/SR
  Location pin: OLOGIC_X0Y256.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_oddr_dqs/N8/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_tri_state_dqs/N6/SR
  Location pin: OLOGIC_X0Y260.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs/N9/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/N7/SR
  Location pin: OLOGIC_X0Y262.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y97.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y59.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y63.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y101.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y103.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y257.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y261.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_out/SR
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y263.SR
  Clock network: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: fpga_0_SRAM_Mem_DQ_pin_O[21]/SR
  Logical resource: SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_21/SR
  Location pin: OLOGIC_X2Y253.SR
  Clock network: mb_plb_SPLB_Rst[9]
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: fpga_0_SRAM_Mem_DQ_pin_O[29]/SR
  Logical resource: SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_29/SR
  Location pin: OLOGIC_X2Y245.SR
  Clock network: mb_plb_SPLB_Rst[9]
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: fpga_0_SRAM_Mem_DQ_pin_O[5]/SR
  Logical resource: SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5/SR
  Location pin: OLOGIC_X1Y114.SR
  Clock network: mb_plb_SPLB_Rst[9]
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: fpga_0_SRAM_Mem_DQ_pin_O[24]/SR
  Logical resource: SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_24/SR
  Location pin: OLOGIC_X2Y250.SR
  Clock network: mb_plb_SPLB_Rst[9]
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: fpga_0_SRAM_Mem_DQ_pin_O[16]/SR
  Logical resource: SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_16/SR
  Location pin: OLOGIC_X2Y260.SR
  Clock network: mb_plb_SPLB_Rst[9]
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: fpga_0_SRAM_Mem_DQ_pin_O[11]/SR
  Logical resource: SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11/SR
  Location pin: OLOGIC_X1Y124.SR
  Clock network: mb_plb_SPLB_Rst[9]
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: fpga_0_SRAM_Mem_DQ_pin_O[27]/SR
  Logical resource: SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_27/SR
  Location pin: OLOGIC_X2Y247.SR
  Clock network: mb_plb_SPLB_Rst[9]
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: fpga_0_SRAM_Mem_DQ_pin_O[19]/SR
  Logical resource: SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_19/SR
  Location pin: OLOGIC_X2Y257.SR
  Clock network: mb_plb_SPLB_Rst[9]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" 
TS_sys_clk_pin         * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
        * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0
  Logical resource: clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" 
TS_sys_clk_pin         * 0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11216 paths analyzed, 4093 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.670ns.
--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 0)
  Clock Path Skew:      -0.475ns (3.305 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X51Y103.SR     net (fanout=203)      6.133   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X51Y103.CLK    Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_0
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (1.016ns logic, 6.133ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 1)
  Clock Path Skew:      -0.139ns (3.641 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X5Y116.A1      net (fanout=203)      5.148   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X5Y116.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[115]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5_or00001
    SLICE_X6Y125.SR      net (fanout=2)        1.030   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5_or0000
    SLICE_X6Y125.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_5
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (1.110ns logic, 6.178ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.212ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (3.632 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X3Y114.B1      net (fanout=203)      4.998   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X3Y114.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or00001
    SLICE_X2Y127.SR      net (fanout=2)        1.104   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000
    SLICE_X2Y127.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5
    -------------------------------------------------  ---------------------------
    Total                                      7.212ns (1.110ns logic, 6.102ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.133ns (Levels of Logic = 1)
  Clock Path Skew:      -0.219ns (3.561 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B3     net (fanout=203)      5.433   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X24Y125.SR     net (fanout=3)        0.588   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X24Y125.CLK    Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_6
    -------------------------------------------------  ---------------------------
    Total                                      7.133ns (1.112ns logic, 6.021ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.131ns (Levels of Logic = 1)
  Clock Path Skew:      -0.219ns (3.561 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B3     net (fanout=203)      5.433   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X24Y125.SR     net (fanout=3)        0.588   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X24Y125.CLK    Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_7
    -------------------------------------------------  ---------------------------
    Total                                      7.131ns (1.110ns logic, 6.021ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.130ns (Levels of Logic = 1)
  Clock Path Skew:      -0.219ns (3.561 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B3     net (fanout=203)      5.433   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X24Y125.SR     net (fanout=3)        0.588   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X24Y125.CLK    Tsrck                 0.544   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_5
    -------------------------------------------------  ---------------------------
    Total                                      7.130ns (1.109ns logic, 6.021ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 1)
  Clock Path Skew:      -0.219ns (3.561 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B3     net (fanout=203)      5.433   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X24Y125.SR     net (fanout=3)        0.588   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X24Y125.CLK    Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_4
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (1.106ns logic, 6.021ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.129ns (Levels of Logic = 1)
  Clock Path Skew:      -0.173ns (3.607 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X3Y116.A2      net (fanout=203)      4.886   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X3Y116.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[51]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6_or00001
    SLICE_X3Y127.SR      net (fanout=2)        1.131   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6_or0000
    SLICE_X3Y127.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_6
    -------------------------------------------------  ---------------------------
    Total                                      7.129ns (1.112ns logic, 6.017ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.150ns (Levels of Logic = 1)
  Clock Path Skew:      -0.143ns (3.637 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X9Y122.A1      net (fanout=203)      5.321   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X9Y122.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7_or00001
    SLICE_X6Y126.SR      net (fanout=2)        0.717   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7_or0000
    SLICE_X6Y126.CLK     Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7
    -------------------------------------------------  ---------------------------
    Total                                      7.150ns (1.112ns logic, 6.038ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.121ns (Levels of Logic = 1)
  Clock Path Skew:      -0.168ns (3.612 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X9Y122.A1      net (fanout=203)      5.321   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X9Y122.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7_or00001
    SLICE_X7Y126.SR      net (fanout=2)        0.690   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7_or0000
    SLICE_X7Y126.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate[7]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_7
    -------------------------------------------------  ---------------------------
    Total                                      7.121ns (1.110ns logic, 6.011ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (3.565 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B3     net (fanout=203)      5.433   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X24Y124.SR     net (fanout=3)        0.464   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X24Y124.CLK    Tsrck                 0.547   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_2
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (1.112ns logic, 5.897ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.007ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (3.565 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B3     net (fanout=203)      5.433   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X24Y124.SR     net (fanout=3)        0.464   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X24Y124.CLK    Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_3
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (1.110ns logic, 5.897ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.006ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (3.565 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B3     net (fanout=203)      5.433   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X24Y124.SR     net (fanout=3)        0.464   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X24Y124.CLK    Tsrck                 0.544   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_1
    -------------------------------------------------  ---------------------------
    Total                                      7.006ns (1.109ns logic, 5.897ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.003ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (3.565 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B3     net (fanout=203)      5.433   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X24Y124.SR     net (fanout=3)        0.464   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X24Y124.CLK    Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r[3]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_r_0
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (1.106ns logic, 5.897ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 1)
  Clock Path Skew:      -0.262ns (3.518 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X15Y105.B1     net (fanout=203)      4.858   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X15Y105.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_BE_O_i2[15]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req_or00001
    SLICE_X13Y112.SR     net (fanout=1)        0.937   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req_or0000
    SLICE_X13Y112.CLK    Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (1.110ns logic, 5.795ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.168ns (3.612 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X3Y116.A2      net (fanout=203)      4.886   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X3Y116.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[51]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6_or00001
    SLICE_X1Y127.SR      net (fanout=2)        0.991   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6_or0000
    SLICE_X1Y127.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.110ns logic, 5.877ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.166ns (3.614 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X5Y116.A1      net (fanout=203)      5.148   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X5Y116.A       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp[115]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5_or00001
    SLICE_X4Y125.SR      net (fanout=2)        0.679   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5_or0000
    SLICE_X4Y125.CLK     Tsrck                 0.541   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5
    -------------------------------------------------  ---------------------------
    Total                                      6.933ns (1.106ns logic, 5.827ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.160ns (3.620 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X3Y114.B1      net (fanout=203)      4.998   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X3Y114.B       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[0]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or00001
    SLICE_X5Y123.SR      net (fanout=2)        0.822   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000
    SLICE_X5Y123.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_gate_5
    -------------------------------------------------  ---------------------------
    Total                                      6.930ns (1.110ns logic, 5.820ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.880ns (Levels of Logic = 1)
  Clock Path Skew:      -0.208ns (3.572 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X6Y121.C3      net (fanout=203)      4.820   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X6Y121.C       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq[56]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6_or00001
    SLICE_X8Y130.SR      net (fanout=2)        0.950   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6_or0000
    SLICE_X8Y130.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_6
    -------------------------------------------------  ---------------------------
    Total                                      6.880ns (1.110ns logic, 5.770ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (3.594 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B3     net (fanout=203)      5.433   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X22Y122.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_highaddr_i2[5]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or00001
    SLICE_X22Y123.SR     net (fanout=3)        0.320   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000
    SLICE_X22Y123.CLK    Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (1.110ns logic, 5.753ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (3.519 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X18Y104.C4     net (fanout=203)      4.837   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X18Y104.C      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[59]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req_or00001
    SLICE_X11Y111.SR     net (fanout=1)        0.672   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req_or0000
    SLICE_X11Y111.CLK    Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (1.110ns logic, 5.509ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.683ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (3.619 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X6Y121.C3      net (fanout=203)      4.820   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X6Y121.C       Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dq[56]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6_or00001
    SLICE_X6Y130.SR      net (fanout=2)        0.753   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6_or0000
    SLICE_X6Y130.CLK     Tsrck                 0.545   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs[6]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (1.110ns logic, 5.573ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.233ns (3.547 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B3     net (fanout=203)      4.411   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011
    SLICE_X1Y109.CE      net (fanout=10)       1.297   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001
    SLICE_X1Y109.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[12]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_11
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (0.794ns logic, 5.708ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.233ns (3.547 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B3     net (fanout=203)      4.411   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011
    SLICE_X1Y109.CE      net (fanout=10)       1.297   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001
    SLICE_X1Y109.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[12]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_10
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (0.794ns logic, 5.708ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.233ns (3.547 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B3     net (fanout=203)      4.411   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011
    SLICE_X1Y109.CE      net (fanout=10)       1.297   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001
    SLICE_X1Y109.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[12]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_9
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (0.794ns logic, 5.708ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.233ns (3.547 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B3     net (fanout=203)      4.411   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011
    SLICE_X1Y109.CE      net (fanout=10)       1.297   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001
    SLICE_X1Y109.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[12]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_12
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (0.794ns logic, 5.708ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  1.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.477ns (Levels of Logic = 1)
  Clock Path Skew:      -0.238ns (3.542 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B3     net (fanout=203)      4.411   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011
    SLICE_X3Y109.CE      net (fanout=10)       1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001
    SLICE_X3Y109.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[20]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_17
    -------------------------------------------------  ---------------------------
    Total                                      6.477ns (0.794ns logic, 5.683ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  1.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.477ns (Levels of Logic = 1)
  Clock Path Skew:      -0.238ns (3.542 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B3     net (fanout=203)      4.411   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011
    SLICE_X3Y109.CE      net (fanout=10)       1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001
    SLICE_X3Y109.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[20]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_20
    -------------------------------------------------  ---------------------------
    Total                                      6.477ns (0.794ns logic, 5.683ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  1.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.477ns (Levels of Logic = 1)
  Clock Path Skew:      -0.238ns (3.542 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B3     net (fanout=203)      4.411   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011
    SLICE_X3Y109.CE      net (fanout=10)       1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001
    SLICE_X3Y109.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[20]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_18
    -------------------------------------------------  ---------------------------
    Total                                      6.477ns (0.794ns logic, 5.683ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  1.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.477ns (Levels of Logic = 1)
  Clock Path Skew:      -0.238ns (3.542 - 3.780)
  Source Clock:         clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clk_62_5000MHzPLL0 rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.471   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B3     net (fanout=203)      4.411   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X11Y105.B      Tilo                  0.094   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/DP_PhyIF_DQ_O_i2[115]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not00011
    SLICE_X3Y109.CE      net (fanout=10)       1.272   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001
    SLICE_X3Y109.CLK     Tceck                 0.229   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly[20]
                                                       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_19
    -------------------------------------------------  ---------------------------
    Total                                      6.477ns (0.794ns logic, 5.683ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
        * 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y57.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y247.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y267.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y78.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[27].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[27].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y111.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y119.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y261.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y102.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y64.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[60].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[60].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y271.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[28].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[28].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y98.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y109.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y240.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y251.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[29].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[29].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y105.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y114.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y242.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y253.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/u_idelay_dq/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y273.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y262.C
  Clock network: clk_62_5000MHzPLL0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" 
TS_sys_clk_pin         * 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 983 paths analyzed, 595 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  39.170ns.
--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_VSYNC (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 0)
  Clock Path Skew:      -0.070ns (3.633 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_VSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    OLOGIC_X2Y66.SR      net (fanout=106)      1.919   mb_plb_SPLB_Rst[5]
    OLOGIC_X2Y66.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_VSYNC_pin_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_VSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.702ns logic, 1.919ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_HSYNC (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 0)
  Clock Path Skew:      -0.070ns (3.633 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_HSYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    OLOGIC_X2Y67.SR      net (fanout=106)      1.919   mb_plb_SPLB_Rst[5]
    OLOGIC_X2Y67.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_HSYNC_pin_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_HSYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.702ns logic, 1.919ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_DE (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.561ns (Levels of Logic = 0)
  Clock Path Skew:      -0.077ns (3.626 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_DE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    OLOGIC_X2Y61.SR      net (fanout=106)      1.859   mb_plb_SPLB_Rst[5]
    OLOGIC_X2Y61.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DE_pin_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_DE
    -------------------------------------------------  ---------------------------
    Total                                      3.561ns (1.702ns logic, 1.859ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  3.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (3.653 - 3.542)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X62Y73.AQ        Tcko                  0.450   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg
                                                         plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg
    SLICE_X90Y28.B3        net (fanout=3)        2.952   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg
    SLICE_X90Y28.B         Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000
                                                         plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or00001
    RAMB36_X3Y5.SSRARSTL   net (fanout=2)        0.460   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000
    RAMB36_X3Y5.CLKARDCLKU Trcck_SSRA            0.260   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
                                                         plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
    ---------------------------------------------------  ---------------------------
    Total                                        4.216ns (0.804ns logic, 3.412ns route)
                                                         (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  3.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.216ns (Levels of Logic = 1)
  Clock Path Skew:      0.119ns (3.661 - 3.542)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X62Y73.AQ        Tcko                  0.450   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg
                                                         plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg
    SLICE_X90Y28.B3        net (fanout=3)        2.952   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/DCR_IF_U6/tft_on_reg
    SLICE_X90Y28.B         Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000
                                                         plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or00001
    RAMB36_X3Y5.SSRAU      net (fanout=2)        0.460   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000
    RAMB36_X3Y5.CLKARDCLKL Trcck_SSRA            0.260   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
                                                         plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
    ---------------------------------------------------  ---------------------------
    Total                                        4.216ns (0.804ns logic, 3.412ns route)
                                                         (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  3.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (3.566 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y22.B1      net (fanout=106)      2.292   mb_plb_SPLB_Rst[5]
    SLICE_X90Y22.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001
    SLICE_X90Y20.SR      net (fanout=3)        0.508   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000
    SLICE_X90Y20.CLK     Tsrck                 0.547   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[2]
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.091ns logic, 2.800ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (3.566 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y22.B1      net (fanout=106)      2.292   mb_plb_SPLB_Rst[5]
    SLICE_X90Y22.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001
    SLICE_X90Y20.SR      net (fanout=3)        0.508   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000
    SLICE_X90Y20.CLK     Tsrck                 0.547   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[2]
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.091ns logic, 2.800ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (3.566 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y22.B1      net (fanout=106)      2.292   mb_plb_SPLB_Rst[5]
    SLICE_X90Y22.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001
    SLICE_X90Y20.SR      net (fanout=3)        0.508   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000
    SLICE_X90Y20.CLK     Tsrck                 0.547   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[2]
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.091ns logic, 2.800ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (3.566 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y22.B1      net (fanout=106)      2.292   mb_plb_SPLB_Rst[5]
    SLICE_X90Y22.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001
    SLICE_X90Y20.SR      net (fanout=3)        0.508   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000
    SLICE_X90Y20.CLK     Tsrck                 0.545   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[2]
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (1.089ns logic, 2.800ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 1)
  Clock Path Skew:      -0.138ns (3.565 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y22.B1      net (fanout=106)      2.292   mb_plb_SPLB_Rst[5]
    SLICE_X90Y22.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001
    SLICE_X90Y21.SR      net (fanout=3)        0.504   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000
    SLICE_X90Y21.CLK     Tsrck                 0.547   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[0]
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (1.091ns logic, 2.796ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  3.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 1)
  Clock Path Skew:      -0.138ns (3.565 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y22.B1      net (fanout=106)      2.292   mb_plb_SPLB_Rst[5]
    SLICE_X90Y22.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001
    SLICE_X90Y21.SR      net (fanout=3)        0.504   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000
    SLICE_X90Y21.CLK     Tsrck                 0.545   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[0]
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (1.089ns logic, 2.796ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  3.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (3.621 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y22.B1      net (fanout=106)      2.292   mb_plb_SPLB_Rst[5]
    SLICE_X90Y22.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001
    SLICE_X90Y19.SR      net (fanout=3)        0.468   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000
    SLICE_X90Y19.CLK     Tsrck                 0.547   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[6]
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.091ns logic, 2.760ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (3.621 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y22.B1      net (fanout=106)      2.292   mb_plb_SPLB_Rst[5]
    SLICE_X90Y22.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001
    SLICE_X90Y19.SR      net (fanout=3)        0.468   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000
    SLICE_X90Y19.CLK     Tsrck                 0.547   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[6]
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.091ns logic, 2.760ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (3.621 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y22.B1      net (fanout=106)      2.292   mb_plb_SPLB_Rst[5]
    SLICE_X90Y22.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001
    SLICE_X90Y19.SR      net (fanout=3)        0.468   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000
    SLICE_X90Y19.CLK     Tsrck                 0.547   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[6]
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.091ns logic, 2.760ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.849ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (3.621 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y22.B1      net (fanout=106)      2.292   mb_plb_SPLB_Rst[5]
    SLICE_X90Y22.B       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or00001
    SLICE_X90Y19.SR      net (fanout=3)        0.468   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_or0000
    SLICE_X90Y19.CLK     Tsrck                 0.545   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr[6]
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/BRAM_TFT_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (1.089ns logic, 2.760ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  3.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (3.563 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X88Y28.A1      net (fanout=106)      1.965   mb_plb_SPLB_Rst[5]
    SLICE_X88Y28.A       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc_or0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc_or00001
    SLICE_X90Y22.SR      net (fanout=1)        0.638   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc_or0000
    SLICE_X90Y22.CLK     Tsrck                 0.545   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/tc
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (1.089ns logic, 2.603ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  4.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (3.653 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X83Y57.BQ        Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                         mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y28.B1        net (fanout=106)      2.101   mb_plb_SPLB_Rst[5]
    SLICE_X90Y28.B         Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000
                                                         plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or00001
    RAMB36_X3Y5.SSRARSTL   net (fanout=2)        0.460   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000
    RAMB36_X3Y5.CLKARDCLKU Trcck_SSRA            0.260   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
                                                         plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
    ---------------------------------------------------  ---------------------------
    Total                                        3.365ns (0.804ns logic, 2.561ns route)
                                                         (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  4.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (3.661 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X83Y57.BQ        Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                         mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X90Y28.B1        net (fanout=106)      2.101   mb_plb_SPLB_Rst[5]
    SLICE_X90Y28.B         Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000
                                                         plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or00001
    RAMB36_X3Y5.SSRAU      net (fanout=2)        0.460   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/_or0000
    RAMB36_X3Y5.CLKARDCLKL Trcck_SSRA            0.260   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
                                                         plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM
    ---------------------------------------------------  ---------------------------
    Total                                        3.365ns (0.804ns logic, 2.561ns route)
                                                         (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  5.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/get_line_start_d1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.340ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (3.528 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/get_line_start_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X82Y32.SR      net (fanout=106)      1.345   mb_plb_SPLB_Rst[5]
    SLICE_X82Y32.CLK     Tsrck                 0.545   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/get_line_start_d1
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/get_line_start_d1
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.995ns logic, 1.345ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  5.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/FD_TFT_RST1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 0)
  Clock Path Skew:      -0.223ns (3.480 - 3.703)
  Source Clock:         clk_125_0000MHzPLL0 rising at 32.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk rising at 40.000ns
  Clock Uncertainty:    0.226ns

  Clock Uncertainty:          0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/FD_TFT_RST1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.BQ      Tcko                  0.450   mb_plb_SPLB_Rst[7]
                                                       mb_plb/mb_plb/GEN_SPLB_RST[5].I_SPLB_RST
    SLICE_X81Y30.CX      net (fanout=106)      1.306   mb_plb_SPLB_Rst[5]
    SLICE_X81Y30.CLK     Tdick                 0.004   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/tft_rst1
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/FD_TFT_RST1
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.454ns logic, 1.306ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  15.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.689 - 0.604)
  Source Clock:         plbv46_dvi_cntlr_0_clk rising at 0.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y32.CQ      Tcko                  0.471   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D2      net (fanout=13)       1.660   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001
    OLOGIC_X2Y78.SR      net (fanout=12)       0.780   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
    OLOGIC_X2Y78.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_10_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA10
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (1.817ns logic, 2.440ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  15.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.689 - 0.604)
  Source Clock:         plbv46_dvi_cntlr_0_clk rising at 0.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y32.CQ      Tcko                  0.471   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D2      net (fanout=13)       1.660   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001
    OLOGIC_X2Y79.SR      net (fanout=12)       0.780   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
    OLOGIC_X2Y79.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_11_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA11
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (1.817ns logic, 2.440ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  15.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.688 - 0.604)
  Source Clock:         plbv46_dvi_cntlr_0_clk rising at 0.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y32.CQ      Tcko                  0.471   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D2      net (fanout=13)       1.660   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001
    OLOGIC_X2Y76.SR      net (fanout=12)       0.651   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
    OLOGIC_X2Y76.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_8_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA8
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.817ns logic, 2.311ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  15.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.688 - 0.604)
  Source Clock:         plbv46_dvi_cntlr_0_clk rising at 0.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y32.CQ      Tcko                  0.471   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D2      net (fanout=13)       1.660   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001
    OLOGIC_X2Y77.SR      net (fanout=12)       0.651   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
    OLOGIC_X2Y77.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_9_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA9
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (1.817ns logic, 2.311ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  15.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.683 - 0.604)
  Source Clock:         plbv46_dvi_cntlr_0_clk rising at 0.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y32.CQ      Tcko                  0.471   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D2      net (fanout=13)       1.660   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001
    OLOGIC_X2Y71.SR      net (fanout=12)       0.527   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
    OLOGIC_X2Y71.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_3_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA3
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (1.817ns logic, 2.187ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  15.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.683 - 0.604)
  Source Clock:         plbv46_dvi_cntlr_0_clk rising at 0.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y32.CQ      Tcko                  0.471   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D2      net (fanout=13)       1.660   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001
    OLOGIC_X2Y70.SR      net (fanout=12)       0.527   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
    OLOGIC_X2Y70.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_2_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA2
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (1.817ns logic, 2.187ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  15.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.986ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.687 - 0.604)
  Source Clock:         plbv46_dvi_cntlr_0_clk rising at 0.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y32.CQ      Tcko                  0.471   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D2      net (fanout=13)       1.660   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001
    OLOGIC_X2Y74.SR      net (fanout=12)       0.509   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
    OLOGIC_X2Y74.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_6_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA6
    -------------------------------------------------  ---------------------------
    Total                                      3.986ns (1.817ns logic, 2.169ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  15.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.986ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.687 - 0.604)
  Source Clock:         plbv46_dvi_cntlr_0_clk rising at 0.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y32.CQ      Tcko                  0.471   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D2      net (fanout=13)       1.660   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001
    OLOGIC_X2Y75.SR      net (fanout=12)       0.509   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
    OLOGIC_X2Y75.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_7_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA7
    -------------------------------------------------  ---------------------------
    Total                                      3.986ns (1.817ns logic, 2.169ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  15.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.685 - 0.604)
  Source Clock:         plbv46_dvi_cntlr_0_clk rising at 0.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y32.CQ      Tcko                  0.471   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D2      net (fanout=13)       1.660   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001
    OLOGIC_X2Y72.SR      net (fanout=12)       0.502   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
    OLOGIC_X2Y72.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_4_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA4
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (1.817ns logic, 2.162ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  15.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 (FF)
  Destination:          plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.685 - 0.604)
  Source Clock:         plbv46_dvi_cntlr_0_clk rising at 0.000ns
  Destination Clock:    plbv46_dvi_cntlr_0_clk falling at 20.000ns
  Clock Uncertainty:    0.106ns

  Clock Uncertainty:          0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2 to plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y32.CQ      Tcko                  0.471   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd3
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D2      net (fanout=13)       1.660   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/HSYNC_U2/HSYNC_cs_FSM_FFd2
    SLICE_X98Y34.D       Tilo                  0.094   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not00001
    OLOGIC_X2Y73.SR      net (fanout=12)       0.502   plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
    OLOGIC_X2Y73.CLK     Tosrck                1.252   plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_5_OBUF
                                                       plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA5
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (1.817ns logic, 2.162ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4" TS_sys_clk_pin
        * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_0_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0/SR
  Location pin: OLOGIC_X2Y68.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_1_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA1/SR
  Location pin: OLOGIC_X2Y69.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_2_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA2/SR
  Location pin: OLOGIC_X2Y70.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_3_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA3/SR
  Location pin: OLOGIC_X2Y71.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_4_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA4/SR
  Location pin: OLOGIC_X2Y72.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_5_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA5/SR
  Location pin: OLOGIC_X2Y73.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_6_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA6/SR
  Location pin: OLOGIC_X2Y74.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_7_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA7/SR
  Location pin: OLOGIC_X2Y75.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_8_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA8/SR
  Location pin: OLOGIC_X2Y76.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_9_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA9/SR
  Location pin: OLOGIC_X2Y77.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_10_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA10/SR
  Location pin: OLOGIC_X2Y78.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_11_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA11/SR
  Location pin: OLOGIC_X2Y79.SR
  Clock network: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0_not0000
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_HSYNC_pin_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_HSYNC/SR
  Location pin: OLOGIC_X2Y67.SR
  Clock network: mb_plb_SPLB_Rst[5]
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DE_pin_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_DE/SR
  Location pin: OLOGIC_X2Y61.SR
  Clock network: mb_plb_SPLB_Rst[5]
--------------------------------------------------------------------------------
Slack: 37.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_VSYNC_pin_OBUF/SR
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/FDRE_VSYNC/SR
  Location pin: OLOGIC_X2Y66.SR
  Clock network: mb_plb_SPLB_Rst[5]
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM/CLKAL
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM/CLKAL
  Location pin: RAMB36_X3Y5.CLKARDCLKL
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 37.778ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM/CLKAU
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/RGB_BRAM_U4/RGB_BRAM/CLKAU
  Location pin: RAMB36_X3Y5.CLKARDCLKU
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 38.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf[0]/CLK
  Logical resource: proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK
  Location pin: SLICE_X60Y46.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 38.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf[0]/CLK
  Logical resource: proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/CLK
  Location pin: SLICE_X60Y46.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 38.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK
  Logical resource: proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/CLK
  Location pin: SLICE_X64Y44.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 38.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/srl_time_out/CLK
  Logical resource: proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E/CLK
  Location pin: SLICE_X64Y44.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clock_generator_0/clock_generator_0/PLL0_CLKOUT4_BUFG_INST/I0
  Logical resource: clock_generator_0/clock_generator_0/PLL0_CLKOUT4_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT4
--------------------------------------------------------------------------------
Slack: 38.620ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1/SR
  Logical resource: proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1/SR
  Location pin: ILOGIC_X2Y279.SR
  Clock network: Debug_SYS_Rst
--------------------------------------------------------------------------------
Slack: 39.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_0_OBUF/CLK
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_0_OBUF/CLK
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_0_OBUF/CLK
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_1_OBUF/CLK
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA1/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_1_OBUF/CLK
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA1/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_1_OBUF/CLK
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA1/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin_2_OBUF/CLK
  Logical resource: plbv46_dvi_cntlr_0/plbv46_dvi_cntlr_0/x_plbv46_dvi_cntlr_logic/TFT_IF_U5/ODDR_TFT_DATA2/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: plbv46_dvi_cntlr_0_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|     10.376ns|            0|            7|            0|       569405|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.917ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      5.188ns|          N/A|            7|            0|           47|            0|
| TS_MC_GATE_DLY                |      5.000ns|      4.194ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      2.189ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      2.118ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      8.000ns|      6.982ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.958ns|          N/A|            0|            0|       555827|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     15.670ns|          N/A|            0|            0|        11216|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     39.170ns|          N/A|            0|            0|          983|            0|
| erator_0_SIG_PLL0_CLKOUT4     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[0]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[0]|         |    1.802|         |    1.826|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[0]  |         |    1.802|         |    1.826|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[1]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[1]|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[1]  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[2]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[2]|         |    1.822|         |    1.846|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[2]  |         |    1.822|         |    1.846|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[3]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[3]|         |    1.776|         |    1.800|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[3]  |         |    1.776|         |    1.800|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[4]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[4]|         |    1.823|         |    1.847|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[4]  |         |    1.823|         |    1.847|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[5]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[5]|         |    1.838|         |    1.862|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[5]  |         |    1.838|         |    1.862|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[6]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[6]|         |    1.839|         |    1.863|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[6]  |         |    1.839|         |    1.863|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[7]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[7]|         |    1.817|         |    1.841|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[7]  |         |    1.817|         |    1.841|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin[0]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[0]|         |    1.802|         |    1.826|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[0]  |         |    1.802|         |    1.826|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin[1]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[1]|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[1]  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin[2]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[2]|         |    1.822|         |    1.846|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[2]  |         |    1.822|         |    1.846|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin[3]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[3]|         |    1.776|         |    1.800|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[3]  |         |    1.776|         |    1.800|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin[4]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[4]|         |    1.823|         |    1.847|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[4]  |         |    1.823|         |    1.847|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin[5]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[5]|         |    1.838|         |    1.862|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[5]  |         |    1.838|         |    1.862|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin[6]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[6]|         |    1.839|         |    1.863|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[6]  |         |    1.839|         |    1.863|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin[7]
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[7]|         |    1.817|         |    1.841|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin[7]  |         |    1.817|         |    1.841|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_SysACE_CompactFlash_SysACE_CLK_pin
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin|    3.491|         |         |         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   12.207|    4.559|    5.237|    5.693|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 7  Score: 1284  (Setup/Max: 1284, Hold: 0)

Constraints cover 569760 paths, 16 nets, and 56486 connections

Design statistics:
   Minimum period:  39.170ns{1}   (Maximum frequency:  25.530MHz)
   Maximum path delay from/to any node:   5.188ns
   Maximum net delay:   0.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 31 18:11:58 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 679 MB



