{
  "Top": "nnet",
  "RtlTop": "nnet",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "unroll conv_layer1\/conv_layer1_label0 {} {}",
      "unroll pool_layer1\/pool_layer1_label2 {} {}",
      "unroll pool_layer2\/pool_layer2_label3 {} {}",
      "unroll conv_layer1\/conv_layer1_label5 {} {}",
      "unroll conv_layer1\/conv_layer1_label6 {} {}",
      "pipeline conv_layer1\/conv_layer1_label7 {} {}",
      "unroll conv_layer2\/conv_layer2_label1 {} {}",
      "unroll conv_layer2\/conv_layer2_label9 {} {}",
      "unroll conv_layer2\/conv_layer2_label10 {} {}",
      "pipeline conv_layer2\/conv_layer2_label11 {{II 16}} {}",
      "unroll pool_layer1\/pool_layer1_label13 {} {}",
      "unroll pool_layer1\/pool_layer1_label14 {} {}",
      "pipeline pool_layer1\/pool_layer1_label15 {{II 50}} {}",
      "unroll pool_layer2\/pool_layer2_label16 {} {}",
      "unroll pool_layer2\/pool_layer2_label17 {} {}",
      "pipeline pool_layer2\/pool_layer2_label18 {{II 21}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "379709",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nnet",
    "Version": "1.0",
    "DisplayName": "Nnet",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["nnet.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_layer1.vhd",
      "impl\/vhdl\/conv_layer1_conv_bkb.vhd",
      "impl\/vhdl\/conv_layer1_conv_cud.vhd",
      "impl\/vhdl\/conv_layer1_conv_dEe.vhd",
      "impl\/vhdl\/conv_layer1_conv_eOg.vhd",
      "impl\/vhdl\/conv_layer1_conv_fYi.vhd",
      "impl\/vhdl\/conv_layer1_conv_g8j.vhd",
      "impl\/vhdl\/conv_layer1_conv_hbi.vhd",
      "impl\/vhdl\/conv_layer1_conv_ibs.vhd",
      "impl\/vhdl\/conv_layer1_conv_jbC.vhd",
      "impl\/vhdl\/conv_layer1_conv_kbM.vhd",
      "impl\/vhdl\/conv_layer1_conv_lbW.vhd",
      "impl\/vhdl\/conv_layer1_conv_mb6.vhd",
      "impl\/vhdl\/conv_layer1_conv_ncg.vhd",
      "impl\/vhdl\/conv_layer1_conv_ocq.vhd",
      "impl\/vhdl\/conv_layer1_conv_pcA.vhd",
      "impl\/vhdl\/conv_layer1_conv_qcK.vhd",
      "impl\/vhdl\/conv_layer1_conv_rcU.vhd",
      "impl\/vhdl\/conv_layer1_imagesc4.vhd",
      "impl\/vhdl\/conv_layer2.vhd",
      "impl\/vhdl\/conv_layer2_conv_0iy.vhd",
      "impl\/vhdl\/conv_layer2_conv_1iI.vhd",
      "impl\/vhdl\/conv_layer2_conv_Aem.vhd",
      "impl\/vhdl\/conv_layer2_conv_Bew.vhd",
      "impl\/vhdl\/conv_layer2_conv_CeG.vhd",
      "impl\/vhdl\/conv_layer2_conv_DeQ.vhd",
      "impl\/vhdl\/conv_layer2_conv_Ee0.vhd",
      "impl\/vhdl\/conv_layer2_conv_Ffa.vhd",
      "impl\/vhdl\/conv_layer2_conv_Gfk.vhd",
      "impl\/vhdl\/conv_layer2_conv_Hfu.vhd",
      "impl\/vhdl\/conv_layer2_conv_IfE.vhd",
      "impl\/vhdl\/conv_layer2_conv_JfO.vhd",
      "impl\/vhdl\/conv_layer2_conv_KfY.vhd",
      "impl\/vhdl\/conv_layer2_conv_Lf8.vhd",
      "impl\/vhdl\/conv_layer2_conv_Mgi.vhd",
      "impl\/vhdl\/conv_layer2_conv_Ngs.vhd",
      "impl\/vhdl\/conv_layer2_conv_OgC.vhd",
      "impl\/vhdl\/conv_layer2_conv_PgM.vhd",
      "impl\/vhdl\/conv_layer2_conv_QgW.vhd",
      "impl\/vhdl\/conv_layer2_conv_Rg6.vhd",
      "impl\/vhdl\/conv_layer2_conv_Shg.vhd",
      "impl\/vhdl\/conv_layer2_conv_Thq.vhd",
      "impl\/vhdl\/conv_layer2_conv_UhA.vhd",
      "impl\/vhdl\/conv_layer2_conv_vdy.vhd",
      "impl\/vhdl\/conv_layer2_conv_VhK.vhd",
      "impl\/vhdl\/conv_layer2_conv_wdI.vhd",
      "impl\/vhdl\/conv_layer2_conv_WhU.vhd",
      "impl\/vhdl\/conv_layer2_conv_xdS.vhd",
      "impl\/vhdl\/conv_layer2_conv_Xh4.vhd",
      "impl\/vhdl\/conv_layer2_conv_yd2.vhd",
      "impl\/vhdl\/conv_layer2_conv_Yie.vhd",
      "impl\/vhdl\/conv_layer2_conv_zec.vhd",
      "impl\/vhdl\/conv_layer2_conv_Zio.vhd",
      "impl\/vhdl\/flatten.vhd",
      "impl\/vhdl\/nnet_conv_layer1_7jG.vhd",
      "impl\/vhdl\/nnet_conv_layer2_8jQ.vhd",
      "impl\/vhdl\/nnet_fc_layer1_oubbk.vhd",
      "impl\/vhdl\/nnet_fc_layer1_we4jc.vhd",
      "impl\/vhdl\/nnet_fc_layer2_oubck.vhd",
      "impl\/vhdl\/nnet_fc_layer2_we5jm.vhd",
      "impl\/vhdl\/nnet_fc_layer3_we6jw.vhd",
      "impl\/vhdl\/nnet_flatten_out_V.vhd",
      "impl\/vhdl\/nnet_mac_muladd_5udo.vhd",
      "impl\/vhdl\/nnet_mac_muladd_52iS.vhd",
      "impl\/vhdl\/nnet_mul_mul_19s_3i2.vhd",
      "impl\/vhdl\/nnet_mul_mul_19s_tde.vhd",
      "impl\/vhdl\/nnet_mul_mul_24s_bdk.vhd",
      "impl\/vhdl\/nnet_mul_mul_24s_bek.vhd",
      "impl\/vhdl\/nnet_pool_layer1_9j0.vhd",
      "impl\/vhdl\/nnet_pool_layer2_bak.vhd",
      "impl\/vhdl\/pool_layer1.vhd",
      "impl\/vhdl\/pool_layer2.vhd",
      "impl\/vhdl\/nnet.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_layer1.v",
      "impl\/verilog\/conv_layer1_conv_bkb.v",
      "impl\/verilog\/conv_layer1_conv_bkb_rom.dat",
      "impl\/verilog\/conv_layer1_conv_cud.v",
      "impl\/verilog\/conv_layer1_conv_cud_rom.dat",
      "impl\/verilog\/conv_layer1_conv_dEe.v",
      "impl\/verilog\/conv_layer1_conv_dEe_rom.dat",
      "impl\/verilog\/conv_layer1_conv_eOg.v",
      "impl\/verilog\/conv_layer1_conv_eOg_rom.dat",
      "impl\/verilog\/conv_layer1_conv_fYi.v",
      "impl\/verilog\/conv_layer1_conv_fYi_rom.dat",
      "impl\/verilog\/conv_layer1_conv_g8j.v",
      "impl\/verilog\/conv_layer1_conv_g8j_rom.dat",
      "impl\/verilog\/conv_layer1_conv_hbi.v",
      "impl\/verilog\/conv_layer1_conv_hbi_rom.dat",
      "impl\/verilog\/conv_layer1_conv_ibs.v",
      "impl\/verilog\/conv_layer1_conv_ibs_rom.dat",
      "impl\/verilog\/conv_layer1_conv_jbC.v",
      "impl\/verilog\/conv_layer1_conv_jbC_rom.dat",
      "impl\/verilog\/conv_layer1_conv_kbM.v",
      "impl\/verilog\/conv_layer1_conv_kbM_rom.dat",
      "impl\/verilog\/conv_layer1_conv_lbW.v",
      "impl\/verilog\/conv_layer1_conv_lbW_rom.dat",
      "impl\/verilog\/conv_layer1_conv_mb6.v",
      "impl\/verilog\/conv_layer1_conv_mb6_rom.dat",
      "impl\/verilog\/conv_layer1_conv_ncg.v",
      "impl\/verilog\/conv_layer1_conv_ncg_rom.dat",
      "impl\/verilog\/conv_layer1_conv_ocq.v",
      "impl\/verilog\/conv_layer1_conv_ocq_rom.dat",
      "impl\/verilog\/conv_layer1_conv_pcA.v",
      "impl\/verilog\/conv_layer1_conv_pcA_rom.dat",
      "impl\/verilog\/conv_layer1_conv_qcK.v",
      "impl\/verilog\/conv_layer1_conv_qcK_rom.dat",
      "impl\/verilog\/conv_layer1_conv_rcU.v",
      "impl\/verilog\/conv_layer1_conv_rcU_rom.dat",
      "impl\/verilog\/conv_layer1_imagesc4.v",
      "impl\/verilog\/conv_layer1_imagesc4_rom.dat",
      "impl\/verilog\/conv_layer2.v",
      "impl\/verilog\/conv_layer2_conv_0iy.v",
      "impl\/verilog\/conv_layer2_conv_0iy_rom.dat",
      "impl\/verilog\/conv_layer2_conv_1iI.v",
      "impl\/verilog\/conv_layer2_conv_1iI_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Aem.v",
      "impl\/verilog\/conv_layer2_conv_Aem_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Bew.v",
      "impl\/verilog\/conv_layer2_conv_Bew_rom.dat",
      "impl\/verilog\/conv_layer2_conv_CeG.v",
      "impl\/verilog\/conv_layer2_conv_CeG_rom.dat",
      "impl\/verilog\/conv_layer2_conv_DeQ.v",
      "impl\/verilog\/conv_layer2_conv_DeQ_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Ee0.v",
      "impl\/verilog\/conv_layer2_conv_Ee0_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Ffa.v",
      "impl\/verilog\/conv_layer2_conv_Ffa_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Gfk.v",
      "impl\/verilog\/conv_layer2_conv_Gfk_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Hfu.v",
      "impl\/verilog\/conv_layer2_conv_Hfu_rom.dat",
      "impl\/verilog\/conv_layer2_conv_IfE.v",
      "impl\/verilog\/conv_layer2_conv_IfE_rom.dat",
      "impl\/verilog\/conv_layer2_conv_JfO.v",
      "impl\/verilog\/conv_layer2_conv_JfO_rom.dat",
      "impl\/verilog\/conv_layer2_conv_KfY.v",
      "impl\/verilog\/conv_layer2_conv_KfY_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Lf8.v",
      "impl\/verilog\/conv_layer2_conv_Lf8_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Mgi.v",
      "impl\/verilog\/conv_layer2_conv_Mgi_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Ngs.v",
      "impl\/verilog\/conv_layer2_conv_Ngs_rom.dat",
      "impl\/verilog\/conv_layer2_conv_OgC.v",
      "impl\/verilog\/conv_layer2_conv_OgC_rom.dat",
      "impl\/verilog\/conv_layer2_conv_PgM.v",
      "impl\/verilog\/conv_layer2_conv_PgM_rom.dat",
      "impl\/verilog\/conv_layer2_conv_QgW.v",
      "impl\/verilog\/conv_layer2_conv_QgW_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Rg6.v",
      "impl\/verilog\/conv_layer2_conv_Rg6_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Shg.v",
      "impl\/verilog\/conv_layer2_conv_Shg_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Thq.v",
      "impl\/verilog\/conv_layer2_conv_Thq_rom.dat",
      "impl\/verilog\/conv_layer2_conv_UhA.v",
      "impl\/verilog\/conv_layer2_conv_UhA_rom.dat",
      "impl\/verilog\/conv_layer2_conv_vdy.v",
      "impl\/verilog\/conv_layer2_conv_vdy_rom.dat",
      "impl\/verilog\/conv_layer2_conv_VhK.v",
      "impl\/verilog\/conv_layer2_conv_VhK_rom.dat",
      "impl\/verilog\/conv_layer2_conv_wdI.v",
      "impl\/verilog\/conv_layer2_conv_wdI_rom.dat",
      "impl\/verilog\/conv_layer2_conv_WhU.v",
      "impl\/verilog\/conv_layer2_conv_WhU_rom.dat",
      "impl\/verilog\/conv_layer2_conv_xdS.v",
      "impl\/verilog\/conv_layer2_conv_xdS_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Xh4.v",
      "impl\/verilog\/conv_layer2_conv_Xh4_rom.dat",
      "impl\/verilog\/conv_layer2_conv_yd2.v",
      "impl\/verilog\/conv_layer2_conv_yd2_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Yie.v",
      "impl\/verilog\/conv_layer2_conv_Yie_rom.dat",
      "impl\/verilog\/conv_layer2_conv_zec.v",
      "impl\/verilog\/conv_layer2_conv_zec_rom.dat",
      "impl\/verilog\/conv_layer2_conv_Zio.v",
      "impl\/verilog\/conv_layer2_conv_Zio_rom.dat",
      "impl\/verilog\/flatten.v",
      "impl\/verilog\/nnet_conv_layer1_7jG.v",
      "impl\/verilog\/nnet_conv_layer2_8jQ.v",
      "impl\/verilog\/nnet_fc_layer1_oubbk.v",
      "impl\/verilog\/nnet_fc_layer1_we4jc.v",
      "impl\/verilog\/nnet_fc_layer1_we4jc_rom.dat",
      "impl\/verilog\/nnet_fc_layer2_oubck.v",
      "impl\/verilog\/nnet_fc_layer2_we5jm.v",
      "impl\/verilog\/nnet_fc_layer2_we5jm_rom.dat",
      "impl\/verilog\/nnet_fc_layer3_we6jw.v",
      "impl\/verilog\/nnet_fc_layer3_we6jw_rom.dat",
      "impl\/verilog\/nnet_flatten_out_V.v",
      "impl\/verilog\/nnet_mac_muladd_5udo.v",
      "impl\/verilog\/nnet_mac_muladd_52iS.v",
      "impl\/verilog\/nnet_mul_mul_19s_3i2.v",
      "impl\/verilog\/nnet_mul_mul_19s_tde.v",
      "impl\/verilog\/nnet_mul_mul_24s_bdk.v",
      "impl\/verilog\/nnet_mul_mul_24s_bek.v",
      "impl\/verilog\/nnet_pool_layer1_9j0.v",
      "impl\/verilog\/nnet_pool_layer2_bak.v",
      "impl\/verilog\/pool_layer1.v",
      "impl\/verilog\/pool_layer2.v",
      "impl\/verilog\/nnet.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "fc_layer3_out_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }}
    },
    "fc_layer3_out_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "24",
      "ctype": {"DATA": {
          "Type": "real fixed signed 20",
          "Width": "24"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "fc_layer3_out_V_address0": {
      "dir": "out",
      "width": "4"
    },
    "fc_layer3_out_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "fc_layer3_out_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "fc_layer3_out_V_d0": {
      "dir": "out",
      "width": "24"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "fc_layer3_out_V_d0": {
      "interfaceRef": "fc_layer3_out_V_d0",
      "dir": "out",
      "dataWidth": "24",
      "busTypeRef": "ap_memory",
      "arraySize": "10",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "nnet",
      "Instances": [
        {
          "ModuleName": "pool_layer1",
          "InstanceName": "grp_pool_layer1_fu_434"
        },
        {
          "ModuleName": "conv_layer2",
          "InstanceName": "grp_conv_layer2_fu_440"
        },
        {
          "ModuleName": "conv_layer1",
          "InstanceName": "grp_conv_layer1_fu_512"
        },
        {
          "ModuleName": "pool_layer2",
          "InstanceName": "grp_pool_layer2_fu_554"
        },
        {
          "ModuleName": "flatten",
          "InstanceName": "grp_flatten_fu_560"
        }
      ]
    },
    "Metrics": {
      "conv_layer1": {
        "Latency": {
          "LatencyBest": "6741",
          "LatencyAvg": "6741",
          "LatencyWorst": "6741",
          "PipelineII": "6741",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.70"
        },
        "Loops": [{
            "Name": "conv_layer1_label19_conv_layer1_label8_conv_layer1_label7",
            "TripCount": "6728",
            "Latency": "6739",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "16",
          "DSP48E": "17",
          "FF": "2678",
          "LUT": "1738"
        }
      },
      "pool_layer1": {
        "Latency": {
          "LatencyBest": "5603",
          "LatencyAvg": "5603",
          "LatencyWorst": "5603",
          "PipelineII": "5603",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.08"
        },
        "Loops": [{
            "Name": "L_pool_layer1_label15",
            "TripCount": "112",
            "Latency": "5601",
            "PipelineII": "50",
            "PipelineDepth": "52"
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "1502",
          "LUT": "3315",
          "BRAM_18K": "0"
        }
      },
      "conv_layer2": {
        "Latency": {
          "LatencyBest": "43270",
          "LatencyAvg": "43270",
          "LatencyWorst": "43270",
          "PipelineII": "43270",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.29"
        },
        "Loops": [{
            "Name": "L_conv_layer2_label12_conv_layer2_label11",
            "TripCount": "2704",
            "Latency": "43268",
            "PipelineII": "16",
            "PipelineDepth": "21"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "33",
          "FF": "3367",
          "LUT": "3401"
        }
      },
      "pool_layer2": {
        "Latency": {
          "LatencyBest": "2044",
          "LatencyAvg": "2044",
          "LatencyWorst": "2044",
          "PipelineII": "2044",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.07"
        },
        "Loops": [{
            "Name": "L_pool_layer2_label18",
            "TripCount": "96",
            "Latency": "2042",
            "PipelineII": "21",
            "PipelineDepth": "48"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "924",
          "LUT": "1914"
        }
      },
      "flatten": {
        "Latency": {
          "LatencyBest": "1237",
          "LatencyAvg": "1237",
          "LatencyWorst": "1237",
          "PipelineII": "1237",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.51"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "6",
            "Latency": "1236",
            "PipelineII": "",
            "PipelineDepth": "206",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "6",
                "Latency": "204",
                "PipelineII": "",
                "PipelineDepth": "34",
                "Loops": [{
                    "Name": "flatten_label4",
                    "TripCount": "16",
                    "Latency": "32",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }]
          }],
        "Area": {
          "FF": "60",
          "LUT": "227",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "nnet": {
        "Latency": {
          "LatencyBest": "379709",
          "LatencyAvg": "379709",
          "LatencyWorst": "379709",
          "PipelineII": "379710",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.70"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "120",
            "Latency": "276840",
            "PipelineII": "",
            "PipelineDepth": "2307",
            "Loops": [{
                "Name": "fc_layer1_label5",
                "TripCount": "576",
                "Latency": "2304",
                "PipelineII": "",
                "PipelineDepth": "4"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "84",
            "Latency": "40572",
            "PipelineII": "",
            "PipelineDepth": "483",
            "Loops": [{
                "Name": "fc_layer2_label6",
                "TripCount": "120",
                "Latency": "480",
                "PipelineII": "",
                "PipelineDepth": "4"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "10",
            "Latency": "3390",
            "PipelineII": "",
            "PipelineDepth": "339",
            "Loops": [{
                "Name": "fc_layer3_label7",
                "TripCount": "84",
                "Latency": "336",
                "PipelineII": "",
                "PipelineDepth": "4"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "208",
          "DSP48E": "53",
          "FF": "9039",
          "LUT": "11673"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-05-08 13:59:58 EEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4.1"
  }
}
