// Seed: 3724237022
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input id_3,
    output logic id_4
);
  assign id_1 = id_3;
  type_7(
      id_3, (id_0)
  );
  assign id_2[1'b0] = 1;
  logic id_5 = 1'b0;
  assign id_5 = 1;
endmodule
