

================================================================
== Vitis HLS Report for 'bnn_Pipeline_VITIS_LOOP_66_2'
================================================================
* Date:           Fri Dec 12 15:02:40 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.228 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      131|      131|  1.310 us|  1.310 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_2  |      129|      129|         3|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [bnn.cpp:66->bnn.cpp:142]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer1_quantized_4 = alloca i32 1"   --->   Operation 7 'alloca' 'layer1_quantized_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer1_quantized_5 = alloca i32 1"   --->   Operation 8 'alloca' 'layer1_quantized_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer1_quantized_6 = alloca i32 1"   --->   Operation 9 'alloca' 'layer1_quantized_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer1_quantized_7 = alloca i32 1"   --->   Operation 10 'alloca' 'layer1_quantized_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer1_quantized_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer1_quantized_1_reload"   --->   Operation 11 'read' 'layer1_quantized_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer1_quantized_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer1_quantized_2_reload"   --->   Operation 12 'read' 'layer1_quantized_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer1_quantized_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer1_quantized_3_reload"   --->   Operation 13 'read' 'layer1_quantized_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer1_quantized_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer1_quantized_reload"   --->   Operation 14 'read' 'layer1_quantized_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %layer1_quantized_reload_read, i32 %layer1_quantized_7"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %layer1_quantized_3_reload_read, i32 %layer1_quantized_6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %layer1_quantized_2_reload_read, i32 %layer1_quantized_5"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %layer1_quantized_1_reload_read, i32 %layer1_quantized_4"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln66 = store i8 0, i8 %i_1" [bnn.cpp:66->bnn.cpp:142]   --->   Operation 19 'store' 'store_ln66' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = load i8 %i_1" [bnn.cpp:67->bnn.cpp:142]   --->   Operation 21 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%icmp_ln66 = icmp_eq  i8 %i, i8 128" [bnn.cpp:66->bnn.cpp:142]   --->   Operation 22 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln66 = add i8 %i, i8 1" [bnn.cpp:66->bnn.cpp:142]   --->   Operation 24 'add' 'add_ln66' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.body5.i.split_ifconv, void %_Z17sign_and_quantizePiPji.exit.exitStub" [bnn.cpp:66->bnn.cpp:142]   --->   Operation 25 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i8 %i" [bnn.cpp:66->bnn.cpp:142]   --->   Operation 26 'zext' 'zext_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln66" [bnn.cpp:70->bnn.cpp:142]   --->   Operation 27 'getelementptr' 'layer1_output_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%layer1_output_load = load i7 %layer1_output_addr" [bnn.cpp:70->bnn.cpp:142]   --->   Operation 28 'load' 'layer1_output_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln66 = store i8 %add_ln66, i8 %i_1" [bnn.cpp:66->bnn.cpp:142]   --->   Operation 29 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 30 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer1_output_load = load i7 %layer1_output_addr" [bnn.cpp:70->bnn.cpp:142]   --->   Operation 30 'load' 'layer1_output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%icmp_ln70 = icmp_slt  i32 %layer1_output_load, i32 1" [bnn.cpp:70->bnn.cpp:142]   --->   Operation 31 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%layer1_quantized_4_load = load i32 %layer1_quantized_4"   --->   Operation 64 'load' 'layer1_quantized_4_load' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%layer1_quantized_5_load = load i32 %layer1_quantized_5"   --->   Operation 65 'load' 'layer1_quantized_5_load' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%layer1_quantized_6_load = load i32 %layer1_quantized_6"   --->   Operation 66 'load' 'layer1_quantized_6_load' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%layer1_quantized_7_load = load i32 %layer1_quantized_7"   --->   Operation 67 'load' 'layer1_quantized_7_load' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_7_out, i32 %layer1_quantized_7_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_6_out, i32 %layer1_quantized_6_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_5_out, i32 %layer1_quantized_5_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quantized_4_out, i32 %layer1_quantized_4_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.22>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%layer1_quantized_4_load_1 = load i32 %layer1_quantized_4"   --->   Operation 32 'load' 'layer1_quantized_4_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%layer1_quantized_5_load_1 = load i32 %layer1_quantized_5"   --->   Operation 33 'load' 'layer1_quantized_5_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%layer1_quantized_6_load_1 = load i32 %layer1_quantized_6"   --->   Operation 34 'load' 'layer1_quantized_6_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%layer1_quantized_7_load_1 = load i32 %layer1_quantized_7"   --->   Operation 35 'load' 'layer1_quantized_7_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bnn.cpp:66->bnn.cpp:142]   --->   Operation 36 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [bnn.cpp:66->bnn.cpp:142]   --->   Operation 37 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71)   --->   "%trunc_ln67 = trunc i8 %i" [bnn.cpp:67->bnn.cpp:142]   --->   Operation 38 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %i, i32 5, i32 6" [bnn.cpp:67->bnn.cpp:142]   --->   Operation 39 'partselect' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71)   --->   "%bit_pos = xor i5 %trunc_ln67, i5 31" [bnn.cpp:68->bnn.cpp:142]   --->   Operation 40 'xor' 'bit_pos' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node shl_ln71)   --->   "%zext_ln68 = zext i5 %bit_pos" [bnn.cpp:68->bnn.cpp:142]   --->   Operation 41 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.66ns) (out node of the LUT)   --->   "%shl_ln71 = shl i32 1, i32 %zext_ln68" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 42 'shl' 'shl_ln71' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.82ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %layer1_quantized_4_load_1, i2 1, i32 %layer1_quantized_5_load_1, i2 2, i32 %layer1_quantized_6_load_1, i2 3, i32 %layer1_quantized_7_load_1, i32 0, i2 %trunc_ln67_3" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 43 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.99ns)   --->   "%or_ln71 = or i32 %tmp, i32 %shl_ln71" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 44 'or' 'or_ln71' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.56ns)   --->   "%icmp_ln71 = icmp_eq  i2 %trunc_ln67_3, i2 0" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 45 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.56ns)   --->   "%icmp_ln71_1 = icmp_eq  i2 %trunc_ln67_3, i2 1" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 46 'icmp' 'icmp_ln71_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.56ns)   --->   "%icmp_ln71_2 = icmp_eq  i2 %trunc_ln67_3, i2 2" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 47 'icmp' 'icmp_ln71_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_i20)   --->   "%xor_ln70 = xor i1 %icmp_ln70, i1 1" [bnn.cpp:70->bnn.cpp:142]   --->   Operation 48 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_i20)   --->   "%or_ln71_1 = or i1 %icmp_ln71_1, i1 %icmp_ln71_2" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 49 'or' 'or_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_i20)   --->   "%or_ln71_2 = or i1 %or_ln71_1, i1 %icmp_ln71" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 50 'or' 'or_ln71_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_i20)   --->   "%or_ln71_3 = or i1 %or_ln71_2, i1 %xor_ln70" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 51 'or' 'or_ln71_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_i20 = select i1 %or_ln71_3, i32 %layer1_quantized_7_load_1, i32 %or_ln71" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 52 'select' 'or_i20' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_i16)   --->   "%and_ln71 = and i1 %icmp_ln70, i1 %icmp_ln71_2" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 53 'and' 'and_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_i16 = select i1 %and_ln71, i32 %or_ln71, i32 %layer1_quantized_6_load_1" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 54 'select' 'or_i16' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_i13)   --->   "%and_ln71_1 = and i1 %icmp_ln70, i1 %icmp_ln71_1" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 55 'and' 'and_ln71_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_i13 = select i1 %and_ln71_1, i32 %or_ln71, i32 %layer1_quantized_5_load_1" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 56 'select' 'or_i13' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_i10)   --->   "%and_ln71_2 = and i1 %icmp_ln70, i1 %icmp_ln71" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 57 'and' 'and_ln71_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_i10 = select i1 %and_ln71_2, i32 %or_ln71, i32 %layer1_quantized_4_load_1" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 58 'select' 'or_i10' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln71 = store i32 %or_i20, i32 %layer1_quantized_7" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 59 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln71 = store i32 %or_i16, i32 %layer1_quantized_6" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 60 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln71 = store i32 %or_i13, i32 %layer1_quantized_5" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 61 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln71 = store i32 %or_i10, i32 %layer1_quantized_4" [bnn.cpp:71->bnn.cpp:142]   --->   Operation 62 'store' 'store_ln71' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.body5.i" [bnn.cpp:66->bnn.cpp:142]   --->   Operation 63 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_quantized_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_quantized_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_quantized_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_quantized_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer1_quantized_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer1_quantized_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer1_quantized_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer1_quantized_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                            (alloca           ) [ 0100]
layer1_quantized_4             (alloca           ) [ 0111]
layer1_quantized_5             (alloca           ) [ 0111]
layer1_quantized_6             (alloca           ) [ 0111]
layer1_quantized_7             (alloca           ) [ 0111]
layer1_quantized_1_reload_read (read             ) [ 0000]
layer1_quantized_2_reload_read (read             ) [ 0000]
layer1_quantized_3_reload_read (read             ) [ 0000]
layer1_quantized_reload_read   (read             ) [ 0000]
store_ln0                      (store            ) [ 0000]
store_ln0                      (store            ) [ 0000]
store_ln0                      (store            ) [ 0000]
store_ln0                      (store            ) [ 0000]
store_ln66                     (store            ) [ 0000]
br_ln0                         (br               ) [ 0000]
i                              (load             ) [ 0111]
icmp_ln66                      (icmp             ) [ 0110]
speclooptripcount_ln0          (speclooptripcount) [ 0000]
add_ln66                       (add              ) [ 0000]
br_ln66                        (br               ) [ 0000]
zext_ln66                      (zext             ) [ 0000]
layer1_output_addr             (getelementptr    ) [ 0110]
store_ln66                     (store            ) [ 0000]
layer1_output_load             (load             ) [ 0000]
icmp_ln70                      (icmp             ) [ 0101]
layer1_quantized_4_load_1      (load             ) [ 0000]
layer1_quantized_5_load_1      (load             ) [ 0000]
layer1_quantized_6_load_1      (load             ) [ 0000]
layer1_quantized_7_load_1      (load             ) [ 0000]
specpipeline_ln66              (specpipeline     ) [ 0000]
specloopname_ln66              (specloopname     ) [ 0000]
trunc_ln67                     (trunc            ) [ 0000]
trunc_ln67_3                   (partselect       ) [ 0000]
bit_pos                        (xor              ) [ 0000]
zext_ln68                      (zext             ) [ 0000]
shl_ln71                       (shl              ) [ 0000]
tmp                            (sparsemux        ) [ 0000]
or_ln71                        (or               ) [ 0000]
icmp_ln71                      (icmp             ) [ 0000]
icmp_ln71_1                    (icmp             ) [ 0000]
icmp_ln71_2                    (icmp             ) [ 0000]
xor_ln70                       (xor              ) [ 0000]
or_ln71_1                      (or               ) [ 0000]
or_ln71_2                      (or               ) [ 0000]
or_ln71_3                      (or               ) [ 0000]
or_i20                         (select           ) [ 0000]
and_ln71                       (and              ) [ 0000]
or_i16                         (select           ) [ 0000]
and_ln71_1                     (and              ) [ 0000]
or_i13                         (select           ) [ 0000]
and_ln71_2                     (and              ) [ 0000]
or_i10                         (select           ) [ 0000]
store_ln71                     (store            ) [ 0000]
store_ln71                     (store            ) [ 0000]
store_ln71                     (store            ) [ 0000]
store_ln71                     (store            ) [ 0000]
br_ln66                        (br               ) [ 0000]
layer1_quantized_4_load        (load             ) [ 0000]
layer1_quantized_5_load        (load             ) [ 0000]
layer1_quantized_6_load        (load             ) [ 0000]
layer1_quantized_7_load        (load             ) [ 0000]
write_ln0                      (write            ) [ 0000]
write_ln0                      (write            ) [ 0000]
write_ln0                      (write            ) [ 0000]
write_ln0                      (write            ) [ 0000]
ret_ln0                        (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_quantized_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer1_quantized_3_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_3_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_quantized_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_quantized_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_output">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_quantized_7_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_7_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_quantized_6_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_6_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_quantized_5_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_5_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer1_quantized_4_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_quantized_4_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="layer1_quantized_4_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_quantized_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="layer1_quantized_5_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_quantized_5/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="layer1_quantized_6_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_quantized_6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="layer1_quantized_7_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_quantized_7/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="layer1_quantized_1_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_quantized_1_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="layer1_quantized_2_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_quantized_2_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="layer1_quantized_3_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_quantized_3_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="layer1_quantized_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_quantized_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln0_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln0_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="layer1_output_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln66_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln66_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln66_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln66_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln66_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln70_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="layer1_quantized_4_load_1_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_4_load_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="layer1_quantized_5_load_1_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="2"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_5_load_1/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="layer1_quantized_6_load_1_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_6_load_1/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layer1_quantized_7_load_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_7_load_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln67_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="2"/>
<pin id="225" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln67_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="2"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="0" index="3" bw="4" slack="0"/>
<pin id="231" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln67_3/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="bit_pos_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="bit_pos/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln68_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln71_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln71/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="0" index="3" bw="2" slack="0"/>
<pin id="256" dir="0" index="4" bw="32" slack="0"/>
<pin id="257" dir="0" index="5" bw="2" slack="0"/>
<pin id="258" dir="0" index="6" bw="32" slack="0"/>
<pin id="259" dir="0" index="7" bw="2" slack="0"/>
<pin id="260" dir="0" index="8" bw="32" slack="0"/>
<pin id="261" dir="0" index="9" bw="32" slack="0"/>
<pin id="262" dir="0" index="10" bw="2" slack="0"/>
<pin id="263" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="or_ln71_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln71_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln71_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_1/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln71_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71_2/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="xor_ln70_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln70/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln71_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_1/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="or_ln71_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_2/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln71_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71_3/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_i20_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_i20/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln71_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="or_i16_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_i16/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="and_ln71_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71_1/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_i13_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_i13/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="and_ln71_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71_2/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_i10_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_i10/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln71_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="2"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln71_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="2"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln71_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="2"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln71_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="2"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="layer1_quantized_4_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_4_load/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="layer1_quantized_5_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_5_load/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="layer1_quantized_6_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_6_load/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="layer1_quantized_7_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_quantized_7_load/2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="i_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="layer1_quantized_4_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer1_quantized_4 "/>
</bind>
</comp>

<comp id="420" class="1005" name="layer1_quantized_5_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer1_quantized_5 "/>
</bind>
</comp>

<comp id="428" class="1005" name="layer1_quantized_6_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer1_quantized_6 "/>
</bind>
</comp>

<comp id="436" class="1005" name="layer1_quantized_7_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="layer1_quantized_7 "/>
</bind>
</comp>

<comp id="444" class="1005" name="i_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="2"/>
<pin id="446" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="450" class="1005" name="icmp_ln66_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="454" class="1005" name="layer1_output_addr_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="1"/>
<pin id="456" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_addr "/>
</bind>
</comp>

<comp id="459" class="1005" name="icmp_ln70_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="108" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="102" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="96" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="90" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="180" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="204"><net_src comp="189" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="149" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="223" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="266"><net_src comp="211" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="268"><net_src comp="214" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="251" pin=5"/></net>

<net id="270"><net_src comp="217" pin="1"/><net_sink comp="251" pin=6"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="251" pin=7"/></net>

<net id="272"><net_src comp="220" pin="1"/><net_sink comp="251" pin=8"/></net>

<net id="273"><net_src comp="64" pin="0"/><net_sink comp="251" pin=9"/></net>

<net id="274"><net_src comp="226" pin="4"/><net_sink comp="251" pin=10"/></net>

<net id="279"><net_src comp="251" pin="11"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="245" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="226" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="226" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="226" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="287" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="293" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="281" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="299" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="220" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="275" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="293" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="275" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="217" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="287" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="275" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="214" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="281" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="275" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="211" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="322" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="335" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="348" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="361" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="389" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="400"><net_src comp="397" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="408"><net_src comp="70" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="415"><net_src comp="74" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="423"><net_src comp="78" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="431"><net_src comp="82" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="439"><net_src comp="86" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="447"><net_src comp="180" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="453"><net_src comp="183" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="142" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="462"><net_src comp="205" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="356" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_quantized_7_out | {2 }
	Port: layer1_quantized_6_out | {2 }
	Port: layer1_quantized_5_out | {2 }
	Port: layer1_quantized_4_out | {2 }
 - Input state : 
	Port: bnn_Pipeline_VITIS_LOOP_66_2 : layer1_quantized_reload | {1 }
	Port: bnn_Pipeline_VITIS_LOOP_66_2 : layer1_quantized_3_reload | {1 }
	Port: bnn_Pipeline_VITIS_LOOP_66_2 : layer1_quantized_2_reload | {1 }
	Port: bnn_Pipeline_VITIS_LOOP_66_2 : layer1_quantized_1_reload | {1 }
	Port: bnn_Pipeline_VITIS_LOOP_66_2 : layer1_output | {1 2 }
  - Chain level:
	State 1
		store_ln66 : 1
		i : 1
		icmp_ln66 : 2
		add_ln66 : 2
		br_ln66 : 3
		zext_ln66 : 2
		layer1_output_addr : 3
		layer1_output_load : 4
		store_ln66 : 3
	State 2
		icmp_ln70 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		bit_pos : 1
		zext_ln68 : 1
		shl_ln71 : 2
		tmp : 1
		or_ln71 : 3
		icmp_ln71 : 1
		icmp_ln71_1 : 1
		icmp_ln71_2 : 1
		or_ln71_1 : 2
		or_ln71_2 : 2
		or_ln71_3 : 2
		or_i20 : 2
		and_ln71 : 2
		or_i16 : 3
		and_ln71_1 : 2
		or_i13 : 3
		and_ln71_2 : 2
		or_i10 : 3
		store_ln71 : 3
		store_ln71 : 4
		store_ln71 : 4
		store_ln71 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|          |                or_i20_fu_322               |    0    |    32   |
|  select  |                or_i16_fu_335               |    0    |    32   |
|          |                or_i13_fu_348               |    0    |    32   |
|          |                or_i10_fu_361               |    0    |    32   |
|----------|--------------------------------------------|---------|---------|
|          |              icmp_ln66_fu_183              |    0    |    15   |
|          |              icmp_ln70_fu_205              |    0    |    39   |
|   icmp   |              icmp_ln71_fu_281              |    0    |    10   |
|          |             icmp_ln71_1_fu_287             |    0    |    10   |
|          |             icmp_ln71_2_fu_293             |    0    |    10   |
|----------|--------------------------------------------|---------|---------|
|          |               or_ln71_fu_275               |    0    |    32   |
|    or    |              or_ln71_1_fu_304              |    0    |    2    |
|          |              or_ln71_2_fu_310              |    0    |    2    |
|          |              or_ln71_3_fu_316              |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
| sparsemux|                 tmp_fu_251                 |    0    |    20   |
|----------|--------------------------------------------|---------|---------|
|    add   |               add_ln66_fu_189              |    0    |    15   |
|----------|--------------------------------------------|---------|---------|
|    shl   |               shl_ln71_fu_245              |    0    |    11   |
|----------|--------------------------------------------|---------|---------|
|    xor   |               bit_pos_fu_235               |    0    |    5    |
|          |               xor_ln70_fu_299              |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|          |               and_ln71_fu_330              |    0    |    2    |
|    and   |              and_ln71_1_fu_343             |    0    |    2    |
|          |              and_ln71_2_fu_356             |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|          |  layer1_quantized_1_reload_read_read_fu_90 |    0    |    0    |
|   read   |  layer1_quantized_2_reload_read_read_fu_96 |    0    |    0    |
|          | layer1_quantized_3_reload_read_read_fu_102 |    0    |    0    |
|          |  layer1_quantized_reload_read_read_fu_108  |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |           write_ln0_write_fu_114           |    0    |    0    |
|   write  |           write_ln0_write_fu_121           |    0    |    0    |
|          |           write_ln0_write_fu_128           |    0    |    0    |
|          |           write_ln0_write_fu_135           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   zext   |              zext_ln66_fu_195              |    0    |    0    |
|          |              zext_ln68_fu_241              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   trunc  |              trunc_ln67_fu_223             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|partselect|             trunc_ln67_3_fu_226            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   309   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i_1_reg_405       |    8   |
|         i_reg_444        |    8   |
|     icmp_ln66_reg_450    |    1   |
|     icmp_ln70_reg_459    |    1   |
|layer1_output_addr_reg_454|    7   |
|layer1_quantized_4_reg_412|   32   |
|layer1_quantized_5_reg_420|   32   |
|layer1_quantized_6_reg_428|   32   |
|layer1_quantized_7_reg_436|   32   |
+--------------------------+--------+
|           Total          |   153  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_149 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   14   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   309  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   153  |   318  |
+-----------+--------+--------+--------+
