Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\tanle\OneDrive\Documents\VS_Code\3763_FPGA\Lab7\quartus\FrameBuffer.qsys --block-symbol-file --output-directory=C:\Users\tanle\OneDrive\Documents\VS_Code\3763_FPGA\Lab7\quartus\FrameBuffer --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading quartus/FrameBuffer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 20.1]
Progress: Parameterizing module dma_0
Progress: Adding fifo_0 [altera_avalon_fifo 20.1]
Progress: Parameterizing module fifo_0
Progress: Adding master_0 [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module master_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FrameBuffer.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: FrameBuffer.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: FrameBuffer.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: FrameBuffer.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: FrameBuffer.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Warning: FrameBuffer.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\tanle\OneDrive\Documents\VS_Code\3763_FPGA\Lab7\quartus\FrameBuffer.qsys --synthesis=VERILOG --output-directory=C:\Users\tanle\OneDrive\Documents\VS_Code\3763_FPGA\Lab7\quartus\FrameBuffer\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading quartus/FrameBuffer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 20.1]
Progress: Parameterizing module dma_0
Progress: Adding fifo_0 [altera_avalon_fifo 20.1]
Progress: Parameterizing module fifo_0
Progress: Adding master_0 [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module master_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FrameBuffer.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: FrameBuffer.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: FrameBuffer.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: FrameBuffer.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: FrameBuffer.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Warning: FrameBuffer.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Info: FrameBuffer: Generating FrameBuffer "FrameBuffer" for QUARTUS_SYNTH
Info: Interconnect is inserted between master dma_0.write_master and slave fifo_0.in because the master has address signal 5 bit wide, but the slave is 1 bit wide.
Info: Interconnect is inserted between master dma_0.write_master and slave fifo_0.in because the master has chipselect signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_0.write_master and slave fifo_0.in because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: dma_0: softresetEnable = 1
Info: dma_0: Starting RTL generation for module 'FrameBuffer_dma_0'
Info: dma_0:   Generation command is [exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=FrameBuffer_dma_0 --dir=C:/Users/tanle/AppData/Local/Temp/alt9086_7457723181631911525.dir/0002_dma_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/tanle/AppData/Local/Temp/alt9086_7457723181631911525.dir/0002_dma_0_gen//FrameBuffer_dma_0_component_configuration.pl  --do_build_sim=0  ]
Info: dma_0: # 2022.04.04 15:48:53 (*)   FrameBuffer_dma_0: allowing these transactions: word, hw, byte_access
Info: dma_0: Done RTL generation for module 'FrameBuffer_dma_0'
Info: dma_0: "FrameBuffer" instantiated altera_avalon_dma "dma_0"
Info: fifo_0: Starting RTL generation for module 'FrameBuffer_fifo_0'
Info: fifo_0:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=FrameBuffer_fifo_0 --dir=C:/Users/tanle/AppData/Local/Temp/alt9086_7457723181631911525.dir/0003_fifo_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/tanle/AppData/Local/Temp/alt9086_7457723181631911525.dir/0003_fifo_0_gen//FrameBuffer_fifo_0_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_0: Done RTL generation for module 'FrameBuffer_fifo_0'
Info: fifo_0: "FrameBuffer" instantiated altera_avalon_fifo "fifo_0"
Info: master_0: "FrameBuffer" instantiated altera_jtag_avalon_master "master_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'FrameBuffer_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=FrameBuffer_new_sdram_controller_0 --dir=C:/Users/tanle/AppData/Local/Temp/alt9086_7457723181631911525.dir/0004_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/tanle/AppData/Local/Temp/alt9086_7457723181631911525.dir/0004_new_sdram_controller_0_gen//FrameBuffer_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'FrameBuffer_new_sdram_controller_0'
Info: new_sdram_controller_0: "FrameBuffer" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: pll_0: "FrameBuffer" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "FrameBuffer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "FrameBuffer" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "FrameBuffer" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: dma_0_control_port_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "dma_0_control_port_slave_translator"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: dma_0_control_port_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "dma_0_control_port_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info: Reusing file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: Reusing file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/tanle/OneDrive/Documents/VS_Code/3763_FPGA/Lab7/quartus/FrameBuffer/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: FrameBuffer: Done "FrameBuffer" with 39 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
