# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do simple_fsm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL {C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL/simple_fsm.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:51:58 on Aug 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL" C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab3/1_Simple_FSM/RTL/simple_fsm.v 
# -- Compiling module simple_fsm
# 
# Top level modules:
# 	simple_fsm
# End time: 14:51:58 on Aug 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim {C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim/tb_simple_fsm.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:51:58 on Aug 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim" C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab3/1_Simple_FSM/Quartus_prj/../Sim/tb_simple_fsm.v 
# -- Compiling module tb_simple_fsm
# 
# Top level modules:
# 	tb_simple_fsm
# End time: 14:51:58 on Aug 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_simple_fsm
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_simple_fsm 
# Start time: 14:51:58 on Aug 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "simple_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_simple_fsm(fast)
# Loading work.simple_fsm(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# @time    0ns: coin=0 st_cur=001 st_next=001 cola=0
# @time   40ns: coin=1 st_cur=001 st_next=010 cola=0
# @time   60ns: coin=1 st_cur=010 st_next=100 cola=0
# @time   80ns: coin=1 st_cur=100 st_next=001 cola=0
# @time  100ns: coin=1 st_cur=001 st_next=010 cola=1
# @time  120ns: coin=1 st_cur=010 st_next=100 cola=0
# @time  140ns: coin=1 st_cur=100 st_next=001 cola=0
# @time  160ns: coin=0 st_cur=001 st_next=001 cola=1
# @time  180ns: coin=1 st_cur=001 st_next=010 cola=0
# @time  200ns: coin=1 st_cur=010 st_next=100 cola=0
# @time  220ns: coin=0 st_cur=100 st_next=100 cola=0
# @time  240ns: coin=1 st_cur=100 st_next=001 cola=0
# @time  260ns: coin=1 st_cur=001 st_next=010 cola=1
# @time  280ns: coin=0 st_cur=010 st_next=010 cola=0
# @time  300ns: coin=1 st_cur=010 st_next=100 cola=0
# @time  320ns: coin=0 st_cur=100 st_next=100 cola=0
# @time  340ns: coin=1 st_cur=100 st_next=001 cola=0
# @time  360ns: coin=0 st_cur=001 st_next=001 cola=1
# @time  380ns: coin=1 st_cur=001 st_next=010 cola=0
# @time  400ns: coin=1 st_cur=010 st_next=100 cola=0
# @time  420ns: coin=0 st_cur=100 st_next=100 cola=0
# @time  440ns: coin=1 st_cur=100 st_next=001 cola=0
# @time  460ns: coin=0 st_cur=001 st_next=001 cola=1
# @time  480ns: coin=0 st_cur=001 st_next=001 cola=0
# End time: 14:57:51 on Aug 19,2024, Elapsed time: 0:05:53
# Errors: 0, Warnings: 1
