|idct4
x0[0] => x0_reg.DATAB
x0[1] => x0_reg.DATAB
x0[2] => x0_reg.DATAB
x0[3] => x0_reg.DATAB
x0[4] => x0_reg.DATAB
x0[5] => x0_reg.DATAB
x0[6] => x0_reg.DATAB
x0[7] => x0_reg.DATAB
x0[8] => x0_reg.DATAB
x0[9] => x0_reg.DATAB
x0[10] => x0_reg.DATAB
x0[11] => x0_reg.DATAB
x0[12] => x0_reg.DATAB
x0[13] => x0_reg.DATAB
x0[14] => x0_reg.DATAB
x0[15] => x0_reg.DATAB
x1[0] => x1_reg.DATAB
x1[1] => x1_reg.DATAB
x1[2] => x1_reg.DATAB
x1[3] => x1_reg.DATAB
x1[4] => x1_reg.DATAB
x1[5] => x1_reg.DATAB
x1[6] => x1_reg.DATAB
x1[7] => x1_reg.DATAB
x1[8] => x1_reg.DATAB
x1[9] => x1_reg.DATAB
x1[10] => x1_reg.DATAB
x1[11] => x1_reg.DATAB
x1[12] => x1_reg.DATAB
x1[13] => x1_reg.DATAB
x1[14] => x1_reg.DATAB
x1[15] => x1_reg.DATAB
x2[0] => x2_reg.DATAB
x2[1] => x2_reg.DATAB
x2[2] => x2_reg.DATAB
x2[3] => x2_reg.DATAB
x2[4] => x2_reg.DATAB
x2[5] => x2_reg.DATAB
x2[6] => x2_reg.DATAB
x2[7] => x2_reg.DATAB
x2[8] => x2_reg.DATAB
x2[9] => x2_reg.DATAB
x2[10] => x2_reg.DATAB
x2[11] => x2_reg.DATAB
x2[12] => x2_reg.DATAB
x2[13] => x2_reg.DATAB
x2[14] => x2_reg.DATAB
x2[15] => x2_reg.DATAB
x3[0] => x3_reg.DATAB
x3[1] => x3_reg.DATAB
x3[2] => x3_reg.DATAB
x3[3] => x3_reg.DATAB
x3[4] => x3_reg.DATAB
x3[5] => x3_reg.DATAB
x3[6] => x3_reg.DATAB
x3[7] => x3_reg.DATAB
x3[8] => x3_reg.DATAB
x3[9] => x3_reg.DATAB
x3[10] => x3_reg.DATAB
x3[11] => x3_reg.DATAB
x3[12] => x3_reg.DATAB
x3[13] => x3_reg.DATAB
x3[14] => x3_reg.DATAB
x3[15] => x3_reg.DATAB
clk => x3_reg[0].CLK
clk => x3_reg[1].CLK
clk => x3_reg[2].CLK
clk => x3_reg[3].CLK
clk => x3_reg[4].CLK
clk => x3_reg[5].CLK
clk => x3_reg[6].CLK
clk => x3_reg[7].CLK
clk => x3_reg[8].CLK
clk => x3_reg[9].CLK
clk => x3_reg[10].CLK
clk => x3_reg[11].CLK
clk => x3_reg[12].CLK
clk => x3_reg[13].CLK
clk => x3_reg[14].CLK
clk => x3_reg[15].CLK
clk => x2_reg[0].CLK
clk => x2_reg[1].CLK
clk => x2_reg[2].CLK
clk => x2_reg[3].CLK
clk => x2_reg[4].CLK
clk => x2_reg[5].CLK
clk => x2_reg[6].CLK
clk => x2_reg[7].CLK
clk => x2_reg[8].CLK
clk => x2_reg[9].CLK
clk => x2_reg[10].CLK
clk => x2_reg[11].CLK
clk => x2_reg[12].CLK
clk => x2_reg[13].CLK
clk => x2_reg[14].CLK
clk => x2_reg[15].CLK
clk => x1_reg[0].CLK
clk => x1_reg[1].CLK
clk => x1_reg[2].CLK
clk => x1_reg[3].CLK
clk => x1_reg[4].CLK
clk => x1_reg[5].CLK
clk => x1_reg[6].CLK
clk => x1_reg[7].CLK
clk => x1_reg[8].CLK
clk => x1_reg[9].CLK
clk => x1_reg[10].CLK
clk => x1_reg[11].CLK
clk => x1_reg[12].CLK
clk => x1_reg[13].CLK
clk => x1_reg[14].CLK
clk => x1_reg[15].CLK
clk => x0_reg[0].CLK
clk => x0_reg[1].CLK
clk => x0_reg[2].CLK
clk => x0_reg[3].CLK
clk => x0_reg[4].CLK
clk => x0_reg[5].CLK
clk => x0_reg[6].CLK
clk => x0_reg[7].CLK
clk => x0_reg[8].CLK
clk => x0_reg[9].CLK
clk => x0_reg[10].CLK
clk => x0_reg[11].CLK
clk => x0_reg[12].CLK
clk => x0_reg[13].CLK
clk => x0_reg[14].CLK
clk => x0_reg[15].CLK
clk => y3[0]~reg0.CLK
clk => y3[1]~reg0.CLK
clk => y3[2]~reg0.CLK
clk => y3[3]~reg0.CLK
clk => y3[4]~reg0.CLK
clk => y3[5]~reg0.CLK
clk => y3[6]~reg0.CLK
clk => y3[7]~reg0.CLK
clk => y3[8]~reg0.CLK
clk => y3[9]~reg0.CLK
clk => y3[10]~reg0.CLK
clk => y3[11]~reg0.CLK
clk => y3[12]~reg0.CLK
clk => y3[13]~reg0.CLK
clk => y3[14]~reg0.CLK
clk => y3[15]~reg0.CLK
clk => y3[16]~reg0.CLK
clk => y3[17]~reg0.CLK
clk => y3[18]~reg0.CLK
clk => y3[19]~reg0.CLK
clk => y3[20]~reg0.CLK
clk => y3[21]~reg0.CLK
clk => y2[0]~reg0.CLK
clk => y2[1]~reg0.CLK
clk => y2[2]~reg0.CLK
clk => y2[3]~reg0.CLK
clk => y2[4]~reg0.CLK
clk => y2[5]~reg0.CLK
clk => y2[6]~reg0.CLK
clk => y2[7]~reg0.CLK
clk => y2[8]~reg0.CLK
clk => y2[9]~reg0.CLK
clk => y2[10]~reg0.CLK
clk => y2[11]~reg0.CLK
clk => y2[12]~reg0.CLK
clk => y2[13]~reg0.CLK
clk => y2[14]~reg0.CLK
clk => y2[15]~reg0.CLK
clk => y2[16]~reg0.CLK
clk => y2[17]~reg0.CLK
clk => y2[18]~reg0.CLK
clk => y2[19]~reg0.CLK
clk => y2[20]~reg0.CLK
clk => y2[21]~reg0.CLK
clk => y1[0]~reg0.CLK
clk => y1[1]~reg0.CLK
clk => y1[2]~reg0.CLK
clk => y1[3]~reg0.CLK
clk => y1[4]~reg0.CLK
clk => y1[5]~reg0.CLK
clk => y1[6]~reg0.CLK
clk => y1[7]~reg0.CLK
clk => y1[8]~reg0.CLK
clk => y1[9]~reg0.CLK
clk => y1[10]~reg0.CLK
clk => y1[11]~reg0.CLK
clk => y1[12]~reg0.CLK
clk => y1[13]~reg0.CLK
clk => y1[14]~reg0.CLK
clk => y1[15]~reg0.CLK
clk => y1[16]~reg0.CLK
clk => y1[17]~reg0.CLK
clk => y1[18]~reg0.CLK
clk => y1[19]~reg0.CLK
clk => y1[20]~reg0.CLK
clk => y1[21]~reg0.CLK
clk => y0[0]~reg0.CLK
clk => y0[1]~reg0.CLK
clk => y0[2]~reg0.CLK
clk => y0[3]~reg0.CLK
clk => y0[4]~reg0.CLK
clk => y0[5]~reg0.CLK
clk => y0[6]~reg0.CLK
clk => y0[7]~reg0.CLK
clk => y0[8]~reg0.CLK
clk => y0[9]~reg0.CLK
clk => y0[10]~reg0.CLK
clk => y0[11]~reg0.CLK
clk => y0[12]~reg0.CLK
clk => y0[13]~reg0.CLK
clk => y0[14]~reg0.CLK
clk => y0[15]~reg0.CLK
clk => y0[16]~reg0.CLK
clk => y0[17]~reg0.CLK
clk => y0[18]~reg0.CLK
clk => y0[19]~reg0.CLK
clk => y0[20]~reg0.CLK
clk => y0[21]~reg0.CLK
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y0.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y1.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y2.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => y3.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x0_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x1_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x2_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
rst => x3_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x0_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x1_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x2_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
load => x3_reg.OUTPUTSELECT
y0[0] <= y0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[1] <= y0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[2] <= y0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[3] <= y0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[4] <= y0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[5] <= y0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[6] <= y0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[7] <= y0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[8] <= y0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[9] <= y0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[10] <= y0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[11] <= y0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[12] <= y0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[13] <= y0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[14] <= y0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[15] <= y0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[16] <= y0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[17] <= y0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[18] <= y0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[19] <= y0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[20] <= y0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[21] <= y0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[0] <= y1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[1] <= y1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[2] <= y1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[3] <= y1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[4] <= y1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[5] <= y1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[6] <= y1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[7] <= y1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[8] <= y1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[9] <= y1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[10] <= y1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[11] <= y1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[12] <= y1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[13] <= y1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[14] <= y1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[15] <= y1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[16] <= y1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[17] <= y1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[18] <= y1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[19] <= y1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[20] <= y1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[21] <= y1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[0] <= y2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[1] <= y2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[2] <= y2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[3] <= y2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[4] <= y2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[5] <= y2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[6] <= y2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[7] <= y2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[8] <= y2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[9] <= y2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[10] <= y2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[11] <= y2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[12] <= y2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[13] <= y2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[14] <= y2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[15] <= y2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[16] <= y2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[17] <= y2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[18] <= y2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[19] <= y2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[20] <= y2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y2[21] <= y2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[0] <= y3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[1] <= y3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[2] <= y3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[3] <= y3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[4] <= y3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[5] <= y3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[6] <= y3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[7] <= y3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[8] <= y3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[9] <= y3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[10] <= y3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[11] <= y3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[12] <= y3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[13] <= y3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[14] <= y3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[15] <= y3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[16] <= y3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[17] <= y3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[18] <= y3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[19] <= y3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[20] <= y3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y3[21] <= y3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE


