# do testbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /tools/altera/quartus_18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/4.FIFO {/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:44 on Jan 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/4.FIFO" /home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 15:27:45 on Jan 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/4.FIFO {/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:45 on Jan 18,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/4.FIFO" /home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:27:45 on Jan 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
