 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fifo_depth16
Version: K-2015.06-SP2
Date   : Sat Mar 15 21:09:05 2025
****************************************

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U57/ZN (INR2XD1)                                  0.289     0.179      0.617 r
  o_empty (net)                  2        0.051               0.000      0.617 r
  U59/ZN (IND3D0)                                   0.070     0.073      0.690 r
  n58 (net)                      6        0.005               0.000      0.690 r
  U111/ZN (CKND2D0)                                 0.114     0.081      0.771 f
  N33 (net)                      5        0.009               0.000      0.771 f
  rd_ptr_reg_0_/E (EDFQD1)                          0.114     0.000      0.771 f
  data arrival time                                                      0.771

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  rd_ptr_reg_0_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.062      1.938
  data required time                                                     1.938
  -------------------------------------------------------------------------------
  data required time                                                     1.938
  data arrival time                                                     -0.771
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.166


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U57/ZN (INR2XD1)                                  0.289     0.179      0.617 r
  o_empty (net)                  2        0.051               0.000      0.617 r
  U59/ZN (IND3D0)                                   0.070     0.073      0.690 r
  n58 (net)                      6        0.005               0.000      0.690 r
  U111/ZN (CKND2D0)                                 0.114     0.081      0.771 f
  N33 (net)                      5        0.009               0.000      0.771 f
  rd_ptr_reg_4_/E (EDFQD1)                          0.114     0.000      0.771 f
  data arrival time                                                      0.771

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  rd_ptr_reg_4_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.062      1.938
  data required time                                                     1.938
  -------------------------------------------------------------------------------
  data required time                                                     1.938
  data arrival time                                                     -0.771
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.166


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U57/ZN (INR2XD1)                                  0.289     0.179      0.617 r
  o_empty (net)                  2        0.051               0.000      0.617 r
  U59/ZN (IND3D0)                                   0.070     0.073      0.690 r
  n58 (net)                      6        0.005               0.000      0.690 r
  U111/ZN (CKND2D0)                                 0.114     0.081      0.771 f
  N33 (net)                      5        0.009               0.000      0.771 f
  rd_ptr_reg_3_/E (EDFQD1)                          0.114     0.000      0.771 f
  data arrival time                                                      0.771

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  rd_ptr_reg_3_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.062      1.938
  data required time                                                     1.938
  -------------------------------------------------------------------------------
  data required time                                                     1.938
  data arrival time                                                     -0.771
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.166


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U57/ZN (INR2XD1)                                  0.289     0.179      0.617 r
  o_empty (net)                  2        0.051               0.000      0.617 r
  U59/ZN (IND3D0)                                   0.070     0.073      0.690 r
  n58 (net)                      6        0.005               0.000      0.690 r
  U111/ZN (CKND2D0)                                 0.114     0.081      0.771 f
  N33 (net)                      5        0.009               0.000      0.771 f
  rd_ptr_reg_2_/E (EDFQD1)                          0.114     0.000      0.771 f
  data arrival time                                                      0.771

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  rd_ptr_reg_2_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.062      1.938
  data required time                                                     1.938
  -------------------------------------------------------------------------------
  data required time                                                     1.938
  data arrival time                                                     -0.771
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.166


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U57/ZN (INR2XD1)                                  0.289     0.179      0.617 r
  o_empty (net)                  2        0.051               0.000      0.617 r
  U59/ZN (IND3D0)                                   0.070     0.073      0.690 r
  n58 (net)                      6        0.005               0.000      0.690 r
  U111/ZN (CKND2D0)                                 0.114     0.081      0.771 f
  N33 (net)                      5        0.009               0.000      0.771 f
  rd_ptr_reg_1_/E (EDFQD1)                          0.114     0.000      0.771 f
  data arrival time                                                      0.771

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  rd_ptr_reg_1_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.062      1.938
  data required time                                                     1.938
  -------------------------------------------------------------------------------
  data required time                                                     1.938
  data arrival time                                                     -0.771
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.166


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U56/ZN (NR2XD1)                                   0.290     0.184      0.621 r
  o_full (net)                   2        0.051               0.000      0.621 r
  U112/ZN (OAI21D0)                                 0.150     0.121      0.742 f
  N153 (net)                     5        0.009               0.000      0.742 f
  wr_ptr_reg_0_/E (EDFQD1)                          0.150     0.000      0.742 f
  data arrival time                                                      0.742

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  wr_ptr_reg_0_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.066      1.934
  data required time                                                     1.934
  -------------------------------------------------------------------------------
  data required time                                                     1.934
  data arrival time                                                     -0.742
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.192


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U56/ZN (NR2XD1)                                   0.290     0.184      0.621 r
  o_full (net)                   2        0.051               0.000      0.621 r
  U112/ZN (OAI21D0)                                 0.150     0.121      0.742 f
  N153 (net)                     5        0.009               0.000      0.742 f
  wr_ptr_reg_4_/E (EDFQD1)                          0.150     0.000      0.742 f
  data arrival time                                                      0.742

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  wr_ptr_reg_4_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.066      1.934
  data required time                                                     1.934
  -------------------------------------------------------------------------------
  data required time                                                     1.934
  data arrival time                                                     -0.742
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.192


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U56/ZN (NR2XD1)                                   0.290     0.184      0.621 r
  o_full (net)                   2        0.051               0.000      0.621 r
  U112/ZN (OAI21D0)                                 0.150     0.121      0.742 f
  N153 (net)                     5        0.009               0.000      0.742 f
  wr_ptr_reg_3_/E (EDFQD1)                          0.150     0.000      0.742 f
  data arrival time                                                      0.742

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  wr_ptr_reg_3_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.066      1.934
  data required time                                                     1.934
  -------------------------------------------------------------------------------
  data required time                                                     1.934
  data arrival time                                                     -0.742
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.192


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U56/ZN (NR2XD1)                                   0.290     0.184      0.621 r
  o_full (net)                   2        0.051               0.000      0.621 r
  U112/ZN (OAI21D0)                                 0.150     0.121      0.742 f
  N153 (net)                     5        0.009               0.000      0.742 f
  wr_ptr_reg_2_/E (EDFQD1)                          0.150     0.000      0.742 f
  data arrival time                                                      0.742

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  wr_ptr_reg_2_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.066      1.934
  data required time                                                     1.934
  -------------------------------------------------------------------------------
  data required time                                                     1.934
  data arrival time                                                     -0.742
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.192


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U56/ZN (NR2XD1)                                   0.290     0.184      0.621 r
  o_full (net)                   2        0.051               0.000      0.621 r
  U112/ZN (OAI21D0)                                 0.150     0.121      0.742 f
  N153 (net)                     5        0.009               0.000      0.742 f
  wr_ptr_reg_1_/E (EDFQD1)                          0.150     0.000      0.742 f
  data arrival time                                                      0.742

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  wr_ptr_reg_1_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.066      1.934
  data required time                                                     1.934
  -------------------------------------------------------------------------------
  data required time                                                     1.934
  data arrival time                                                     -0.742
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.192


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U57/ZN (INR2XD1)                                  0.289     0.179      0.617 r
  o_empty (net)                  2        0.051               0.000      0.617 r
  U59/ZN (IND3D0)                                   0.070     0.073      0.690 r
  n58 (net)                      6        0.005               0.000      0.690 r
  U122/ZN (AOI221D0)                                0.105     0.031      0.721 f
  N35 (net)                      1        0.001               0.000      0.721 f
  rd_ptr_reg_1_/D (EDFQD1)                          0.105     0.000      0.721 f
  data arrival time                                                      0.721

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  rd_ptr_reg_1_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.068      1.932
  data required time                                                     1.932
  -------------------------------------------------------------------------------
  data required time                                                     1.932
  data arrival time                                                     -0.721
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.211


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U57/ZN (INR2XD1)                                  0.289     0.179      0.617 r
  o_empty (net)                  2        0.051               0.000      0.617 r
  U59/ZN (IND3D0)                                   0.070     0.073      0.690 r
  n58 (net)                      6        0.005               0.000      0.690 r
  U120/ZN (AOI221D0)                                0.042     0.031      0.721 f
  N38 (net)                      1        0.001               0.000      0.721 f
  rd_ptr_reg_4_/D (EDFQD1)                          0.042     0.000      0.721 f
  data arrival time                                                      0.721

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  rd_ptr_reg_4_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.056      1.944
  data required time                                                     1.944
  -------------------------------------------------------------------------------
  data required time                                                     1.944
  data arrival time                                                     -0.721
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.223


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U57/ZN (INR2XD1)                                  0.289     0.179      0.617 r
  o_empty (net)                  2        0.051               0.000      0.617 r
  U59/ZN (IND3D0)                                   0.070     0.073      0.690 r
  n58 (net)                      6        0.005               0.000      0.690 r
  U117/ZN (AOI221D0)                                0.042     0.031      0.721 f
  N37 (net)                      1        0.001               0.000      0.721 f
  rd_ptr_reg_3_/D (EDFQD1)                          0.042     0.000      0.721 f
  data arrival time                                                      0.721

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  rd_ptr_reg_3_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.056      1.944
  data required time                                                     1.944
  -------------------------------------------------------------------------------
  data required time                                                     1.944
  data arrival time                                                     -0.721
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.223


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U57/ZN (INR2XD1)                                  0.289     0.179      0.617 r
  o_empty (net)                  2        0.051               0.000      0.617 r
  U59/ZN (IND3D0)                                   0.070     0.073      0.690 r
  n58 (net)                      6        0.005               0.000      0.690 r
  U106/ZN (NR2D0)                                   0.073     0.021      0.711 f
  N34 (net)                      1        0.001               0.000      0.711 f
  rd_ptr_reg_0_/D (EDFQD1)                          0.073     0.000      0.711 f
  data arrival time                                                      0.711

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  rd_ptr_reg_0_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.062      1.938
  data required time                                                     1.938
  -------------------------------------------------------------------------------
  data required time                                                     1.938
  data arrival time                                                     -0.711
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.227


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFQD1)                          0.362     0.248      0.248 r
  rd_ptr[0] (net)               37        0.062               0.000      0.248 r
  U100/ZN (INVD0)                                   0.078     0.033      0.281 f
  n60 (net)                      2        0.002               0.000      0.281 f
  U103/ZN (AOI221D0)                                0.107     0.068      0.349 r
  n39 (net)                      1        0.001               0.000      0.349 r
  U104/ZN (OAI221D0)                                0.098     0.089      0.438 f
  n43 (net)                      2        0.004               0.000      0.438 f
  U57/ZN (INR2XD1)                                  0.289     0.179      0.617 r
  o_empty (net)                  2        0.051               0.000      0.617 r
  U59/ZN (IND3D0)                                   0.070     0.073      0.690 r
  n58 (net)                      6        0.005               0.000      0.690 r
  U110/ZN (AOI211D0)                                0.036     0.028      0.718 f
  N36 (net)                      1        0.001               0.000      0.718 f
  rd_ptr_reg_2_/D (EDFQD1)                          0.036     0.000      0.718 f
  data arrival time                                                      0.718

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  rd_ptr_reg_2_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.054      1.946
  data required time                                                     1.946
  -------------------------------------------------------------------------------
  data required time                                                     1.946
  data arrival time                                                     -0.718
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.228


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q6_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U92/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N163 (net)                     4        0.008               0.000      0.309 r
  q6_reg_0_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q6_reg_0_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q6_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U92/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N163 (net)                     4        0.008               0.000      0.309 r
  q6_reg_3_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q6_reg_3_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q6_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U92/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N163 (net)                     4        0.008               0.000      0.309 r
  q6_reg_2_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q6_reg_2_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q6_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U92/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N163 (net)                     4        0.008               0.000      0.309 r
  q6_reg_1_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q6_reg_1_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q0_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U93/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N157 (net)                     4        0.008               0.000      0.309 r
  q0_reg_3_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q0_reg_3_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q0_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U93/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N157 (net)                     4        0.008               0.000      0.309 r
  q0_reg_2_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q0_reg_2_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q0_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U93/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N157 (net)                     4        0.008               0.000      0.309 r
  q0_reg_1_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q0_reg_1_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q0_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U93/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N157 (net)                     4        0.008               0.000      0.309 r
  q0_reg_0_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q0_reg_0_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q2_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U94/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N159 (net)                     4        0.008               0.000      0.309 r
  q2_reg_3_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q2_reg_3_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q2_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U94/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N159 (net)                     4        0.008               0.000      0.309 r
  q2_reg_2_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q2_reg_2_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q2_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U94/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N159 (net)                     4        0.008               0.000      0.309 r
  q2_reg_1_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q2_reg_1_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q2_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U94/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N159 (net)                     4        0.008               0.000      0.309 r
  q2_reg_0_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q2_reg_0_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q4_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U95/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N161 (net)                     4        0.008               0.000      0.309 r
  q4_reg_3_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q4_reg_3_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q4_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U95/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N161 (net)                     4        0.008               0.000      0.309 r
  q4_reg_2_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q4_reg_2_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q4_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U95/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N161 (net)                     4        0.008               0.000      0.309 r
  q4_reg_1_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q4_reg_1_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q4_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U91/ZN (ND3D0)                                    0.075     0.060      0.194 f
  n34 (net)                      4        0.003               0.000      0.194 f
  U95/ZN (NR2D0)                                    0.174     0.115      0.309 r
  N161 (net)                     4        0.008               0.000      0.309 r
  q4_reg_0_/E (EDFQD1)                              0.174     0.000      0.309 r
  data arrival time                                                      0.309

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q4_reg_0_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.309
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.624


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q10_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U90/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N167 (net)                     4        0.008               0.000      0.308 r
  q10_reg_0_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q10_reg_0_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q10_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U90/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N167 (net)                     4        0.008               0.000      0.308 r
  q10_reg_3_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q10_reg_3_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q10_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U90/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N167 (net)                     4        0.008               0.000      0.308 r
  q10_reg_2_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q10_reg_2_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q10_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U90/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N167 (net)                     4        0.008               0.000      0.308 r
  q10_reg_1_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q10_reg_1_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q12_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U88/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N169 (net)                     4        0.008               0.000      0.308 r
  q12_reg_3_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q12_reg_3_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q12_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U88/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N169 (net)                     4        0.008               0.000      0.308 r
  q12_reg_2_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q12_reg_2_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q12_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U88/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N169 (net)                     4        0.008               0.000      0.308 r
  q12_reg_1_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q12_reg_1_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q12_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U88/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N169 (net)                     4        0.008               0.000      0.308 r
  q12_reg_0_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q12_reg_0_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q14_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U89/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N155 (net)                     4        0.008               0.000      0.308 r
  q14_reg_3_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q14_reg_3_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q14_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U89/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N155 (net)                     4        0.008               0.000      0.308 r
  q14_reg_2_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q14_reg_2_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q14_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U89/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N155 (net)                     4        0.008               0.000      0.308 r
  q14_reg_1_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q14_reg_1_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q14_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U89/ZN (NR2D0)                                    0.174     0.115      0.308 r
  N155 (net)                     4        0.008               0.000      0.308 r
  q14_reg_0_/E (EDFQD1)                             0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q14_reg_0_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q8_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U87/ZN (NR2D0)                                    0.174     0.114      0.308 r
  N165 (net)                     4        0.008               0.000      0.308 r
  q8_reg_0_/E (EDFQD1)                              0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q8_reg_0_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q8_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U87/ZN (NR2D0)                                    0.174     0.114      0.308 r
  N165 (net)                     4        0.008               0.000      0.308 r
  q8_reg_3_/E (EDFQD1)                              0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q8_reg_3_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q8_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U87/ZN (NR2D0)                                    0.174     0.114      0.308 r
  N165 (net)                     4        0.008               0.000      0.308 r
  q8_reg_2_/E (EDFQD1)                              0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q8_reg_2_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q8_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  U86/ZN (ND3D0)                                    0.075     0.059      0.193 f
  n30 (net)                      4        0.003               0.000      0.193 f
  U87/ZN (NR2D0)                                    0.174     0.114      0.308 r
  N165 (net)                     4        0.008               0.000      0.308 r
  q8_reg_1_/E (EDFQD1)                              0.174     0.000      0.308 r
  data arrival time                                                      0.308

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q8_reg_1_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.308
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.625


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[2] (net)                5        0.004               0.000      0.075 r
  U65/ZN (CKND2D0)                                  0.057     0.041      0.116 f
  n31 (net)                      5        0.004               0.000      0.116 f
  U66/ZN (IND2D0)                                   0.031     0.049      0.166 f
  n26 (net)                      2        0.002               0.000      0.166 f
  U67/ZN (NR2D0)                                    0.068     0.049      0.214 r
  n51 (net)                      3        0.002               0.000      0.214 r
  U114/ZN (INVD0)                                   0.024     0.019      0.234 f
  n49 (net)                      1        0.001               0.000      0.234 f
  U115/ZN (AOI221D0)                                0.091     0.072      0.306 r
  N152 (net)                     1        0.001               0.000      0.306 r
  wr_ptr_reg_4_/D (EDFQD1)                          0.091     0.000      0.306 r
  data arrival time                                                      0.306

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  wr_ptr_reg_4_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.065      1.935
  data required time                                                     1.935
  -------------------------------------------------------------------------------
  data required time                                                     1.935
  data arrival time                                                     -0.306
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.629


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q7_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U81/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N164 (net)                     4        0.008               0.000      0.290 r
  q7_reg_0_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q7_reg_0_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q7_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U81/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N164 (net)                     4        0.008               0.000      0.290 r
  q7_reg_3_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q7_reg_3_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q7_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U81/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N164 (net)                     4        0.008               0.000      0.290 r
  q7_reg_2_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q7_reg_2_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q7_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U81/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N164 (net)                     4        0.008               0.000      0.290 r
  q7_reg_1_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q7_reg_1_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q1_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U83/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N158 (net)                     4        0.008               0.000      0.290 r
  q1_reg_3_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q1_reg_3_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q1_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U83/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N158 (net)                     4        0.008               0.000      0.290 r
  q1_reg_2_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q1_reg_2_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q1_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U83/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N158 (net)                     4        0.008               0.000      0.290 r
  q1_reg_1_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q1_reg_1_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U83/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N158 (net)                     4        0.008               0.000      0.290 r
  q1_reg_0_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q1_reg_0_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q3_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U84/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N160 (net)                     4        0.008               0.000      0.290 r
  q3_reg_3_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q3_reg_3_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q3_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U84/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N160 (net)                     4        0.008               0.000      0.290 r
  q3_reg_2_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q3_reg_2_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q3_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U84/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N160 (net)                     4        0.008               0.000      0.290 r
  q3_reg_1_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q3_reg_1_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q3_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U84/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N160 (net)                     4        0.008               0.000      0.290 r
  q3_reg_0_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q3_reg_0_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q5_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U82/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N162 (net)                     4        0.008               0.000      0.290 r
  q5_reg_3_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q5_reg_3_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q5_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U82/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N162 (net)                     4        0.008               0.000      0.290 r
  q5_reg_2_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q5_reg_2_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q5_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U82/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N162 (net)                     4        0.008               0.000      0.290 r
  q5_reg_1_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q5_reg_1_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q5_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U80/ZN (CKND2D0)                                  0.047     0.040      0.180 f
  n29 (net)                      4        0.003               0.000      0.180 f
  U82/ZN (NR2D0)                                    0.174     0.109      0.290 r
  N162 (net)                     4        0.008               0.000      0.290 r
  q5_reg_0_/E (EDFQD1)                              0.174     0.000      0.290 r
  data arrival time                                                      0.290

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q5_reg_0_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.643


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q11_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U76/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N168 (net)                     4        0.008               0.000      0.289 r
  q11_reg_0_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q11_reg_0_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q11_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U76/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N168 (net)                     4        0.008               0.000      0.289 r
  q11_reg_3_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q11_reg_3_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q11_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U76/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N168 (net)                     4        0.008               0.000      0.289 r
  q11_reg_2_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q11_reg_2_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q11_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U76/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N168 (net)                     4        0.008               0.000      0.289 r
  q11_reg_1_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q11_reg_1_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q13_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U79/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N154 (net)                     4        0.008               0.000      0.289 r
  q13_reg_3_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q13_reg_3_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q13_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U79/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N154 (net)                     4        0.008               0.000      0.289 r
  q13_reg_2_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q13_reg_2_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q13_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U79/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N154 (net)                     4        0.008               0.000      0.289 r
  q13_reg_1_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q13_reg_1_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q13_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U79/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N154 (net)                     4        0.008               0.000      0.289 r
  q13_reg_0_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q13_reg_0_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q15_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U77/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N156 (net)                     4        0.008               0.000      0.289 r
  q15_reg_3_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q15_reg_3_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q15_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U77/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N156 (net)                     4        0.008               0.000      0.289 r
  q15_reg_2_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q15_reg_2_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q15_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U77/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N156 (net)                     4        0.008               0.000      0.289 r
  q15_reg_1_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q15_reg_1_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q15_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U77/ZN (NR2D0)                                    0.174     0.109      0.289 r
  N156 (net)                     4        0.008               0.000      0.289 r
  q15_reg_0_/E (EDFQD1)                             0.174     0.000      0.289 r
  data arrival time                                                      0.289

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q15_reg_0_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.289
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.644


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q9_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U74/ZN (NR2D0)                                    0.174     0.108      0.288 r
  N166 (net)                     4        0.008               0.000      0.288 r
  q9_reg_0_/E (EDFQD1)                              0.174     0.000      0.288 r
  data arrival time                                                      0.288

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q9_reg_0_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.288
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.645


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q9_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U74/ZN (NR2D0)                                    0.174     0.108      0.288 r
  N166 (net)                     4        0.008               0.000      0.288 r
  q9_reg_3_/E (EDFQD1)                              0.174     0.000      0.288 r
  data arrival time                                                      0.288

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q9_reg_3_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.288
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.645


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q9_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U74/ZN (NR2D0)                                    0.174     0.108      0.288 r
  N166 (net)                     4        0.008               0.000      0.288 r
  q9_reg_2_/E (EDFQD1)                              0.174     0.000      0.288 r
  data arrival time                                                      0.288

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q9_reg_2_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.288
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.645


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q9_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.030     0.075      0.075 r
  wr_ptr[0] (net)                5        0.004               0.000      0.075 r
  U61/ZN (INVD0)                                    0.028     0.024      0.099 f
  n48 (net)                      4        0.003               0.000      0.099 f
  U70/ZN (NR3D0)                                    0.049     0.042      0.141 r
  n28 (net)                      2        0.002               0.000      0.141 r
  U71/ZN (CKND2D0)                                  0.047     0.039      0.180 f
  n27 (net)                      4        0.003               0.000      0.180 f
  U74/ZN (NR2D0)                                    0.174     0.108      0.288 r
  N166 (net)                     4        0.008               0.000      0.288 r
  q9_reg_1_/E (EDFQD1)                              0.174     0.000      0.288 r
  data arrival time                                                      0.288

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  q9_reg_1_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.067      1.933
  data required time                                                     1.933
  -------------------------------------------------------------------------------
  data required time                                                     1.933
  data arrival time                                                     -0.288
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.645


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[2] (net)                5        0.004               0.000      0.086 f
  U65/ZN (CKND2D0)                                  0.068     0.043      0.129 r
  n31 (net)                      5        0.004               0.000      0.129 r
  U66/ZN (IND2D0)                                   0.031     0.041      0.170 r
  n26 (net)                      2        0.002               0.000      0.170 r
  U67/ZN (NR2D0)                                    0.027     0.022      0.192 f
  n51 (net)                      3        0.002               0.000      0.192 f
  U68/ZN (AOI211D0)                                 0.081     0.068      0.260 r
  N151 (net)                     1        0.001               0.000      0.260 r
  wr_ptr_reg_3_/D (EDFQD1)                          0.081     0.000      0.260 r
  data arrival time                                                      0.260

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  wr_ptr_reg_3_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.064      1.936
  data required time                                                     1.936
  -------------------------------------------------------------------------------
  data required time                                                     1.936
  data arrival time                                                     -0.260
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.676


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFQD1)                          0.025     0.072      0.072 r
  wr_ptr[1] (net)                4        0.003               0.000      0.072 r
  U60/ZN (INVD0)                                    0.036     0.028      0.100 f
  n47 (net)                      6        0.005               0.000      0.100 f
  U62/ZN (NR2D0)                                    0.052     0.041      0.140 r
  n25 (net)                      2        0.002               0.000      0.140 r
  U63/ZN (NR2D0)                                    0.020     0.018      0.159 f
  n24 (net)                      1        0.001               0.000      0.159 f
  U64/ZN (AOI211D0)                                 0.081     0.067      0.225 r
  N150 (net)                     1        0.001               0.000      0.225 r
  wr_ptr_reg_2_/D (EDFQD1)                          0.081     0.000      0.225 r
  data arrival time                                                      0.225

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  wr_ptr_reg_2_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.064      1.936
  data required time                                                     1.936
  -------------------------------------------------------------------------------
  data required time                                                     1.936
  data arrival time                                                     -0.225
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.710


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFQD1)                          0.025     0.072      0.072 r
  wr_ptr[1] (net)                4        0.003               0.000      0.072 r
  U60/ZN (INVD0)                                    0.036     0.028      0.100 f
  n47 (net)                      6        0.005               0.000      0.100 f
  U113/ZN (AOI221D0)                                0.091     0.074      0.174 r
  N149 (net)                     1        0.001               0.000      0.174 r
  wr_ptr_reg_1_/D (EDFQD1)                          0.091     0.000      0.174 r
  data arrival time                                                      0.174

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  wr_ptr_reg_1_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.065      1.935
  data required time                                                     1.935
  -------------------------------------------------------------------------------
  data required time                                                     1.935
  data arrival time                                                     -0.174
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.761


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFQD1)                         0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFQD1)                          0.022     0.086      0.086 f
  wr_ptr[0] (net)                5        0.004               0.000      0.086 f
  U85/ZN (NR2D0)                                    0.070     0.048      0.134 r
  N148 (net)                     3        0.002               0.000      0.134 r
  wr_ptr_reg_0_/D (EDFQD1)                          0.070     0.000      0.134 r
  data arrival time                                                      0.134

  clock clk (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  wr_ptr_reg_0_/CP (EDFQD1)                                   0.000      2.000 r
  library setup time                                         -0.063      1.937
  data required time                                                     1.937
  -------------------------------------------------------------------------------
  data required time                                                     1.937
  data arrival time                                                     -0.134
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.803


1
