$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire 32 % i_data [31:0] $end
  $var wire  1 ) i_en $end
  $var wire  2 & i_valid [1:0] $end
  $var wire 17 ' o_data [16:0] $end
  $var wire  1 ( o_valid $end
  $var wire  1 $ rst_n $end
  $scope module adder_var_seq $end
   $var wire 32 / DATA_WIDTH [31:0] $end
   $var wire  1 * calcuate_en $end
   $var wire  1 # clk $end
   $var wire 32 % i_data [31:0] $end
   $var wire 17 - i_data_extend0 [16:0] $end
   $var wire 17 . i_data_extend1 [16:0] $end
   $var wire  1 ) i_en $end
   $var wire  2 & i_valid [1:0] $end
   $var wire 17 ' o_data [16:0] $end
   $var wire 17 + o_data_inner [16:0] $end
   $var wire  1 ( o_valid $end
   $var wire  1 , o_valid_inner $end
   $var wire  1 $ rst_n $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000000000000000000000000000 %
b00 &
b00000000000000000 '
0(
1)
0*
b00000000000000000 +
0,
b00000000000000000 -
b00000000000000000 .
b00000000000000000000000000010000 /
#1
1#
1$
#2
0#
b00000000000000110000000000000010 %
b11 &
1*
b00000000000000010 -
b00000000000000011 .
#3
1#
b00000000000000101 '
1(
b00000000000000101 +
1,
#4
0#
b00000000000001010000000000000101 %
b00000000000000101 -
b00000000000000101 .
#5
1#
b00000000000001010 '
b00000000000001010 +
#6
0#
#7
1#
#8
0#
#9
1#
