Record=SheetSymbol|SourceDocument=PortSwitcherFPGA1C_Evalboard.SchDoc|Designator=FPGA_7Seg_Decoder1|SchDesignator=FPGA_7Seg_Decoder1|FileName=FPGA_7Seg_Decoder.SchDoc
Record=SheetSymbol|SourceDocument=PortSwitcherFPGA1C_Evalboard.SchDoc|Designator=FPGA_Interconnect1|SchDesignator=FPGA_Interconnect1|FileName=FPGA_Interconnect.SchDoc
Record=SheetSymbol|SourceDocument=PortSwitcherFPGA1C_Evalboard.SchDoc|Designator=FPGA_Processor1|SchDesignator=FPGA_Processor1|FileName=FPGA_Processor.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_Interconnect.SchDoc|Designator=FPGA_PortA|SchDesignator=FPGA_PortA|FileName=FPGA_Port.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_Interconnect.SchDoc|Designator=FPGA_PortB|SchDesignator=FPGA_PortB|FileName=FPGA_Port.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_Interconnect.SchDoc|Designator=FPGA_PortC|SchDesignator=FPGA_PortC|FileName=FPGA_Port.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_Interconnect.SchDoc|Designator=FPGA_PortD|SchDesignator=FPGA_PortD|FileName=FPGA_Port.SchDoc
Record=SubProject|ProjectPath=PortSwitcherEmb\PortSwitcherEmb1C.PrjEmb
Record=TopLevelDocument|FileName=PortSwitcherFPGA1C_Evalboard.SchDoc
Record=NEXUS_CORE|ComponentDesignator=U9|BaseComponentDesignator=U9|DocumentName=PortSwitcherFPGA1C_Evalboard.SchDoc|LibraryReference=IOB_4X16|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=EKCPSGPI|Description=4 Ch x 16 Bit Digital IO|Comment=IOB_4X16|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U10|BaseComponentDesignator=U10|DocumentName=PortSwitcherFPGA1C_Evalboard.SchDoc|LibraryReference=CLKGEN|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=AOJHVKNV|Description=Frequency Generator|Comment=CLKGEN|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=FPGA_Processor.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=PortSwitcherEmb\PortSwitcherEmb1C.PrjEmb|NEXUS_JTAG_INDEX=2|ComponentUniqueID=IQKBNPVA|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[4096]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=FPGA_Processor.SchDoc|LibraryReference=RAMS_8x4K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=XNYEOEQB|Description=Single Port RAM|Comment=RAMS8x4K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x4K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=4096|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=FPGA_Processor.SchDoc|LibraryReference=RAMS_8x4K|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=XNYEOEQB|SubPartDocPath1=FPGA_Processor.SchDoc|Comment=RAMS8x4K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x4K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=4096|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=FPGA_Processor.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=PortSwitcherEmb\PortSwitcherEmb1C.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=IQKBNPVA|SubPartDocPath1=FPGA_Processor.SchDoc|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[4096]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U9|DocumentName=PortSwitcherFPGA1C_Evalboard.SchDoc|LibraryReference=IOB_4X16|SubProjectPath= |Configuration= |Description=4 Ch x 16 Bit Digital IO|SubPartUniqueId1=EKCPSGPI|SubPartDocPath1=PortSwitcherFPGA1C_Evalboard.SchDoc|Comment=IOB_4X16|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U10|DocumentName=PortSwitcherFPGA1C_Evalboard.SchDoc|LibraryReference=CLKGEN|SubProjectPath= |Configuration= |Description=Frequency Generator|SubPartUniqueId1=AOJHVKNV|SubPartDocPath1=PortSwitcherFPGA1C_Evalboard.SchDoc|Comment=CLKGEN|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone12_EB2|DeviceName=EP1C12F324C6
Record=Configuration|Name=Spartan3_400_EB1|DeviceName=XC3S400-4FG456C
Record=Configuration|Name=Spartan3_1000_EB1|DeviceName=XC3S1000-4FG456C
