// Seed: 2501110765
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  logic [7:0] id_4;
  assign module_1.id_1 = 0;
  wor id_5 = id_4[1] < id_2;
endmodule
module module_0 (
    id_1,
    id_2,
    module_1
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  reg id_4;
  assign id_4 = !id_4;
  always @(*) begin : LABEL_0
    id_1 <= 1 !== 1;
    forever begin : LABEL_0
      if (id_4 === 1) begin : LABEL_0
        id_1 = 1'h0;
      end else begin : LABEL_0
        id_3 <= id_4;
      end
    end
  end
  wire id_5;
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
