{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port pci_exp_0 -pg 1 -lvl 6 -x 2150 -y 1060 -defaultsOSRD
preplace port pcie_ref -pg 1 -lvl 0 -x 0 -y 1030 -defaultsOSRD
preplace port ddr4_rtl_0 -pg 1 -lvl 6 -x 2150 -y 720 -defaultsOSRD
preplace port diff_clock_rtl_2 -pg 1 -lvl 0 -x 0 -y 820 -defaultsOSRD
preplace port user_lnk_up_0 -pg 1 -lvl 6 -x 2150 -y 1100 -defaultsOSRD
preplace port pcie_perst_n -pg 1 -lvl 0 -x 0 -y 1130 -defaultsOSRD
preplace port c0_init_calib_complete_0 -pg 1 -lvl 6 -x 2150 -y 750 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 4 -x 1540 -y 610 -defaultsOSRD
preplace inst rst_ps8_0_187M -pg 1 -lvl 3 -x 1040 -y 310 -defaultsOSRD
preplace inst rst_ps8_0_249M -pg 1 -lvl 1 -x 200 -y 720 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 540 -y 880 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 1040 -y 560 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 540 -y 710 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 5 -x 1910 -y 780 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 3 -x 1040 -y 110 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 540 -y 90 -defaultsOSRD
preplace inst nvme_ctrl_0 -pg 1 -lvl 5 -x 1910 -y 1070 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk2 1 2 3 740 420 1360 1020 1680J
preplace netloc zynq_ultra_ps_e_0_pl_clk3 1 0 5 20 610 370 610 720 730 1350 1090 NJ
preplace netloc nvme_ctrl_0_dev_irq_assert 1 1 5 380 810 680J 830 NJ 830 1690J 660 2100
preplace netloc xlconcat_0_dout 1 2 1 700J 590n
preplace netloc nvme_ctrl_0_user_lnk_up 1 5 1 NJ 1100
preplace netloc rst_ps8_0_187M_peripheral_aresetn 1 3 2 1370 1010 1690J
preplace netloc rst_ps8_0_249M_peripheral_aresetn 1 1 4 390 790 NJ 790 1390 1000 1710J
preplace netloc pcie_perst_n_0_1 1 0 5 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn2 1 2 2 750 410 1330
preplace netloc zynq_ultra_ps_e_0_pl_resetn3 1 0 4 30 620 NJ 620 710J 700 1330
preplace netloc ddr4_0_c0_init_calib_complete 1 5 1 2130J 740n
preplace netloc rst_ps8_0_249M_peripheral_reset 1 1 4 370 800 690J 840 NJ 840 1730J
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 2 4 730 710 1400 800 1680J 650 2090
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 1 5 390 210 NJ 210 NJ 210 NJ 210 2110
preplace netloc util_vector_logic_0_Res 1 2 1 NJ 90
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 2 1380 810 1710J
preplace netloc ddr4_0_C0_DDR4 1 5 1 NJ 720
preplace netloc nvme_ctrl_0_pci_exp 1 5 1 NJ 1060
preplace netloc ps8_0_axi_periph_M00_AXI 1 4 1 1720 590n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 3 1 N 480
preplace netloc pcie_ref_0_1 1 0 5 NJ 1030 NJ 1030 NJ 1030 NJ 1030 NJ
preplace netloc C0_SYS_CLK_0_1 1 0 5 NJ 820 NJ 820 NJ 820 NJ 820 1700J
preplace netloc ps8_0_axi_periph_M01_AXI 1 4 1 1730 610n
preplace netloc smartconnect_0_M00_AXI 1 2 1 680 530n
preplace netloc ps8_0_axi_periph_M02_AXI 1 4 1 1710 630n
preplace netloc nvme_ctrl_0_m0_axi 1 1 5 380 10 NJ 10 NJ 10 NJ 10 2120
preplace netloc smartconnect_0_M01_AXI 1 2 2 NJ 720 1340
levelinfo -pg 1 0 200 540 1040 1540 1910 2150
pagesize -pg 1 -db -bbox -sgen -150 0 2360 1200
"
}
{
   "da_axi4_cnt":"2"
}
