-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toyuv is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ch_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    ch_r_TVALID : IN STD_LOGIC;
    ch_r_TREADY : OUT STD_LOGIC;
    ch_r_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    ch_r_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    ch_r_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    ch_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    ch_r_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    ch_r_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    ch_g_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    ch_g_TVALID : IN STD_LOGIC;
    ch_g_TREADY : OUT STD_LOGIC;
    ch_g_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    ch_g_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    ch_g_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    ch_g_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    ch_g_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    ch_g_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    ch_b_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    ch_b_TVALID : IN STD_LOGIC;
    ch_b_TREADY : OUT STD_LOGIC;
    ch_b_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    ch_b_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    ch_b_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    ch_b_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    ch_b_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    ch_b_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    ch_y_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    ch_y_TVALID : OUT STD_LOGIC;
    ch_y_TREADY : IN STD_LOGIC;
    ch_y_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    ch_y_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    ch_y_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    ch_y_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    ch_y_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    ch_y_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    ch_u_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    ch_u_TVALID : OUT STD_LOGIC;
    ch_u_TREADY : IN STD_LOGIC;
    ch_u_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    ch_u_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    ch_u_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    ch_u_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    ch_u_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    ch_u_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    ch_v_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    ch_v_TVALID : OUT STD_LOGIC;
    ch_v_TREADY : IN STD_LOGIC;
    ch_v_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    ch_v_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    ch_v_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    ch_v_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    ch_v_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    ch_v_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of toyuv is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "toyuv_toyuv,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.923000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4369,HLS_SYN_LUT=3104,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal width : STD_LOGIC_VECTOR (31 downto 0);
    signal height : STD_LOGIC_VECTOR (31 downto 0);
    signal height_read_reg_243 : STD_LOGIC_VECTOR (31 downto 0);
    signal width_read_reg_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_239_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal total_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_done : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_idle : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TREADY : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TREADY : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TREADY : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TREADY : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TREADY : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TREADY : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID : STD_LOGIC;
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ch_y_TDATA_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_y_TKEEP_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ch_y_TSTRB_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ch_y_TUSER_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ch_y_TLAST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ch_y_TID_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal ch_y_TDEST_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal ch_u_TDATA_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_u_TKEEP_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ch_u_TSTRB_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ch_u_TUSER_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ch_u_TLAST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ch_u_TID_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal ch_u_TDEST_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal ch_v_TDATA_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_v_TKEEP_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ch_v_TSTRB_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ch_v_TUSER_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal ch_v_TLAST_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ch_v_TID_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal ch_v_TDEST_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal regslice_both_ch_y_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_ch_u_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_ch_v_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state6 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal regslice_both_ch_r_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ch_r_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_r_TVALID_int_regslice : STD_LOGIC;
    signal ch_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_ch_r_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_r_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal ch_r_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_r_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_r_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_r_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal ch_r_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_r_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_r_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_r_V_user_V_U_apdone_blk : STD_LOGIC;
    signal ch_r_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_ch_r_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_r_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_r_V_last_V_U_apdone_blk : STD_LOGIC;
    signal ch_r_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_ch_r_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_r_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_r_V_id_V_U_apdone_blk : STD_LOGIC;
    signal ch_r_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_ch_r_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_r_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_r_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal ch_r_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_ch_r_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_r_V_dest_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_g_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ch_g_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_g_TVALID_int_regslice : STD_LOGIC;
    signal ch_g_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_ch_g_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_g_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal ch_g_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_g_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_g_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_g_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal ch_g_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_g_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_g_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_g_V_user_V_U_apdone_blk : STD_LOGIC;
    signal ch_g_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_ch_g_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_g_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_g_V_last_V_U_apdone_blk : STD_LOGIC;
    signal ch_g_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_ch_g_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_g_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_g_V_id_V_U_apdone_blk : STD_LOGIC;
    signal ch_g_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_ch_g_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_g_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_g_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal ch_g_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_ch_g_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_g_V_dest_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_b_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ch_b_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_b_TVALID_int_regslice : STD_LOGIC;
    signal ch_b_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_ch_b_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_b_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal ch_b_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_b_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_b_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_b_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal ch_b_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_b_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_b_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_b_V_user_V_U_apdone_blk : STD_LOGIC;
    signal ch_b_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_ch_b_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_b_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_b_V_last_V_U_apdone_blk : STD_LOGIC;
    signal ch_b_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_ch_b_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_b_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_b_V_id_V_U_apdone_blk : STD_LOGIC;
    signal ch_b_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_ch_b_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_b_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_ch_b_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal ch_b_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_ch_b_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_b_V_dest_V_U_ack_in : STD_LOGIC;
    signal ch_y_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_y_TVALID_int_regslice : STD_LOGIC;
    signal ch_y_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_ch_y_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_y_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal ch_y_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_y_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_y_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_y_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal ch_y_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_y_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_y_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_y_V_user_V_U_apdone_blk : STD_LOGIC;
    signal ch_y_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_ch_y_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_y_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_y_V_last_V_U_apdone_blk : STD_LOGIC;
    signal ch_y_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_ch_y_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_y_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_y_V_id_V_U_apdone_blk : STD_LOGIC;
    signal ch_y_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_ch_y_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_y_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_y_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal ch_y_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_ch_y_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_y_V_dest_V_U_vld_out : STD_LOGIC;
    signal ch_u_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_u_TVALID_int_regslice : STD_LOGIC;
    signal ch_u_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_ch_u_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_u_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal ch_u_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_u_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_u_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_u_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal ch_u_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_u_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_u_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_u_V_user_V_U_apdone_blk : STD_LOGIC;
    signal ch_u_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_ch_u_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_u_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_u_V_last_V_U_apdone_blk : STD_LOGIC;
    signal ch_u_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_ch_u_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_u_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_u_V_id_V_U_apdone_blk : STD_LOGIC;
    signal ch_u_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_ch_u_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_u_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_u_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal ch_u_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_ch_u_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_u_V_dest_V_U_vld_out : STD_LOGIC;
    signal ch_v_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_v_TVALID_int_regslice : STD_LOGIC;
    signal ch_v_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_ch_v_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_v_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal ch_v_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_v_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_v_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_v_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal ch_v_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_ch_v_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_v_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_v_V_user_V_U_apdone_blk : STD_LOGIC;
    signal ch_v_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_ch_v_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_v_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_v_V_last_V_U_apdone_blk : STD_LOGIC;
    signal ch_v_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_ch_v_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_v_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_v_V_id_V_U_apdone_blk : STD_LOGIC;
    signal ch_v_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_ch_v_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_v_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_ch_v_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal ch_v_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_ch_v_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_ch_v_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return : STD_LOGIC_VECTOR (31 downto 0);

    component toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ch_r_TVALID : IN STD_LOGIC;
        ch_g_TVALID : IN STD_LOGIC;
        ch_b_TVALID : IN STD_LOGIC;
        ch_y_TREADY : IN STD_LOGIC;
        ch_u_TREADY : IN STD_LOGIC;
        ch_v_TREADY : IN STD_LOGIC;
        total : IN STD_LOGIC_VECTOR (31 downto 0);
        ch_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        ch_r_TREADY : OUT STD_LOGIC;
        ch_r_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        ch_r_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        ch_r_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        ch_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        ch_r_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        ch_r_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
        ch_g_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        ch_g_TREADY : OUT STD_LOGIC;
        ch_g_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        ch_g_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        ch_g_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        ch_g_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        ch_g_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        ch_g_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
        ch_b_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        ch_b_TREADY : OUT STD_LOGIC;
        ch_b_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        ch_b_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        ch_b_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
        ch_b_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        ch_b_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        ch_b_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
        ch_y_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        ch_y_TVALID : OUT STD_LOGIC;
        ch_y_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        ch_y_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        ch_y_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
        ch_y_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        ch_y_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        ch_y_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
        ch_u_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        ch_u_TVALID : OUT STD_LOGIC;
        ch_u_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        ch_u_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        ch_u_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
        ch_u_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        ch_u_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        ch_u_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
        ch_v_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        ch_v_TVALID : OUT STD_LOGIC;
        ch_v_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        ch_v_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        ch_v_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
        ch_v_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        ch_v_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        ch_v_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component toyuv_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component toyuv_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_return : IN STD_LOGIC_VECTOR (31 downto 0);
        width : OUT STD_LOGIC_VECTOR (31 downto 0);
        height : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component toyuv_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150 : component toyuv_toyuv_Pipeline_VITIS_LOOP_24_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start,
        ap_done => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_done,
        ap_idle => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_idle,
        ap_ready => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready,
        ch_r_TVALID => ch_r_TVALID_int_regslice,
        ch_g_TVALID => ch_g_TVALID_int_regslice,
        ch_b_TVALID => ch_b_TVALID_int_regslice,
        ch_y_TREADY => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TREADY,
        ch_u_TREADY => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TREADY,
        ch_v_TREADY => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TREADY,
        total => total_reg_253,
        ch_r_TDATA => ch_r_TDATA_int_regslice,
        ch_r_TREADY => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TREADY,
        ch_r_TKEEP => ch_r_TKEEP_int_regslice,
        ch_r_TSTRB => ch_r_TSTRB_int_regslice,
        ch_r_TUSER => ch_r_TUSER_int_regslice,
        ch_r_TLAST => ch_r_TLAST_int_regslice,
        ch_r_TID => ch_r_TID_int_regslice,
        ch_r_TDEST => ch_r_TDEST_int_regslice,
        ch_g_TDATA => ch_g_TDATA_int_regslice,
        ch_g_TREADY => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TREADY,
        ch_g_TKEEP => ch_g_TKEEP_int_regslice,
        ch_g_TSTRB => ch_g_TSTRB_int_regslice,
        ch_g_TUSER => ch_g_TUSER_int_regslice,
        ch_g_TLAST => ch_g_TLAST_int_regslice,
        ch_g_TID => ch_g_TID_int_regslice,
        ch_g_TDEST => ch_g_TDEST_int_regslice,
        ch_b_TDATA => ch_b_TDATA_int_regslice,
        ch_b_TREADY => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TREADY,
        ch_b_TKEEP => ch_b_TKEEP_int_regslice,
        ch_b_TSTRB => ch_b_TSTRB_int_regslice,
        ch_b_TUSER => ch_b_TUSER_int_regslice,
        ch_b_TLAST => ch_b_TLAST_int_regslice,
        ch_b_TID => ch_b_TID_int_regslice,
        ch_b_TDEST => ch_b_TDEST_int_regslice,
        ch_y_TDATA => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA,
        ch_y_TVALID => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
        ch_y_TKEEP => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP,
        ch_y_TSTRB => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB,
        ch_y_TUSER => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER,
        ch_y_TLAST => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST,
        ch_y_TID => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID,
        ch_y_TDEST => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST,
        ch_u_TDATA => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA,
        ch_u_TVALID => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID,
        ch_u_TKEEP => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP,
        ch_u_TSTRB => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB,
        ch_u_TUSER => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER,
        ch_u_TLAST => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST,
        ch_u_TID => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID,
        ch_u_TDEST => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST,
        ch_v_TDATA => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA,
        ch_v_TVALID => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID,
        ch_v_TKEEP => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP,
        ch_v_TSTRB => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB,
        ch_v_TUSER => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER,
        ch_v_TLAST => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST,
        ch_v_TID => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID,
        ch_v_TDEST => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST);

    control_s_axi_U : component toyuv_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ap_return => ap_const_lv32_0,
        width => width,
        height => height);

    mul_32s_32s_32_2_1_U55 : component toyuv_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => height_read_reg_243,
        din1 => width_read_reg_248,
        ce => ap_const_logic_1,
        dout => grp_fu_239_p2);

    regslice_both_ch_r_V_data_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_r_TDATA,
        vld_in => ch_r_TVALID,
        ack_in => regslice_both_ch_r_V_data_V_U_ack_in,
        data_out => ch_r_TDATA_int_regslice,
        vld_out => ch_r_TVALID_int_regslice,
        ack_out => ch_r_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_r_V_data_V_U_apdone_blk);

    regslice_both_ch_r_V_keep_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_r_TKEEP,
        vld_in => ch_r_TVALID,
        ack_in => regslice_both_ch_r_V_keep_V_U_ack_in,
        data_out => ch_r_TKEEP_int_regslice,
        vld_out => regslice_both_ch_r_V_keep_V_U_vld_out,
        ack_out => ch_r_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_r_V_keep_V_U_apdone_blk);

    regslice_both_ch_r_V_strb_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_r_TSTRB,
        vld_in => ch_r_TVALID,
        ack_in => regslice_both_ch_r_V_strb_V_U_ack_in,
        data_out => ch_r_TSTRB_int_regslice,
        vld_out => regslice_both_ch_r_V_strb_V_U_vld_out,
        ack_out => ch_r_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_r_V_strb_V_U_apdone_blk);

    regslice_both_ch_r_V_user_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_r_TUSER,
        vld_in => ch_r_TVALID,
        ack_in => regslice_both_ch_r_V_user_V_U_ack_in,
        data_out => ch_r_TUSER_int_regslice,
        vld_out => regslice_both_ch_r_V_user_V_U_vld_out,
        ack_out => ch_r_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_r_V_user_V_U_apdone_blk);

    regslice_both_ch_r_V_last_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_r_TLAST,
        vld_in => ch_r_TVALID,
        ack_in => regslice_both_ch_r_V_last_V_U_ack_in,
        data_out => ch_r_TLAST_int_regslice,
        vld_out => regslice_both_ch_r_V_last_V_U_vld_out,
        ack_out => ch_r_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_r_V_last_V_U_apdone_blk);

    regslice_both_ch_r_V_id_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_r_TID,
        vld_in => ch_r_TVALID,
        ack_in => regslice_both_ch_r_V_id_V_U_ack_in,
        data_out => ch_r_TID_int_regslice,
        vld_out => regslice_both_ch_r_V_id_V_U_vld_out,
        ack_out => ch_r_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_r_V_id_V_U_apdone_blk);

    regslice_both_ch_r_V_dest_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_r_TDEST,
        vld_in => ch_r_TVALID,
        ack_in => regslice_both_ch_r_V_dest_V_U_ack_in,
        data_out => ch_r_TDEST_int_regslice,
        vld_out => regslice_both_ch_r_V_dest_V_U_vld_out,
        ack_out => ch_r_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_r_V_dest_V_U_apdone_blk);

    regslice_both_ch_g_V_data_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_g_TDATA,
        vld_in => ch_g_TVALID,
        ack_in => regslice_both_ch_g_V_data_V_U_ack_in,
        data_out => ch_g_TDATA_int_regslice,
        vld_out => ch_g_TVALID_int_regslice,
        ack_out => ch_g_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_g_V_data_V_U_apdone_blk);

    regslice_both_ch_g_V_keep_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_g_TKEEP,
        vld_in => ch_g_TVALID,
        ack_in => regslice_both_ch_g_V_keep_V_U_ack_in,
        data_out => ch_g_TKEEP_int_regslice,
        vld_out => regslice_both_ch_g_V_keep_V_U_vld_out,
        ack_out => ch_g_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_g_V_keep_V_U_apdone_blk);

    regslice_both_ch_g_V_strb_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_g_TSTRB,
        vld_in => ch_g_TVALID,
        ack_in => regslice_both_ch_g_V_strb_V_U_ack_in,
        data_out => ch_g_TSTRB_int_regslice,
        vld_out => regslice_both_ch_g_V_strb_V_U_vld_out,
        ack_out => ch_g_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_g_V_strb_V_U_apdone_blk);

    regslice_both_ch_g_V_user_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_g_TUSER,
        vld_in => ch_g_TVALID,
        ack_in => regslice_both_ch_g_V_user_V_U_ack_in,
        data_out => ch_g_TUSER_int_regslice,
        vld_out => regslice_both_ch_g_V_user_V_U_vld_out,
        ack_out => ch_g_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_g_V_user_V_U_apdone_blk);

    regslice_both_ch_g_V_last_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_g_TLAST,
        vld_in => ch_g_TVALID,
        ack_in => regslice_both_ch_g_V_last_V_U_ack_in,
        data_out => ch_g_TLAST_int_regslice,
        vld_out => regslice_both_ch_g_V_last_V_U_vld_out,
        ack_out => ch_g_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_g_V_last_V_U_apdone_blk);

    regslice_both_ch_g_V_id_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_g_TID,
        vld_in => ch_g_TVALID,
        ack_in => regslice_both_ch_g_V_id_V_U_ack_in,
        data_out => ch_g_TID_int_regslice,
        vld_out => regslice_both_ch_g_V_id_V_U_vld_out,
        ack_out => ch_g_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_g_V_id_V_U_apdone_blk);

    regslice_both_ch_g_V_dest_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_g_TDEST,
        vld_in => ch_g_TVALID,
        ack_in => regslice_both_ch_g_V_dest_V_U_ack_in,
        data_out => ch_g_TDEST_int_regslice,
        vld_out => regslice_both_ch_g_V_dest_V_U_vld_out,
        ack_out => ch_g_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_g_V_dest_V_U_apdone_blk);

    regslice_both_ch_b_V_data_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_b_TDATA,
        vld_in => ch_b_TVALID,
        ack_in => regslice_both_ch_b_V_data_V_U_ack_in,
        data_out => ch_b_TDATA_int_regslice,
        vld_out => ch_b_TVALID_int_regslice,
        ack_out => ch_b_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_b_V_data_V_U_apdone_blk);

    regslice_both_ch_b_V_keep_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_b_TKEEP,
        vld_in => ch_b_TVALID,
        ack_in => regslice_both_ch_b_V_keep_V_U_ack_in,
        data_out => ch_b_TKEEP_int_regslice,
        vld_out => regslice_both_ch_b_V_keep_V_U_vld_out,
        ack_out => ch_b_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_b_V_keep_V_U_apdone_blk);

    regslice_both_ch_b_V_strb_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_b_TSTRB,
        vld_in => ch_b_TVALID,
        ack_in => regslice_both_ch_b_V_strb_V_U_ack_in,
        data_out => ch_b_TSTRB_int_regslice,
        vld_out => regslice_both_ch_b_V_strb_V_U_vld_out,
        ack_out => ch_b_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_b_V_strb_V_U_apdone_blk);

    regslice_both_ch_b_V_user_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_b_TUSER,
        vld_in => ch_b_TVALID,
        ack_in => regslice_both_ch_b_V_user_V_U_ack_in,
        data_out => ch_b_TUSER_int_regslice,
        vld_out => regslice_both_ch_b_V_user_V_U_vld_out,
        ack_out => ch_b_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_b_V_user_V_U_apdone_blk);

    regslice_both_ch_b_V_last_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_b_TLAST,
        vld_in => ch_b_TVALID,
        ack_in => regslice_both_ch_b_V_last_V_U_ack_in,
        data_out => ch_b_TLAST_int_regslice,
        vld_out => regslice_both_ch_b_V_last_V_U_vld_out,
        ack_out => ch_b_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_b_V_last_V_U_apdone_blk);

    regslice_both_ch_b_V_id_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_b_TID,
        vld_in => ch_b_TVALID,
        ack_in => regslice_both_ch_b_V_id_V_U_ack_in,
        data_out => ch_b_TID_int_regslice,
        vld_out => regslice_both_ch_b_V_id_V_U_vld_out,
        ack_out => ch_b_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_b_V_id_V_U_apdone_blk);

    regslice_both_ch_b_V_dest_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_b_TDEST,
        vld_in => ch_b_TVALID,
        ack_in => regslice_both_ch_b_V_dest_V_U_ack_in,
        data_out => ch_b_TDEST_int_regslice,
        vld_out => regslice_both_ch_b_V_dest_V_U_vld_out,
        ack_out => ch_b_TREADY_int_regslice,
        apdone_blk => regslice_both_ch_b_V_dest_V_U_apdone_blk);

    regslice_both_ch_y_V_data_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_y_TDATA_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
        ack_in => ch_y_TREADY_int_regslice,
        data_out => ch_y_TDATA,
        vld_out => regslice_both_ch_y_V_data_V_U_vld_out,
        ack_out => ch_y_TREADY,
        apdone_blk => regslice_both_ch_y_V_data_V_U_apdone_blk);

    regslice_both_ch_y_V_keep_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_y_TKEEP_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
        ack_in => regslice_both_ch_y_V_keep_V_U_ack_in_dummy,
        data_out => ch_y_TKEEP,
        vld_out => regslice_both_ch_y_V_keep_V_U_vld_out,
        ack_out => ch_y_TREADY,
        apdone_blk => regslice_both_ch_y_V_keep_V_U_apdone_blk);

    regslice_both_ch_y_V_strb_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_y_TSTRB_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
        ack_in => regslice_both_ch_y_V_strb_V_U_ack_in_dummy,
        data_out => ch_y_TSTRB,
        vld_out => regslice_both_ch_y_V_strb_V_U_vld_out,
        ack_out => ch_y_TREADY,
        apdone_blk => regslice_both_ch_y_V_strb_V_U_apdone_blk);

    regslice_both_ch_y_V_user_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_y_TUSER_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
        ack_in => regslice_both_ch_y_V_user_V_U_ack_in_dummy,
        data_out => ch_y_TUSER,
        vld_out => regslice_both_ch_y_V_user_V_U_vld_out,
        ack_out => ch_y_TREADY,
        apdone_blk => regslice_both_ch_y_V_user_V_U_apdone_blk);

    regslice_both_ch_y_V_last_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_y_TLAST_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
        ack_in => regslice_both_ch_y_V_last_V_U_ack_in_dummy,
        data_out => ch_y_TLAST,
        vld_out => regslice_both_ch_y_V_last_V_U_vld_out,
        ack_out => ch_y_TREADY,
        apdone_blk => regslice_both_ch_y_V_last_V_U_apdone_blk);

    regslice_both_ch_y_V_id_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_y_TID_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
        ack_in => regslice_both_ch_y_V_id_V_U_ack_in_dummy,
        data_out => ch_y_TID,
        vld_out => regslice_both_ch_y_V_id_V_U_vld_out,
        ack_out => ch_y_TREADY,
        apdone_blk => regslice_both_ch_y_V_id_V_U_apdone_blk);

    regslice_both_ch_y_V_dest_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_y_TDEST_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
        ack_in => regslice_both_ch_y_V_dest_V_U_ack_in_dummy,
        data_out => ch_y_TDEST,
        vld_out => regslice_both_ch_y_V_dest_V_U_vld_out,
        ack_out => ch_y_TREADY,
        apdone_blk => regslice_both_ch_y_V_dest_V_U_apdone_blk);

    regslice_both_ch_u_V_data_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_u_TDATA_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID,
        ack_in => ch_u_TREADY_int_regslice,
        data_out => ch_u_TDATA,
        vld_out => regslice_both_ch_u_V_data_V_U_vld_out,
        ack_out => ch_u_TREADY,
        apdone_blk => regslice_both_ch_u_V_data_V_U_apdone_blk);

    regslice_both_ch_u_V_keep_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_u_TKEEP_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID,
        ack_in => regslice_both_ch_u_V_keep_V_U_ack_in_dummy,
        data_out => ch_u_TKEEP,
        vld_out => regslice_both_ch_u_V_keep_V_U_vld_out,
        ack_out => ch_u_TREADY,
        apdone_blk => regslice_both_ch_u_V_keep_V_U_apdone_blk);

    regslice_both_ch_u_V_strb_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_u_TSTRB_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID,
        ack_in => regslice_both_ch_u_V_strb_V_U_ack_in_dummy,
        data_out => ch_u_TSTRB,
        vld_out => regslice_both_ch_u_V_strb_V_U_vld_out,
        ack_out => ch_u_TREADY,
        apdone_blk => regslice_both_ch_u_V_strb_V_U_apdone_blk);

    regslice_both_ch_u_V_user_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_u_TUSER_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID,
        ack_in => regslice_both_ch_u_V_user_V_U_ack_in_dummy,
        data_out => ch_u_TUSER,
        vld_out => regslice_both_ch_u_V_user_V_U_vld_out,
        ack_out => ch_u_TREADY,
        apdone_blk => regslice_both_ch_u_V_user_V_U_apdone_blk);

    regslice_both_ch_u_V_last_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_u_TLAST_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID,
        ack_in => regslice_both_ch_u_V_last_V_U_ack_in_dummy,
        data_out => ch_u_TLAST,
        vld_out => regslice_both_ch_u_V_last_V_U_vld_out,
        ack_out => ch_u_TREADY,
        apdone_blk => regslice_both_ch_u_V_last_V_U_apdone_blk);

    regslice_both_ch_u_V_id_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_u_TID_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID,
        ack_in => regslice_both_ch_u_V_id_V_U_ack_in_dummy,
        data_out => ch_u_TID,
        vld_out => regslice_both_ch_u_V_id_V_U_vld_out,
        ack_out => ch_u_TREADY,
        apdone_blk => regslice_both_ch_u_V_id_V_U_apdone_blk);

    regslice_both_ch_u_V_dest_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_u_TDEST_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID,
        ack_in => regslice_both_ch_u_V_dest_V_U_ack_in_dummy,
        data_out => ch_u_TDEST,
        vld_out => regslice_both_ch_u_V_dest_V_U_vld_out,
        ack_out => ch_u_TREADY,
        apdone_blk => regslice_both_ch_u_V_dest_V_U_apdone_blk);

    regslice_both_ch_v_V_data_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_v_TDATA_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID,
        ack_in => ch_v_TREADY_int_regslice,
        data_out => ch_v_TDATA,
        vld_out => regslice_both_ch_v_V_data_V_U_vld_out,
        ack_out => ch_v_TREADY,
        apdone_blk => regslice_both_ch_v_V_data_V_U_apdone_blk);

    regslice_both_ch_v_V_keep_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_v_TKEEP_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID,
        ack_in => regslice_both_ch_v_V_keep_V_U_ack_in_dummy,
        data_out => ch_v_TKEEP,
        vld_out => regslice_both_ch_v_V_keep_V_U_vld_out,
        ack_out => ch_v_TREADY,
        apdone_blk => regslice_both_ch_v_V_keep_V_U_apdone_blk);

    regslice_both_ch_v_V_strb_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_v_TSTRB_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID,
        ack_in => regslice_both_ch_v_V_strb_V_U_ack_in_dummy,
        data_out => ch_v_TSTRB,
        vld_out => regslice_both_ch_v_V_strb_V_U_vld_out,
        ack_out => ch_v_TREADY,
        apdone_blk => regslice_both_ch_v_V_strb_V_U_apdone_blk);

    regslice_both_ch_v_V_user_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_v_TUSER_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID,
        ack_in => regslice_both_ch_v_V_user_V_U_ack_in_dummy,
        data_out => ch_v_TUSER,
        vld_out => regslice_both_ch_v_V_user_V_U_vld_out,
        ack_out => ch_v_TREADY,
        apdone_blk => regslice_both_ch_v_V_user_V_U_apdone_blk);

    regslice_both_ch_v_V_last_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_v_TLAST_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID,
        ack_in => regslice_both_ch_v_V_last_V_U_ack_in_dummy,
        data_out => ch_v_TLAST,
        vld_out => regslice_both_ch_v_V_last_V_U_vld_out,
        ack_out => ch_v_TREADY,
        apdone_blk => regslice_both_ch_v_V_last_V_U_apdone_blk);

    regslice_both_ch_v_V_id_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_v_TID_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID,
        ack_in => regslice_both_ch_v_V_id_V_U_ack_in_dummy,
        data_out => ch_v_TID,
        vld_out => regslice_both_ch_v_V_id_V_U_vld_out,
        ack_out => ch_v_TREADY,
        apdone_blk => regslice_both_ch_v_V_id_V_U_apdone_blk);

    regslice_both_ch_v_V_dest_V_U : component toyuv_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ch_v_TDEST_int_regslice,
        vld_in => grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID,
        ack_in => regslice_both_ch_v_V_dest_V_U_ack_in_dummy,
        data_out => ch_v_TDEST,
        vld_out => regslice_both_ch_v_V_dest_V_U_vld_out,
        ack_out => ch_v_TREADY,
        apdone_blk => regslice_both_ch_v_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready = ap_const_logic_1)) then 
                    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID = ap_const_logic_1))) then
                ch_u_TDATA_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA;
                ch_u_TDEST_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST;
                ch_u_TID_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID;
                ch_u_TKEEP_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP;
                ch_u_TLAST_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST;
                ch_u_TSTRB_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB;
                ch_u_TUSER_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID = ap_const_logic_1))) then
                ch_v_TDATA_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA;
                ch_v_TDEST_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST;
                ch_v_TID_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID;
                ch_v_TKEEP_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP;
                ch_v_TLAST_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST;
                ch_v_TSTRB_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB;
                ch_v_TUSER_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID = ap_const_logic_1))) then
                ch_y_TDATA_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA;
                ch_y_TDEST_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST;
                ch_y_TID_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID;
                ch_y_TKEEP_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP;
                ch_y_TLAST_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST;
                ch_y_TSTRB_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB;
                ch_y_TUSER_reg <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                height_read_reg_243 <= height;
                width_read_reg_248 <= width;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                total_reg_253 <= grp_fu_239_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_block_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_done)
    begin
        if ((grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6)
    begin
        if ((ap_const_boolean_1 = ap_block_state6)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state6_assign_proc : process(regslice_both_ch_y_V_data_V_U_apdone_blk, regslice_both_ch_u_V_data_V_U_apdone_blk, regslice_both_ch_v_V_data_V_U_apdone_blk)
    begin
                ap_block_state6 <= ((regslice_both_ch_v_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_ch_u_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_ch_y_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, ap_block_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ch_b_TREADY <= regslice_both_ch_b_V_data_V_U_ack_in;

    ch_b_TREADY_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TREADY, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ch_b_TREADY_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TREADY;
        else 
            ch_b_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    ch_g_TREADY <= regslice_both_ch_g_V_data_V_U_ack_in;

    ch_g_TREADY_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TREADY, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ch_g_TREADY_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TREADY;
        else 
            ch_g_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    ch_r_TREADY <= regslice_both_ch_r_V_data_V_U_ack_in;

    ch_r_TREADY_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TREADY, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ch_r_TREADY_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TREADY;
        else 
            ch_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    ch_u_TDATA_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID, ap_CS_fsm_state5, ch_u_TDATA_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID = ap_const_logic_1))) then 
            ch_u_TDATA_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA;
        else 
            ch_u_TDATA_int_regslice <= ch_u_TDATA_reg;
        end if; 
    end process;


    ch_u_TDEST_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST, ap_CS_fsm_state5, ch_u_TDEST_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID = ap_const_logic_1))) then 
            ch_u_TDEST_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST;
        else 
            ch_u_TDEST_int_regslice <= ch_u_TDEST_reg;
        end if; 
    end process;


    ch_u_TID_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID, ap_CS_fsm_state5, ch_u_TID_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID = ap_const_logic_1))) then 
            ch_u_TID_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID;
        else 
            ch_u_TID_int_regslice <= ch_u_TID_reg;
        end if; 
    end process;


    ch_u_TKEEP_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP, ap_CS_fsm_state5, ch_u_TKEEP_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID = ap_const_logic_1))) then 
            ch_u_TKEEP_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP;
        else 
            ch_u_TKEEP_int_regslice <= ch_u_TKEEP_reg;
        end if; 
    end process;


    ch_u_TLAST_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST, ap_CS_fsm_state5, ch_u_TLAST_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID = ap_const_logic_1))) then 
            ch_u_TLAST_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST;
        else 
            ch_u_TLAST_int_regslice <= ch_u_TLAST_reg;
        end if; 
    end process;


    ch_u_TSTRB_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB, ap_CS_fsm_state5, ch_u_TSTRB_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID = ap_const_logic_1))) then 
            ch_u_TSTRB_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB;
        else 
            ch_u_TSTRB_int_regslice <= ch_u_TSTRB_reg;
        end if; 
    end process;


    ch_u_TUSER_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER, ap_CS_fsm_state5, ch_u_TUSER_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID = ap_const_logic_1))) then 
            ch_u_TUSER_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER;
        else 
            ch_u_TUSER_int_regslice <= ch_u_TUSER_reg;
        end if; 
    end process;

    ch_u_TVALID <= regslice_both_ch_u_V_data_V_U_vld_out;
    ch_u_TVALID_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TVALID;

    ch_v_TDATA_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID, ap_CS_fsm_state5, ch_v_TDATA_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID = ap_const_logic_1))) then 
            ch_v_TDATA_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA;
        else 
            ch_v_TDATA_int_regslice <= ch_v_TDATA_reg;
        end if; 
    end process;


    ch_v_TDEST_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST, ap_CS_fsm_state5, ch_v_TDEST_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID = ap_const_logic_1))) then 
            ch_v_TDEST_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST;
        else 
            ch_v_TDEST_int_regslice <= ch_v_TDEST_reg;
        end if; 
    end process;


    ch_v_TID_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID, ap_CS_fsm_state5, ch_v_TID_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID = ap_const_logic_1))) then 
            ch_v_TID_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID;
        else 
            ch_v_TID_int_regslice <= ch_v_TID_reg;
        end if; 
    end process;


    ch_v_TKEEP_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP, ap_CS_fsm_state5, ch_v_TKEEP_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID = ap_const_logic_1))) then 
            ch_v_TKEEP_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP;
        else 
            ch_v_TKEEP_int_regslice <= ch_v_TKEEP_reg;
        end if; 
    end process;


    ch_v_TLAST_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST, ap_CS_fsm_state5, ch_v_TLAST_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID = ap_const_logic_1))) then 
            ch_v_TLAST_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST;
        else 
            ch_v_TLAST_int_regslice <= ch_v_TLAST_reg;
        end if; 
    end process;


    ch_v_TSTRB_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB, ap_CS_fsm_state5, ch_v_TSTRB_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID = ap_const_logic_1))) then 
            ch_v_TSTRB_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB;
        else 
            ch_v_TSTRB_int_regslice <= ch_v_TSTRB_reg;
        end if; 
    end process;


    ch_v_TUSER_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER, ap_CS_fsm_state5, ch_v_TUSER_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID = ap_const_logic_1))) then 
            ch_v_TUSER_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER;
        else 
            ch_v_TUSER_int_regslice <= ch_v_TUSER_reg;
        end if; 
    end process;

    ch_v_TVALID <= regslice_both_ch_v_V_data_V_U_vld_out;
    ch_v_TVALID_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TVALID;

    ch_y_TDATA_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID, ap_CS_fsm_state5, ch_y_TDATA_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID = ap_const_logic_1))) then 
            ch_y_TDATA_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA;
        else 
            ch_y_TDATA_int_regslice <= ch_y_TDATA_reg;
        end if; 
    end process;


    ch_y_TDEST_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST, ap_CS_fsm_state5, ch_y_TDEST_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID = ap_const_logic_1))) then 
            ch_y_TDEST_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST;
        else 
            ch_y_TDEST_int_regslice <= ch_y_TDEST_reg;
        end if; 
    end process;


    ch_y_TID_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID, ap_CS_fsm_state5, ch_y_TID_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID = ap_const_logic_1))) then 
            ch_y_TID_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID;
        else 
            ch_y_TID_int_regslice <= ch_y_TID_reg;
        end if; 
    end process;


    ch_y_TKEEP_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP, ap_CS_fsm_state5, ch_y_TKEEP_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID = ap_const_logic_1))) then 
            ch_y_TKEEP_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP;
        else 
            ch_y_TKEEP_int_regslice <= ch_y_TKEEP_reg;
        end if; 
    end process;


    ch_y_TLAST_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST, ap_CS_fsm_state5, ch_y_TLAST_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID = ap_const_logic_1))) then 
            ch_y_TLAST_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST;
        else 
            ch_y_TLAST_int_regslice <= ch_y_TLAST_reg;
        end if; 
    end process;


    ch_y_TSTRB_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB, ap_CS_fsm_state5, ch_y_TSTRB_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID = ap_const_logic_1))) then 
            ch_y_TSTRB_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB;
        else 
            ch_y_TSTRB_int_regslice <= ch_y_TSTRB_reg;
        end if; 
    end process;


    ch_y_TUSER_int_regslice_assign_proc : process(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID, grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER, ap_CS_fsm_state5, ch_y_TUSER_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID = ap_const_logic_1))) then 
            ch_y_TUSER_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER;
        else 
            ch_y_TUSER_int_regslice <= ch_y_TUSER_reg;
        end if; 
    end process;

    ch_y_TVALID <= regslice_both_ch_y_V_data_V_U_vld_out;
    ch_y_TVALID_int_regslice <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start <= grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg;
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TREADY <= (ch_u_TREADY_int_regslice and ap_CS_fsm_state5);
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TREADY <= (ch_v_TREADY_int_regslice and ap_CS_fsm_state5);
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TREADY <= (ch_y_TREADY_int_regslice and ap_CS_fsm_state5);
end behav;
