// Seed: 1097723265
module module_0;
  wire id_2;
  assign id_1 = 1;
  wire id_3;
  final begin : LABEL_0
    if (1)
      `define pp_4 0
    if (-1) id_3 = id_3;
    else id_1 = id_2;
  end
endmodule
module module_1 (
    output supply1 id_0
);
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = (id_4);
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
