###############################################################
#  Generated by:      Cadence Innovus 21.12-s106_1
#  OS:                Linux x86_64(Host ID ip-10-16-10-154.rdius.us)
#  Generated on:      Sat May 17 17:28:29 2025
#  Design:            mcs4_pad_frame
#  Command:           report_ccopt_clock_trees -file outputs/reports/clock_trees.rpt
###############################################################

Clock DAG stats:
================

---------------------------------------------------------------
Cell type                     Count    Area         Capacitance
---------------------------------------------------------------
Buffers                        20         89.946       0.020
Inverters                       0          0.000       0.000
Integrated Clock Gates          0          0.000       0.000
Non-Integrated Clock Gates      0          0.000       0.000
Clock Logic                     1      14400.000       2.387
All                            21      14489.946       2.407
---------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1665.290
Leaf      3740.920
Total     5406.210
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       1826.730
Leaf        1392.785
Total       3219.515
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    2.407    0.094    2.501
Leaf     0.139    0.246    0.385
Total    2.546    0.340    2.886
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 661     0.139     0.000       0.000      0.000    0.000
--------------------------------------------------------


Clock DAG net violations:
=========================

--------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
--------------------------------------------------------------------------------------------
Remaining Transition    ns         1       0.003       0.000      0.003    [0.003]
--------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.100      14       0.074       0.023      0.000    0.100    {1 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}                                      -
Leaf        0.100       8       0.097       0.003      0.094    0.103    {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}     {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

------------------------------------------
Name         Type      Inst     Inst Area 
                       Count    (um^2)
------------------------------------------
CLKBUFX20    buffer      5         41.040
CLKBUFX16    buffer      4         27.360
CLKBUFX3     buffer      8         16.416
CLKBUFX2     buffer      3          5.130
PADDI        logic       1      14400.000
------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
My_CLK        0     20    0      1       8        98    243.91    5268.39    14489.946  0.340  2.546  sysclk
---------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 1 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
1 clock trees contain a total of 1 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
My_CLK           0             0             0            0           0          0        661       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     20    0      1       8        1.5       98    82.625   243.910    526.839    14489.946  0.340  2.546
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        661       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    0.000   130.588  243.910   56.256
Source-sink manhattan distance (um)   0.000   115.803  217.850   47.951
Source-sink resistance (Ohm)          0.000   206.080  526.839  145.839
-----------------------------------------------------------------------

Transition distribution for half-corner DelayCorner_WC:both.late:
=================================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.100      14       0.074       0.023      0.000    0.100    {1 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}                                      -
Leaf        0.100       8       0.097       0.003      0.094    0.103    {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}     {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
My_CLK              1                 0               0             0            99
---------------------------------------------------------------------------------------
Total               1                 0               0             0            99
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1 clock tree pin with max capacitance violations.
Found a total of 1 max capacitance violation.
Total violation amount 2.387pF.

Max capacitance violation summary across all clock trees - Top 1 violation:
===========================================================================

Target and measured capacitances (in pF):

----------------------------------------------------------------------------------------
Half corner               Violation  Capacitance  Capacitance  Target             Pin
                          amount     target       achieved     source             
----------------------------------------------------------------------------------------
DelayCorner_WC:both.late    2.387       0.000        2.387     clock_root_forced  sysclk
----------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 99 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Half corner               Violation  Slew    Slew      Dont   Ideal  Target    Pin
                          amount     target  achieved  touch  net?   source    
                                                       net?                    
-------------------------------------------------------------------------------------------------------------------------------
DelayCorner_WC:both.late    0.003    0.100    0.103    N      N      explicit  mcs4_core_i4004_sp_board_dram_array_reg[6][0]/CK
DelayCorner_WC:both.late    0.003    0.100    0.103    N      N      explicit  mcs4_core_i4004_sp_board_dram_array_reg[6][4]/CK
DelayCorner_WC:both.late    0.003    0.100    0.103    N      N      explicit  mcs4_core_i4004_sp_board_dram_array_reg[6][5]/CK
DelayCorner_WC:both.late    0.003    0.100    0.103    N      N      explicit  mcs4_core_i4004_sp_board_dram_array_reg[6][6]/CK
DelayCorner_WC:both.late    0.003    0.100    0.103    N      N      explicit  mcs4_core_i4004_sp_board_dram_array_reg[6][7]/CK
DelayCorner_WC:both.late    0.003    0.100    0.103    N      N      explicit  mcs4_core_i4004_sp_board_dram_array_reg[7][4]/CK
DelayCorner_WC:both.late    0.003    0.100    0.103    N      N      explicit  mcs4_core_i4004_sp_board_dram_array_reg[7][7]/CK
DelayCorner_WC:both.late    0.003    0.100    0.103    N      N      explicit  mcs4_core_i4004_sp_board_dram_temp_reg[0]/CK
DelayCorner_WC:both.late    0.003    0.100    0.103    N      N      explicit  mcs4_core_i4004_sp_board_dram_temp_reg[4]/CK
DelayCorner_WC:both.late    0.003    0.100    0.103    N      N      explicit  mcs4_core_i4004_sp_board_dram_temp_reg[6]/CK
-------------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: My_CLK:
==============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 20
# Inverters           :  0
  Total               : 20
Minimum depth         : 14
Maximum depth         : 14
Buffering area (um^2) : 89.946

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      661       0       0       0         0         0
-----------------------------------------------------------------
Total    0      661       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------------
Timing Corner              Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                           Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
------------------------------------------------------------------------------------------------------------------------------------
DelayCorner_BC:both.early     0.034          0.034         0.064          0.117      ignored          -      ignored          -
DelayCorner_BC:both.late      0.036          0.035         0.064          0.117      ignored          -      ignored          -
DelayCorner_WC:both.early     0.088          0.103         0.084          0.100      ignored          -      ignored          -
DelayCorner_WC:both.late      0.089          0.103         0.084          0.100      explicit     *0.100     explicit      0.100
------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

