// Seed: 1173970971
module module_0 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wor id_7,
    output tri0 id_8
);
  wire id_10;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_3 = 32'd84
) (
    input tri0 id_0,
    output tri1 id_1,
    input supply0 _id_2,
    input supply1 _id_3
);
  logic [-1 'b0 : id_3  !=  id_2] id_5;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
