// Seed: 1390102905
module module_0 (
    input tri id_0,
    input wand id_1,
    output tri module_0,
    input supply0 id_3,
    output wor id_4
);
  wire id_6 = id_0;
  wire id_7 = id_1;
  initial begin : LABEL_0
    $unsigned(15);
    ;
    SystemTFIdentifier;
  end
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output logic id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    output tri id_9,
    output wor id_10
);
  always @(posedge 1 or posedge 1) id_2 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_7,
      id_8,
      id_7
  );
  assign modCall_1.id_2 = 0;
endmodule
