<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Ethernet_Try1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/gig_eth_pcs_pma_v11_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tri_mode_eth_mac_v5_2_example_design.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tri_mode_eth_mac_v5_2_example_design_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1412673877" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1412673877">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1412673877" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3395572675054095627" xil_pn:start_ts="1412673877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412673877" xil_pn:in_ck="-6443348470241400760" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2681653459611033793" xil_pn:start_ts="1412673877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/gig_eth_pcs_pma_v11_2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/gig_eth_pcs_pma_v11_2.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412673877" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1282427173772520473" xil_pn:start_ts="1412673877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412673877" xil_pn:in_ck="8730429366548401079" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7782322491054780976" xil_pn:start_ts="1412673877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412673877" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1206916526512213493" xil_pn:start_ts="1412673877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412673905" xil_pn:in_ck="1843974614160828476" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-2589238824254033608" xil_pn:start_ts="1412673877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.lso"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ngc"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ngr"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.prj"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.stx"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.syr"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.xst"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1412673905" xil_pn:in_ck="-1995311295863724530" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2894092036497863356" xil_pn:start_ts="1412673905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1412673922" xil_pn:in_ck="2819431393777389904" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3274781805318485620" xil_pn:start_ts="1412673905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.bld"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ngd"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1412675425" xil_pn:in_ck="8093330069037599703" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1848547954350041779" xil_pn:start_ts="1412675315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.pcf"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_map.map"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_map.mrp"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_map.ncd"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_map.ngm"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_map.xrpt"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_summary.xml"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1412675538" xil_pn:in_ck="-3410357866822764688" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="8945606450659038693" xil_pn:start_ts="1412675425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ncd"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.pad"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.par"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ptwx"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.unroutes"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.xpi"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_pad.csv"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_pad.txt"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1412675632" xil_pn:in_ck="-1995311295863732155" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="-4484939696659097503" xil_pn:start_ts="1412675538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.bgn"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.bit"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.drc"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1412675538" xil_pn:in_ck="835130137149044563" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1412675508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.twr"/>
      <outfile xil_pn:name="tri_mode_eth_mac_v5_2_example_design.twx"/>
    </transform>
  </transforms>

</generated_project>
