
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.649010                       # Number of seconds simulated
sim_ticks                                2649009931500                       # Number of ticks simulated
final_tick                               2649009931500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 200333                       # Simulator instruction rate (inst/s)
host_op_rate                                   200333                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5444405746                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732000                       # Number of bytes of host memory used
host_seconds                                   486.56                       # Real time elapsed on the host
sim_insts                                    97473270                       # Number of instructions simulated
sim_ops                                      97473270                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       116654464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       312227584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          428886144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    116654464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     116654464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     55209856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55209856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           911363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2439278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3350673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        431327                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             431327                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           44037005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          117865766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             161904317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      44037005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44037005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20841695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20841695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20841695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          44037005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         117865766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            182746012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3350673                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     431327                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6701346                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   862654                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              425783616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3102528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54882368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               428886144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55209856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  48477                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5098                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            428465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            398967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            395863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            229111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            270491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            312652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            452457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            284336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            339745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            697489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           461277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           487069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           543203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           437393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           364132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           550219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             62034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             51630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             45064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             56970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            37244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           128263                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         8                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5608                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2649009918500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6701346                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               862654                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3327098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3325703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      5                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  48438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  49177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  49194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  49193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  49239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  49590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  50330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  50233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11695                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1275010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    376.988315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   264.832680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   332.798397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22471      1.76%      1.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       564337     44.26%     46.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       237393     18.62%     64.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        98345      7.71%     72.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55730      4.37%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40006      3.14%     79.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        28036      2.20%     82.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21153      1.66%     83.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       207539     16.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1275010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     129.713291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4559.487710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        51288    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51289                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.719706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.661093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.640394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         37406     72.93%     72.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         12616     24.60%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           570      1.11%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           278      0.54%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           163      0.32%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           102      0.20%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            57      0.11%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            31      0.06%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            15      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            13      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            11      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             7      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51289                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 134900716796                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            259642010546                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33264345000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20277.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39027.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       160.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    161.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5579521                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  655863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     700425.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3412777200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1813911330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             19794521880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1780343640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         37354746000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          43315815630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1526296800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    130811784060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     22532900160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     531264494280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           793613323170                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            299.588655                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2550031546758                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1667654750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   15826394000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2204484720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  58679182750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   81484335992                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 286867644008                       # Time in different power states
system.mem_ctrls_1.actEnergy               5690879880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3024751620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             27706962780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2695999500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         37788681840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          50941361700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1450597920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    134182232820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     16720473120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     528907594800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           809112429120                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            305.439560                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2533512636000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1456239250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16006732000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2195710770250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  43543089500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   98034282250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 294258818250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17013989                       # DTB read hits
system.cpu.dtb.read_misses                      12422                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   816984                       # DTB read accesses
system.cpu.dtb.write_hits                     8895162                       # DTB write hits
system.cpu.dtb.write_misses                      1305                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324492                       # DTB write accesses
system.cpu.dtb.data_hits                     25909151                       # DTB hits
system.cpu.dtb.data_misses                      13727                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141476                       # DTB accesses
system.cpu.itb.fetch_hits                     5688023                       # ITB hits
system.cpu.itb.fetch_misses                      6026                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5694049                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14130                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7065                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310300417.551309                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    451026792.037741                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7065    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7065                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    456737481500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2192272450000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5298019863                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7065                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4470      2.06%      2.06% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.09% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                199051     91.81%     93.90% # number of callpals executed
system.cpu.kern.callpal::rdps                    6164      2.84%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rti                     6242      2.88%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 216818                       # number of callpals executed
system.cpu.kern.inst.hwrei                     239599                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6921                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1974                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2297                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2031                      
system.cpu.kern.mode_good::user                  1974                      
system.cpu.kern.mode_good::idle                    57                      
system.cpu.kern.mode_switch_good::kernel     0.293455                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.024815                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.362938                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       361233659500     13.64%     13.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          10942745500      0.41%     14.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2276831188500     85.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4471                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    83110     39.95%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2641      1.27%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122184     58.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               208052                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81573     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2641      1.59%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81573     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165904                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2489163470000     93.97%     93.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               245157500      0.01%     93.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1788038500      0.07%     94.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            157810929500      5.96%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2649007595500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981506                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667624                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797416                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97473270                       # Number of instructions committed
system.cpu.committedOps                      97473270                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94465273                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 423772                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2921436                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12574991                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94465273                       # number of integer instructions
system.cpu.num_fp_insts                        423772                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129804753                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71790688                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176531                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179487                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25967833                       # number of memory refs
system.cpu.num_load_insts                    17055144                       # Number of load instructions
system.cpu.num_store_insts                    8912689                       # Number of store instructions
system.cpu.num_idle_cycles               4384544899.998344                       # Number of idle cycles
system.cpu.num_busy_cycles               913474963.001655                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.172418                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.827582                       # Percentage of idle cycles
system.cpu.Branches                          16113723                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595122      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67992122     69.74%     71.38% # Class of executed instruction
system.cpu.op_class::IntMult                   187197      0.19%     71.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117346      0.12%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::MemRead                 17358116     17.81%     89.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 8839629      9.07%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              154695      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             147552      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1091306      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97487264                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2817648                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996966                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23103989                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2817648                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.199743                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          79751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996966                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         832584272                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        832584272                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14210218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14210218                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8306843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8306843                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       279394                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       279394                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315963                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315963                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22517061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22517061                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22517061                       # number of overall hits
system.cpu.dcache.overall_hits::total        22517061                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2508419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2508419                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       271746                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       271746                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37620                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37620                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2780165                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2780165                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2780165                       # number of overall misses
system.cpu.dcache.overall_misses::total       2780165                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 206161790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 206161790000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22868795000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22868795000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2688590000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2688590000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 229030585000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 229030585000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 229030585000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 229030585000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16718637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16718637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8578589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8578589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       317014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       317014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315963                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315963                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25297226                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25297226                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25297226                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25297226                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.150037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.150037                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031677                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031677                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.118670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109900                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109900                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109900                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109900                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 82187.939894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82187.939894                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84155.038161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84155.038161                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71467.038809                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71467.038809                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 82380.213045                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82380.213045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 82380.213045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82380.213045                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       545777                       # number of writebacks
system.cpu.dcache.writebacks::total            545777                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2508419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2508419                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       271746                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       271746                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37620                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37620                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2780165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2780165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2780165                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2780165                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10419                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10419                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17392                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17392                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 203653371000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 203653371000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22597049000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22597049000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2650970000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2650970000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 226250420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 226250420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 226250420000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 226250420000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1561449500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1561449500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1561449500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1561449500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.150037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.150037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.118670                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118670                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.109900                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109900                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.109900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109900                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81187.939894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81187.939894                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83155.038161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83155.038161                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 70467.038809                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70467.038809                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81380.213045                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81380.213045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81380.213045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81380.213045                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 223927.936326                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223927.936326                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89779.755060                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89779.755060                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1648935                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.996162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95835483                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1648935                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.119624                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         885838500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.996162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196623692                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196623692                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95838103                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95838103                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95838103                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95838103                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95838103                       # number of overall hits
system.cpu.icache.overall_hits::total        95838103                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1649162                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1649162                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1649162                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1649162                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1649162                       # number of overall misses
system.cpu.icache.overall_misses::total       1649162                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 100024079000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 100024079000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 100024079000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 100024079000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 100024079000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 100024079000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97487265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97487265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97487265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97487265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97487265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97487265                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016917                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016917                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016917                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016917                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016917                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016917                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60651.457528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60651.457528                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60651.457528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60651.457528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60651.457528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60651.457528                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1648935                       # number of writebacks
system.cpu.icache.writebacks::total           1648935                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1649162                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1649162                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1649162                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1649162                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1649162                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1649162                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  98374917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  98374917000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  98374917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  98374917000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  98374917000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  98374917000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016917                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016917                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016917                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016917                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59651.457528                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59651.457528                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59651.457528                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59651.457528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59651.457528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59651.457528                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32643                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32643                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79588                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47586                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897522                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6376500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               653000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                23500                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              201000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17134000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5424500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               85500                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208564827                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24365000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.174470                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2591238559000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.174470                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.021809                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.021809                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     27204883                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     27204883                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2757502944                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2757502944                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2784707827                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2784707827                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2784707827                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2784707827                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 152836.421348                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 152836.421348                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124077.706263                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124077.706263                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124306.214936                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124306.214936                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124306.214936                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124306.214936                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           668                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   21                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    31.809524                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18304883                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18304883                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1646021245                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1646021245                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1664326128                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1664326128                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1664326128                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1664326128                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 102836.421348                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 102836.421348                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74065.030823                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74065.030823                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74293.640211                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74293.640211                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74293.640211                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74293.640211                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3981676                       # number of replacements
system.l2.tags.tagsinuse                   511.979852                       # Cycle average of tags in use
system.l2.tags.total_refs                     4457600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3981676                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.119529                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 141566000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       84.816806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        208.363346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        218.799701                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.165658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.406960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.427343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999961                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12914360                       # Number of tag accesses
system.l2.tags.data_accesses                 12914360                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       545777                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           545777                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1648184                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1648184                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              30917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30917                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          737784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             737784                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         347518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            347518                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                737784                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                378435                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1116219                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               737784                       # number of overall hits
system.l2.overall_hits::cpu.data               378435                       # number of overall hits
system.l2.overall_hits::total                 1116219                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           240820                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              240820                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        911363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           911363                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2198521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2198521                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              911363                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2439341                       # number of demand (read+write) misses
system.l2.demand_misses::total                3350704                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             911363                       # number of overall misses
system.l2.overall_misses::cpu.data            2439341                       # number of overall misses
system.l2.overall_misses::total               3350704                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  21854518500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21854518500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  88085689500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  88085689500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 198734075000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 198734075000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   88085689500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  220588593500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     308674283000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  88085689500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 220588593500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    308674283000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       545777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       545777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1648184                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1648184                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         271737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            271737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1649147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1649147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2546039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2546039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1649147                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2817776                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4466923                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1649147                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2817776                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4466923                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.333333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.886225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.886225                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.552627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.552627                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.863506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.863506                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.552627                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.865697                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.750115                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.552627                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.865697                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.750115                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data         9500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         9500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 90750.429782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90750.429782                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96652.694371                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96652.694371                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 90394.440171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90394.440171                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96652.694371                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90429.584671                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92122.217600                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96652.694371                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90429.584671                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92122.217600                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               409111                       # number of writebacks
system.l2.writebacks::total                    409111                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       491786                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        491786                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       240820                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         240820                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       911363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       911363                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2198521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2198521                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         911363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2439341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3350704                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        911363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2439341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3350704                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10419                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10419                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17392                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17392                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        55500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        55500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19446318500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19446318500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  78972059500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  78972059500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 176748865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176748865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  78972059500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 196195183500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 275167243000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  78972059500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 196195183500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 275167243000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1466200500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1466200500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1466200500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1466200500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.886225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.552627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.552627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.863506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.863506                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.552627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.865697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.750115                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.552627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.865697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.750115                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        18500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80750.429782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80750.429782                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86652.694371                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86652.694371                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80394.440171                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80394.440171                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86652.694371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80429.584671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82122.217600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86652.694371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80429.584671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82122.217600                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 210268.248960                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210268.248960                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84303.156624                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84303.156624                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       6750782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3378121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          203                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            3117035                       # Transaction distribution
system.membus.trans_dist::WriteReq              10419                       # Transaction distribution
system.membus.trans_dist::WriteResp             10419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       431327                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2940730                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            240814                       # Transaction distribution
system.membus.trans_dist::ReadExResp           240814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3110062                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10051011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10085795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10130623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47586                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    481248256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    481295842                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               484143586                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              214                       # Total snoops (count)
system.membus.snoopTraffic                      25984                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3390509                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000063                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007944                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3390295     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     214      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3390509                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31865000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10285958472                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1700058                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        31377709516                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8933530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4466669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1937                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1124490                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1124024                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          466                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4202320                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10419                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10419                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       954888                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1648935                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5844436                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           271737                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          271737                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1649162                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2546185                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4947244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8488148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13435392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    422154496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    430601058                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              852755554                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3981994                       # Total snoops (count)
system.tol2bus.snoopTraffic                  52386816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8466172                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.133105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.339851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7339744     86.69%     86.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1125962     13.30%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    466      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8466172                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8870094500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           413653                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4122905000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7056627000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2649009931500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007434                       # Number of seconds simulated
sim_ticks                                  7433630000                       # Number of ticks simulated
final_tick                               2656443561500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               11193172                       # Simulator instruction rate (inst/s)
host_op_rate                                 11193153                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              838651985                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733024                       # Number of bytes of host memory used
host_seconds                                     8.86                       # Real time elapsed on the host
sim_insts                                    99213538                       # Number of instructions simulated
sim_ops                                      99213538                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2704256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         3083648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5787904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2704256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2704256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2128512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2128512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            21127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            24091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16629                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16629                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          363786737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          414823982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             778610719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     363786737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        363786737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       286335478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            286335478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       286335478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         363786737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         414823982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1064946197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       45218                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16629                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90436                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5721920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   65984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2127936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5787904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2128512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1031                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2298                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1502                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7433630000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90436                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33258                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.448604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.840803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.069733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          462      1.72%      1.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14223     52.82%     54.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5413     20.10%     74.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2209      8.20%     82.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1121      4.16%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          712      2.64%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          441      1.64%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          348      1.29%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1999      7.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26928                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.900839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.648019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.412053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            600     31.48%     31.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           351     18.42%     49.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           249     13.06%     62.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           182      9.55%     72.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           147      7.71%     80.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            85      4.46%     84.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           79      4.14%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           58      3.04%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           35      1.84%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           30      1.57%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           28      1.47%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           15      0.79%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            7      0.37%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           12      0.63%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           13      0.68%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            6      0.31%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.05%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.05%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.05%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.05%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            3      0.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1906                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.444386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.203012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.501826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1426     74.82%     74.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           222     11.65%     86.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            69      3.62%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            76      3.99%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            41      2.15%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            29      1.52%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            15      0.79%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             7      0.37%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.31%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.26%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.10%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             3      0.16%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.05%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1906                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2236388750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3912732500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  447025000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25014.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43764.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       769.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       286.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    778.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.53                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    68111                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27612                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     120193.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 75362700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 40052430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               253548540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               84971160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         579605520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            747414210                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             19000320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2222525760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       238197120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         72345780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4333023540                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            582.894702                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5745197000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     17975750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     245324000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    250819500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    620292000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1425133250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4874085500                       # Time in different power states
system.mem_ctrls_1.actEnergy                116924640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 62139330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               384803160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               88588620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         575917680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            839637360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             15165120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2289033930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       135964800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         46259340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4554433980                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            612.679671                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5552462750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6950000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     243662000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    178940250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    354046250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1630513250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5019518250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       327986                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75836                       # DTB read accesses
system.cpu.dtb.write_hits                      259352                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       587338                       # DTB hits
system.cpu.dtb.data_misses                       1766                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115205                       # DTB accesses
system.cpu.itb.fetch_hits                      426899                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427732                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7397630000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14867260                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   233      5.29%      5.29% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.61% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3568     80.98%     86.59% # number of callpals executed
system.cpu.kern.callpal::rdps                     103      2.34%     88.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     88.97% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     89.01% # number of callpals executed
system.cpu.kern.callpal::rti                      374      8.49%     97.50% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.72%     99.23% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.27%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4406                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7107                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               607                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 339                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 339                      
system.cpu.kern.mode_good::user                   339                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.558484                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.716702                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6248038500     84.05%     84.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1185693500     15.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      233                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1673     42.08%     42.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.65%     42.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.20%     42.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2269     57.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3976                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1670     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.77%     50.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.24%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1670     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3374                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5633494500     75.78%     75.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                49401500      0.66%     76.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                12149500      0.16%     76.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1738686500     23.39%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7433732000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998207                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.736007                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.848592                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1740268                       # Number of instructions committed
system.cpu.committedOps                       1740268                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1675105                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5813                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54533                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       176410                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1675105                       # number of integer instructions
system.cpu.num_fp_insts                          5813                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2307639                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1217572                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3426                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3326                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        592079                       # number of memory refs
system.cpu.num_load_insts                      331708                       # Number of load instructions
system.cpu.num_store_insts                     260371                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999990                       # Number of idle cycles
system.cpu.num_busy_cycles               14795260.000010                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.995157                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.004843                       # Percentage of idle cycles
system.cpu.Branches                            246550                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30198      1.73%      1.73% # Class of executed instruction
system.cpu.op_class::IntAlu                   1059008     60.79%     62.52% # Class of executed instruction
system.cpu.op_class::IntMult                     2248      0.13%     62.65% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.65% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1640      0.09%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::MemRead                   341521     19.60%     82.36% # Class of executed instruction
system.cpu.op_class::MemWrite                  259403     14.89%     97.26% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2030      0.12%     97.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1878      0.11%     97.48% # Class of executed instruction
system.cpu.op_class::IprAccess                  43911      2.52%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1742102                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             30812                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              566422                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30940                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.307111                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18872284                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18872284                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       301721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          301721                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       244773                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         244773                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5408                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5408                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6081                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6081                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        546494                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           546494                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       546494                       # number of overall hits
system.cpu.dcache.overall_hits::total          546494                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21631                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8367                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8367                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          815                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          815                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        29998                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29998                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        29998                       # number of overall misses
system.cpu.dcache.overall_misses::total         29998                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1710072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1710072000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    720000500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    720000500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     56520000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     56520000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2430072500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2430072500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2430072500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2430072500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       323352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       323352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       253140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       253140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6081                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6081                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       576492                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       576492                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       576492                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       576492                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.066896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066896                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033053                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033053                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.130966                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.130966                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.052035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.052035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052035                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79056.539226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79056.539226                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 86052.408271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86052.408271                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69349.693252                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69349.693252                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81007.817188                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81007.817188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81007.817188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81007.817188                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        14288                       # number of writebacks
system.cpu.dcache.writebacks::total             14288                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        21631                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21631                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8367                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8367                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          815                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          815                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        29998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29998                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          465                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          465                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1075                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1075                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1688441000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1688441000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    711633500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    711633500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     55705000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     55705000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2400074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2400074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2400074500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2400074500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    137390000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    137390000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    137390000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137390000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.066896                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066896                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.130966                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.130966                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.052035                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052035                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.052035                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052035                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78056.539226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78056.539226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 85052.408271                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85052.408271                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 68349.693252                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68349.693252                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80007.817188                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80007.817188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80007.817188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80007.817188                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 225229.508197                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225229.508197                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127804.651163                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127804.651163                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             41213                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.998462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1703506                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41277                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.270102                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.998462                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3525420                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3525420                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1700886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1700886                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1700886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1700886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1700886                       # number of overall hits
system.cpu.icache.overall_hits::total         1700886                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41216                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41216                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41216                       # number of overall misses
system.cpu.icache.overall_misses::total         41216                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2368510500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2368510500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2368510500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2368510500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2368510500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2368510500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1742102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1742102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1742102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1742102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1742102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1742102                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023659                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023659                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023659                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023659                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023659                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57465.802116                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57465.802116                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57465.802116                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57465.802116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57465.802116                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57465.802116                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        41213                       # number of writebacks
system.cpu.icache.writebacks::total             41213                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41216                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41216                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41216                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41216                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41216                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2327294500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2327294500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2327294500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2327294500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2327294500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2327294500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023659                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023659                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023659                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023659                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023659                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56465.802116                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56465.802116                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56465.802116                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56465.802116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56465.802116                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56465.802116                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6129                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6129                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726951                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               103500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               86000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              908000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              670000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            53059070                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.7                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1685000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3261234                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3261234                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    703377836                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    703377836                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    706639070                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    706639070                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    706639070                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    706639070                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120786.444444                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120786.444444                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124183.939972                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124183.939972                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124167.821121                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124167.821121                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124167.821121                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124167.821121                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           139                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    69.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1911234                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1911234                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    420117189                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    420117189                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    422028423                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    422028423                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    422028423                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    422028423                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70786.444444                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70786.444444                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74173.232521                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74173.232521                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74157.164470                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74157.164470                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74157.164470                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74157.164470                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     62149                       # number of replacements
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                       75074                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62661                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.198098                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       81.885189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        177.633135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        252.481676                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.159932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.346940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.493128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    205996                       # Number of tag accesses
system.l2.tags.data_accesses                   205996                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14288                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14288                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        41110                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            41110                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   800                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           20089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20089                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           5921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5921                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 20089                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6721                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26810                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                20089                       # number of overall hits
system.l2.overall_hits::cpu.data                 6721                       # number of overall hits
system.l2.overall_hits::total                   26810                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7566                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7566                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         21127                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21127                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        16525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16525                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               21127                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               24091                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45218                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              21127                       # number of overall misses
system.l2.overall_misses::cpu.data              24091                       # number of overall misses
system.l2.overall_misses::total                 45218                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    690505000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     690505000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   2052596000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2052596000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1645705000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1645705000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    2052596000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2336210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4388806000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   2052596000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2336210000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4388806000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14288                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14288                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        41110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        41110                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        41216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        22446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             41216                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             30812                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72028                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            41216                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            30812                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72028                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.904375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.904375                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.512592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.512592                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.736211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.736211                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.512592                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.781871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.627784                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.512592                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.781871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.627784                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91264.208300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91264.208300                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 97155.109575                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97155.109575                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99588.804841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99588.804841                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 97155.109575                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96974.388776                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97058.826131                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 97155.109575                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96974.388776                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97058.826131                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10965                       # number of writebacks
system.l2.writebacks::total                     10965                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         7198                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7198                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7566                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        21127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        21127                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        16525                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16525                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          21127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          24091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45218                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         21127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         24091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45218                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          465                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          465                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1075                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1075                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    614845000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    614845000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1841326000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1841326000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1480455000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1480455000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1841326000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2095300000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3936626000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1841326000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2095300000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3936626000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129051000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129051000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129051000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129051000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.904375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.904375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.512592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.512592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.736211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.736211                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.512592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.781871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.627784                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.512592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.781871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.627784                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81264.208300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81264.208300                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87155.109575                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87155.109575                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89588.804841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89588.804841                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 87155.109575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86974.388776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87058.826131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 87155.109575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86974.388776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87058.826131                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211559.016393                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211559.016393                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120047.441860                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120047.441860                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests        103265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        52411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              38289                       # Transaction distribution
system.membus.trans_dist::WriteReq                465                       # Transaction distribution
system.membus.trans_dist::WriteResp               465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16629                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34225                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7566                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7566                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37679                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       135599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       137749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 149131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1743                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7191424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7193167                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7918159                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             51984                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000539                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023202                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   51956     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                      28      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               51984                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1788500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           238663367                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             255765                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          427534500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       144054                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        72032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          291                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          24316                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        24210                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          106                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             64299                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               465                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41213                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67708                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8366                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41216                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22473                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       123645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        94615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                218260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10550912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5777999                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16328911                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           62204                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1406976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.182686                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.388433                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 110673     81.81%     81.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24502     18.11%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    106      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135281                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          183799000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            75235                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         103040000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77873000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   7433630000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
