benchmark,config,status,result,time_real,exit_code,time_cpu,memory
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p0.smt2,,ok,sat,1089.8,0,1088.9,1255.2
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p1.smt2,,ok,sat,616.4,0,616.2,1259.2
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p10.smt2,,ok,sat,382.4,0,382.2,497.8
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p11.smt2,,ok,sat,706.5,0,705.6,1294.4
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p12.smt2,,to,unknown,1201.0,0,1200.5,2279.1
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p13.smt2,,ok,sat,982.9,0,982.0,2270.5
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p14.smt2,,ok,sat,492.8,0,492.7,747.6
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p15.smt2,,ok,sat,508.6,0,507.8,1246.7
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p16.smt2,,ok,sat,939.0,0,938.1,1267.2
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p17.smt2,,ok,sat,934.2,0,933.3,763.2
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p18.smt2,,ok,sat,714.3,0,714.2,1265.8
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p19.smt2,,to,unknown,1201.0,0,1201.0,1315.2
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p2.smt2,,ok,sat,785.4,0,784.6,1247.0
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p20.smt2,,ok,sat,615.1,0,614.2,1253.8
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p21.smt2,,ok,sat,484.6,0,484.4,743.0
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p22.smt2,,to,unknown,1201.0,0,1200.3,2276.3
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p23.smt2,,to,unknown,1201.0,0,1200.4,751.5
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p24.smt2,,to,unknown,1201.0,0,1200.3,2277.4
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p25.smt2,,ok,sat,423.1,0,423.0,1313.5
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p26.smt2,,to,unknown,1201.0,0,1200.3,2268.1
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p27.smt2,,ok,sat,538.7,0,537.8,2269.7
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p28.smt2,,ok,sat,650.3,0,649.4,2295.3
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p29.smt2,,ok,sat,1127.8,0,1127.6,1266.5
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p3.smt2,,ok,sat,851.3,0,850.7,1249.6
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p30.smt2,,to,unknown,1201.0,0,1200.3,2254.9
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p31.smt2,,ok,sat,1003.7,0,1003.6,1267.9
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p4.smt2,,ok,sat,791.7,0,791.6,1263.5
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p5.smt2,,ok,sat,1099.0,0,1098.9,1243.9
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p6.smt2,,ok,sat,597.6,0,596.6,2273.3
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p7.smt2,,ok,sat,418.7,0,418.0,1248.4
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p8.smt2,,to,unknown,1201.0,0,1200.2,1251.2
yPositive-SIscaled50.bpl_Iteration1_Loop_7-phaseTemplate_p9.smt2,,to,unknown,1201.0,0,1201.0,2264.1
