Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Dec  8 08:57:24 2017
| Host         : centos_sinhnn running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -file ./nn_core_vc707/post_route_timing_summary.rpt
| Design       : NN_CORE
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.754        0.000                      0                 3854        0.072        0.000                      0                 3854        4.783        0.000                       0                  1928  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 5.425}      10.850          92.166          
virtual_clk  {0.000 5.425}      10.850          92.166          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.754        0.000                      0                 3854        0.072        0.000                      0                 3854        4.783        0.000                       0                  1928  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 BACKWARD/DELTA3_1/tmp_delta3_i_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.425ns period=10.850ns})
  Destination:            BACKWARD/DELTA2_1/tmp_delta2_i_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.425ns period=10.850ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.850ns  (clk rise@10.850ns - clk rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 7.053ns (76.829%)  route 2.127ns (23.171%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 15.131 - 10.850 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AJ33                 IBUF (Prop_ibuf_I_O)         0.607     0.607 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.416     4.421    BACKWARD/DELTA3_1/clk_IBUF_BUFG
    DSP48_X3Y60          DSP48E1                                      r  BACKWARD/DELTA3_1/tmp_delta3_i_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y60          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.348     4.769 r  BACKWARD/DELTA3_1/tmp_delta3_i_reg__0/P[8]
                         net (fo=55, routed)          1.572     6.340    BACKWARD/DELTA2_1/B[15]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      2.749     9.089 r  BACKWARD/DELTA2_1/tmp_delta2_i2/PCOUT[47]
                         net (fo=1, routed)           0.000     9.089    BACKWARD/DELTA2_1/tmp_delta2_i2_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.077    10.166 r  BACKWARD/DELTA2_1/tmp_delta2_i1/P[15]
                         net (fo=1, routed)           0.555    10.722    BACKWARD/DELTA2_1/tmp_delta2_i1_n_90
    DSP48_X2Y52          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[0])
                                                      2.879    13.601 r  BACKWARD/DELTA2_1/tmp_delta2_i0/PCOUT[0]
                         net (fo=1, routed)           0.000    13.601    BACKWARD/DELTA2_1/tmp_delta2_i0_n_153
    DSP48_X2Y53          DSP48E1                                      r  BACKWARD/DELTA2_1/tmp_delta2_i_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.850    10.850 r  
    AJ33                                              0.000    10.850 r  clk (IN)
                         net (fo=0)                   0.000    10.850    clk
    AJ33                 IBUF (Prop_ibuf_I_O)         0.501    11.351 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    13.530    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.613 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        1.518    15.131    BACKWARD/DELTA2_1/clk_IBUF_BUFG
    DSP48_X2Y53          DSP48E1                                      r  BACKWARD/DELTA2_1/tmp_delta2_i_reg__0/CLK
                         clock pessimism              0.255    15.386    
                         clock uncertainty           -0.035    15.350    
    DSP48_X2Y53          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995    14.355    BACKWARD/DELTA2_1/tmp_delta2_i_reg__0
  -------------------------------------------------------------------
                         required time                         14.355    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  0.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 FORWARD/T2/t2_retimed_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.425ns period=10.850ns})
  Destination:            DELAY3_T_2/out_reg[10]_srl3___DELAY3_T_1_out_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.425ns period=10.850ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.542%)  route 0.106ns (51.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AJ33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AJ33                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.722     1.949    FORWARD/T2/clk_IBUF_BUFG
    SLICE_X35Y132        FDRE                                         r  FORWARD/T2/t2_retimed_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y132        FDRE (Prop_fdre_C_Q)         0.100     2.049 r  FORWARD/T2/t2_retimed_reg[10]/Q
                         net (fo=1, routed)           0.106     2.155    DELAY3_T_2/t_2[0]
    SLICE_X32Y133        SRL16E                                       r  DELAY3_T_2/out_reg[10]_srl3___DELAY3_T_1_out_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AJ33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AJ33                 IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.437    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.467 r  clk_IBUF_BUFG_inst/O
                         net (fo=1941, routed)        0.945     2.412    DELAY3_T_2/clk_IBUF_BUFG
    SLICE_X32Y133        SRL16E                                       r  DELAY3_T_2/out_reg[10]_srl3___DELAY3_T_1_out_reg_r/CLK
                         clock pessimism             -0.428     1.984    
    SLICE_X32Y133        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.083    DELAY3_T_2/out_reg[10]_srl3___DELAY3_T_1_out_reg_r
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.425 }
Period(ns):         10.850
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.850      8.078      DSP48_X0Y53    BACKWARD/DADZ2_1/tmp_dadz_reg__0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.642         5.425       4.783      SLICE_X32Y118  DELAY3_K_1/out_reg[0]_srl3___DELAY3_T_1_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.642         5.425       4.783      SLICE_X30Y120  DELAY3_K_1/out_reg[10]_srl3___DELAY3_T_1_out_reg_r/CLK



