---
title: å¿œç”¨ç·¨ ç¬¬8ç«  FSMè¨­è¨ˆï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰
---

---

# ğŸ” å¿œç”¨ç·¨ ç¬¬8ç« ï¼šFSMè¨­è¨ˆï¼ˆæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰  
**Applied Chapter 8: FSM Design (Finite State Machine)** 

---

## ğŸ”— å…¬å¼ãƒªãƒ³ã‚¯ / *Official Links*

| è¨€èª / Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|-----------------|----------------|-----------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª / *Japanese* | [![GitHub Pages JP](https://img.shields.io/badge/GitHub%20Pages-æ—¥æœ¬èªç‰ˆ-brightgreen?logo=github)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter8_fsm_design_basics/) | [![GitHub Repo JP](https://img.shields.io/badge/GitHub-æ—¥æœ¬èªç‰ˆ-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/d_chapter8_fsm_design_basics) |

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

FSMï¼ˆFinite State Machineï¼šæœ‰é™çŠ¶æ…‹æ©Ÿæ¢°ï¼‰ã¯ã€åˆ¶å¾¡å›è·¯ã‚„é€šä¿¡ãƒ—ãƒ­ãƒˆã‚³ãƒ«ãªã©ã€  
**æ™‚é–“çš„ãªé †åºæ€§ã‚’æŒã¤å‹•ä½œ**ã‚’è¨˜è¿°ã™ã‚‹ãŸã‚ã®åŸºæœ¬çš„ãªè¨­è¨ˆæ‰‹æ³•ã§ã™ã€‚

FSM is a fundamental design method used to describe **temporally ordered behaviors**,  
common in control logic, communication protocols, and embedded systems.

æœ¬ç« ã§ã¯ã€**çŠ¶æ…‹é·ç§»ã®åŸºæœ¬æ¦‚å¿µ**ã‹ã‚‰ã€**Mooreå‹ï¼Mealyå‹ã®é•ã„**ã€  
ãã—ã¦**Verilogã§ã®3æ®µæ§‹æˆã«ã‚ˆã‚‹FSMè¨˜è¿°**ã¾ã§ã‚’æ®µéšçš„ã«å­¦ç¿’ã—ã¾ã™ã€‚

---

## ğŸ§© ã‚»ã‚¯ã‚·ãƒ§ãƒ³æ§‹æˆï½œSection Structure

| ãƒ•ã‚¡ã‚¤ãƒ«åï½œFilename | å†…å®¹ï½œContents |
|----------------------|------------------------------|
| [`fsm_overview.md`](fsm_overview.md) | FSMã®åŸºæœ¬æ¦‚å¿µã€åˆ†é¡ï¼ˆMoore / Mealyï¼‰<br>Basics and classification of FSM |
| [`fsm_state_transition.md`](fsm_state_transition.md) | çŠ¶æ…‹é·ç§»å›³ãƒ»çŠ¶æ…‹é·ç§»è¡¨ã®è¨˜æ³•<br>State diagrams and state tables |
| [`fsm_hdl_description.md`](fsm_hdl_description.md) | Verilogã«ã‚ˆã‚‹FSMã®3æ®µéšè¨˜è¿°æ³•<br>Three-stage FSM coding in Verilog |

---

## ğŸ¯ åˆ°é”ç›®æ¨™ï½œLearning Objectives

- FSMã®**æ§‹é€ ã¨å‹•ä½œåŸç†**ã‚’ç†è§£ã™ã‚‹  
  Understand the **structure and operation** of FSMs  
- çŠ¶æ…‹é·ç§»å›³ãƒ»çŠ¶æ…‹é·ç§»è¡¨ã‚’**è‡ªåˆ†ã§è¨­è¨ˆã§ãã‚‹**  
  Be able to design **state diagrams and tables**  
- FSMã‚’**Verilogã§æ­£ã—ãè¨˜è¿°ã§ãã‚‹**ï¼ˆ3æ®µæ§‹æˆï¼‰  
  Write correct FSMs in **three-part Verilog HDL**  
- **Mooreå‹ã¨Mealyå‹**ã®é•ã„ã‚’èª¬æ˜ã§ãã‚‹  
  Distinguish between **Moore and Mealy types**

---

## ğŸ“š é–¢é€£ç« ãƒªãƒ³ã‚¯ï½œRelated Chapters

FSMã¯ä»¥ä¸‹ã®åŸºç¤ç« ã¨æ·±ãé–¢é€£ã—ã¦ã„ã¾ã™ï¼š  
FSM is tightly connected with the following fundamental chapters:

- [ğŸ“˜ ç¬¬2ç«  ãƒ‡ã‚¸ã‚¿ãƒ«è«–ç†ã¨è«–ç†å›è·¯è¨­è¨ˆï½œChapter 2: Digital Logic Design](../chapter2_comb_logic/README.md)  
  â†³ çµ„ã¿åˆã‚ã›è«–ç†ã¨é †åºè«–ç†ã®æ¥ç¶šç‚¹ã¨ã—ã¦FSMã‚’å°å…¥  
  â†³ FSM is introduced as the bridge between combinational and sequential logic  

- [ğŸ“˜ ç¬¬5ç«  SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«ï½œChapter 5: SoC Design Flow and EDA](../chapter5_soc_design_flow/README.md)  
  â†³ FSMã¯RTLè¨­è¨ˆã®ä¸€éƒ¨ã¨ã—ã¦è«–ç†åˆæˆã«æ´»ç”¨ã•ã‚Œã‚‹  
  â†³ FSMs are synthesized as part of RTL design for SoCs

---

## ğŸ›  å¿œç”¨å±•é–‹ä¾‹ï¼ˆä»Šå¾Œè¿½åŠ äºˆå®šï¼‰ï½œPlanned Extensions

- UART / I2C ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã‚’ç”¨ã„ãŸFSMåˆ¶å¾¡è¨­è¨ˆä¾‹  
  FSMs applied to UART / I2C protocol controllers  
- YosysFSM ã‚„ Xilinx FSM Editor ç­‰ã¨ã®çµ±åˆ  
  Integration with FSM generation tools (YosysFSM, Xilinx FSM Editor)  
- çŠ¶æ…‹é·ç§»ãƒ­ã‚°ã®è‡ªå‹•ãƒã‚§ãƒƒã‚¯ã‚„Assertionã¨ã®é€£æº  
  Automatic log checking and assertion-based verification

---

## ğŸ‘¤ **è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | Author & License**

| ğŸ“Œ é …ç›® / Item | ğŸ“„ å†…å®¹ / Details |
|------|------|
| **è‘—è€… / Author** | **ä¸‰æº çœŸä¸€**ï¼ˆShinichi Samizoï¼‰ |
| **ğŸ’» GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ğŸ“œ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/License-Hybrid-blueviolet?style=for-the-badge)](https://samizo-aitl.github.io/Edusemi-v4x/#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)<br>ã‚³ãƒ¼ãƒ‰ / Code: [MIT](https://opensource.org/licenses/MIT)<br>æ•™æãƒ†ã‚­ã‚¹ãƒˆ / Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/)<br>å›³è¡¨ / Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top

ğŸ  [![Site](https://img.shields.io/badge/Site-Edusemi--v4x-lightgrey?style=for-the-badge&logo=githubpages&labelColor=555&color=brightgreen)](../) [![Repo](https://img.shields.io/badge/Repo-Edusemi--v4x-lightgrey?style=for-the-badge&logo=github&labelColor=555&color=blue)](https://github.com/Samizo-AITL/Edusemi-v4x)
