begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* mips16-opc.c.  Mips16 opcode table.    Copyright 1996, 1997, 1998, 2000 Free Software Foundation, Inc.    Contributed by Ian Lance Taylor, Cygnus Support  This file is part of GDB, GAS, and the GNU binutils.  GDB, GAS, and the GNU binutils are free software; you can redistribute them and/or modify them under the terms of the GNU General Public License as published by the Free Software Foundation; either version 1, or (at your option) any later version.  GDB, GAS, and the GNU binutils are distributed in the hope that they will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this file; see the file COPYING.  If not, write to the Free Software Foundation, 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"opcode/mips.h"
end_include

begin_comment
comment|/* This is the opcodes table for the mips16 processor.  The format of    this table is intentionally identical to the one in mips-opc.c.    However, the special letters that appear in the argument string are    different, and the table uses some different flags.  */
end_comment

begin_comment
comment|/* Use some short hand macros to keep down the length of the lines in    the opcodes table.  */
end_comment

begin_define
define|#
directive|define
name|UBD
value|INSN_UNCOND_BRANCH_DELAY
end_define

begin_define
define|#
directive|define
name|BR
value|MIPS16_INSN_BRANCH
end_define

begin_define
define|#
directive|define
name|WR_x
value|MIPS16_INSN_WRITE_X
end_define

begin_define
define|#
directive|define
name|WR_y
value|MIPS16_INSN_WRITE_Y
end_define

begin_define
define|#
directive|define
name|WR_z
value|MIPS16_INSN_WRITE_Z
end_define

begin_define
define|#
directive|define
name|WR_T
value|MIPS16_INSN_WRITE_T
end_define

begin_define
define|#
directive|define
name|WR_SP
value|MIPS16_INSN_WRITE_SP
end_define

begin_define
define|#
directive|define
name|WR_31
value|MIPS16_INSN_WRITE_31
end_define

begin_define
define|#
directive|define
name|WR_Y
value|MIPS16_INSN_WRITE_GPR_Y
end_define

begin_define
define|#
directive|define
name|RD_x
value|MIPS16_INSN_READ_X
end_define

begin_define
define|#
directive|define
name|RD_y
value|MIPS16_INSN_READ_Y
end_define

begin_define
define|#
directive|define
name|RD_Z
value|MIPS16_INSN_READ_Z
end_define

begin_define
define|#
directive|define
name|RD_T
value|MIPS16_INSN_READ_T
end_define

begin_define
define|#
directive|define
name|RD_SP
value|MIPS16_INSN_READ_SP
end_define

begin_define
define|#
directive|define
name|RD_31
value|MIPS16_INSN_READ_31
end_define

begin_define
define|#
directive|define
name|RD_PC
value|MIPS16_INSN_READ_PC
end_define

begin_define
define|#
directive|define
name|RD_X
value|MIPS16_INSN_READ_GPR_X
end_define

begin_define
define|#
directive|define
name|WR_HI
value|INSN_WRITE_HI
end_define

begin_define
define|#
directive|define
name|WR_LO
value|INSN_WRITE_LO
end_define

begin_define
define|#
directive|define
name|RD_HI
value|INSN_READ_HI
end_define

begin_define
define|#
directive|define
name|RD_LO
value|INSN_READ_LO
end_define

begin_define
define|#
directive|define
name|TRAP
value|INSN_TRAP
end_define

begin_define
define|#
directive|define
name|I3
value|INSN_ISA3
end_define

begin_define
define|#
directive|define
name|T3
value|INSN_3900
end_define

begin_decl_stmt
specifier|const
name|struct
name|mips_opcode
name|mips16_opcodes
index|[]
init|=
block|{
block|{
literal|"nop"
block|,
literal|""
block|,
literal|0x6500
block|,
literal|0xffff
block|,
name|RD_Z
block|,
literal|0
block|}
block|,
comment|/* move $0,$Z */
block|{
literal|"la"
block|,
literal|"x,A"
block|,
literal|0x0800
block|,
literal|0xf800
block|,
name|WR_x
operator||
name|RD_PC
block|,
literal|0
block|}
block|,
block|{
literal|"abs"
block|,
literal|"x,w"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_ABS
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"addiu"
block|,
literal|"y,x,4"
block|,
literal|0x4000
block|,
literal|0xf810
block|,
name|WR_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"addiu"
block|,
literal|"x,k"
block|,
literal|0x4800
block|,
literal|0xf800
block|,
name|WR_x
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"addiu"
block|,
literal|"S,K"
block|,
literal|0x6300
block|,
literal|0xff00
block|,
name|WR_SP
operator||
name|RD_SP
block|,
literal|0
block|}
block|,
block|{
literal|"addiu"
block|,
literal|"S,S,K"
block|,
literal|0x6300
block|,
literal|0xff00
block|,
name|WR_SP
operator||
name|RD_SP
block|,
literal|0
block|}
block|,
block|{
literal|"addiu"
block|,
literal|"x,P,V"
block|,
literal|0x0800
block|,
literal|0xf800
block|,
name|WR_x
operator||
name|RD_PC
block|,
literal|0
block|}
block|,
block|{
literal|"addiu"
block|,
literal|"x,S,V"
block|,
literal|0x0000
block|,
literal|0xf800
block|,
name|WR_x
operator||
name|RD_SP
block|,
literal|0
block|}
block|,
block|{
literal|"addu"
block|,
literal|"z,v,y"
block|,
literal|0xe001
block|,
literal|0xf803
block|,
name|WR_z
operator||
name|RD_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"addu"
block|,
literal|"y,x,4"
block|,
literal|0x4000
block|,
literal|0xf810
block|,
name|WR_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"addu"
block|,
literal|"x,k"
block|,
literal|0x4800
block|,
literal|0xf800
block|,
name|WR_x
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"addu"
block|,
literal|"S,K"
block|,
literal|0x6300
block|,
literal|0xff00
block|,
name|WR_SP
operator||
name|RD_SP
block|,
literal|0
block|}
block|,
block|{
literal|"addu"
block|,
literal|"S,S,K"
block|,
literal|0x6300
block|,
literal|0xff00
block|,
name|WR_SP
operator||
name|RD_SP
block|,
literal|0
block|}
block|,
block|{
literal|"addu"
block|,
literal|"x,P,V"
block|,
literal|0x0800
block|,
literal|0xf800
block|,
name|WR_x
operator||
name|RD_PC
block|,
literal|0
block|}
block|,
block|{
literal|"addu"
block|,
literal|"x,S,V"
block|,
literal|0x0000
block|,
literal|0xf800
block|,
name|WR_x
operator||
name|RD_SP
block|,
literal|0
block|}
block|,
block|{
literal|"and"
block|,
literal|"x,y"
block|,
literal|0xe80c
block|,
literal|0xf81f
block|,
name|WR_x
operator||
name|RD_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"b"
block|,
literal|"q"
block|,
literal|0x1000
block|,
literal|0xf800
block|,
name|BR
block|,
literal|0
block|}
block|,
block|{
literal|"beq"
block|,
literal|"x,y,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BEQ
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"beq"
block|,
literal|"x,U,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BEQ_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"beqz"
block|,
literal|"x,p"
block|,
literal|0x2000
block|,
literal|0xf800
block|,
name|BR
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"bge"
block|,
literal|"x,y,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGE
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bge"
block|,
literal|"x,8,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bgeu"
block|,
literal|"x,y,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGEU
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bgeu"
block|,
literal|"x,8,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGEU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bgt"
block|,
literal|"x,y,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGT
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bgt"
block|,
literal|"x,8,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGT_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bgtu"
block|,
literal|"x,y,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGTU
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bgtu"
block|,
literal|"x,8,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BGTU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"ble"
block|,
literal|"x,y,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLE
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"ble"
block|,
literal|"x,8,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bleu"
block|,
literal|"x,y,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLEU
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bleu"
block|,
literal|"x,8,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLEU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"blt"
block|,
literal|"x,y,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLT
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"blt"
block|,
literal|"x,8,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLT_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bltu"
block|,
literal|"x,y,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLTU
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bltu"
block|,
literal|"x,8,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BLTU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bne"
block|,
literal|"x,y,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BNE
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bne"
block|,
literal|"x,U,p"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_BNE_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"bnez"
block|,
literal|"x,p"
block|,
literal|0x2800
block|,
literal|0xf800
block|,
name|BR
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"break"
block|,
literal|"6"
block|,
literal|0xe805
block|,
literal|0xf81f
block|,
name|TRAP
block|,
literal|0
block|}
block|,
block|{
literal|"bteqz"
block|,
literal|"p"
block|,
literal|0x6000
block|,
literal|0xff00
block|,
name|BR
operator||
name|RD_T
block|,
literal|0
block|}
block|,
block|{
literal|"btnez"
block|,
literal|"p"
block|,
literal|0x6100
block|,
literal|0xff00
block|,
name|BR
operator||
name|RD_T
block|,
literal|0
block|}
block|,
block|{
literal|"cmpi"
block|,
literal|"x,U"
block|,
literal|0x7000
block|,
literal|0xf800
block|,
name|WR_T
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"cmp"
block|,
literal|"x,y"
block|,
literal|0xe80a
block|,
literal|0xf81f
block|,
name|WR_T
operator||
name|RD_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"cmp"
block|,
literal|"x,U"
block|,
literal|0x7000
block|,
literal|0xf800
block|,
name|WR_T
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"dla"
block|,
literal|"y,E"
block|,
literal|0xfe00
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_PC
block|,
name|I3
block|}
block|,
block|{
literal|"daddiu"
block|,
literal|"y,x,4"
block|,
literal|0x4010
block|,
literal|0xf810
block|,
name|WR_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"daddiu"
block|,
literal|"y,j"
block|,
literal|0xfd00
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_y
block|,
name|I3
block|}
block|,
block|{
literal|"daddiu"
block|,
literal|"S,K"
block|,
literal|0xfb00
block|,
literal|0xff00
block|,
name|WR_SP
operator||
name|RD_SP
block|,
name|I3
block|}
block|,
block|{
literal|"daddiu"
block|,
literal|"S,S,K"
block|,
literal|0xfb00
block|,
literal|0xff00
block|,
name|WR_SP
operator||
name|RD_SP
block|,
name|I3
block|}
block|,
block|{
literal|"daddiu"
block|,
literal|"y,P,W"
block|,
literal|0xfe00
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_PC
block|,
name|I3
block|}
block|,
block|{
literal|"daddiu"
block|,
literal|"y,S,W"
block|,
literal|0xff00
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_SP
block|,
name|I3
block|}
block|,
block|{
literal|"daddu"
block|,
literal|"z,v,y"
block|,
literal|0xe000
block|,
literal|0xf803
block|,
name|WR_z
operator||
name|RD_x
operator||
name|RD_y
block|,
name|I3
block|}
block|,
block|{
literal|"daddu"
block|,
literal|"y,x,4"
block|,
literal|0x4010
block|,
literal|0xf810
block|,
name|WR_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"daddu"
block|,
literal|"y,j"
block|,
literal|0xfd00
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_y
block|,
name|I3
block|}
block|,
block|{
literal|"daddu"
block|,
literal|"S,K"
block|,
literal|0xfb00
block|,
literal|0xff00
block|,
name|WR_SP
operator||
name|RD_SP
block|,
name|I3
block|}
block|,
block|{
literal|"daddu"
block|,
literal|"S,S,K"
block|,
literal|0xfb00
block|,
literal|0xff00
block|,
name|WR_SP
operator||
name|RD_SP
block|,
name|I3
block|}
block|,
block|{
literal|"daddu"
block|,
literal|"y,P,W"
block|,
literal|0xfe00
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_PC
block|,
name|I3
block|}
block|,
block|{
literal|"daddu"
block|,
literal|"y,S,W"
block|,
literal|0xff00
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_SP
block|,
name|I3
block|}
block|,
block|{
literal|"ddiv"
block|,
literal|"0,x,y"
block|,
literal|0xe81e
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
name|I3
block|}
block|,
block|{
literal|"ddiv"
block|,
literal|"z,v,y"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DDIV_3
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"ddivu"
block|,
literal|"0,x,y"
block|,
literal|0xe81f
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
name|I3
block|}
block|,
block|{
literal|"ddivu"
block|,
literal|"z,v,y"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DDIVU_3
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"div"
block|,
literal|"0,x,y"
block|,
literal|0xe81a
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
literal|0
block|}
block|,
block|{
literal|"div"
block|,
literal|"z,v,y"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DIV_3
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"divu"
block|,
literal|"0,x,y"
block|,
literal|0xe81b
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
literal|0
block|}
block|,
block|{
literal|"divu"
block|,
literal|"z,v,y"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DIVU_3
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"dmul"
block|,
literal|"z,v,y"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DMUL
block|,
name|INSN_MACRO
block|,
name|I3
block|}
block|,
block|{
literal|"dmult"
block|,
literal|"x,y"
block|,
literal|0xe81c
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
name|I3
block|}
block|,
block|{
literal|"dmultu"
block|,
literal|"x,y"
block|,
literal|0xe81d
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
name|I3
block|}
block|,
block|{
literal|"drem"
block|,
literal|"0,x,y"
block|,
literal|0xe81e
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
name|I3
block|}
block|,
block|{
literal|"drem"
block|,
literal|"z,v,y"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DREM_3
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"dremu"
block|,
literal|"0,x,y"
block|,
literal|0xe81f
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
name|I3
block|}
block|,
block|{
literal|"dremu"
block|,
literal|"z,v,y"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DREMU_3
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"dsllv"
block|,
literal|"y,x"
block|,
literal|0xe814
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"dsll"
block|,
literal|"x,w,["
block|,
literal|0x3001
block|,
literal|0xf803
block|,
name|WR_x
operator||
name|RD_y
block|,
name|I3
block|}
block|,
block|{
literal|"dsll"
block|,
literal|"y,x"
block|,
literal|0xe814
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"dsrav"
block|,
literal|"y,x"
block|,
literal|0xe817
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"dsra"
block|,
literal|"y,]"
block|,
literal|0xe813
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
block|,
name|I3
block|}
block|,
block|{
literal|"dsra"
block|,
literal|"y,x"
block|,
literal|0xe817
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"dsrlv"
block|,
literal|"y,x"
block|,
literal|0xe816
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"dsrl"
block|,
literal|"y,]"
block|,
literal|0xe808
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
block|,
name|I3
block|}
block|,
block|{
literal|"dsrl"
block|,
literal|"y,x"
block|,
literal|0xe816
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"dsubu"
block|,
literal|"z,v,y"
block|,
literal|0xe002
block|,
literal|0xf803
block|,
name|WR_z
operator||
name|RD_x
operator||
name|RD_y
block|,
name|I3
block|}
block|,
block|{
literal|"dsubu"
block|,
literal|"y,x,4"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DSUBU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"dsubu"
block|,
literal|"y,j"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_DSUBU_I_2
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"exit"
block|,
literal|"L"
block|,
literal|0xed09
block|,
literal|0xff1f
block|,
name|TRAP
block|,
literal|0
block|}
block|,
block|{
literal|"exit"
block|,
literal|"L"
block|,
literal|0xee09
block|,
literal|0xff1f
block|,
name|TRAP
block|,
literal|0
block|}
block|,
block|{
literal|"exit"
block|,
literal|"L"
block|,
literal|0xef09
block|,
literal|0xff1f
block|,
name|TRAP
block|,
literal|0
block|}
block|,
block|{
literal|"entry"
block|,
literal|"l"
block|,
literal|0xe809
block|,
literal|0xf81f
block|,
name|TRAP
block|,
literal|0
block|}
block|,
block|{
literal|"extend"
block|,
literal|"e"
block|,
literal|0xf000
block|,
literal|0xf800
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"jalr"
block|,
literal|"x"
block|,
literal|0xe840
block|,
literal|0xf8ff
block|,
name|UBD
operator||
name|WR_31
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"jalr"
block|,
literal|"R,x"
block|,
literal|0xe840
block|,
literal|0xf8ff
block|,
name|UBD
operator||
name|WR_31
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"jal"
block|,
literal|"x"
block|,
literal|0xe840
block|,
literal|0xf8ff
block|,
name|UBD
operator||
name|WR_31
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"jal"
block|,
literal|"R,x"
block|,
literal|0xe840
block|,
literal|0xf8ff
block|,
name|UBD
operator||
name|WR_31
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"jal"
block|,
literal|"a"
block|,
literal|0x1800
block|,
literal|0xfc00
block|,
name|UBD
operator||
name|WR_31
block|,
literal|0
block|}
block|,
block|{
literal|"jalx"
block|,
literal|"a"
block|,
literal|0x1c00
block|,
literal|0xfc00
block|,
name|UBD
operator||
name|WR_31
block|,
literal|0
block|}
block|,
block|{
literal|"jr"
block|,
literal|"x"
block|,
literal|0xe800
block|,
literal|0xf8ff
block|,
name|UBD
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"jr"
block|,
literal|"R"
block|,
literal|0xe820
block|,
literal|0xffff
block|,
name|UBD
operator||
name|RD_31
block|,
literal|0
block|}
block|,
block|{
literal|"j"
block|,
literal|"x"
block|,
literal|0xe800
block|,
literal|0xf8ff
block|,
name|UBD
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"j"
block|,
literal|"R"
block|,
literal|0xe820
block|,
literal|0xffff
block|,
name|UBD
operator||
name|RD_31
block|,
literal|0
block|}
block|,
block|{
literal|"lb"
block|,
literal|"y,5(x)"
block|,
literal|0x8000
block|,
literal|0xf800
block|,
name|WR_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"lbu"
block|,
literal|"y,5(x)"
block|,
literal|0xa000
block|,
literal|0xf800
block|,
name|WR_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"ld"
block|,
literal|"y,D(x)"
block|,
literal|0x3800
block|,
literal|0xf800
block|,
name|WR_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"ld"
block|,
literal|"y,B"
block|,
literal|0xfc00
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_PC
block|,
name|I3
block|}
block|,
block|{
literal|"ld"
block|,
literal|"y,D(P)"
block|,
literal|0xfc00
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_PC
block|,
name|I3
block|}
block|,
block|{
literal|"ld"
block|,
literal|"y,D(S)"
block|,
literal|0xf800
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_SP
block|,
name|I3
block|}
block|,
block|{
literal|"lh"
block|,
literal|"y,H(x)"
block|,
literal|0x8800
block|,
literal|0xf800
block|,
name|WR_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"lhu"
block|,
literal|"y,H(x)"
block|,
literal|0xa800
block|,
literal|0xf800
block|,
name|WR_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"li"
block|,
literal|"x,U"
block|,
literal|0x6800
block|,
literal|0xf800
block|,
name|WR_x
block|,
literal|0
block|}
block|,
block|{
literal|"lw"
block|,
literal|"y,W(x)"
block|,
literal|0x9800
block|,
literal|0xf800
block|,
name|WR_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"lw"
block|,
literal|"x,A"
block|,
literal|0xb000
block|,
literal|0xf800
block|,
name|WR_x
operator||
name|RD_PC
block|,
literal|0
block|}
block|,
block|{
literal|"lw"
block|,
literal|"x,V(P)"
block|,
literal|0xb000
block|,
literal|0xf800
block|,
name|WR_x
operator||
name|RD_PC
block|,
literal|0
block|}
block|,
block|{
literal|"lw"
block|,
literal|"x,V(S)"
block|,
literal|0x9000
block|,
literal|0xf800
block|,
name|WR_x
operator||
name|RD_SP
block|,
literal|0
block|}
block|,
block|{
literal|"lwu"
block|,
literal|"y,W(x)"
block|,
literal|0xb800
block|,
literal|0xf800
block|,
name|WR_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"mfhi"
block|,
literal|"x"
block|,
literal|0xe810
block|,
literal|0xf8ff
block|,
name|WR_x
operator||
name|RD_HI
block|,
literal|0
block|}
block|,
block|{
literal|"mflo"
block|,
literal|"x"
block|,
literal|0xe812
block|,
literal|0xf8ff
block|,
name|WR_x
operator||
name|RD_LO
block|,
literal|0
block|}
block|,
block|{
literal|"move"
block|,
literal|"y,X"
block|,
literal|0x6700
block|,
literal|0xff00
block|,
name|WR_y
operator||
name|RD_X
block|,
literal|0
block|}
block|,
block|{
literal|"move"
block|,
literal|"Y,Z"
block|,
literal|0x6500
block|,
literal|0xff00
block|,
name|WR_Y
operator||
name|RD_Z
block|,
literal|0
block|}
block|,
block|{
literal|"mul"
block|,
literal|"z,v,y"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_MUL
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"mult"
block|,
literal|"x,y"
block|,
literal|0xe818
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
literal|0
block|}
block|,
block|{
literal|"multu"
block|,
literal|"x,y"
block|,
literal|0xe819
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
literal|0
block|}
block|,
block|{
literal|"neg"
block|,
literal|"x,w"
block|,
literal|0xe80b
block|,
literal|0xf81f
block|,
name|WR_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"not"
block|,
literal|"x,w"
block|,
literal|0xe80f
block|,
literal|0xf81f
block|,
name|WR_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"or"
block|,
literal|"x,y"
block|,
literal|0xe80d
block|,
literal|0xf81f
block|,
name|WR_x
operator||
name|RD_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"rem"
block|,
literal|"0,x,y"
block|,
literal|0xe81a
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
literal|0
block|}
block|,
block|{
literal|"rem"
block|,
literal|"z,v,y"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_REM_3
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"remu"
block|,
literal|"0,x,y"
block|,
literal|0xe81b
block|,
literal|0xf81f
block|,
name|RD_x
operator||
name|RD_y
operator||
name|WR_HI
operator||
name|WR_LO
block|,
literal|0
block|}
block|,
block|{
literal|"remu"
block|,
literal|"z,v,y"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_REMU_3
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"sb"
block|,
literal|"y,5(x)"
block|,
literal|0xc000
block|,
literal|0xf800
block|,
name|RD_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"sd"
block|,
literal|"y,D(x)"
block|,
literal|0x7800
block|,
literal|0xf800
block|,
name|RD_y
operator||
name|RD_x
block|,
name|I3
block|}
block|,
block|{
literal|"sd"
block|,
literal|"y,D(S)"
block|,
literal|0xf900
block|,
literal|0xff00
block|,
name|RD_y
operator||
name|RD_PC
block|,
name|I3
block|}
block|,
block|{
literal|"sd"
block|,
literal|"R,C(S)"
block|,
literal|0xfa00
block|,
literal|0xff00
block|,
name|RD_31
operator||
name|RD_PC
block|,
literal|0
block|}
block|,
block|{
literal|"sh"
block|,
literal|"y,H(x)"
block|,
literal|0xc800
block|,
literal|0xf800
block|,
name|RD_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"sllv"
block|,
literal|"y,x"
block|,
literal|0xe804
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"sll"
block|,
literal|"x,w,<"
block|,
literal|0x3000
block|,
literal|0xf803
block|,
name|WR_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"sll"
block|,
literal|"y,x"
block|,
literal|0xe804
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"slti"
block|,
literal|"x,8"
block|,
literal|0x5000
block|,
literal|0xf800
block|,
name|WR_T
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"slt"
block|,
literal|"x,y"
block|,
literal|0xe802
block|,
literal|0xf81f
block|,
name|WR_T
operator||
name|RD_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"slt"
block|,
literal|"x,8"
block|,
literal|0x5000
block|,
literal|0xf800
block|,
name|WR_T
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"sltiu"
block|,
literal|"x,8"
block|,
literal|0x5800
block|,
literal|0xf800
block|,
name|WR_T
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"sltu"
block|,
literal|"x,y"
block|,
literal|0xe803
block|,
literal|0xf81f
block|,
name|WR_T
operator||
name|RD_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"sltu"
block|,
literal|"x,8"
block|,
literal|0x5800
block|,
literal|0xf800
block|,
name|WR_T
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"srav"
block|,
literal|"y,x"
block|,
literal|0xe807
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"sra"
block|,
literal|"x,w,<"
block|,
literal|0x3003
block|,
literal|0xf803
block|,
name|WR_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"sra"
block|,
literal|"y,x"
block|,
literal|0xe807
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"srlv"
block|,
literal|"y,x"
block|,
literal|0xe806
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"srl"
block|,
literal|"x,w,<"
block|,
literal|0x3002
block|,
literal|0xf803
block|,
name|WR_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"srl"
block|,
literal|"y,x"
block|,
literal|0xe806
block|,
literal|0xf81f
block|,
name|WR_y
operator||
name|RD_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"subu"
block|,
literal|"z,v,y"
block|,
literal|0xe003
block|,
literal|0xf803
block|,
name|WR_z
operator||
name|RD_x
operator||
name|RD_y
block|,
literal|0
block|}
block|,
block|{
literal|"subu"
block|,
literal|"y,x,4"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SUBU_I
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"subu"
block|,
literal|"x,k"
block|,
literal|0
block|,
operator|(
name|int
operator|)
name|M_SUBU_I_2
block|,
name|INSN_MACRO
block|,
literal|0
block|}
block|,
block|{
literal|"sw"
block|,
literal|"y,W(x)"
block|,
literal|0xd800
block|,
literal|0xf800
block|,
name|RD_y
operator||
name|RD_x
block|,
literal|0
block|}
block|,
block|{
literal|"sw"
block|,
literal|"x,V(S)"
block|,
literal|0xd000
block|,
literal|0xf800
block|,
name|RD_x
operator||
name|RD_SP
block|,
literal|0
block|}
block|,
block|{
literal|"sw"
block|,
literal|"R,V(S)"
block|,
literal|0x6200
block|,
literal|0xff00
block|,
name|RD_31
operator||
name|RD_SP
block|,
literal|0
block|}
block|,
block|{
literal|"xor"
block|,
literal|"x,y"
block|,
literal|0xe80e
block|,
literal|0xf81f
block|,
name|WR_x
operator||
name|RD_x
operator||
name|RD_y
block|,
literal|0
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|bfd_mips16_num_opcodes
init|=
operator|(
operator|(
sizeof|sizeof
name|mips16_opcodes
operator|)
operator|/
operator|(
sizeof|sizeof
argument_list|(
name|mips16_opcodes
index|[
literal|0
index|]
argument_list|)
operator|)
operator|)
decl_stmt|;
end_decl_stmt

end_unit

