
stm32f1xx_drivers_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000007ec  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800091c  08000924  00010924  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800091c  0800091c  00010924  2**0
                  CONTENTS
  4 .ARM          00000000  0800091c  0800091c  00010924  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800091c  08000924  00010924  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800091c  0800091c  0001091c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000920  08000920  00010920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010924  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000924  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000924  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010924  2**0
                  CONTENTS, READONLY
 12 .debug_info   000010c7  00000000  00000000  0001094d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000334  00000000  00000000  00011a14  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000d0  00000000  00000000  00011d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000a8  00000000  00000000  00011e18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001d59  00000000  00000000  00011ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000c57  00000000  00000000  00013c19  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000833b  00000000  00000000  00014870  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001cbab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000002b0  00000000  00000000  0001cc28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000904 	.word	0x08000904

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000904 	.word	0x08000904

08000170 <delay>:

#include <string.h> // To include memset
#include "stm32f103xx.h" //For the MCU
#include "stm32f1xx_gpio.h"

void delay (void){
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
	for(uint32_t i=0; i<500000/2; i++);
 8000176:	2300      	movs	r3, #0
 8000178:	607b      	str	r3, [r7, #4]
 800017a:	e002      	b.n	8000182 <delay+0x12>
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	3301      	adds	r3, #1
 8000180:	607b      	str	r3, [r7, #4]
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	4a03      	ldr	r2, [pc, #12]	; (8000194 <delay+0x24>)
 8000186:	4293      	cmp	r3, r2
 8000188:	d9f8      	bls.n	800017c <delay+0xc>
}
 800018a:	bf00      	nop
 800018c:	370c      	adds	r7, #12
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	0003d08f 	.word	0x0003d08f

08000198 <main>:

int main (void){
 8000198:	b580      	push	{r7, lr}
 800019a:	b084      	sub	sp, #16
 800019c:	af00      	add	r7, sp, #0

	GPIO_Handle_t gpioLED, gpioBtn; // Variable for the GPIO Handle
	memset(&gpioLED, 0, sizeof(gpioLED)); // Set value to 0
 800019e:	f107 0308 	add.w	r3, r7, #8
 80001a2:	2208      	movs	r2, #8
 80001a4:	2100      	movs	r1, #0
 80001a6:	4618      	mov	r0, r3
 80001a8:	f000 fba4 	bl	80008f4 <memset>
	memset(&gpioBtn, 0, sizeof(gpioBtn)); // Set value to 0
 80001ac:	463b      	mov	r3, r7
 80001ae:	2208      	movs	r2, #8
 80001b0:	2100      	movs	r1, #0
 80001b2:	4618      	mov	r0, r3
 80001b4:	f000 fb9e 	bl	80008f4 <memset>

	// GPIO Button Configuration
	gpioBtn.pGPIOx = GPIOA; // Initialize variable and select port
 80001b8:	4b17      	ldr	r3, [pc, #92]	; (8000218 <main+0x80>)
 80001ba:	603b      	str	r3, [r7, #0]
	gpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_7;
 80001bc:	2307      	movs	r3, #7
 80001be:	713b      	strb	r3, [r7, #4]
	gpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN ;
 80001c0:	2300      	movs	r3, #0
 80001c2:	717b      	strb	r3, [r7, #5]
	gpioBtn.GPIO_PinConfig.GPIO_Config = GPIO_IN_TYPE_PP;
 80001c4:	2302      	movs	r3, #2
 80001c6:	71bb      	strb	r3, [r7, #6]

	// GPIO LED Configuration
	gpioLED.pGPIOx = GPIOC; // Initialize variable and select port
 80001c8:	4b14      	ldr	r3, [pc, #80]	; (800021c <main+0x84>)
 80001ca:	60bb      	str	r3, [r7, #8]
	gpioLED.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_13;
 80001cc:	230d      	movs	r3, #13
 80001ce:	733b      	strb	r3, [r7, #12]
	gpioLED.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT_SPEED_10;
 80001d0:	2301      	movs	r3, #1
 80001d2:	737b      	strb	r3, [r7, #13]
	gpioLED.GPIO_PinConfig.GPIO_Config = GPIO_OP_TYPE_PP;
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]

	GPIO_PeriClkCtrl(GPIOA,ENABLE); // Clock enable for GPIO Button
 80001d8:	2101      	movs	r1, #1
 80001da:	480f      	ldr	r0, [pc, #60]	; (8000218 <main+0x80>)
 80001dc:	f000 f85a 	bl	8000294 <GPIO_PeriClkCtrl>
	GPIO_PeriClkCtrl(GPIOC,ENABLE); // Clock enable for GPIO LED
 80001e0:	2101      	movs	r1, #1
 80001e2:	480e      	ldr	r0, [pc, #56]	; (800021c <main+0x84>)
 80001e4:	f000 f856 	bl	8000294 <GPIO_PeriClkCtrl>

	GPIO_Init(&gpioBtn); // GPIO Button Initialization
 80001e8:	463b      	mov	r3, r7
 80001ea:	4618      	mov	r0, r3
 80001ec:	f000 f900 	bl	80003f0 <GPIO_Init>
	GPIO_Init(&gpioLED); // GPIO LED Initialization
 80001f0:	f107 0308 	add.w	r3, r7, #8
 80001f4:	4618      	mov	r0, r3
 80001f6:	f000 f8fb 	bl	80003f0 <GPIO_Init>

	InterHandler(&gpioBtn, INTER_FALLING_EDGE); //Trigger Interrupt in the falling edge */
 80001fa:	463b      	mov	r3, r7
 80001fc:	2102      	movs	r1, #2
 80001fe:	4618      	mov	r0, r3
 8000200:	f000 f9b2 	bl	8000568 <InterHandler>

	// IRQ Configuration
	GPIO_IRQPriority(IRQ_NO_EXTI9_5, NVIC_PRIO_15);
 8000204:	210f      	movs	r1, #15
 8000206:	2017      	movs	r0, #23
 8000208:	f000 fb06 	bl	8000818 <GPIO_IRQPriority>
	GPIO_IRQConfig(IRQ_NO_EXTI9_5, ENABLE);
 800020c:	2101      	movs	r1, #1
 800020e:	2017      	movs	r0, #23
 8000210:	f000 fa7e 	bl	8000710 <GPIO_IRQConfig>

	while (1);
 8000214:	e7fe      	b.n	8000214 <main+0x7c>
 8000216:	bf00      	nop
 8000218:	40010800 	.word	0x40010800
 800021c:	40011000 	.word	0x40011000

08000220 <EXTI9_5_IRQHandler>:
}

void EXTI9_5_IRQHandler (void){
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	delay();
 8000224:	f7ff ffa4 	bl	8000170 <delay>
	GPIO_IRQHandling(GPIO_PIN_7);
 8000228:	2007      	movs	r0, #7
 800022a:	f000 fb1f 	bl	800086c <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOC, GPIO_PIN_13);
 800022e:	210d      	movs	r1, #13
 8000230:	4802      	ldr	r0, [pc, #8]	; (800023c <EXTI9_5_IRQHandler+0x1c>)
 8000232:	f000 fa59 	bl	80006e8 <GPIO_ToggleOutputPin>
}
 8000236:	bf00      	nop
 8000238:	bd80      	pop	{r7, pc}
 800023a:	bf00      	nop
 800023c:	40011000 	.word	0x40011000

08000240 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000240:	480d      	ldr	r0, [pc, #52]	; (8000278 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000242:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000244:	480d      	ldr	r0, [pc, #52]	; (800027c <LoopForever+0x6>)
  ldr r1, =_edata
 8000246:	490e      	ldr	r1, [pc, #56]	; (8000280 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000248:	4a0e      	ldr	r2, [pc, #56]	; (8000284 <LoopForever+0xe>)
  movs r3, #0
 800024a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800024c:	e002      	b.n	8000254 <LoopCopyDataInit>

0800024e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800024e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000252:	3304      	adds	r3, #4

08000254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000258:	d3f9      	bcc.n	800024e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800025a:	4a0b      	ldr	r2, [pc, #44]	; (8000288 <LoopForever+0x12>)
  ldr r4, =_ebss
 800025c:	4c0b      	ldr	r4, [pc, #44]	; (800028c <LoopForever+0x16>)
  movs r3, #0
 800025e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000260:	e001      	b.n	8000266 <LoopFillZerobss>

08000262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000264:	3204      	adds	r2, #4

08000266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000268:	d3fb      	bcc.n	8000262 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800026a:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 800026e:	f000 fb1d 	bl	80008ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000272:	f7ff ff91 	bl	8000198 <main>

08000276 <LoopForever>:

LoopForever:
    b LoopForever
 8000276:	e7fe      	b.n	8000276 <LoopForever>
  ldr   r0, =_estack
 8000278:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800027c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000280:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000284:	08000924 	.word	0x08000924
  ldr r2, =_sbss
 8000288:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800028c:	2000001c 	.word	0x2000001c

08000290 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000290:	e7fe      	b.n	8000290 <ADC1_2_IRQHandler>
	...

08000294 <GPIO_PeriClkCtrl>:
 * @param [in]		Enable/Disable Macros
 * @return			None
 * @note 			None
 */
void GPIO_PeriClkCtrl(GPIO_RegDef_t *pGPIOx, uint8_t EnOrDi)
{
 8000294:	b480      	push	{r7}
 8000296:	b083      	sub	sp, #12
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
 800029c:	460b      	mov	r3, r1
 800029e:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE) {
 80002a0:	78fb      	ldrb	r3, [r7, #3]
 80002a2:	2b01      	cmp	r3, #1
 80002a4:	d148      	bne.n	8000338 <GPIO_PeriClkCtrl+0xa4>
		if (pGPIOx == GPIOA) {
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	4a4a      	ldr	r2, [pc, #296]	; (80003d4 <GPIO_PeriClkCtrl+0x140>)
 80002aa:	4293      	cmp	r3, r2
 80002ac:	d106      	bne.n	80002bc <GPIO_PeriClkCtrl+0x28>
			GPIOA_PCLK_EN();
 80002ae:	4b4a      	ldr	r3, [pc, #296]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80002b0:	699b      	ldr	r3, [r3, #24]
 80002b2:	4a49      	ldr	r2, [pc, #292]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80002b4:	f043 0304 	orr.w	r3, r3, #4
 80002b8:	6193      	str	r3, [r2, #24]
			GPIOF_PCLK_DI();
		} else {
			GPIOG_PCLK_DI();
		}
	}
}
 80002ba:	e085      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		} else if (pGPIOx == GPIOB) {
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	4a47      	ldr	r2, [pc, #284]	; (80003dc <GPIO_PeriClkCtrl+0x148>)
 80002c0:	4293      	cmp	r3, r2
 80002c2:	d106      	bne.n	80002d2 <GPIO_PeriClkCtrl+0x3e>
			GPIOB_PCLK_EN();
 80002c4:	4b44      	ldr	r3, [pc, #272]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	4a43      	ldr	r2, [pc, #268]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80002ca:	f043 0308 	orr.w	r3, r3, #8
 80002ce:	6193      	str	r3, [r2, #24]
}
 80002d0:	e07a      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		} else if (pGPIOx == GPIOC) {
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	4a42      	ldr	r2, [pc, #264]	; (80003e0 <GPIO_PeriClkCtrl+0x14c>)
 80002d6:	4293      	cmp	r3, r2
 80002d8:	d106      	bne.n	80002e8 <GPIO_PeriClkCtrl+0x54>
			GPIOC_PCLK_EN();
 80002da:	4b3f      	ldr	r3, [pc, #252]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80002dc:	699b      	ldr	r3, [r3, #24]
 80002de:	4a3e      	ldr	r2, [pc, #248]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80002e0:	f043 0310 	orr.w	r3, r3, #16
 80002e4:	6193      	str	r3, [r2, #24]
}
 80002e6:	e06f      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		} else if (pGPIOx == GPIOD) {
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	4a3e      	ldr	r2, [pc, #248]	; (80003e4 <GPIO_PeriClkCtrl+0x150>)
 80002ec:	4293      	cmp	r3, r2
 80002ee:	d106      	bne.n	80002fe <GPIO_PeriClkCtrl+0x6a>
			GPIOD_PCLK_EN();
 80002f0:	4b39      	ldr	r3, [pc, #228]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80002f2:	699b      	ldr	r3, [r3, #24]
 80002f4:	4a38      	ldr	r2, [pc, #224]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80002f6:	f043 0320 	orr.w	r3, r3, #32
 80002fa:	6193      	str	r3, [r2, #24]
}
 80002fc:	e064      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		} else if (pGPIOx == GPIOE) {
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	4a39      	ldr	r2, [pc, #228]	; (80003e8 <GPIO_PeriClkCtrl+0x154>)
 8000302:	4293      	cmp	r3, r2
 8000304:	d106      	bne.n	8000314 <GPIO_PeriClkCtrl+0x80>
			GPIOE_PCLK_EN();
 8000306:	4b34      	ldr	r3, [pc, #208]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 8000308:	699b      	ldr	r3, [r3, #24]
 800030a:	4a33      	ldr	r2, [pc, #204]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 800030c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000310:	6193      	str	r3, [r2, #24]
}
 8000312:	e059      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		} else if (pGPIOx == GPIOF) {
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	4a35      	ldr	r2, [pc, #212]	; (80003ec <GPIO_PeriClkCtrl+0x158>)
 8000318:	4293      	cmp	r3, r2
 800031a:	d106      	bne.n	800032a <GPIO_PeriClkCtrl+0x96>
			GPIOF_PCLK_EN();
 800031c:	4b2e      	ldr	r3, [pc, #184]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	4a2d      	ldr	r2, [pc, #180]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 8000322:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000326:	6193      	str	r3, [r2, #24]
}
 8000328:	e04e      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
			GPIOG_PCLK_EN();
 800032a:	4b2b      	ldr	r3, [pc, #172]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 800032c:	699b      	ldr	r3, [r3, #24]
 800032e:	4a2a      	ldr	r2, [pc, #168]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 8000330:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000334:	6193      	str	r3, [r2, #24]
}
 8000336:	e047      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		if (pGPIOx == GPIOA) {
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	4a26      	ldr	r2, [pc, #152]	; (80003d4 <GPIO_PeriClkCtrl+0x140>)
 800033c:	4293      	cmp	r3, r2
 800033e:	d106      	bne.n	800034e <GPIO_PeriClkCtrl+0xba>
			GPIOA_PCLK_DI();
 8000340:	4b25      	ldr	r3, [pc, #148]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	4a24      	ldr	r2, [pc, #144]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 8000346:	f023 0304 	bic.w	r3, r3, #4
 800034a:	6193      	str	r3, [r2, #24]
}
 800034c:	e03c      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		} else if (pGPIOx == GPIOB) {
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4a22      	ldr	r2, [pc, #136]	; (80003dc <GPIO_PeriClkCtrl+0x148>)
 8000352:	4293      	cmp	r3, r2
 8000354:	d106      	bne.n	8000364 <GPIO_PeriClkCtrl+0xd0>
			GPIOB_PCLK_DI();
 8000356:	4b20      	ldr	r3, [pc, #128]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 8000358:	699b      	ldr	r3, [r3, #24]
 800035a:	4a1f      	ldr	r2, [pc, #124]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 800035c:	f023 0308 	bic.w	r3, r3, #8
 8000360:	6193      	str	r3, [r2, #24]
}
 8000362:	e031      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		} else if (pGPIOx == GPIOC) {
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	4a1e      	ldr	r2, [pc, #120]	; (80003e0 <GPIO_PeriClkCtrl+0x14c>)
 8000368:	4293      	cmp	r3, r2
 800036a:	d106      	bne.n	800037a <GPIO_PeriClkCtrl+0xe6>
			GPIOC_PCLK_DI();
 800036c:	4b1a      	ldr	r3, [pc, #104]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	4a19      	ldr	r2, [pc, #100]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 8000372:	f023 0310 	bic.w	r3, r3, #16
 8000376:	6193      	str	r3, [r2, #24]
}
 8000378:	e026      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		} else if (pGPIOx == GPIOD) {
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	4a19      	ldr	r2, [pc, #100]	; (80003e4 <GPIO_PeriClkCtrl+0x150>)
 800037e:	4293      	cmp	r3, r2
 8000380:	d106      	bne.n	8000390 <GPIO_PeriClkCtrl+0xfc>
			GPIOD_PCLK_DI();
 8000382:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 8000384:	699b      	ldr	r3, [r3, #24]
 8000386:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 8000388:	f023 0320 	bic.w	r3, r3, #32
 800038c:	6193      	str	r3, [r2, #24]
}
 800038e:	e01b      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		} else if (pGPIOx == GPIOE) {
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	4a15      	ldr	r2, [pc, #84]	; (80003e8 <GPIO_PeriClkCtrl+0x154>)
 8000394:	4293      	cmp	r3, r2
 8000396:	d106      	bne.n	80003a6 <GPIO_PeriClkCtrl+0x112>
			GPIOE_PCLK_DI();
 8000398:	4b0f      	ldr	r3, [pc, #60]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 800039a:	699b      	ldr	r3, [r3, #24]
 800039c:	4a0e      	ldr	r2, [pc, #56]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 800039e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80003a2:	6193      	str	r3, [r2, #24]
}
 80003a4:	e010      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
		} else if (pGPIOx == GPIOF) {
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	4a10      	ldr	r2, [pc, #64]	; (80003ec <GPIO_PeriClkCtrl+0x158>)
 80003aa:	4293      	cmp	r3, r2
 80003ac:	d106      	bne.n	80003bc <GPIO_PeriClkCtrl+0x128>
			GPIOF_PCLK_DI();
 80003ae:	4b0a      	ldr	r3, [pc, #40]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80003b0:	699b      	ldr	r3, [r3, #24]
 80003b2:	4a09      	ldr	r2, [pc, #36]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80003b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80003b8:	6193      	str	r3, [r2, #24]
}
 80003ba:	e005      	b.n	80003c8 <GPIO_PeriClkCtrl+0x134>
			GPIOG_PCLK_DI();
 80003bc:	4b06      	ldr	r3, [pc, #24]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	4a05      	ldr	r2, [pc, #20]	; (80003d8 <GPIO_PeriClkCtrl+0x144>)
 80003c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80003c6:	6193      	str	r3, [r2, #24]
}
 80003c8:	bf00      	nop
 80003ca:	370c      	adds	r7, #12
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bc80      	pop	{r7}
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	40010800 	.word	0x40010800
 80003d8:	40021000 	.word	0x40021000
 80003dc:	40010c00 	.word	0x40010c00
 80003e0:	40011000 	.word	0x40011000
 80003e4:	40011400 	.word	0x40011400
 80003e8:	40011800 	.word	0x40011800
 80003ec:	40011c00 	.word	0x40011c00

080003f0 <GPIO_Init>:
 * @param [in]		Base Address of the GPIO Handle
 * @return			None
 * @note 			None
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b08d      	sub	sp, #52	; 0x34
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
	// Configuration of the pin mode
	uint32_t temp_mode = 0;
 80003f8:	2300      	movs	r3, #0
 80003fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t temp_config = 0;
 80003fc:	2300      	movs	r3, #0
 80003fe:	62bb      	str	r3, [r7, #40]	; 0x28

	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber <= 7){ // Configuration of Pins 0-7
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	791b      	ldrb	r3, [r3, #4]
 8000404:	2b07      	cmp	r3, #7
 8000406:	d84b      	bhi.n	80004a0 <GPIO_Init+0xb0>

		uint8_t aux = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	791b      	ldrb	r3, [r3, #4]
 800040c:	75fb      	strb	r3, [r7, #23]
		uint8_t value_mode = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode;
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	795b      	ldrb	r3, [r3, #5]
 8000412:	75bb      	strb	r3, [r7, #22]
		uint8_t value_config = pGPIOHandle->GPIO_PinConfig.GPIO_Config;
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	799b      	ldrb	r3, [r3, #6]
 8000418:	757b      	strb	r3, [r7, #21]
		uint8_t positions_mode = 4*aux;
 800041a:	7dfb      	ldrb	r3, [r7, #23]
 800041c:	009b      	lsls	r3, r3, #2
 800041e:	753b      	strb	r3, [r7, #20]
		uint8_t positions_config = (2 + (4 * aux));
 8000420:	7dfb      	ldrb	r3, [r7, #23]
 8000422:	009b      	lsls	r3, r3, #2
 8000424:	b2db      	uxtb	r3, r3
 8000426:	3302      	adds	r3, #2
 8000428:	74fb      	strb	r3, [r7, #19]
		uint32_t clear_mode = (0x03 << positions_mode);
 800042a:	7d3b      	ldrb	r3, [r7, #20]
 800042c:	2203      	movs	r2, #3
 800042e:	fa02 f303 	lsl.w	r3, r2, r3
 8000432:	60fb      	str	r3, [r7, #12]
		uint32_t clear_config = (0x03 << positions_config);
 8000434:	7cfb      	ldrb	r3, [r7, #19]
 8000436:	2203      	movs	r2, #3
 8000438:	fa02 f303 	lsl.w	r3, r2, r3
 800043c:	60bb      	str	r3, [r7, #8]

		temp_mode = value_mode << positions_mode;
 800043e:	7dba      	ldrb	r2, [r7, #22]
 8000440:	7d3b      	ldrb	r3, [r7, #20]
 8000442:	fa02 f303 	lsl.w	r3, r2, r3
 8000446:	62fb      	str	r3, [r7, #44]	; 0x2c
		pGPIOHandle->pGPIOx->CRL &= ~(clear_mode); // Clearing
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	6819      	ldr	r1, [r3, #0]
 800044e:	68fb      	ldr	r3, [r7, #12]
 8000450:	43da      	mvns	r2, r3
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	400a      	ands	r2, r1
 8000458:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->CRL |= temp_mode; // Setting. CAREFUL: Use | to change just the position of the pin number
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	6819      	ldr	r1, [r3, #0]
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000466:	430a      	orrs	r2, r1
 8000468:	601a      	str	r2, [r3, #0]

		temp_mode = 0;
 800046a:	2300      	movs	r3, #0
 800046c:	62fb      	str	r3, [r7, #44]	; 0x2c

		temp_config = value_config << positions_config;
 800046e:	7d7a      	ldrb	r2, [r7, #21]
 8000470:	7cfb      	ldrb	r3, [r7, #19]
 8000472:	fa02 f303 	lsl.w	r3, r2, r3
 8000476:	62bb      	str	r3, [r7, #40]	; 0x28
		pGPIOHandle->pGPIOx->CRL &= ~(clear_config); //Clearing
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	6819      	ldr	r1, [r3, #0]
 800047e:	68bb      	ldr	r3, [r7, #8]
 8000480:	43da      	mvns	r2, r3
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	400a      	ands	r2, r1
 8000488:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->CRL |= temp_config; //Setting
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	6819      	ldr	r1, [r3, #0]
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000496:	430a      	orrs	r2, r1
 8000498:	601a      	str	r2, [r3, #0]

		temp_config = 0;
 800049a:	2300      	movs	r3, #0
 800049c:	62bb      	str	r3, [r7, #40]	; 0x28
 800049e:	e058      	b.n	8000552 <GPIO_Init+0x162>

	} else { // Configuration of Pins 8-15

		uint8_t aux = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber-8;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	791b      	ldrb	r3, [r3, #4]
 80004a4:	3b08      	subs	r3, #8
 80004a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		uint8_t value_mode = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode;
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	795b      	ldrb	r3, [r3, #5]
 80004ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		uint8_t value_config = pGPIOHandle->GPIO_PinConfig.GPIO_Config;
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	799b      	ldrb	r3, [r3, #6]
 80004b6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		uint8_t positions_mode = 4*aux;
 80004ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80004be:	009b      	lsls	r3, r3, #2
 80004c0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		uint8_t positions_config = (2 + (4 * aux));
 80004c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80004c8:	009b      	lsls	r3, r3, #2
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	3302      	adds	r3, #2
 80004ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		uint32_t clear_mode = ~(0x03 << positions_mode);
 80004d2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80004d6:	2203      	movs	r2, #3
 80004d8:	fa02 f303 	lsl.w	r3, r2, r3
 80004dc:	43db      	mvns	r3, r3
 80004de:	61fb      	str	r3, [r7, #28]
		uint32_t clear_config = ~(0x03 << positions_config);
 80004e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80004e4:	2203      	movs	r2, #3
 80004e6:	fa02 f303 	lsl.w	r3, r2, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	61bb      	str	r3, [r7, #24]

		temp_mode = value_mode << positions_mode;
 80004ee:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80004f2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80004f6:	fa02 f303 	lsl.w	r3, r2, r3
 80004fa:	62fb      	str	r3, [r7, #44]	; 0x2c
		pGPIOHandle->pGPIOx->CRH &= clear_mode; // Clearing
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	6859      	ldr	r1, [r3, #4]
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	69fa      	ldr	r2, [r7, #28]
 8000508:	400a      	ands	r2, r1
 800050a:	605a      	str	r2, [r3, #4]
		pGPIOHandle->pGPIOx->CRH |= temp_mode; //Setting
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	6859      	ldr	r1, [r3, #4]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000518:	430a      	orrs	r2, r1
 800051a:	605a      	str	r2, [r3, #4]

		temp_mode = 0;
 800051c:	2300      	movs	r3, #0
 800051e:	62fb      	str	r3, [r7, #44]	; 0x2c

		temp_config = value_config << positions_config;
 8000520:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8000524:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000528:	fa02 f303 	lsl.w	r3, r2, r3
 800052c:	62bb      	str	r3, [r7, #40]	; 0x28
		pGPIOHandle->pGPIOx->CRH &= clear_config; //Clearing
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	6859      	ldr	r1, [r3, #4]
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	69ba      	ldr	r2, [r7, #24]
 800053a:	400a      	ands	r2, r1
 800053c:	605a      	str	r2, [r3, #4]
		pGPIOHandle->pGPIOx->CRH |= temp_config; // Setting
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	6859      	ldr	r1, [r3, #4]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800054a:	430a      	orrs	r2, r1
 800054c:	605a      	str	r2, [r3, #4]

		temp_config = 0;
 800054e:	2300      	movs	r3, #0
 8000550:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// Configuration of the Alternate Functions
	if ((pGPIOHandle->GPIO_PinConfig.GPIO_PinMode = ALT_FUNC_OP_TYPE_PP) | (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode = ALT_FUNC_OP_TYPE_OD)){
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2202      	movs	r2, #2
 8000556:	715a      	strb	r2, [r3, #5]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	2203      	movs	r2, #3
 800055c:	715a      	strb	r2, [r3, #5]

	}
}
 800055e:	bf00      	nop
 8000560:	3734      	adds	r7, #52	; 0x34
 8000562:	46bd      	mov	sp, r7
 8000564:	bc80      	pop	{r7}
 8000566:	4770      	bx	lr

08000568 <InterHandler>:
 * @param [in]		Type of interrupt
 * @param [in]		Enable or disable
 * @return			None
 * @note 			None
 */
void InterHandler(GPIO_Handle_t *pGPIOHandle, uint8_t InterType){
 8000568:	b480      	push	{r7}
 800056a:	b085      	sub	sp, #20
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	460b      	mov	r3, r1
 8000572:	70fb      	strb	r3, [r7, #3]

	uint8_t positions = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	791b      	ldrb	r3, [r3, #4]
 8000578:	73fb      	strb	r3, [r7, #15]


	if (InterType == 1){ //Rising edge detection
 800057a:	78fb      	ldrb	r3, [r7, #3]
 800057c:	2b01      	cmp	r3, #1
 800057e:	d115      	bne.n	80005ac <InterHandler+0x44>
		EXTI->RTSR |= (1 << positions);
 8000580:	4b4f      	ldr	r3, [pc, #316]	; (80006c0 <InterHandler+0x158>)
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	7bfa      	ldrb	r2, [r7, #15]
 8000586:	2101      	movs	r1, #1
 8000588:	fa01 f202 	lsl.w	r2, r1, r2
 800058c:	4611      	mov	r1, r2
 800058e:	4a4c      	ldr	r2, [pc, #304]	; (80006c0 <InterHandler+0x158>)
 8000590:	430b      	orrs	r3, r1
 8000592:	6093      	str	r3, [r2, #8]
		EXTI->FTSR &= ~(1 << positions); // Disable falling edge
 8000594:	4b4a      	ldr	r3, [pc, #296]	; (80006c0 <InterHandler+0x158>)
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	7bfa      	ldrb	r2, [r7, #15]
 800059a:	2101      	movs	r1, #1
 800059c:	fa01 f202 	lsl.w	r2, r1, r2
 80005a0:	43d2      	mvns	r2, r2
 80005a2:	4611      	mov	r1, r2
 80005a4:	4a46      	ldr	r2, [pc, #280]	; (80006c0 <InterHandler+0x158>)
 80005a6:	400b      	ands	r3, r1
 80005a8:	60d3      	str	r3, [r2, #12]
 80005aa:	e02c      	b.n	8000606 <InterHandler+0x9e>

	} else if (InterType ==2) { //Falling edge detection
 80005ac:	78fb      	ldrb	r3, [r7, #3]
 80005ae:	2b02      	cmp	r3, #2
 80005b0:	d115      	bne.n	80005de <InterHandler+0x76>
		EXTI->FTSR |= (1 << positions);
 80005b2:	4b43      	ldr	r3, [pc, #268]	; (80006c0 <InterHandler+0x158>)
 80005b4:	68db      	ldr	r3, [r3, #12]
 80005b6:	7bfa      	ldrb	r2, [r7, #15]
 80005b8:	2101      	movs	r1, #1
 80005ba:	fa01 f202 	lsl.w	r2, r1, r2
 80005be:	4611      	mov	r1, r2
 80005c0:	4a3f      	ldr	r2, [pc, #252]	; (80006c0 <InterHandler+0x158>)
 80005c2:	430b      	orrs	r3, r1
 80005c4:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(1 << positions); // Disable rising edge
 80005c6:	4b3e      	ldr	r3, [pc, #248]	; (80006c0 <InterHandler+0x158>)
 80005c8:	689b      	ldr	r3, [r3, #8]
 80005ca:	7bfa      	ldrb	r2, [r7, #15]
 80005cc:	2101      	movs	r1, #1
 80005ce:	fa01 f202 	lsl.w	r2, r1, r2
 80005d2:	43d2      	mvns	r2, r2
 80005d4:	4611      	mov	r1, r2
 80005d6:	4a3a      	ldr	r2, [pc, #232]	; (80006c0 <InterHandler+0x158>)
 80005d8:	400b      	ands	r3, r1
 80005da:	6093      	str	r3, [r2, #8]
 80005dc:	e013      	b.n	8000606 <InterHandler+0x9e>

	} else { //Detection for both edges
		EXTI->FTSR |= (1 << positions);
 80005de:	4b38      	ldr	r3, [pc, #224]	; (80006c0 <InterHandler+0x158>)
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	7bfa      	ldrb	r2, [r7, #15]
 80005e4:	2101      	movs	r1, #1
 80005e6:	fa01 f202 	lsl.w	r2, r1, r2
 80005ea:	4611      	mov	r1, r2
 80005ec:	4a34      	ldr	r2, [pc, #208]	; (80006c0 <InterHandler+0x158>)
 80005ee:	430b      	orrs	r3, r1
 80005f0:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR |= (1 << positions);
 80005f2:	4b33      	ldr	r3, [pc, #204]	; (80006c0 <InterHandler+0x158>)
 80005f4:	689b      	ldr	r3, [r3, #8]
 80005f6:	7bfa      	ldrb	r2, [r7, #15]
 80005f8:	2101      	movs	r1, #1
 80005fa:	fa01 f202 	lsl.w	r2, r1, r2
 80005fe:	4611      	mov	r1, r2
 8000600:	4a2f      	ldr	r2, [pc, #188]	; (80006c0 <InterHandler+0x158>)
 8000602:	430b      	orrs	r3, r1
 8000604:	6093      	str	r3, [r2, #8]
	}

	// Configure the GPIO port selection in AFIO_EXTICR
	uint8_t temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4); // To define the EXTI (0-15)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	791b      	ldrb	r3, [r3, #4]
 800060a:	089b      	lsrs	r3, r3, #2
 800060c:	73bb      	strb	r3, [r7, #14]
	uint8_t temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4); // To define the position in the register
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	791b      	ldrb	r3, [r3, #4]
 8000612:	f003 0303 	and.w	r3, r3, #3
 8000616:	737b      	strb	r3, [r7, #13]
	uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a29      	ldr	r2, [pc, #164]	; (80006c4 <InterHandler+0x15c>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d02b      	beq.n	800067a <InterHandler+0x112>
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a28      	ldr	r2, [pc, #160]	; (80006c8 <InterHandler+0x160>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d024      	beq.n	8000676 <InterHandler+0x10e>
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a26      	ldr	r2, [pc, #152]	; (80006cc <InterHandler+0x164>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d01d      	beq.n	8000672 <InterHandler+0x10a>
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4a25      	ldr	r2, [pc, #148]	; (80006d0 <InterHandler+0x168>)
 800063c:	4293      	cmp	r3, r2
 800063e:	d016      	beq.n	800066e <InterHandler+0x106>
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a23      	ldr	r2, [pc, #140]	; (80006d4 <InterHandler+0x16c>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d00f      	beq.n	800066a <InterHandler+0x102>
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a22      	ldr	r2, [pc, #136]	; (80006d8 <InterHandler+0x170>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d008      	beq.n	8000666 <InterHandler+0xfe>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a20      	ldr	r2, [pc, #128]	; (80006dc <InterHandler+0x174>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d101      	bne.n	8000662 <InterHandler+0xfa>
 800065e:	2306      	movs	r3, #6
 8000660:	e00c      	b.n	800067c <InterHandler+0x114>
 8000662:	2300      	movs	r3, #0
 8000664:	e00a      	b.n	800067c <InterHandler+0x114>
 8000666:	2305      	movs	r3, #5
 8000668:	e008      	b.n	800067c <InterHandler+0x114>
 800066a:	2304      	movs	r3, #4
 800066c:	e006      	b.n	800067c <InterHandler+0x114>
 800066e:	2303      	movs	r3, #3
 8000670:	e004      	b.n	800067c <InterHandler+0x114>
 8000672:	2302      	movs	r3, #2
 8000674:	e002      	b.n	800067c <InterHandler+0x114>
 8000676:	2301      	movs	r3, #1
 8000678:	e000      	b.n	800067c <InterHandler+0x114>
 800067a:	2300      	movs	r3, #0
 800067c:	733b      	strb	r3, [r7, #12]
	uint8_t aux = temp2*4;
 800067e:	7b7b      	ldrb	r3, [r7, #13]
 8000680:	009b      	lsls	r3, r3, #2
 8000682:	72fb      	strb	r3, [r7, #11]

	AFIO_PCLK_EN(); // RCC enable for AFIO
 8000684:	4b16      	ldr	r3, [pc, #88]	; (80006e0 <InterHandler+0x178>)
 8000686:	699b      	ldr	r3, [r3, #24]
 8000688:	4a15      	ldr	r2, [pc, #84]	; (80006e0 <InterHandler+0x178>)
 800068a:	f043 0301 	orr.w	r3, r3, #1
 800068e:	6193      	str	r3, [r2, #24]
	AFIO->EXTICR[temp1] = portcode << aux;
 8000690:	7b3a      	ldrb	r2, [r7, #12]
 8000692:	7afb      	ldrb	r3, [r7, #11]
 8000694:	fa02 f103 	lsl.w	r1, r2, r3
 8000698:	4a12      	ldr	r2, [pc, #72]	; (80006e4 <InterHandler+0x17c>)
 800069a:	7bbb      	ldrb	r3, [r7, #14]
 800069c:	3302      	adds	r3, #2
 800069e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	// Enable the EXTI Interrupt delivery using IMR
	EXTI->IMR |= (1 << positions);
 80006a2:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <InterHandler+0x158>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	7bfa      	ldrb	r2, [r7, #15]
 80006a8:	2101      	movs	r1, #1
 80006aa:	fa01 f202 	lsl.w	r2, r1, r2
 80006ae:	4611      	mov	r1, r2
 80006b0:	4a03      	ldr	r2, [pc, #12]	; (80006c0 <InterHandler+0x158>)
 80006b2:	430b      	orrs	r3, r1
 80006b4:	6013      	str	r3, [r2, #0]
}
 80006b6:	bf00      	nop
 80006b8:	3714      	adds	r7, #20
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bc80      	pop	{r7}
 80006be:	4770      	bx	lr
 80006c0:	40010400 	.word	0x40010400
 80006c4:	40010800 	.word	0x40010800
 80006c8:	40010c00 	.word	0x40010c00
 80006cc:	40011000 	.word	0x40011000
 80006d0:	40011400 	.word	0x40011400
 80006d4:	40011800 	.word	0x40011800
 80006d8:	40011c00 	.word	0x40011c00
 80006dc:	40012000 	.word	0x40012000
 80006e0:	40021000 	.word	0x40021000
 80006e4:	40010000 	.word	0x40010000

080006e8 <GPIO_ToggleOutputPin>:
 * @param [in]		Pin number
 * @return			None
 * @note 			None
 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	460b      	mov	r3, r1
 80006f2:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR = pGPIOx->ODR ^ (1 << PinNumber); // Same as: pGPIOx->ODR ^= (1 << PinNumber) ^ => XOR
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	78fa      	ldrb	r2, [r7, #3]
 80006fa:	2101      	movs	r1, #1
 80006fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000700:	405a      	eors	r2, r3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	60da      	str	r2, [r3, #12]
}
 8000706:	bf00      	nop
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr

08000710 <GPIO_IRQConfig>:
 * @param [in]		Enable or disable
 * @return			None
 * @note 			None
 */
void GPIO_IRQConfig(uint8_t IRQNumber, uint8_t EnOrDi)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	460a      	mov	r2, r1
 800071a:	71fb      	strb	r3, [r7, #7]
 800071c:	4613      	mov	r3, r2
 800071e:	71bb      	strb	r3, [r7, #6]
	if (EnOrDi == ENABLE){
 8000720:	79bb      	ldrb	r3, [r7, #6]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d133      	bne.n	800078e <GPIO_IRQConfig+0x7e>
		if (IRQNumber <= 31){ // IRQ Number 0-31
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	2b1f      	cmp	r3, #31
 800072a:	d80a      	bhi.n	8000742 <GPIO_IRQConfig+0x32>
			*NVIC_ISER0 |= (1<< IRQNumber); // Set ISER0
 800072c:	4b34      	ldr	r3, [pc, #208]	; (8000800 <GPIO_IRQConfig+0xf0>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	79fa      	ldrb	r2, [r7, #7]
 8000732:	2101      	movs	r1, #1
 8000734:	fa01 f202 	lsl.w	r2, r1, r2
 8000738:	4611      	mov	r1, r2
 800073a:	4a31      	ldr	r2, [pc, #196]	; (8000800 <GPIO_IRQConfig+0xf0>)
 800073c:	430b      	orrs	r3, r1
 800073e:	6013      	str	r3, [r2, #0]
			*NVIC_ICER1 |= (1<< (IRQNumber%32)); // Set ICER1
		} else if (IRQNumber >= 64 && IRQNumber < 96){ // IRQ Number 64-95
			*NVIC_ICER2 |= (1<< (IRQNumber%64)); // Set ICER2
		}
	}
}
 8000740:	e059      	b.n	80007f6 <GPIO_IRQConfig+0xe6>
		} else if (IRQNumber > 31 && IRQNumber < 64){ // IRQ Number 32-63
 8000742:	79fb      	ldrb	r3, [r7, #7]
 8000744:	2b1f      	cmp	r3, #31
 8000746:	d90f      	bls.n	8000768 <GPIO_IRQConfig+0x58>
 8000748:	79fb      	ldrb	r3, [r7, #7]
 800074a:	2b3f      	cmp	r3, #63	; 0x3f
 800074c:	d80c      	bhi.n	8000768 <GPIO_IRQConfig+0x58>
			*NVIC_ISER1 |= (1<< (IRQNumber%32)); // Set ISER1
 800074e:	4b2d      	ldr	r3, [pc, #180]	; (8000804 <GPIO_IRQConfig+0xf4>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	79fa      	ldrb	r2, [r7, #7]
 8000754:	f002 021f 	and.w	r2, r2, #31
 8000758:	2101      	movs	r1, #1
 800075a:	fa01 f202 	lsl.w	r2, r1, r2
 800075e:	4611      	mov	r1, r2
 8000760:	4a28      	ldr	r2, [pc, #160]	; (8000804 <GPIO_IRQConfig+0xf4>)
 8000762:	430b      	orrs	r3, r1
 8000764:	6013      	str	r3, [r2, #0]
 8000766:	e046      	b.n	80007f6 <GPIO_IRQConfig+0xe6>
		} else if (IRQNumber >= 64 && IRQNumber < 96){ // IRQ Number 64-95
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	2b3f      	cmp	r3, #63	; 0x3f
 800076c:	d943      	bls.n	80007f6 <GPIO_IRQConfig+0xe6>
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	2b5f      	cmp	r3, #95	; 0x5f
 8000772:	d840      	bhi.n	80007f6 <GPIO_IRQConfig+0xe6>
			*NVIC_ISER2 |= (1<< (IRQNumber%64)); // Set ISER2
 8000774:	4b24      	ldr	r3, [pc, #144]	; (8000808 <GPIO_IRQConfig+0xf8>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	79fa      	ldrb	r2, [r7, #7]
 800077a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800077e:	2101      	movs	r1, #1
 8000780:	fa01 f202 	lsl.w	r2, r1, r2
 8000784:	4611      	mov	r1, r2
 8000786:	4a20      	ldr	r2, [pc, #128]	; (8000808 <GPIO_IRQConfig+0xf8>)
 8000788:	430b      	orrs	r3, r1
 800078a:	6013      	str	r3, [r2, #0]
}
 800078c:	e033      	b.n	80007f6 <GPIO_IRQConfig+0xe6>
		if (IRQNumber <= 31){ // IRQ Number 0-31
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	2b1f      	cmp	r3, #31
 8000792:	d80a      	bhi.n	80007aa <GPIO_IRQConfig+0x9a>
			*NVIC_ICER0 |= (1<< IRQNumber); // Set ICER0
 8000794:	4b1d      	ldr	r3, [pc, #116]	; (800080c <GPIO_IRQConfig+0xfc>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	79fa      	ldrb	r2, [r7, #7]
 800079a:	2101      	movs	r1, #1
 800079c:	fa01 f202 	lsl.w	r2, r1, r2
 80007a0:	4611      	mov	r1, r2
 80007a2:	4a1a      	ldr	r2, [pc, #104]	; (800080c <GPIO_IRQConfig+0xfc>)
 80007a4:	430b      	orrs	r3, r1
 80007a6:	6013      	str	r3, [r2, #0]
}
 80007a8:	e025      	b.n	80007f6 <GPIO_IRQConfig+0xe6>
		} else if (IRQNumber > 31 && IRQNumber < 64){ // IRQ Number 32-63
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	2b1f      	cmp	r3, #31
 80007ae:	d90f      	bls.n	80007d0 <GPIO_IRQConfig+0xc0>
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	2b3f      	cmp	r3, #63	; 0x3f
 80007b4:	d80c      	bhi.n	80007d0 <GPIO_IRQConfig+0xc0>
			*NVIC_ICER1 |= (1<< (IRQNumber%32)); // Set ICER1
 80007b6:	4b16      	ldr	r3, [pc, #88]	; (8000810 <GPIO_IRQConfig+0x100>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	79fa      	ldrb	r2, [r7, #7]
 80007bc:	f002 021f 	and.w	r2, r2, #31
 80007c0:	2101      	movs	r1, #1
 80007c2:	fa01 f202 	lsl.w	r2, r1, r2
 80007c6:	4611      	mov	r1, r2
 80007c8:	4a11      	ldr	r2, [pc, #68]	; (8000810 <GPIO_IRQConfig+0x100>)
 80007ca:	430b      	orrs	r3, r1
 80007cc:	6013      	str	r3, [r2, #0]
 80007ce:	e012      	b.n	80007f6 <GPIO_IRQConfig+0xe6>
		} else if (IRQNumber >= 64 && IRQNumber < 96){ // IRQ Number 64-95
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	2b3f      	cmp	r3, #63	; 0x3f
 80007d4:	d90f      	bls.n	80007f6 <GPIO_IRQConfig+0xe6>
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	2b5f      	cmp	r3, #95	; 0x5f
 80007da:	d80c      	bhi.n	80007f6 <GPIO_IRQConfig+0xe6>
			*NVIC_ICER2 |= (1<< (IRQNumber%64)); // Set ICER2
 80007dc:	4b0d      	ldr	r3, [pc, #52]	; (8000814 <GPIO_IRQConfig+0x104>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	79fa      	ldrb	r2, [r7, #7]
 80007e2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80007e6:	2101      	movs	r1, #1
 80007e8:	fa01 f202 	lsl.w	r2, r1, r2
 80007ec:	4611      	mov	r1, r2
 80007ee:	4a09      	ldr	r2, [pc, #36]	; (8000814 <GPIO_IRQConfig+0x104>)
 80007f0:	430b      	orrs	r3, r1
 80007f2:	6013      	str	r3, [r2, #0]
}
 80007f4:	e7ff      	b.n	80007f6 <GPIO_IRQConfig+0xe6>
 80007f6:	bf00      	nop
 80007f8:	370c      	adds	r7, #12
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr
 8000800:	e000e100 	.word	0xe000e100
 8000804:	e000e104 	.word	0xe000e104
 8000808:	e000e108 	.word	0xe000e108
 800080c:	e000e180 	.word	0xe000e180
 8000810:	e000e184 	.word	0xe000e184
 8000814:	e000e188 	.word	0xe000e188

08000818 <GPIO_IRQPriority>:
 * @param [in]		IRQ Number
 * @param [in]		IRQ Priority
 * @return			None
 * @note 			None
 */
void GPIO_IRQPriority (uint8_t IRQNumber,uint32_t IRQPriority){
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	6039      	str	r1, [r7, #0]
 8000822:	71fb      	strb	r3, [r7, #7]

	uint8_t iprx =  IRQNumber/4; // Define which IPR Register you have to use (0-59)
 8000824:	79fb      	ldrb	r3, [r7, #7]
 8000826:	089b      	lsrs	r3, r3, #2
 8000828:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section =  IRQNumber%4; // Define the section on the IPR (0-4) * 8 bc each section is 8 bits
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	f003 0303 	and.w	r3, r3, #3
 8000830:	73bb      	strb	r3, [r7, #14]
	uint8_t aux =  ((8* iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED)); // This is the arrangement done bc the 4 first bits of each section are not implemented.
 8000832:	7bbb      	ldrb	r3, [r7, #14]
 8000834:	00db      	lsls	r3, r3, #3
 8000836:	b2db      	uxtb	r3, r3
 8000838:	3304      	adds	r3, #4
 800083a:	737b      	strb	r3, [r7, #13]

	*(NVIC_PRIO_BASEADDR + (iprx)) |= (IRQPriority <<aux);
 800083c:	7bfb      	ldrb	r3, [r7, #15]
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000844:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000848:	6819      	ldr	r1, [r3, #0]
 800084a:	7b7b      	ldrb	r3, [r7, #13]
 800084c:	683a      	ldr	r2, [r7, #0]
 800084e:	409a      	lsls	r2, r3
 8000850:	7bfb      	ldrb	r3, [r7, #15]
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000858:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800085c:	430a      	orrs	r2, r1
 800085e:	601a      	str	r2, [r3, #0]
}
 8000860:	bf00      	nop
 8000862:	3714      	adds	r7, #20
 8000864:	46bd      	mov	sp, r7
 8000866:	bc80      	pop	{r7}
 8000868:	4770      	bx	lr
	...

0800086c <GPIO_IRQHandling>:
 * @param [in]		Pin Number
 * @return			None
 * @note 			None
 */
void GPIO_IRQHandling(uint8_t PinNumber)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	71fb      	strb	r3, [r7, #7]
	// Clear the EXTI Pending Register Corresponding to the Pin Number
	if (EXTI->PR & (1 << PinNumber)){
 8000876:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <GPIO_IRQHandling+0x3c>)
 8000878:	695b      	ldr	r3, [r3, #20]
 800087a:	79fa      	ldrb	r2, [r7, #7]
 800087c:	2101      	movs	r1, #1
 800087e:	fa01 f202 	lsl.w	r2, r1, r2
 8000882:	4013      	ands	r3, r2
 8000884:	2b00      	cmp	r3, #0
 8000886:	d009      	beq.n	800089c <GPIO_IRQHandling+0x30>
		EXTI->PR |= (1 << PinNumber);
 8000888:	4b07      	ldr	r3, [pc, #28]	; (80008a8 <GPIO_IRQHandling+0x3c>)
 800088a:	695b      	ldr	r3, [r3, #20]
 800088c:	79fa      	ldrb	r2, [r7, #7]
 800088e:	2101      	movs	r1, #1
 8000890:	fa01 f202 	lsl.w	r2, r1, r2
 8000894:	4611      	mov	r1, r2
 8000896:	4a04      	ldr	r2, [pc, #16]	; (80008a8 <GPIO_IRQHandling+0x3c>)
 8000898:	430b      	orrs	r3, r1
 800089a:	6153      	str	r3, [r2, #20]
	}
}
 800089c:	bf00      	nop
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bc80      	pop	{r7}
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	40010400 	.word	0x40010400

080008ac <__libc_init_array>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	2500      	movs	r5, #0
 80008b0:	4e0c      	ldr	r6, [pc, #48]	; (80008e4 <__libc_init_array+0x38>)
 80008b2:	4c0d      	ldr	r4, [pc, #52]	; (80008e8 <__libc_init_array+0x3c>)
 80008b4:	1ba4      	subs	r4, r4, r6
 80008b6:	10a4      	asrs	r4, r4, #2
 80008b8:	42a5      	cmp	r5, r4
 80008ba:	d109      	bne.n	80008d0 <__libc_init_array+0x24>
 80008bc:	f000 f822 	bl	8000904 <_init>
 80008c0:	2500      	movs	r5, #0
 80008c2:	4e0a      	ldr	r6, [pc, #40]	; (80008ec <__libc_init_array+0x40>)
 80008c4:	4c0a      	ldr	r4, [pc, #40]	; (80008f0 <__libc_init_array+0x44>)
 80008c6:	1ba4      	subs	r4, r4, r6
 80008c8:	10a4      	asrs	r4, r4, #2
 80008ca:	42a5      	cmp	r5, r4
 80008cc:	d105      	bne.n	80008da <__libc_init_array+0x2e>
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80008d4:	4798      	blx	r3
 80008d6:	3501      	adds	r5, #1
 80008d8:	e7ee      	b.n	80008b8 <__libc_init_array+0xc>
 80008da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80008de:	4798      	blx	r3
 80008e0:	3501      	adds	r5, #1
 80008e2:	e7f2      	b.n	80008ca <__libc_init_array+0x1e>
 80008e4:	0800091c 	.word	0x0800091c
 80008e8:	0800091c 	.word	0x0800091c
 80008ec:	0800091c 	.word	0x0800091c
 80008f0:	08000920 	.word	0x08000920

080008f4 <memset>:
 80008f4:	4603      	mov	r3, r0
 80008f6:	4402      	add	r2, r0
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d100      	bne.n	80008fe <memset+0xa>
 80008fc:	4770      	bx	lr
 80008fe:	f803 1b01 	strb.w	r1, [r3], #1
 8000902:	e7f9      	b.n	80008f8 <memset+0x4>

08000904 <_init>:
 8000904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000906:	bf00      	nop
 8000908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800090a:	bc08      	pop	{r3}
 800090c:	469e      	mov	lr, r3
 800090e:	4770      	bx	lr

08000910 <_fini>:
 8000910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000912:	bf00      	nop
 8000914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000916:	bc08      	pop	{r3}
 8000918:	469e      	mov	lr, r3
 800091a:	4770      	bx	lr
