<profile>

<section name = "Vivado HLS Report for 'pynq_dsp_hls'" level="0">
<item name = "Date">Sun Mar 15 01:51:28 2020
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">pynq_dsp_hls</item>
<item name = "Solution">pynq_dsp_hls</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 7.503, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">11, 288, 11, 288, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_effect_delay_fu_1218">effect_delay, 10, 50, 10, 50, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">16, 224, 4 ~ 56, -, -, 4, no</column>
<column name="- Loop 2">6, 6, 2, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1890, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, 40, 8598, 13934, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1768, -</column>
<column name="Register">-, -, 3661, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 18, 11, 33, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_effect_delay_fu_1218">effect_delay, 0, 24, 3466, 5706, 0</column>
<column name="pynq_dsp_hls_AXILiteS_s_axi_U">pynq_dsp_hls_AXILiteS_s_axi, 2, 0, 458, 686, 0</column>
<column name="pynq_dsp_hls_extMemPtr_V_m_axi_U">pynq_dsp_hls_extMemPtr_V_m_axi, 2, 0, 512, 580, 0</column>
<column name="pynq_dsp_hls_faddfYi_U21">pynq_dsp_hls_faddfYi, 0, 2, 306, 418, 0</column>
<column name="pynq_dsp_hls_faddfYi_U22">pynq_dsp_hls_faddfYi, 0, 2, 306, 418, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U31">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U32">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U33">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U34">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fdivg8j_U27">pynq_dsp_hls_fdivg8j, 0, 0, 761, 994, 0</column>
<column name="pynq_dsp_hls_fdivg8j_U28">pynq_dsp_hls_fdivg8j, 0, 0, 761, 994, 0</column>
<column name="pynq_dsp_hls_fmulcud_U23">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_fmulcud_U24">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_fmulcud_U25">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_fmulcud_U26">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_mux_ibs_U35">pynq_dsp_hls_mux_ibs, 0, 0, 0, 21, 0</column>
<column name="pynq_dsp_hls_mux_ibs_U36">pynq_dsp_hls_mux_ibs, 0, 0, 0, 21, 0</column>
<column name="pynq_dsp_hls_mux_ibs_U37">pynq_dsp_hls_mux_ibs, 0, 0, 0, 21, 0</column>
<column name="pynq_dsp_hls_mux_ibs_U38">pynq_dsp_hls_mux_ibs, 0, 0, 0, 21, 0</column>
<column name="pynq_dsp_hls_mux_ibs_U39">pynq_dsp_hls_mux_ibs, 0, 0, 0, 21, 0</column>
<column name="pynq_dsp_hls_mux_ibs_U40">pynq_dsp_hls_mux_ibs, 0, 0, 0, 21, 0</column>
<column name="pynq_dsp_hls_mux_ibs_U41">pynq_dsp_hls_mux_ibs, 0, 0, 0, 21, 0</column>
<column name="pynq_dsp_hls_mux_ibs_U42">pynq_dsp_hls_mux_ibs, 0, 0, 0, 21, 0</column>
<column name="pynq_dsp_hls_mux_ibs_U43">pynq_dsp_hls_mux_ibs, 0, 0, 0, 21, 0</column>
<column name="pynq_dsp_hls_mux_ibs_U44">pynq_dsp_hls_mux_ibs, 0, 0, 0, 21, 0</column>
<column name="pynq_dsp_hls_physMemPtr_V_m_axi_U">pynq_dsp_hls_physMemPtr_V_m_axi, 2, 0, 512, 580, 0</column>
<column name="pynq_dsp_hls_sitohbi_U29">pynq_dsp_hls_sitohbi, 0, 0, 340, 554, 0</column>
<column name="pynq_dsp_hls_sitohbi_U30">pynq_dsp_hls_sitohbi, 0, 0, 340, 554, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln207_fu_1494_p2">+, 0, 0, 39, 1, 32</column>
<column name="ret_V_1_fu_2937_p2">+, 0, 0, 38, 2, 31</column>
<column name="ret_V_fu_1412_p2">+, 0, 0, 38, 31, 3</column>
<column name="stageIndex_V_1_fu_3063_p2">+, 0, 0, 10, 2, 1</column>
<column name="stageIndex_V_fu_1539_p2">+, 0, 0, 12, 3, 1</column>
<column name="sh_amt_1_fu_2660_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_2_fu_2765_p2">-, 0, 0, 15, 8, 9</column>
<column name="sh_amt_3_fu_2872_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_fu_2628_p2">-, 0, 0, 15, 8, 9</column>
<column name="sub_ln461_1_fu_3038_p2">-, 0, 0, 31, 1, 24</column>
<column name="sub_ln461_fu_2942_p2">-, 0, 0, 31, 1, 24</column>
<column name="and_ln11_fu_2487_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln12_fu_2511_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln198_fu_1457_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln24_1_fu_2151_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln24_fu_2147_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_1_fu_2459_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_2_fu_2471_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_3_fu_2475_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_fu_2455_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_1_fu_3016_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_fu_2840_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_1_fu_2899_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_2687_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_1_fu_2822_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_2_fu_2905_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_3_fu_2998_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_fu_2693_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln28_1_fu_2207_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln28_fu_2184_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_1_fu_2931_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_fu_2719_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln31_1_fu_2161_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln31_fu_2157_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln35_1_fu_2250_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln35_fu_2227_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op196_readreq_state11">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_1334_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln207_fu_1488_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_ln24_1_fu_2107_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln24_3_fu_2018_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln24_fu_2101_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln257_1_fu_2415_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_3_fu_2326_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_4_fu_2437_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln257_5_fu_2443_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_fu_2409_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln258_1_fu_3092_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln258_fu_3078_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln278_1_fu_2759_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln278_fu_2622_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln282_1_fu_2771_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln282_fu_2634_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln284_1_fu_2862_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln284_fu_2650_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln285_1_fu_2867_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln285_fu_2655_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_1_fu_2877_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_fu_2665_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln31_1_fu_2135_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln31_fu_2129_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln761_fu_1428_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln887_1_fu_3057_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln887_fu_1533_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="lshr_ln286_1_fu_2883_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="lshr_ln286_fu_2671_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="ap_block_state130">or, 0, 0, 2, 1, 1</column>
<column name="or_ln110_fu_1586_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln111_fu_1600_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln112_fu_1614_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln113_fu_1628_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln114_fu_1642_p2">or, 0, 0, 7, 7, 3</column>
<column name="or_ln117_fu_1656_p2">or, 0, 0, 7, 7, 4</column>
<column name="or_ln118_fu_1670_p2">or, 0, 0, 7, 7, 4</column>
<column name="or_ln119_fu_1684_p2">or, 0, 0, 7, 7, 4</column>
<column name="or_ln120_fu_1698_p2">or, 0, 0, 7, 7, 4</column>
<column name="or_ln121_fu_1712_p2">or, 0, 0, 7, 7, 4</column>
<column name="or_ln122_fu_1726_p2">or, 0, 0, 7, 7, 4</column>
<column name="or_ln123_fu_1740_p2">or, 0, 0, 7, 7, 4</column>
<column name="or_ln124_fu_1754_p2">or, 0, 0, 7, 7, 4</column>
<column name="or_ln18_fu_1572_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln193_fu_1441_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln198_fu_1468_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln24_1_fu_2024_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln24_fu_2113_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_1_fu_2332_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_2_fu_2449_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_fu_2421_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_1_fu_2889_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_fu_2677_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_1_fu_2919_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_fu_2707_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln31_fu_2141_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4_fu_1558_p2">or, 0, 0, 7, 7, 1</column>
<column name="dst_l_1_fu_2221_p3">select, 0, 0, 32, 1, 32</column>
<column name="dst_l_fu_2504_p3">select, 0, 0, 32, 1, 32</column>
<column name="dst_r_1_fu_2264_p3">select, 0, 0, 32, 1, 32</column>
<column name="dst_r_fu_2528_p3">select, 0, 0, 32, 1, 32</column>
<column name="monitorDstL_1_fu_2465_p3">select, 0, 0, 32, 1, 32</column>
<column name="monitorDstR_1_fu_2481_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln207_fu_1500_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln258_1_fu_3098_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln258_fu_3084_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln278_1_fu_2986_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln278_fu_2810_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln282_1_fu_3021_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln282_fu_2845_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_1_fu_2827_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_2_fu_2911_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_3_fu_3003_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_fu_2699_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln288_1_fu_2963_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln288_fu_2787_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln28_fu_2213_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln295_1_fu_2980_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln295_fu_2804_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln303_1_fu_3043_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln303_fu_2947_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln35_fu_2256_p3">select, 0, 0, 32, 1, 32</column>
<column name="shl_ln297_1_fu_2975_p2">shl, 0, 0, 69, 24, 24</column>
<column name="shl_ln297_fu_2799_p2">shl, 0, 0, 69, 24, 24</column>
<column name="xor_ln11_fu_2494_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln12_fu_2518_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln193_fu_1446_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln198_1_fu_1462_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln198_fu_1451_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln24_fu_2202_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln278_1_fu_3011_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_fu_2835_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_1_fu_2893_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_fu_2681_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_1_fu_2925_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_fu_2713_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_1_fu_2993_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_fu_2817_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln28_fu_2192_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln31_fu_2245_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln35_fu_2235_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">589, 131, 1, 131</column>
<column name="ap_phi_mux_dstDatas_l_0_0_be_phi_fu_762_p40">9, 2, 32, 64</column>
<column name="ap_phi_mux_dstDatas_l_0_4_phi_fu_592_p8">15, 3, 32, 96</column>
<column name="ap_phi_mux_dstDatas_l_1_0_be_phi_fu_711_p40">9, 2, 32, 64</column>
<column name="ap_phi_mux_dstDatas_l_1_4_phi_fu_576_p8">15, 3, 32, 96</column>
<column name="ap_phi_mux_dstDatas_l_2_0_be_phi_fu_660_p40">9, 2, 32, 64</column>
<column name="ap_phi_mux_dstDatas_l_2_4_phi_fu_560_p8">15, 3, 32, 96</column>
<column name="ap_phi_mux_dstDatas_l_3_0_be_phi_fu_609_p40">9, 2, 32, 64</column>
<column name="ap_phi_mux_dstDatas_l_3_4_phi_fu_544_p8">15, 3, 32, 96</column>
<column name="configReg_address0">89, 18, 6, 108</column>
<column name="configReg_ce0">15, 3, 1, 3</column>
<column name="configReg_d0">44, 9, 32, 288</column>
<column name="configReg_we0">15, 3, 1, 3</column>
<column name="dstDatas_3_r_1_fu_232">27, 5, 32, 160</column>
<column name="dstDatas_3_r_2_fu_236">27, 5, 32, 160</column>
<column name="dstDatas_3_r_3_fu_240">27, 5, 32, 160</column>
<column name="dstDatas_3_r_fu_228">27, 5, 32, 160</column>
<column name="dstDatas_l_0_0_be_reg_758">27, 5, 32, 160</column>
<column name="dstDatas_l_0_1_reg_1040">9, 2, 32, 64</column>
<column name="dstDatas_l_0_2_reg_956">9, 2, 32, 64</column>
<column name="dstDatas_l_0_3_reg_872">9, 2, 32, 64</column>
<column name="dstDatas_l_0_5_reg_1124">9, 2, 32, 64</column>
<column name="dstDatas_l_1_0_be_reg_707">27, 5, 32, 160</column>
<column name="dstDatas_l_1_1_reg_1019">9, 2, 32, 64</column>
<column name="dstDatas_l_1_2_reg_935">9, 2, 32, 64</column>
<column name="dstDatas_l_1_3_reg_851">9, 2, 32, 64</column>
<column name="dstDatas_l_1_5_reg_1103">9, 2, 32, 64</column>
<column name="dstDatas_l_2_0_be_reg_656">27, 5, 32, 160</column>
<column name="dstDatas_l_2_1_reg_998">9, 2, 32, 64</column>
<column name="dstDatas_l_2_2_reg_914">9, 2, 32, 64</column>
<column name="dstDatas_l_2_3_reg_830">9, 2, 32, 64</column>
<column name="dstDatas_l_2_5_reg_1082">9, 2, 32, 64</column>
<column name="dstDatas_l_3_0_be_reg_605">27, 5, 32, 160</column>
<column name="dstDatas_l_3_1_reg_977">9, 2, 32, 64</column>
<column name="dstDatas_l_3_2_reg_893">9, 2, 32, 64</column>
<column name="dstDatas_l_3_3_reg_809">9, 2, 32, 64</column>
<column name="dstDatas_l_3_5_reg_1061">9, 2, 32, 64</column>
<column name="extMemPtr_V_ARVALID">9, 2, 1, 2</column>
<column name="extMemPtr_V_AWVALID">9, 2, 1, 2</column>
<column name="extMemPtr_V_BREADY">9, 2, 1, 2</column>
<column name="extMemPtr_V_RREADY">9, 2, 1, 2</column>
<column name="extMemPtr_V_WVALID">9, 2, 1, 2</column>
<column name="grp_fu_1230_opcode">15, 3, 2, 6</column>
<column name="grp_fu_1230_p0">38, 7, 32, 224</column>
<column name="grp_fu_1230_p1">41, 8, 32, 256</column>
<column name="grp_fu_1234_opcode">15, 3, 2, 6</column>
<column name="grp_fu_1234_p0">15, 3, 32, 96</column>
<column name="grp_fu_1234_p1">15, 3, 32, 96</column>
<column name="grp_fu_1238_p0">44, 9, 32, 288</column>
<column name="grp_fu_1238_p1">41, 8, 32, 256</column>
<column name="grp_fu_1244_p0">27, 5, 32, 160</column>
<column name="grp_fu_1244_p1">27, 5, 32, 160</column>
<column name="grp_fu_1272_p0">21, 4, 32, 128</column>
<column name="grp_fu_1272_p1">21, 4, 32, 128</column>
<column name="grp_fu_1276_p0">21, 4, 32, 128</column>
<column name="grp_fu_1276_p1">21, 4, 32, 128</column>
<column name="phi_ln257_reg_1157">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARADDR">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARLEN">15, 3, 32, 96</column>
<column name="physMemPtr_V_WDATA">15, 3, 32, 96</column>
<column name="physMemPtr_V_blk_n_AR">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_AW">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_B">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_R">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_W">9, 2, 1, 2</column>
<column name="readyLch_flag_1_reg_1203">15, 3, 1, 3</column>
<column name="readyRch_flag_1_reg_1171">15, 3, 1, 3</column>
<column name="t_V_1_reg_1145">9, 2, 2, 4</column>
<column name="t_V_reg_529">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="absL_1_reg_3717">31, 0, 32, 1</column>
<column name="absL_reg_3609">31, 0, 32, 1</column>
<column name="absR_1_reg_3723">31, 0, 32, 1</column>
<column name="absR_reg_3615">31, 0, 32, 1</column>
<column name="and_ln24_1_reg_3633">1, 0, 1, 0</column>
<column name="and_ln284_1_reg_3909">1, 0, 1, 0</column>
<column name="and_ln284_reg_3836">1, 0, 1, 0</column>
<column name="and_ln295_1_reg_3919">1, 0, 1, 0</column>
<column name="and_ln295_reg_3846">1, 0, 1, 0</column>
<column name="and_ln31_1_reg_3639">1, 0, 1, 0</column>
<column name="ap_CS_fsm">130, 0, 130, 0</column>
<column name="b0_reg_3438">32, 0, 32, 0</column>
<column name="b1_reg_3443">32, 0, 32, 0</column>
<column name="b2_reg_3463">32, 0, 32, 0</column>
<column name="basePhysAddr_V_0_data_reg">32, 0, 32, 0</column>
<column name="basePhysAddr_V_0_vld_reg">0, 0, 1, 1</column>
<column name="bz0L_reg_3420">32, 0, 32, 0</column>
<column name="bz0R_reg_3432">32, 0, 32, 0</column>
<column name="configReg_addr_10_reg_3377">2, 0, 6, 4</column>
<column name="configReg_addr_11_reg_3382">2, 0, 6, 4</column>
<column name="configReg_addr_12_reg_3387">2, 0, 6, 4</column>
<column name="configReg_addr_13_reg_3392">2, 0, 6, 4</column>
<column name="configReg_addr_15_reg_3327">2, 0, 6, 4</column>
<column name="configReg_addr_1_reg_3332">2, 0, 6, 4</column>
<column name="configReg_addr_2_reg_3337">2, 0, 6, 4</column>
<column name="configReg_addr_4_reg_3347">2, 0, 6, 4</column>
<column name="configReg_addr_5_reg_3352">2, 0, 6, 4</column>
<column name="configReg_addr_6_reg_3357">2, 0, 6, 4</column>
<column name="configReg_addr_7_reg_3362">2, 0, 6, 4</column>
<column name="configReg_addr_8_reg_3367">2, 0, 6, 4</column>
<column name="configReg_addr_9_reg_3372">2, 0, 6, 4</column>
<column name="configReg_load_10_reg_3478">32, 0, 32, 0</column>
<column name="configReg_load_11_reg_3488">32, 0, 32, 0</column>
<column name="configReg_load_12_reg_3493">32, 0, 32, 0</column>
<column name="configReg_load_13_reg_3426">32, 0, 32, 0</column>
<column name="configReg_load_5_reg_3483">32, 0, 32, 0</column>
<column name="configSizePerStage_1_data_reg">1, 0, 32, 31</column>
<column name="configSizePerStage_1_state">0, 0, 2, 2</column>
<column name="configSizePerStage_1_vld_reg">1, 0, 1, 0</column>
<column name="counter_0_data_reg">32, 0, 32, 0</column>
<column name="counter_0_vld_reg">0, 0, 1, 1</column>
<column name="counter_1_data_reg">32, 0, 32, 0</column>
<column name="counter_1_state">0, 0, 2, 2</column>
<column name="counter_1_vld_reg">1, 0, 1, 0</column>
<column name="dstDatas_0_r_reg_3562">32, 0, 32, 0</column>
<column name="dstDatas_3_r_1_fu_232">32, 0, 32, 0</column>
<column name="dstDatas_3_r_2_fu_236">32, 0, 32, 0</column>
<column name="dstDatas_3_r_3_fu_240">32, 0, 32, 0</column>
<column name="dstDatas_3_r_fu_228">32, 0, 32, 0</column>
<column name="dstDatas_l_0_0_be_reg_758">32, 0, 32, 0</column>
<column name="dstDatas_l_0_0_reg_517">32, 0, 32, 0</column>
<column name="dstDatas_l_0_1_reg_1040">32, 0, 32, 0</column>
<column name="dstDatas_l_0_2_reg_956">32, 0, 32, 0</column>
<column name="dstDatas_l_0_3_reg_872">32, 0, 32, 0</column>
<column name="dstDatas_l_0_5_reg_1124">32, 0, 32, 0</column>
<column name="dstDatas_l_1_0_be_reg_707">32, 0, 32, 0</column>
<column name="dstDatas_l_1_0_reg_505">32, 0, 32, 0</column>
<column name="dstDatas_l_1_1_reg_1019">32, 0, 32, 0</column>
<column name="dstDatas_l_1_2_reg_935">32, 0, 32, 0</column>
<column name="dstDatas_l_1_3_reg_851">32, 0, 32, 0</column>
<column name="dstDatas_l_1_5_reg_1103">32, 0, 32, 0</column>
<column name="dstDatas_l_2_0_be_reg_656">32, 0, 32, 0</column>
<column name="dstDatas_l_2_0_reg_493">32, 0, 32, 0</column>
<column name="dstDatas_l_2_1_reg_998">32, 0, 32, 0</column>
<column name="dstDatas_l_2_2_reg_914">32, 0, 32, 0</column>
<column name="dstDatas_l_2_3_reg_830">32, 0, 32, 0</column>
<column name="dstDatas_l_2_5_reg_1082">32, 0, 32, 0</column>
<column name="dstDatas_l_3_0_be_reg_605">32, 0, 32, 0</column>
<column name="dstDatas_l_3_0_reg_481">32, 0, 32, 0</column>
<column name="dstDatas_l_3_1_reg_977">32, 0, 32, 0</column>
<column name="dstDatas_l_3_2_reg_893">32, 0, 32, 0</column>
<column name="dstDatas_l_3_3_reg_809">32, 0, 32, 0</column>
<column name="dstDatas_l_3_5_reg_1061">32, 0, 32, 0</column>
<column name="dst_r_1_reg_3674">32, 0, 32, 0</column>
<column name="dst_r_reg_3771">32, 0, 32, 0</column>
<column name="floatSrcL_reg_3280">32, 0, 32, 0</column>
<column name="floatSrcR_reg_3285">32, 0, 32, 0</column>
<column name="grp_effect_delay_fu_1218_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln278_1_reg_3866">1, 0, 1, 0</column>
<column name="icmp_ln278_reg_3799">1, 0, 1, 0</column>
<column name="icmp_ln282_1_reg_3881">1, 0, 1, 0</column>
<column name="icmp_ln282_reg_3814">1, 0, 1, 0</column>
<column name="icmp_ln285_1_reg_3899">1, 0, 1, 0</column>
<column name="icmp_ln285_reg_3826">1, 0, 1, 0</column>
<column name="id_reg_3397">3, 0, 3, 0</column>
<column name="lrclk_0_data_reg">1, 0, 1, 0</column>
<column name="lrclk_0_vld_reg">0, 0, 1, 1</column>
<column name="monitorDstL_1_data_reg">32, 0, 32, 0</column>
<column name="monitorDstL_1_reg_3741">31, 0, 32, 1</column>
<column name="monitorDstL_1_state">0, 0, 2, 2</column>
<column name="monitorDstL_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorDstR_1_data_reg">32, 0, 32, 0</column>
<column name="monitorDstR_1_reg_3747">31, 0, 32, 1</column>
<column name="monitorDstR_1_state">0, 0, 2, 2</column>
<column name="monitorDstR_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorSrcL_1_data_reg">32, 0, 32, 0</column>
<column name="monitorSrcL_1_state">0, 0, 2, 2</column>
<column name="monitorSrcL_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorSrcR_1_data_reg">32, 0, 32, 0</column>
<column name="monitorSrcR_1_state">0, 0, 2, 2</column>
<column name="monitorSrcR_1_vld_reg">1, 0, 1, 0</column>
<column name="numOfStage_1_data_reg">1, 0, 32, 31</column>
<column name="numOfStage_1_state">0, 0, 2, 2</column>
<column name="numOfStage_1_vld_reg">1, 0, 1, 0</column>
<column name="or_ln24_1_reg_3593">1, 0, 1, 0</column>
<column name="or_ln24_reg_3621">1, 0, 1, 0</column>
<column name="or_ln257_1_reg_3703">1, 0, 1, 0</column>
<column name="or_ln257_2_reg_3735">1, 0, 1, 0</column>
<column name="or_ln257_reg_3729">1, 0, 1, 0</column>
<column name="or_ln31_reg_3627">1, 0, 1, 0</column>
<column name="p_Result_18_reg_3789">1, 0, 1, 0</column>
<column name="p_Result_19_reg_3856">1, 0, 1, 0</column>
<column name="phi_ln257_reg_1157">32, 0, 32, 0</column>
<column name="r_V_reg_3162">30, 0, 30, 0</column>
<column name="readyLch">1, 0, 1, 0</column>
<column name="readyLch_flag_1_reg_1203">1, 0, 1, 0</column>
<column name="readyRch">1, 0, 1, 0</column>
<column name="readyRch_flag_1_reg_1171">1, 0, 1, 0</column>
<column name="readyRch_new_1_reg_1186">1, 0, 1, 0</column>
<column name="reg_1340">32, 0, 32, 0</column>
<column name="reg_1345">32, 0, 32, 0</column>
<column name="reg_1349">32, 0, 32, 0</column>
<column name="reg_1356">32, 0, 32, 0</column>
<column name="reg_1362">32, 0, 32, 0</column>
<column name="reg_1369">32, 0, 32, 0</column>
<column name="reg_1374">32, 0, 32, 0</column>
<column name="reg_1383">32, 0, 32, 0</column>
<column name="reg_1388">32, 0, 32, 0</column>
<column name="reg_1393">32, 0, 32, 0</column>
<column name="reg_V_1_reg_3851">32, 0, 32, 0</column>
<column name="reg_V_reg_3784">32, 0, 32, 0</column>
<column name="ret_V_1_reg_3924">31, 0, 31, 0</column>
<column name="ret_V_reg_3172">31, 0, 31, 0</column>
<column name="select_ln282_1_reg_3934">24, 0, 24, 0</column>
<column name="select_ln282_reg_3887">24, 0, 24, 0</column>
<column name="select_ln285_2_reg_3914">24, 0, 24, 0</column>
<column name="select_ln285_reg_3841">24, 0, 24, 0</column>
<column name="select_ln303_1_reg_3947">24, 0, 24, 0</column>
<column name="select_ln303_reg_3929">24, 0, 24, 0</column>
<column name="sh_amt_1_reg_3831">9, 0, 9, 0</column>
<column name="sh_amt_2_reg_3873">9, 0, 9, 0</column>
<column name="sh_amt_3_reg_3904">9, 0, 9, 0</column>
<column name="sh_amt_reg_3806">9, 0, 9, 0</column>
<column name="srcDatas_l_0">32, 0, 32, 0</column>
<column name="srcDatas_l_1">32, 0, 32, 0</column>
<column name="srcDatas_l_2">32, 0, 32, 0</column>
<column name="srcDatas_l_3">32, 0, 32, 0</column>
<column name="srcDatas_r_0">32, 0, 32, 0</column>
<column name="srcDatas_r_1">32, 0, 32, 0</column>
<column name="srcDatas_r_2">32, 0, 32, 0</column>
<column name="srcDatas_r_3">32, 0, 32, 0</column>
<column name="srcL_V_reg_3245">24, 0, 24, 0</column>
<column name="srcR_V_reg_3255">24, 0, 24, 0</column>
<column name="stageIndex_V_1_reg_3955">2, 0, 2, 0</column>
<column name="stageIndex_V_reg_3293">3, 0, 3, 0</column>
<column name="status_V_reg_3183">32, 0, 32, 0</column>
<column name="t_V_1_reg_1145">2, 0, 2, 0</column>
<column name="t_V_reg_529">3, 0, 3, 0</column>
<column name="thresh_1_reg_3709">31, 0, 32, 1</column>
<column name="thresh_reg_3599">31, 0, 32, 1</column>
<column name="tmp_12_i_reg_3530">32, 0, 32, 0</column>
<column name="tmp_14_i_reg_3535">32, 0, 32, 0</column>
<column name="tmp_18_reg_3753">1, 0, 1, 0</column>
<column name="tmp_1_reg_3275">32, 0, 32, 0</column>
<column name="tmp_20_reg_3758">1, 0, 1, 0</column>
<column name="tmp_2_i_reg_3458">32, 0, 32, 0</column>
<column name="tmp_2_reg_3820">23, 0, 24, 1</column>
<column name="tmp_31_reg_3656">1, 0, 1, 0</column>
<column name="tmp_34_reg_3661">1, 0, 1, 0</column>
<column name="tmp_35_reg_3544">32, 0, 32, 0</column>
<column name="tmp_36_reg_3549">32, 0, 32, 0</column>
<column name="tmp_4_reg_3298">3, 0, 7, 4</column>
<column name="tmp_reg_3270">32, 0, 32, 0</column>
<column name="tmp_s_reg_3893">23, 0, 24, 1</column>
<column name="trunc_ln228_reg_3682">2, 0, 2, 0</column>
<column name="trunc_ln231_reg_3570">2, 0, 2, 0</column>
<column name="trunc_ln234_reg_3540">2, 0, 2, 0</column>
<column name="trunc_ln237_reg_3414">2, 0, 2, 0</column>
<column name="trunc_ln241_reg_3401">2, 0, 2, 0</column>
<column name="trunc_ln270_1_reg_3861">23, 0, 23, 0</column>
<column name="trunc_ln270_reg_3794">23, 0, 23, 0</column>
<column name="trunc_ln368_3_reg_3588">31, 0, 31, 0</column>
<column name="trunc_ln368_4_reg_3645">31, 0, 31, 0</column>
<column name="trunc_ln368_reg_3698">31, 0, 31, 0</column>
<column name="x_assign_4_reg_3686">32, 0, 32, 0</column>
<column name="x_assign_5_reg_3574">32, 0, 32, 0</column>
<column name="x_assign_6_reg_3581">32, 0, 32, 0</column>
<column name="x_assign_reg_3692">32, 0, 32, 0</column>
<column name="zext_ln215_reg_3167">30, 0, 31, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 9, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 9, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="lrclk">in, 1, ap_none, lrclk, scalar</column>
<column name="m_axi_physMemPtr_V_AWVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WDATA">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WSTRB">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WLAST">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RDATA">in, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RLAST">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLEN">out, 8, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WDATA">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WSTRB">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WLAST">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLEN">out, 8, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RDATA">in, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RLAST">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
</table>
</item>
</section>
</profile>
