# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--sc ../soc/riscv_soc --Mdir verilated -I./../soc -I../core/core/rv32imsu -I../soc --pins-sc-uint --trace -Wno-LATCH -Wno-IGNOREDRETURN"
S      6884   425572  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_alu.v"
S     17359   425573  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_core.v"
S     39001   425574  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_csr.v"
S     29385   425575  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_decode.v"
S     16476   425577  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_defs.v"
S     13989   425579  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_exec.v"
S      6645   425581  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_fetch.v"
S     12631   425583  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_lsu.v"
S     16112   425587  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_mmu.v"
S      5968   425588  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_mmu_arb.v"
S      8510   425626  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_muldiv.v"
S     16904   425628  1770881642   797170142  1770881642   797170142 "../core/core/rv32imsu/riscv_regfile.v"
S     15310   425866  1770881642   816877910  1770881642   816877910 "../soc/../soc/riscv_soc.v"
S     21414   425841  1770881642   816877910  1770881642   816877910 "../soc/axi4_arb.v"
S     21778   425843  1770881642   816877910  1770881642   816877910 "../soc/axi4_lite_tap.v"
S     14465   425845  1770881642   816877910  1770881642   816877910 "../soc/axi4_retime.v"
S      5007   425847  1770881642   816877910  1770881642   816877910 "../soc/axi4lite_axi4_conv.v"
S     10426   425849  1770881642   816877910  1770881642   816877910 "../soc/dport_bridge.v"
S     16224   425852  1770881642   816877910  1770881642   816877910 "../soc/gpio.v"
S      5121   425855  1770881642   816877910  1770881642   816877910 "../soc/gpio_defs.v"
S     16747   425856  1770881642   816877910  1770881642   816877910 "../soc/icache.v"
S      2695   425857  1770881642   816877910  1770881642   816877910 "../soc/icache_data_ram.v"
S      2693   425859  1770881642   816877910  1770881642   816877910 "../soc/icache_tag_ram.v"
S     12564   425861  1770881642   816877910  1770881642   816877910 "../soc/irq_ctrl.v"
S      4022   425863  1770881642   816877910  1770881642   816877910 "../soc/irq_ctrl_defs.v"
S      8928   425869  1770881642   816877910  1770881642   816877910 "../soc/riscv_top.v"
S     31729   425871  1770881642   816877910  1770881642   816877910 "../soc/soc.v"
S     25733   425872  1770881642   816877910  1770881642   816877910 "../soc/spi_lite.v"
S      7377   425873  1770881642   816877910  1770881642   816877910 "../soc/spi_lite_defs.v"
S     12743   425874  1770881642   816877910  1770881642   816877910 "../soc/timer.v"
S      4359   425875  1770881642   816877910  1770881642   816877910 "../soc/timer_defs.v"
S     16989   425877  1770881642   816877910  1770881642   816877910 "../soc/uart_lite.v"
S      4848   425879  1770881642   816877910  1770881642   816877910 "../soc/uart_lite_defs.v"
S  10993608   385192  1769070520   608903522  1705136080           0 "/usr/bin/verilator_bin"
S      4942   385354  1769070520   874736804  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      8673   424567  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc.cpp"
T      5396   424565  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc.h"
T      1695   424651  1770881665   615008565  1770881665   615008565 "verilated/Vriscv_soc.mk"
T     19581   424564  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc__ConstPool_0.cpp"
T       687   424563  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc__Dpi.cpp"
T       532   424562  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc__Dpi.h"
T      5314   424559  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc__Syms.cpp"
T      2650   424560  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc__Syms.h"
T       313   424647  1770881665   605152660  1770881665   605152660 "verilated/Vriscv_soc__TraceDecls__0__Slow.cpp"
T    118452   424648  1770881665   605152660  1770881665   605152660 "verilated/Vriscv_soc__Trace__0.cpp"
T    492992   424646  1770881665   605152660  1770881665   605152660 "verilated/Vriscv_soc__Trace__0__Slow.cpp"
T      5522   424571  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc___024root.h"
T      8297   424591  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc___024root__DepSet_h1cc2eb16__0.cpp"
T      8790   424588  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc___024root__DepSet_h1cc2eb16__0__Slow.cpp"
T     20655   424589  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc___024root__DepSet_ha0c86116__0.cpp"
T     14859   424587  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc___024root__DepSet_ha0c86116__0__Slow.cpp"
T      2722   424586  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc___024root__Slow.cpp"
T       741   424569  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc__pch.h"
T      4101   424652  1770881665   615008565  1770881665   615008565 "verilated/Vriscv_soc__ver.d"
T         0        0  1770881665   615008565  1770881665   615008565 "verilated/Vriscv_soc__verFiles.dat"
T      3521   424650  1770881665   605152660  1770881665   605152660 "verilated/Vriscv_soc_classes.mk"
T      3061   424578  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_icache.h"
T     11277   424618  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_icache__DepSet_h2a051fee__0.cpp"
T      4919   424615  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_icache__DepSet_h2a051fee__0__Slow.cpp"
T      3507   424617  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_icache__DepSet_h91fe3dce__0__Slow.cpp"
T       668   424613  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_icache__Slow.cpp"
T      1065   424584  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_icache_data_ram.h"
T      2794   424639  1770881665   605152660  1770881665   605152660 "verilated/Vriscv_soc_icache_data_ram__DepSet_h04a37a78__0.cpp"
T       998   424638  1770881665   605152660  1770881665   605152660 "verilated/Vriscv_soc_icache_data_ram__DepSet_h805be240__0__Slow.cpp"
T       749   424636  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_icache_data_ram__Slow.cpp"
T      1056   424583  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_icache_tag_ram.h"
T       992   424634  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_icache_tag_ram__DepSet_h0c6b048a__0__Slow.cpp"
T      2589   424635  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_icache_tag_ram__DepSet_hb0b058a2__0.cpp"
T       740   424632  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_icache_tag_ram__Slow.cpp"
T     11914   424576  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_core.h"
T    151851   424611  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_core__DepSet_h1c66d807__0.cpp"
T    112585   424609  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_core__DepSet_h1c66d807__0__Slow.cpp"
T     13882   424610  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_core__DepSet_h68218425__0__Slow.cpp"
T       704   424607  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_core__Slow.cpp"
T      4300   424581  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_decode.h"
T       860   424631  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_decode__DepSet_h53bc3cc9__0.cpp"
T      4526   424628  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_decode__DepSet_h53bc3cc9__0__Slow.cpp"
T    103996   424629  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_decode__DepSet_h69c310e3__0.cpp"
T     97897   424627  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_decode__DepSet_h69c310e3__0__Slow.cpp"
T       722   424626  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_decode__Slow.cpp"
T      2900   424579  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_exec.h"
T       755   424625  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_exec__DepSet_h0d553023__0.cpp"
T      3384   424623  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_exec__DepSet_h0d553023__0__Slow.cpp"
T     33200   424624  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_exec__DepSet_hb75a2c05__0.cpp"
T      6471   424622  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_exec__DepSet_hb75a2c05__0__Slow.cpp"
T       704   424620  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_exec__Slow.cpp"
T      2515   424585  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_regfile.h"
T      4766   424645  1770881665   605152660  1770881665   605152660 "verilated/Vriscv_soc_riscv_regfile__DepSet_h3b0220cd__0.cpp"
T      2952   424642  1770881665   605152660  1770881665   605152660 "verilated/Vriscv_soc_riscv_regfile__DepSet_h3b0220cd__0__Slow.cpp"
T     44976   424644  1770881665   605152660  1770881665   605152660 "verilated/Vriscv_soc_riscv_regfile__DepSet_h41093cef__0.cpp"
T       731   424640  1770881665   605152660  1770881665   605152660 "verilated/Vriscv_soc_riscv_regfile__Slow.cpp"
T     23057   424572  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_soc.h"
T     27395   424597  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_soc__DepSet_ha34346d2__0__Slow.cpp"
T    217467   424599  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_soc__DepSet_hd94806ea__0.cpp"
T     72066   424595  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_soc__DepSet_hd94806ea__0__Slow.cpp"
T       695   424593  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_soc__Slow.cpp"
T      5190   424574  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_top.h"
T     17475   424605  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_top__DepSet_h04839109__0.cpp"
T      6551   424603  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_top__DepSet_h04839109__0__Slow.cpp"
T      2048   424606  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_top__DepSet_h807cbb2f__0.cpp"
T      5834   424604  1770881665   595296752  1770881665   595296752 "verilated/Vriscv_soc_riscv_top__DepSet_h807cbb2f__0__Slow.cpp"
T       695   424601  1770881665   585440845  1770881665   585440845 "verilated/Vriscv_soc_riscv_top__Slow.cpp"
