

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Tue Dec  3 11:18:56 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.096|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2409|  2409|  2409|  2409|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |  2408|  2408|        86|          -|          -|    28|    no    |
        | + col    |    84|    84|         3|          -|          -|    28|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_13)
	2  / (tmp_13)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 6 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:242]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_3, %5 ]"   --->   Operation 7 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %j, -4" [../src/CNN_final.cpp:242]   --->   Operation 8 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.10ns)   --->   "%j_3 = add i5 %j, 1" [../src/CNN_final.cpp:242]   --->   Operation 10 'add' 'j_3' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [../src/CNN_final.cpp:242]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:243]   --->   Operation 12 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str333)" [../src/CNN_final.cpp:243]   --->   Operation 13 'specregionbegin' 'tmp_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %j, i5 0)" [../src/CNN_final.cpp:242]   --->   Operation 14 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_s to i11" [../src/CNN_final.cpp:242]   --->   Operation 15 'zext' 'p_shl_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_26 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j, i2 0)" [../src/CNN_final.cpp:242]   --->   Operation 16 'bitconcatenate' 'tmp_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_26 to i11" [../src/CNN_final.cpp:246]   --->   Operation 17 'zext' 'p_shl1_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.35ns)   --->   "%tmp_27 = sub i11 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:246]   --->   Operation 18 'sub' 'tmp_27' <Predicate = (!tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.87ns)   --->   "br label %3" [../src/CNN_final.cpp:244]   --->   Operation 19 'br' <Predicate = (!tmp)> <Delay = 0.87>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:253]   --->   Operation 20 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %2 ], [ %k_1, %4 ]"   --->   Operation 21 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.88ns)   --->   "%tmp_13 = icmp eq i5 %k, -4" [../src/CNN_final.cpp:244]   --->   Operation 22 'icmp' 'tmp_13' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 23 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.10ns)   --->   "%k_1 = add i5 %k, 1" [../src/CNN_final.cpp:244]   --->   Operation 24 'add' 'k_1' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %5, label %4" [../src/CNN_final.cpp:244]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i5 %k to i11" [../src/CNN_final.cpp:246]   --->   Operation 26 'zext' 'tmp_14_cast' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.35ns)   --->   "%tmp_28 = add i11 %tmp_27, %tmp_14_cast" [../src/CNN_final.cpp:246]   --->   Operation 27 'add' 'tmp_28' <Predicate = (!tmp_13)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i11 %tmp_28 to i64" [../src/CNN_final.cpp:246]   --->   Operation 28 'sext' 'tmp_31_cast' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%in_features_V_addr = getelementptr [784 x i48]* %in_features_V, i64 0, i64 %tmp_31_cast" [../src/CNN_final.cpp:246]   --->   Operation 29 'getelementptr' 'in_features_V_addr' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.26ns)   --->   "%in_features_V_load = load i48* %in_features_V_addr, align 8" [../src/CNN_final.cpp:246]   --->   Operation 30 'load' 'in_features_V_load' <Predicate = (!tmp_13)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str333, i32 %tmp_19)" [../src/CNN_final.cpp:251]   --->   Operation 31 'specregionend' 'empty_43' <Predicate = (tmp_13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:242]   --->   Operation 32 'br' <Predicate = (tmp_13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 33 [1/2] (2.26ns)   --->   "%in_features_V_load = load i48* %in_features_V_addr, align 8" [../src/CNN_final.cpp:246]   --->   Operation 33 'load' 'in_features_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:245]   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%activations_V_addr = getelementptr [784 x i48]* %activations_V, i64 0, i64 %tmp_31_cast" [../src/CNN_final.cpp:247]   --->   Operation 35 'getelementptr' 'activations_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.33ns)   --->   "%tmp_15 = icmp sgt i48 %in_features_V_load, 0" [../src/CNN_final.cpp:246]   --->   Operation 36 'icmp' 'tmp_15' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.49ns)   --->   "%in_features_V_load_s = select i1 %tmp_15, i48 %in_features_V_load, i48 0" [../src/CNN_final.cpp:246]   --->   Operation 37 'select' 'in_features_V_load_s' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.26ns)   --->   "store i48 %in_features_V_load_s, i48* %activations_V_addr, align 8" [../src/CNN_final.cpp:249]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br label %3" [../src/CNN_final.cpp:244]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', ../src/CNN_final.cpp:242) [5]  (0.872 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../src/CNN_final.cpp:242) [5]  (0 ns)
	'sub' operation ('tmp_27', ../src/CNN_final.cpp:246) [17]  (1.35 ns)

 <State 3>: 3.62ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../src/CNN_final.cpp:244) [20]  (0 ns)
	'add' operation ('tmp_28', ../src/CNN_final.cpp:246) [28]  (1.35 ns)
	'getelementptr' operation ('in_features_V_addr', ../src/CNN_final.cpp:246) [30]  (0 ns)
	'load' operation ('in_features_V_load', ../src/CNN_final.cpp:246) on array 'in_features_V' [32]  (2.27 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'load' operation ('in_features_V_load', ../src/CNN_final.cpp:246) on array 'in_features_V' [32]  (2.27 ns)

 <State 5>: 4.1ns
The critical path consists of the following:
	'icmp' operation ('tmp_15', ../src/CNN_final.cpp:246) [33]  (1.34 ns)
	'select' operation ('in_features_V_load_s', ../src/CNN_final.cpp:246) [34]  (0.495 ns)
	'store' operation (../src/CNN_final.cpp:249) of variable 'in_features_V_load_s', ../src/CNN_final.cpp:246 on array 'activations_V' [35]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
