#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov 16 22:55:25 2025
# Process ID: 17684
# Current directory: D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.runs/synth_1
# Command line: vivado.exe -log top_I2C_Slave.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_I2C_Slave.tcl
# Log file: D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.runs/synth_1/top_I2C_Slave.vds
# Journal file: D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_I2C_Slave.tcl -notrace
Command: synth_design -top top_I2C_Slave -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1102.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_push_counter' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:59]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:3]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:43]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (2#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'btn_push_counter' (3#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:59]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (4#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (5#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (6#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:125]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (7#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (8#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:174]
INFO: [Synth 8-226] default block is never used [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (9#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (10#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (11#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_I2C_Slave' (12#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1102.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1102.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1102.648 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1102.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_I2C_Slave_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_I2C_Slave_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1174.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1174.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.914 ; gain = 72.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.914 ; gain = 72.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.914 ; gain = 72.266
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_Slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   START |                              001 |                             0001
                DATA_CL0 |                              010 |                             0010
                DATA_CL1 |                              011 |                             0011
                 ACK_CL0 |                              100 |                             0100
                 ACK_CL1 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'I2C_Slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1174.914 ; gain = 72.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1174.914 ; gain = 72.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1174.914 ; gain = 72.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1174.914 ; gain = 72.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1183.312 ; gain = 80.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1199.105 ; gain = 96.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1199.105 ; gain = 96.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1199.105 ; gain = 96.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1199.105 ; gain = 96.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1199.105 ; gain = 96.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1199.105 ; gain = 96.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     8|
|4     |LUT2   |    61|
|5     |LUT3   |    14|
|6     |LUT4   |    23|
|7     |LUT5   |    29|
|8     |LUT6   |    43|
|9     |FDCE   |    49|
|10    |FDRE   |    60|
|11    |IBUF   |     4|
|12    |IOBUF  |     1|
|13    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1199.105 ; gain = 96.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1199.105 ; gain = 24.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1199.105 ; gain = 96.457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1211.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1211.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1211.145 ; gain = 108.496
INFO: [Common 17-1381] The checkpoint 'D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.runs/synth_1/top_I2C_Slave.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_I2C_Slave_utilization_synth.rpt -pb top_I2C_Slave_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 16 22:56:05 2025...
