// Seed: 3453569380
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    output supply0 id_4
);
  assign id_1 = id_2;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri id_3,
    input tri id_4,
    input wand id_5,
    input tri id_6,
    output tri0 id_7,
    output supply1 id_8
);
  always @* begin : LABEL_0
    if (1) begin : LABEL_1
      id_0 = #1 1;
      $signed(25);
      ;
    end
  end
  module_0 modCall_1 (
      id_3,
      id_8,
      id_1,
      id_8,
      id_3
  );
  logic [-1 : -1] id_10;
endmodule
