[2025-09-17 06:11:14] START suite=qualcomm_srv trace=srv501_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv501_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3339767 heartbeat IPC: 2.994 cumulative IPC: 2.994 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6146181 heartbeat IPC: 3.563 cumulative IPC: 3.254 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6146181 cumulative IPC: 3.254 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 6146181 cumulative IPC: 3.254 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 11825930 heartbeat IPC: 1.761 cumulative IPC: 1.761 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 17625029 heartbeat IPC: 1.724 cumulative IPC: 1.742 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 23113344 heartbeat IPC: 1.822 cumulative IPC: 1.768 (Simulation time: 00 hr 04 min 05 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 28582466 heartbeat IPC: 1.828 cumulative IPC: 1.783 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 34102725 heartbeat IPC: 1.812 cumulative IPC: 1.788 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 39591900 heartbeat IPC: 1.822 cumulative IPC: 1.794 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 45216143 heartbeat IPC: 1.778 cumulative IPC: 1.792 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 50735138 heartbeat IPC: 1.812 cumulative IPC: 1.794 (Simulation time: 00 hr 08 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv501_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000025 cycles: 56382316 heartbeat IPC: 1.771 cumulative IPC: 1.792 (Simulation time: 00 hr 09 min 41 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 55656115 cumulative IPC: 1.797 (Simulation time: 00 hr 10 min 38 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 55656115 cumulative IPC: 1.797 (Simulation time: 00 hr 10 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv501_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.797 instructions: 100000002 cycles: 55656115
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.355 Average ROB Occupancy at Mispredict: 86.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00111
BRANCH_INDIRECT: 0.00687
BRANCH_CONDITIONAL: 5.341
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0.00187
BRANCH_RETURN: 0.00162


====Backend Stall Breakdown====
ROB_STALL: 789724
LQ_STALL: 0
SQ_STALL: 1283809


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 127.39575
REPLAY_LOAD: 93.5505
NON_REPLAY_LOAD: 11.114984

== Total ==
ADDR_TRANS: 155805
REPLAY_LOAD: 139858
NON_REPLAY_LOAD: 494061

== Counts ==
ADDR_TRANS: 1223
REPLAY_LOAD: 1495
NON_REPLAY_LOAD: 44450

cpu0->cpu0_STLB TOTAL        ACCESS:     954469 HIT:     911147 MISS:      43322 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     954469 HIT:     911147 MISS:      43322 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 178.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     738995 HIT:     424533 MISS:     314462 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     497848 HIT:     317611 MISS:     180237 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      59349 HIT:       5810 MISS:      53539 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      84293 HIT:      83857 MISS:        436 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97505 HIT:      17255 MISS:      80250 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15018105 HIT:   14564920 MISS:     453185 MSHR_MERGE:     141559
cpu0->cpu0_L1I LOAD         ACCESS:   15018105 HIT:   14564920 MISS:     453185 MSHR_MERGE:     141559
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.07 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27033346 HIT:   26242851 MISS:     790495 MSHR_MERGE:     447417
cpu0->cpu0_L1D LOAD         ACCESS:   14918432 HIT:   14537434 MISS:     380998 MSHR_MERGE:     194776
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12010838 HIT:   11699180 MISS:     311658 MSHR_MERGE:     252307
cpu0->cpu0_L1D TRANSLATION  ACCESS:     104076 HIT:       6237 MISS:      97839 MSHR_MERGE:        334
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 88.28 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12820623 HIT:   12707810 MISS:     112813 MSHR_MERGE:      64613
cpu0->cpu0_ITLB LOAD         ACCESS:   12820623 HIT:   12707810 MISS:     112813 MSHR_MERGE:      64613
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.68 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24909637 HIT:   23583615 MISS:    1326022 MSHR_MERGE:     419753
cpu0->cpu0_DTLB LOAD         ACCESS:   24909637 HIT:   23583615 MISS:    1326022 MSHR_MERGE:     419753
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.04 cycles
cpu0->LLC TOTAL        ACCESS:     388103 HIT:     171793 MISS:     216310 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     180237 HIT:      51494 MISS:     128743 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      53539 HIT:      15989 MISS:      37550 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      74077 HIT:      73879 MISS:        198 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80250 HIT:      30431 MISS:      49819 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.63 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4737
  ROW_BUFFER_MISS:     211305
  AVG DBUS CONGESTED CYCLE: 6.519
Channel 0 WQ ROW_BUFFER_HIT:       9546
  ROW_BUFFER_MISS:      40976
  FULL:          0
Channel 0 REFRESHES ISSUED:       4638

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1039459        11012         7675        25480
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          213          442         3052         7448
  STLB miss resolved @ L2C                0          500         2475         5501        22019
  STLB miss resolved @ LLC                0          878         4322         6051        25273
  STLB miss resolved @ MEM                0         1140         7862        17492        45696

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              29062         2417        56556         3131         1211
---------------------------------------------------------------
  STLB miss resolved @ L1D               39            6           78          697          332
  STLB miss resolved @ L2C               22           41           48          224           69
  STLB miss resolved @ LLC               63           30          171         2114          517
  STLB miss resolved @ MEM               31            8           96         1094          683
[2025-09-17 06:21:52] END   suite=qualcomm_srv trace=srv501_ap (rc=0)
