
<!DOCTYPE html>
<html lang="zh">
<head>
  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="HandheldFriendly" content="True" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="robots" content="index, follow" />

  <link href="https://fonts.googleapis.com/css?family=Source+Code+Pro|Source+Sans+Pro:300,400,400i,700" rel="stylesheet">

    <link rel="stylesheet/less" type="text/css" href="http://guqian110.github.io/theme/stylesheet/style.less">
    <script src="//cdnjs.cloudflare.com/ajax/libs/less.js/2.5.1/less.min.js" type="text/javascript"></script>

  <link rel="stylesheet" type="text/css" href="http://guqian110.github.io/theme/pygments/monokai.min.css">
  <link rel="stylesheet" type="text/css" href="http://guqian110.github.io/theme/font-awesome/css/font-awesome.min.css">


    <link href="http://guqian110.github.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="Qian's Blog Atom">


    <link rel="shortcut icon" href="images/favicon.png" type="image/x-icon">
    <link rel="icon" href="images/favicon.png" type="image/x-icon">


    <!-- Chrome, Firefox OS and Opera -->
    <meta name="theme-color" content="#333333">
    <!-- Windows Phone -->
    <meta name="msapplication-navbutton-color" content="#333333">
    <!-- iOS Safari -->
    <meta name="apple-mobile-web-app-capable" content="yes">
    <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
    <!-- Microsoft EDGE -->
    <meta name="msapplication-TileColor" content="#333333">

<meta name="author" content="Qian Gu" />
<meta name="description" content="总结流水线设计" />
<meta name="keywords" content="pipeline">

<meta property="og:site_name" content="Qian's Blog"/>
<meta property="og:title" content="流水线 pipeline 的艺术"/>
<meta property="og:description" content="总结流水线设计"/>
<meta property="og:locale" content="zh_CN"/>
<meta property="og:url" content="http://guqian110.github.io/posts/ic/the_art_of_pipelining.html"/>
<meta property="og:type" content="article"/>
<meta property="article:published_time" content="2015-05-19 00:00:00+08:00"/>
<meta property="article:modified_time" content=""/>
<meta property="article:author" content="http://guqian110.github.io/author/qian-gu.html">
<meta property="article:section" content="IC"/>
<meta property="article:tag" content="pipeline"/>
<meta property="og:image" content="images/logo.png">

  <title>Qian's Blog &ndash; 流水线 pipeline 的艺术</title>

</head>
<body>
  <aside>
    <div>
      <a href="http://guqian110.github.io">
        <img src="images/logo.png" alt="Flex" title="Flex">
      </a>
      <h1><a href="http://guqian110.github.io">Flex</a></h1>

<p>The minimalist Pelican theme</p>

      <ul class="social">
        <li><a class="sc-Github" href="https://github.com/guqian1110" target="_blank"><i class="fa fa-Github"></i></a></li>
        <li><a class="sc-rss" href="/blog/feeds/all.atom.xml" target="_blank"><i class="fa fa-rss"></i></a></li>
      </ul>
    </div>


  </aside>
  <main>

    <nav>
      <a href="http://guqian110.github.io">Home</a>

      <a href="/archives.html">Archives</a>
      <a href="/categories.html">Categories</a>
      <a href="/tags.html">Tags</a>

      <a href="http://guqian110.github.io/feeds/all.atom.xml">Atom</a>

    </nav>

<article class="single">
  <header>
      
    <h1 id="the_art_of_pipelining">流水线 pipeline 的艺术</h1>
    <p>
      Posted on 2015-05-d 00:00 in <a href="http://guqian110.github.io/category/ic.html">IC</a>

    </p>
  </header>


  <div>
    <p>PC 世界永恒不变的信条就是提高性能，其中一个方法就是提高系统的时钟频率。</p>
<p>在另外一篇 blog <a href="http://guqian110.github.io/pages/2015/03/18/static_timing_analysis_1_basic.html">静态时序分析 STA</a> 中已经总结过了，限制系统最大工作频率的因素有很多，设计者能够控制的是 DFF 之间的组合逻辑的时延 Tcomb，降低最大时延路径（关键路径，critical path）的时延 Tcomb，就可以提高系统的工作频率。</p>
<p>如何降低呢？方法就是流水线（pipeline）。</p>
<p><br></p>
<h2>Pipeline Intro</h2>
<hr>
<p>所谓流水线（pipeline）设计，应该是从汽车工业中的 流水生产线 借鉴过来的说法吧。</p>
<p>在汽车生产的时候，假设分为 5 个阶段，每个阶段都需要 1 个工人花费 1 小时完成，因为后续的阶段必须等前面阶段完成后才能进行，所以总共需要 5 个小时才能完成一辆汽车。但是采用流水线方式，在进行后续阶段时，前面的阶段可以进行新的工作，那么每个小时都可以生产出一辆汽车了，生产效率提高了 5 倍。</p>
<p>可以看到，流水线之所以可以大大提高效率的原因在于：传统的方式，某个阶段进行时，其他阶段是空闲等待的，浪费时间；而流水方式中，在处理后续阶段时，前面的阶段可以进行新的加工，每时每刻，每个工人都是在工作的，这就是流水线能提高生产效率的原因。</p>
<p>和汽车生产类似，组合逻辑路径可以看作是一条生产线，路径上的每个逻辑单元都可以看作是一个阶段，都会产生时延。</p>
<ul>
<li>
<p>如果不采用流水设计，前后级组合逻辑依次工作，那么这条路径的模型就是原始的生产线</p>
</li>
<li>
<p>如果采用流水设计，那么前后级组合逻辑可以同时工作，就像新的生产线一样</p>
</li>
</ul>
<p><br></p>
<h2>A Simple Example</h2>
<hr>
<p>采用流水设计的方法就是：<strong>在较长的组合逻辑路径中插入 DFF，将其分割为几个小的组合逻辑，新的 Tcomb 显然小于原来的 Tcomb，所以系统的时钟频率就可以提高了。</strong></p>
<p>举例来说明：设计一个电路完成 i = (a + b + c + d) + (e + f + g + h) 运算。</p>
<p>下面是没有流水的设计：</p>
<p><img alt="no_pipe" src="/images/the-art-of-pipelining/no_pipeline.png"></p>
<p>可以计算出第一级 DFF 到第二级 DFF 之间数据路径的时延为 </p>
<div class="highlight"><pre><span></span><span class="n">Tff</span> <span class="o">=</span> <span class="n">Tco</span> <span class="o">+</span> <span class="n">Tcomb</span>
    <span class="o">=</span> <span class="n">Tco</span> <span class="o">+</span> <span class="mi">3</span><span class="o">*</span><span class="n">Tadder</span>
</pre></div>


<p>下面是插入两级流水的设计：</p>
<p><img alt="piple" src="/images/the-art-of-pipelining/pipeline.png"></p>
<p>现在相邻的两级 DFF 之间的组合逻辑只有 1 级加法器，而不是原来的 3 级，这时数据路径的时延为</p>
<div class="highlight"><pre><span></span><span class="n">Tff</span> <span class="o">=</span> <span class="n">Tco</span> <span class="o">+</span> <span class="n">Tcomb</span>
    <span class="o">=</span> <span class="n">Tco</span> <span class="o">+</span> <span class="n">Tadder</span>
</pre></div>


<p>显然，采用流水后 Tff 更小，系统能够达到的工作时钟频率也就更高。</p>
<p><br></p>
<h2>Performance Increase from Pipelining</h2>
<hr>
<p>下面更加详细地分析一下流水带来的速度性能的提升。</p>
<p>首先说明，可以使用系统的流量 throughout 和系统的时滞 latency 来衡量速度性能。</p>
<ul>
<li>
<p><code>throughout</code>: 每个时钟周期处理的数据量，单位一般是 bps</p>
</li>
<li>
<p><code>latency</code>: 数据输入到数据输出之间的时间，一般用 时钟周期的个数 来表示</p>
</li>
</ul>
<p>如下图所示，两个 DFF 之间存在着大规模的组合逻辑：</p>
<p><img alt="before" src="/images/the-art-of-pipelining/before.png"></p>
<p>组合逻辑的时延决定了系统的最大工作频率（也即时钟周期 T 的最小值），此时</p>
<div class="highlight"><pre><span></span><span class="n">latency</span> <span class="o">=</span> <span class="n">Tcomb</span> <span class="o">+</span> <span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span>               <span class="c1">-- Eq1</span>
<span class="n">Tbefore</span> <span class="o">=</span> <span class="n">latency</span> <span class="o">=</span> <span class="n">Tcomb</span> <span class="o">+</span> <span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span>     <span class="c1">-- Eq2</span>
</pre></div>


<p>其中 Treg 表示 DFF 带来的时延，Tclk 表示时钟的 skew 和 jitter 带来的时延。</p>
<p>在使用流水之后，如下图所示：</p>
<p><img alt="after" src="/images/the-art-of-pipelining/after.png"></p>
<p>此时，每个 stage 的周期为</p>
<div class="highlight"><pre><span></span><span class="n">Tstage</span> <span class="o">=</span> <span class="p">(</span><span class="n">Tcomb</span><span class="p">)</span><span class="n">stage</span> <span class="o">+</span> <span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span>
</pre></div>


<p>而时延最大的那个 stage 决定了系统的最大工作频率（也即时钟周期 Tclk 的最小值），此时</p>
<div class="highlight"><pre><span></span><span class="n">Tpipe</span> <span class="o">=</span> <span class="k">max</span><span class="err">{</span><span class="p">(</span><span class="n">Tcomb</span><span class="p">)</span><span class="n">stage</span><span class="err">}</span> <span class="o">+</span> <span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span>

<span class="n">latency</span> <span class="o">=</span> <span class="n">n</span> <span class="o">*</span> <span class="n">Tpipe</span>
</pre></div>


<p>在理想状况下，各 stage 的时延应该相等，从而达到最小的 latency。即</p>
<div class="highlight"><pre><span></span><span class="n">Tcombi</span> <span class="o">=</span> <span class="n">Tcomb</span> <span class="o">/</span> <span class="n">n</span>
</pre></div>


<p>所以，最小的流水周期 Tpipe 为</p>
<div class="highlight"><pre><span></span><span class="p">(</span><span class="n">Tpipe</span><span class="p">)</span><span class="k">min</span> <span class="o">=</span> <span class="n">Tcomb</span> <span class="o">/</span> <span class="n">n</span> <span class="o">+</span> <span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span>
</pre></div>


<p>代入 latency 的表达式，有</p>
<div class="highlight"><pre><span></span><span class="n">latency</span> <span class="o">=</span> <span class="n">n</span> <span class="o">*</span> <span class="p">(</span><span class="n">Tpipe</span><span class="p">)</span><span class="k">min</span>
        <span class="o">=</span> <span class="n">Tcomb</span> <span class="o">+</span> <span class="n">n</span><span class="p">(</span><span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span><span class="p">)</span>                <span class="c1">-- Eq3</span>

<span class="n">Tafter</span>  <span class="o">=</span> <span class="n">Tpipe</span> <span class="o">=</span> <span class="n">Tcomb</span> <span class="o">/</span> <span class="n">n</span> <span class="o">+</span> <span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span>       <span class="c1">-- Eq4</span>
</pre></div>


<p>首先比较系统的工作频率，或者 throughout（Eq2 和 Eq4）：</p>
<div class="highlight"><pre><span></span><span class="n">Fafter</span> <span class="o">/</span> <span class="n">Fbefore</span> <span class="o">=</span> <span class="n">Tbefore</span> <span class="o">/</span> <span class="n">Tafter</span>
                 <span class="o">=</span> <span class="p">(</span><span class="n">Tcomb</span> <span class="o">+</span> <span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">Tcomb</span><span class="o">/</span><span class="n">n</span> <span class="o">+</span> <span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span><span class="p">)</span>
</pre></div>


<p>显然这个数 &gt; 1，即</p>
<p><strong>conclusion</strong>: 系统的工作频率和 throughout 得到了提升。</p>
<p>如果定义 k = (Treg + Tclk) / (Tcomb  + Treg + Tclk)，为 reg 和 clk 占的总周期的比例，则</p>
<div class="highlight"><pre><span></span><span class="n">Fafter</span> <span class="o">/</span> <span class="n">Fbefore</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">/</span> <span class="p">[(</span><span class="mi">1</span><span class="o">-</span><span class="n">k</span><span class="o">/</span><span class="n">n</span><span class="p">)</span> <span class="o">+</span> <span class="n">k</span><span class="p">]</span>
</pre></div>


<p>其次，比较 latency（Eq1 和 Eq3）：</p>
<div class="highlight"><pre><span></span><span class="n">Lafter</span> <span class="o">/</span> <span class="n">Lbefore</span> <span class="o">=</span> <span class="p">[</span><span class="n">Tcomb</span> <span class="o">+</span> <span class="n">n</span><span class="p">(</span><span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span><span class="p">)]</span> <span class="o">/</span> <span class="p">(</span><span class="n">Tcomb</span> <span class="o">+</span> <span class="n">Treg</span> <span class="o">+</span> <span class="n">Tclk</span><span class="p">)</span>
</pre></div>


<p>显然这个数 &gt; 1，即</p>
<p><strong>conclusion</strong>: 系统的 latency 增加了（增加的很小，近似可以忽略）。</p>
<p>最后比较面积：</p>
<p><strong>conclusion</strong>: 使用流水比不使用流水多使用了 n * m 个 DFF，还使用了更多的连线资源。</p>
<p>综上，可以看到，虽然流水可以提高系统的工作频率和吞吐率，但是它付出的代价是面积和功耗的增加，这也是<strong>速度和面积之间相互转化</strong>的体现。</p>
<p><br></p>
<h2>DXL Instruction</h2>
<hr>
<p><a href="http://www.amazon.com/The-Art-Hardware-Architecture-Techniques/dp/1461403960">THE ART OF HARDWARE ARCHITECTURE</a> 中还介绍了 DXL 指令集的实现，简单记录一下笔记，详细过程还是看书吧。</p>
<p>DXL 指令是 32 位的 RISC 微处理器，每条指令最多由 5 个部分组成：</p>
<ol>
<li>
<p>Instruction Fetch (IF)</p>
</li>
<li>
<p>Instruction Decode/Register Fetch (ID)</p>
</li>
<li>
<p>Execution/Effective address cycle (EX)</p>
</li>
<li>
<p>Memory access/branch completion cycle (MEM)</p>
</li>
<li>
<p>Write Back Cycle (WB)</p>
</li>
</ol>
<p>非流水的方式实现如下图：</p>
<p><img alt="dxl nopipe" src="/images/the-art-of-pipelining/dxl_nopipeline.png"></p>
<p>因为是非流水的方式，所以指令不能并行执行，必须等到前一条指令执行完之后才能开始执行下一条指令，如下图所示，假设每条指令需要 8 ns，那么执行 4 条指令总共需要 8 * 4 = 32 ns。</p>
<p><img alt="dxl order1" src="/images/the-art-of-pipelining/dxl_order1.png"></p>
<p>采用流水的方式，在 5 级操作中都加上一个流水阶段（即每个阶段加入一组 DFF），实现如下图：</p>
<p><img alt="dxl pipeline" src="/images/the-art-of-pipelining/dxl_pipeline.png"></p>
<p>因为是流水的方式，所以指令可以并行执行，如下图所示：</p>
<p><img alt="dxl order2" src="/images/the-art-of-pipelining/dxl_order2.png"></p>
<p>假设执行每条指令花费 10 ns，那么执行 5 条指令：</p>
<p>非流水的方式总共花费 10 * 5 = 50 ns；流水的方式每条指令花费 5 个时钟周期，每个周期只有 2 ns，完成 5 条指令只需要 5 个时钟周期，总共花费 9 * 2 = 18 ns；性能是原来的 50/18 = 2.8 倍。</p>
<p><br></p>
<h2>Pipelining Principles</h2>
<hr>
<p><a href="http://www.amazon.com/The-Art-Hardware-Architecture-Techniques/dp/1461403960">THE ART OF HARDWARE ARCHITECTURE</a> 还总结了流水需要注意的问题：</p>
<ol>
<li>
<p>所有的中间值必须在各周期锁存</p>
</li>
<li>
<p>不能复用任何模块</p>
</li>
<li>
<p>一个阶段的所有操作必须在一个周期内完成</p>
</li>
<li>
<p>冒险会给流水带来问题，冒险分为</p>
<ol>
<li>
<p>结构冒险，由于资源不够，无法同时支持所有指令同时执行</p>
</li>
<li>
<p>数据冒险，执行需要的中间数据还没有计算出来</p>
</li>
<li>
<p>控制冒险，分支点流水线和其他指令改变程序的计数器的值</p>
</li>
</ol>
<p>解决以上问题的方法就是停止流水线直至风险解除，在流水线中插入多个 “气泡”（缺口）。</p>
</li>
</ol>
<p><br></p>
<h2>Another Example</h2>
<hr>
<p>将前面总结的 “在组合逻辑路径中插入 DFF，形成流水” 的思路进一步扩展，可以得到更加上层的流水思想。<a href="http://www.amazon.com/Advanced-FPGA-Design-Architecture-Implementation/dp/0470054379/ref=sr_1_1?s=books&amp;ie=UTF8&amp;qid=1432020884&amp;sr=1-1&amp;keywords=advanced+fpga+design">Advanced FPGA Design: Architecture, Implementation, and Optimization</a> 中介绍了一个算法中使用流水的例子，其关键在于 “拆开环路”：</p>
<p>假设要计算 x^3 这个值，下面这段软件的代码</p>
<div class="highlight"><pre><span></span><span class="nv">Xpower</span> <span class="o">=</span> <span class="mi">1</span><span class="c1">;</span>
<span class="k">for</span> <span class="ss">(</span><span class="nv">i</span> <span class="o">=</span> <span class="mi">0</span><span class="c1">; i &lt; 3; i++)</span>
    <span class="nv">Xpower</span> <span class="o">=</span> <span class="nv">X</span> <span class="o">*</span> <span class="nv">Xpower</span><span class="c1">;</span>
</pre></div>


<p>将这段软件代码翻译成 Verilog 代码，重复使用相同的寄存器和计算资源，得到的结果如下：</p>
<p><img alt="iterative" src="/images/the-art-of-pipelining/iterative.png"></p>
<p>这种迭代的方法无法实现并行计算，其性能：</p>
<div class="highlight"><pre><span></span><span class="n">Throughput</span> <span class="o">=</span> <span class="mi">8</span> <span class="o">/</span><span class="mi">1</span><span class="p">,</span> <span class="k">or</span> <span class="mi">8</span> <span class="n">bits</span> <span class="o">/</span><span class="n">clock</span>
<span class="n">Latency</span> <span class="o">=</span> <span class="mi">3</span> <span class="n">clocks</span>
<span class="n">Timing</span> <span class="o">=</span> <span class="n">One</span> <span class="n">multiplier</span> <span class="n">delay</span> <span class="k">in</span> <span class="n">the</span> <span class="n">critical</span> <span class="n">path</span>
</pre></div>


<p>而使用 pipeline 的方法</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">// stage 1</span>
<span class="no">X1</span> <span class="o">&lt;=</span> <span class="no">X</span><span class="p">;</span>
<span class="n">Xpower1</span> <span class="o">&lt;=</span> <span class="no">X</span><span class="p">;</span>

<span class="c1">// stage 2</span>
<span class="no">X2</span> <span class="o">&lt;=</span> <span class="no">X1</span><span class="p">;</span>
<span class="n">Xpower2</span> <span class="o">&lt;=</span> <span class="n">Xpower1</span> <span class="o">*</span> <span class="no">X1</span><span class="p">;</span>

<span class="c1">// stage 3</span>
<span class="n">Xpower</span> <span class="o">&lt;=</span> <span class="n">Xpower2</span> <span class="o">*</span> <span class="no">X2</span><span class="p">;</span>
</pre></div>
</td></tr></table>

<p>得到的结果如下图：</p>
<p><img alt="pipeline" src="/images/the-art-of-pipelining/pipelined.png"></p>
<p>可以并行计算，其性能：</p>
<div class="highlight"><pre><span></span><span class="n">Throughput</span> <span class="o">=</span> <span class="mi">8</span> <span class="n">bits</span> <span class="o">/</span> <span class="n">clock</span> <span class="p">(</span><span class="n">assuming</span> <span class="n">one</span> <span class="k">new</span> <span class="k">input</span> <span class="n">per</span> <span class="n">clock</span><span class="p">)</span>
<span class="n">Latency</span> <span class="o">=</span> <span class="n">Betw</span> <span class="n">een</span> <span class="n">one</span> <span class="k">and</span> <span class="n">two</span> <span class="n">multiplier</span> <span class="n">delays</span><span class="p">,</span> <span class="mi">0</span> <span class="n">clocks</span>
<span class="n">Timing</span> <span class="o">=</span> <span class="n">Two</span> <span class="n">multiplier</span> <span class="n">delays</span> <span class="k">in</span> <span class="n">the</span> <span class="n">critical</span> <span class="n">path</span>
</pre></div>


<p>可以看到，throughout 的提升是以面积为代价的。</p>
<p><br></p>
<h2>Ref</h2>
<p><a href="http://www.amazon.com/The-Art-Hardware-Architecture-Techniques/dp/1461403960">THE ART OF HARDWARE ARCHITECTURE</a></p>
<p><a href="http://www.amazon.com/Advanced-FPGA-Design-Architecture-Implementation/dp/0470054379/ref=sr_1_1?s=books&amp;ie=UTF8&amp;qid=1432020884&amp;sr=1-1&amp;keywords=advanced+fpga+design">Advanced FPGA Design: Architecture, Implementation, and Optimization</a></p>
  </div>
  <div class="tag-cloud">
    <p>
      <a href="http://guqian110.github.io/tag/pipeline.html">pipeline</a>
    </p>
  </div>





</article>

    <footer>
<p>
  &copy;  2020 - This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a>
</p>
<p>Powered by <a href="http://getpelican.com" target="_blank">Pelican</a> - <a href="https://github.com/alexandrevicenzi/flex" target="_blank">Flex</a> theme by <a href="http://alexandrevicenzi.com" target="_blank">Alexandre Vicenzi</a></p><p>
  <a rel="license"
     href="http://creativecommons.org/licenses/by-sa/4.0/"
     target="_blank">
    <img alt="Creative Commons License"
         title="Creative Commons License"
         style="border-width:0"
           src="https://i.creativecommons.org/l/by-sa/4.0/80x15.png"
         width="80"
         height="15"/>
  </a>
</p>    </footer>
  </main>




<script type="application/ld+json">
{
  "@context" : "http://schema.org",
  "@type" : "Blog",
  "name": " Qian's Blog ",
  "url" : "http://guqian110.github.io",
  "image": "images/logo.png",
  "description": "Flex - The minimalist Pelican theme."
}
</script>

</body>
</html>