

<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>

</head>

<body>

    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637128660050900000%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dJFYZ201904001%26RESULT%3d1%26SIGN%3dk0eUVHqZemBTxMGYzD4Kev3PCvk%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=JFYZ201904001&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=JFYZ201904001&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>


    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JFYZ201904001&amp;v=MTQzNjR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVJxRnlubVVyN01MeXZTZExHNEg5ak1xNDlGWllRS0RIODQ=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#139" data-title="&lt;b&gt;1 NVM材料动态权衡特性&lt;/b&gt; "><b>1 NVM材料动态权衡特性</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#140" data-title="&lt;b&gt;1.1 存储密度与访问延迟的关系&lt;/b&gt;"><b>1.1 存储密度与访问延迟的关系</b></a></li>
                                                <li><a href="#145" data-title="&lt;b&gt;1.2 写延迟与写寿命的关系&lt;/b&gt;"><b>1.2 写延迟与写寿命的关系</b></a></li>
                                                <li><a href="#150" data-title="&lt;b&gt;1.3 写延迟与状态保持时间的关系&lt;/b&gt;"><b>1.3 写延迟与状态保持时间的关系</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#158" data-title="&lt;b&gt;2 基于存储密度与写延迟关系的优化方法&lt;/b&gt; "><b>2 基于存储密度与写延迟关系的优化方法</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#160" data-title="&lt;b&gt;2.1 弹性存储&lt;/b&gt;"><b>2.1 弹性存储</b></a></li>
                                                <li><a href="#163" data-title="&lt;b&gt;2.2 动态可伸缩目录表&lt;/b&gt;"><b>2.2 动态可伸缩目录表</b></a></li>
                                                <li><a href="#167" data-title="&lt;b&gt;2.3 基于弹性存储的Hash Table算法优化&lt;/b&gt;"><b>2.3 基于弹性存储的Hash Table算法优化</b></a></li>
                                                <li><a href="#169" data-title="&lt;b&gt;2.4 小 结&lt;/b&gt;"><b>2.4 小 结</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#173" data-title="&lt;b&gt;3 基于写延迟与写寿命关系的优化方法&lt;/b&gt; "><b>3 基于写延迟与写寿命关系的优化方法</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#181" data-title="&lt;b&gt;4 基于写延迟与状态保持时间关系的优化方法&lt;/b&gt; "><b>4 基于写延迟与状态保持时间关系的优化方法</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#183" data-title="&lt;b&gt;4.1 嵌入式系统主存储器&lt;/b&gt;"><b>4.1 嵌入式系统主存储器</b></a></li>
                                                <li><a href="#189" data-title="&lt;b&gt;4.2 通用计算系统主存储器&lt;/b&gt;"><b>4.2 通用计算系统主存储器</b></a></li>
                                                <li><a href="#197" data-title="&lt;b&gt;4.3 其他存储设备&lt;/b&gt;"><b>4.3 其他存储设备</b></a></li>
                                                <li><a href="#201" data-title="&lt;b&gt;4.4 小 结&lt;/b&gt;"><b>4.4 小 结</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#203" data-title="&lt;b&gt;5 总结与展望&lt;/b&gt; "><b>5 总结与展望</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#120" data-title="&lt;b&gt;表1 存储介质参数对比&lt;/b&gt;"><b>表1 存储介质参数对比</b></a></li>
                                                <li><a href="#124" data-title="图1 基于传统方法和动态权衡特性的NVM优化比较">图1 基于传统方法和动态权衡特性的NVM优化比较</a></li>
                                                <li><a href="#149" data-title="图2 NVM器件写延迟与写寿命之间的关系">图2 NVM器件写延迟与写寿命之间的关系</a></li>
                                                <li><a href="#153" data-title="图3 PCM存储器“阻值漂移”现象示意图">图3 PCM存储器“阻值漂移”现象示意图</a></li>
                                                <li><a href="#155" data-title="&lt;b&gt;表2 包含不同数量SET的写操作中写延迟与状态保持时间的权衡关系&lt;/b&gt;"><b>表2 包含不同数量SET的写操作中写延迟与状态保持时间的权衡关系</b></a></li>
                                                <li><a href="#165" data-title="图4 SpongeDirectory结构示意图">图4 SpongeDirectory结构示意图</a></li>
                                                <li><a href="#171" data-title="&lt;b&gt;表3 基于“存储密度-访问延迟动态权衡特性”的相关优化工作比较&lt;/b&gt;"><b>表3 基于“存储密度-访问延迟动态权衡特性”的相关优化工作比较</b></a></li>
                                                <li><a href="#172" data-title="图5 Bank-Aware Mellow Write写策略">图5 Bank-Aware Mellow Write写策略</a></li>
                                                <li><a href="#177" data-title="图6 采用Eager Mellow Write策略的系统结构图">图6 采用Eager Mellow Write策略的系统结构图</a></li>
                                                <li><a href="#180" data-title="&lt;b&gt;表4 基于“访问延迟-写寿命动态权衡特性”的相关优化工作比较&lt;/b&gt;"><b>表4 基于“访问延迟-写寿命动态权衡特性”的相关优化工作比较</b></a></li>
                                                <li><a href="#187" data-title="图7 RRM结构概述及其与LLC和内存控制器的关系">图7 RRM结构概述及其与LLC和内存控制器的关系</a></li>
                                                <li><a href="#205" data-title="&lt;b&gt;表5 基于“写访问延迟-状态保持时间动态权衡特性”的相关优化工作比较&lt;/b&gt;"><b>表5 基于“写访问延迟-状态保持时间动态权衡特性”的相关优化工作比较</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="292">


                                    <a id="bibliography_1" title="Lee C, Ipek E, Mutlu O, et al.Architecting phase change memory as a scalable DRAM alternative[C]//Proc of the36th Annual Int Symp on Computer Architecture.New York:ACM, 2009:2-13" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Architecting phase change memory as a scalable dram alternative">
                                        <b>[1]</b>
                                        Lee C, Ipek E, Mutlu O, et al.Architecting phase change memory as a scalable DRAM alternative[C]//Proc of the36th Annual Int Symp on Computer Architecture.New York:ACM, 2009:2-13
                                    </a>
                                </li>
                                <li id="294">


                                    <a id="bibliography_2" title="Qureshi M, Srinivasan V, Rivers J.Scalable high performance main memory system using phase-change memory technology[C]//Proc of the 36th Annual Int Symp on Computer Architecture.New York:ACM, 2009:24-33" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Scalable high per formance main memory system using phase-change memory technology">
                                        <b>[2]</b>
                                        Qureshi M, Srinivasan V, Rivers J.Scalable high performance main memory system using phase-change memory technology[C]//Proc of the 36th Annual Int Symp on Computer Architecture.New York:ACM, 2009:24-33
                                    </a>
                                </li>
                                <li id="296">


                                    <a id="bibliography_3" title="Xu Cong, Niu Dimin, Muralimanohar N, et al.Overcoming the challenges of crossbar resistive memory architectures[C]//Proc of the 21st Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2015:476-488" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Overcoming the challenges of crossbar resistive memory architectures">
                                        <b>[3]</b>
                                        Xu Cong, Niu Dimin, Muralimanohar N, et al.Overcoming the challenges of crossbar resistive memory architectures[C]//Proc of the 21st Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2015:476-488
                                    </a>
                                </li>
                                <li id="298">


                                    <a id="bibliography_4" title="Hosomi M, Yamagishi H, Yamamoto T, et al.A novel nonvolatile memory with spin torque transfer magnetization switching:Spin-RAM[C]//Proc of Int Electron Devices Meeting.Piscataway, NJ:IEEE, 2005:459-462" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A novel nonvolatile memory with spin torque transfer magnetization switching:spin-ram">
                                        <b>[4]</b>
                                        Hosomi M, Yamagishi H, Yamamoto T, et al.A novel nonvolatile memory with spin torque transfer magnetization switching:Spin-RAM[C]//Proc of Int Electron Devices Meeting.Piscataway, NJ:IEEE, 2005:459-462
                                    </a>
                                </li>
                                <li id="300">


                                    <a id="bibliography_5" title="Nigam A, Munira K, Ghosh A, et al.Model based study on energy and performance optimization for STT-RAM[C/OL]//Proc of the 2nd Non-Volatile Memories Workshop.2011[2013-04-01].http://nvmw.ucsd.edu/2011/" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Model based study on energy and performance optimization for STT-RAM[C/OL]">
                                        <b>[5]</b>
                                        Nigam A, Munira K, Ghosh A, et al.Model based study on energy and performance optimization for STT-RAM[C/OL]//Proc of the 2nd Non-Volatile Memories Workshop.2011[2013-04-01].http://nvmw.ucsd.edu/2011/
                                    </a>
                                </li>
                                <li id="302">


                                    <a id="bibliography_6" title="Sparsh M, Vetter J.A survey of software techniques for using non-volatile memories for storage and main memory systems[J].IEEE Transactions on Parallel and Distributed Systems, 2016, 27 (5) :1537-1550" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems">
                                        <b>[6]</b>
                                        Sparsh M, Vetter J.A survey of software techniques for using non-volatile memories for storage and main memory systems[J].IEEE Transactions on Parallel and Distributed Systems, 2016, 27 (5) :1537-1550
                                    </a>
                                </li>
                                <li id="304">


                                    <a id="bibliography_7" title="Intel Corporation.Intel and Micron produce breakthrough memory technology[EB/OL].[2018-03-03].http://newsroom.intel.com/community/intelnewsroom/blog/2015/07/28/intel-and-micron-produce-breakthrough-memory-technology" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Intel and Micro produce breakthrough memory technology">
                                        <b>[7]</b>
                                        Intel Corporation.Intel and Micron produce breakthrough memory technology[EB/OL].[2018-03-03].http://newsroom.intel.com/community/intelnewsroom/blog/2015/07/28/intel-and-micron-produce-breakthrough-memory-technology
                                    </a>
                                </li>
                                <li id="306">


                                    <a id="bibliography_8" title="Western Digital Corporation.SanDisk and HP launch partnership to create memory-driven computing solutions[EB/OL].[2017-10-12].https://www.sandisk.com/about/media-center/press-releases/2015/sandisk-and-hp-launch-partnership" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=SanDisk and HP launch partnership to create memory-driven computing solutions">
                                        <b>[8]</b>
                                        Western Digital Corporation.SanDisk and HP launch partnership to create memory-driven computing solutions[EB/OL].[2017-10-12].https://www.sandisk.com/about/media-center/press-releases/2015/sandisk-and-hp-launch-partnership
                                    </a>
                                </li>
                                <li id="308">


                                    <a id="bibliography_9" title="Western Digital Corporation.3D XPoint SSD pictured, performance and endurance revealed at FMS[EB/OL].[2017-10-12].https://www.sandisk.com/about/media-center/pressreleases/2015/sandisk-and-hp-launch-partnership" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=3D XPoint SSD pictured performance and endurance revealed at FMS">
                                        <b>[9]</b>
                                        Western Digital Corporation.3D XPoint SSD pictured, performance and endurance revealed at FMS[EB/OL].[2017-10-12].https://www.sandisk.com/about/media-center/pressreleases/2015/sandisk-and-hp-launch-partnership
                                    </a>
                                </li>
                                <li id="310">


                                    <a id="bibliography_10" title="Cho S, Lee H.Flip-n-write:A simple deterministic technique to improve PRAM write performance, energy and endurance[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:347-357" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Flip-N-Write:a simple deterministic technique to improve PRAM write performance,energy and endurance">
                                        <b>[10]</b>
                                        Cho S, Lee H.Flip-n-write:A simple deterministic technique to improve PRAM write performance, energy and endurance[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:347-357
                                    </a>
                                </li>
                                <li id="312">


                                    <a id="bibliography_11" title="Hay A, Strauss K, Sherwood T, et al.Preventing PCMbanks from seizing too much power[C]//Proc of the 44th Annual Int Symp on Microarchitecture.New York:ACM, 2011:186-195" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Preventing PCMbanks from seizing too much power">
                                        <b>[11]</b>
                                        Hay A, Strauss K, Sherwood T, et al.Preventing PCMbanks from seizing too much power[C]//Proc of the 44th Annual Int Symp on Microarchitecture.New York:ACM, 2011:186-195
                                    </a>
                                </li>
                                <li id="314">


                                    <a id="bibliography_12" title="Jiang Lei, Zhang Youtao, Childers B, et al.Fpb:Finegrained power budgeting to improve write throughput of multi-level cell phase change memory[C]//Proc of the 45th Annual Int Symp on Microarchitecture.Piscataway, NJ:IEEE, 2012:1-12" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Fpb:Finegrained power budgeting to improve write throughput of multi-level cell phase change memory">
                                        <b>[12]</b>
                                        Jiang Lei, Zhang Youtao, Childers B, et al.Fpb:Finegrained power budgeting to improve write throughput of multi-level cell phase change memory[C]//Proc of the 45th Annual Int Symp on Microarchitecture.Piscataway, NJ:IEEE, 2012:1-12
                                    </a>
                                </li>
                                <li id="316">


                                    <a id="bibliography_13" title="Qureshi M, Franceschini M, Lastras-Montano L.Improving read performance of phase change memories via write cancellation and write pausing[C]//Proc of the 16th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2010:128-138" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Improving read performance of phase change memories via write cancellation and write pausing">
                                        <b>[13]</b>
                                        Qureshi M, Franceschini M, Lastras-Montano L.Improving read performance of phase change memories via write cancellation and write pausing[C]//Proc of the 16th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2010:128-138
                                    </a>
                                </li>
                                <li id="318">


                                    <a id="bibliography_14" title="Saadeldeen H, Franklin D, Chong F, et al.Memristors for neural branch prediction:A case study in strict latency and write endurance challenges[C]//Proc of the 13th Conf on Computing Frontiers.New York:ACM, 2013:251-260" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Memristors for neural branch prediction:A case study in strict latency and write endurance challenges">
                                        <b>[14]</b>
                                        Saadeldeen H, Franklin D, Chong F, et al.Memristors for neural branch prediction:A case study in strict latency and write endurance challenges[C]//Proc of the 13th Conf on Computing Frontiers.New York:ACM, 2013:251-260
                                    </a>
                                </li>
                                <li id="320">


                                    <a id="bibliography_15" title="Qureshi M, Karidis J, Franceschini M, et al.Enhancing lifetime and security of PCM-based main memory with startgap wear leveling[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:14-23" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Enhancing lifetime and security of PCM-based MainMemory with Start-Gap Wear Leveling">
                                        <b>[15]</b>
                                        Qureshi M, Karidis J, Franceschini M, et al.Enhancing lifetime and security of PCM-based main memory with startgap wear leveling[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:14-23
                                    </a>
                                </li>
                                <li id="322">


                                    <a id="bibliography_16" title="Zhou Ping, Zhao Bo, Zhang Youtao, et al.A durable and energy efficient main memory using phase change memory technology[C]//Proc of the 36th Annual Int Symp on Computer Architecture.New York:ACM, 2009:14-23" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A durable and energy efficient main memory using phase change memory technology">
                                        <b>[16]</b>
                                        Zhou Ping, Zhao Bo, Zhang Youtao, et al.A durable and energy efficient main memory using phase change memory technology[C]//Proc of the 36th Annual Int Symp on Computer Architecture.New York:ACM, 2009:14-23
                                    </a>
                                </li>
                                <li id="324">


                                    <a id="bibliography_17" title="Strukov D.Endurance-write speed tradeoffs in nonvolatile memories[J].Applied Physics A, 2016, 122 (4) :302-311" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Endurance-write speed tradeoffs in nonvolatile memories">
                                        <b>[17]</b>
                                        Strukov D.Endurance-write speed tradeoffs in nonvolatile memories[J].Applied Physics A, 2016, 122 (4) :302-311
                                    </a>
                                </li>
                                <li id="326">


                                    <a id="bibliography_18" title="Li Jing, Wu Chao, Lewis S, et al.A novel reconfigurable sensing scheme for variable level storage in phase change memory[C]//Proc of the 3rd Int Memory Workshop.Piscataway, NJ:IEEE, 2011:141-144" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A novel reconfigurable sensing scheme for variable level storage in phase change memory">
                                        <b>[18]</b>
                                        Li Jing, Wu Chao, Lewis S, et al.A novel reconfigurable sensing scheme for variable level storage in phase change memory[C]//Proc of the 3rd Int Memory Workshop.Piscataway, NJ:IEEE, 2011:141-144
                                    </a>
                                </li>
                                <li id="328">


                                    <a id="bibliography_19" title="Li Qingan, Jiang Lei, Zhang Youtao, et al.Compiler directed write-mode selection for high performance low power volatile PCM[C]//Proc of SIGPLAN/SIGBED Conf on Languages, Compilers and Tools for Embedded Systems.New York:ACM, 2013:101-110" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Compiler directed write-mode selection for high performance low power volatile PCM">
                                        <b>[19]</b>
                                        Li Qingan, Jiang Lei, Zhang Youtao, et al.Compiler directed write-mode selection for high performance low power volatile PCM[C]//Proc of SIGPLAN/SIGBED Conf on Languages, Compilers and Tools for Embedded Systems.New York:ACM, 2013:101-110
                                    </a>
                                </li>
                                <li id="330">


                                    <a id="bibliography_20" title="Zhang Lunkai, Neely B, Chong F, et al.Mellow writes:Extending lifetime in resistive memories through selective slow write backs[C]//Proc of the 43rd Annual Int Symp on Computer Architecture.Piscataway, NJ:IEEE, 2016:519-531" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Mellow writes:Extending lifetime in resistive memories through selective slow write backs">
                                        <b>[20]</b>
                                        Zhang Lunkai, Neely B, Chong F, et al.Mellow writes:Extending lifetime in resistive memories through selective slow write backs[C]//Proc of the 43rd Annual Int Symp on Computer Architecture.Piscataway, NJ:IEEE, 2016:519-531
                                    </a>
                                </li>
                                <li id="332">


                                    <a id="bibliography_21" title="Zhang Mingzhe, Zhang Lunkai, Jiang Lei, et al.Balancing performance and lifetime of MLC PCM by using a region retention monitor[C]//Proc of the 23rd Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2017:385-396" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Balancing performance and lifetime of MLC PCM by using a region retention monitor">
                                        <b>[21]</b>
                                        Zhang Mingzhe, Zhang Lunkai, Jiang Lei, et al.Balancing performance and lifetime of MLC PCM by using a region retention monitor[C]//Proc of the 23rd Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2017:385-396
                                    </a>
                                </li>
                                <li id="334">


                                    <a id="bibliography_22" title="Qiu Keni, Li Qingan, Xue Chun.Write mode aware loop tiling for high performance low power volatile PCM[C]//Proc of the 51st Annual Conf in Design Automation.New York:ACM, 2014:106-111" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Write mode aware loop tiling for high performance low power volatile PCM">
                                        <b>[22]</b>
                                        Qiu Keni, Li Qingan, Xue Chun.Write mode aware loop tiling for high performance low power volatile PCM[C]//Proc of the 51st Annual Conf in Design Automation.New York:ACM, 2014:106-111
                                    </a>
                                </li>
                                <li id="336">


                                    <a id="bibliography_23" title="Pan Chen, Xie Mimi, Hu Jingtong, et al.3M-PCM:Exploiting multiple write modes MLC phase change main memory in embedded systems[C]//Proc of Int Conf on Hardware/Software Codesign and System Synthesis.New York:ACM, 2014:33-42" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=3M-PCM:Exploiting multiple write modes MLC phase change main memory in embedded systems">
                                        <b>[23]</b>
                                        Pan Chen, Xie Mimi, Hu Jingtong, et al.3M-PCM:Exploiting multiple write modes MLC phase change main memory in embedded systems[C]//Proc of Int Conf on Hardware/Software Codesign and System Synthesis.New York:ACM, 2014:33-42
                                    </a>
                                </li>
                                <li id="338">


                                    <a id="bibliography_24" title="Deng Zhaoxia, Zhang Lunkai, Chong F, et al.Herniated Hash tables:Exploiting multi-level phase change memory for in-place data expansion[C]//Proc of the 1st Int Symp on Memory Systems.New York:ACM, 2015:247-257" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Herniated Hash tables:Exploiting multi-level phase change memory for in-place data expansion">
                                        <b>[24]</b>
                                        Deng Zhaoxia, Zhang Lunkai, Chong F, et al.Herniated Hash tables:Exploiting multi-level phase change memory for in-place data expansion[C]//Proc of the 1st Int Symp on Memory Systems.New York:ACM, 2015:247-257
                                    </a>
                                </li>
                                <li id="340">


                                    <a id="bibliography_25" title="Qureshi M, Franceschini M, Lastrasmontano L, et al.Morphable memory system:A robust architecture for exploiting multi-level phase change memories[C]//Proc of the 37th Annual Int Symp on Computer Architecture.New York:ACM, 2010:153-162" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Morphable memory system:A robust architecture for exploiting multi-level phase change memories">
                                        <b>[25]</b>
                                        Qureshi M, Franceschini M, Lastrasmontano L, et al.Morphable memory system:A robust architecture for exploiting multi-level phase change memories[C]//Proc of the 37th Annual Int Symp on Computer Architecture.New York:ACM, 2010:153-162
                                    </a>
                                </li>
                                <li id="342">


                                    <a id="bibliography_26" title="Dong Xiangyu, Xie Yuan.AdaMS:Adaptive MLC/SLCphase-change memory design for file storage[C]//Proc of the 16th Asia and South Pacific Design Automation Conf.Piscataway, NJ:IEEE, 2011:31-36" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=AdaMS:Adaptive MLC/SLCphase-change memory design for file storage">
                                        <b>[26]</b>
                                        Dong Xiangyu, Xie Yuan.AdaMS:Adaptive MLC/SLCphase-change memory design for file storage[C]//Proc of the 16th Asia and South Pacific Design Automation Conf.Piscataway, NJ:IEEE, 2011:31-36
                                    </a>
                                </li>
                                <li id="344">


                                    <a id="bibliography_27" title="Alibart F, Gao Ligang, Strukov D, et al.High-precision tuning of state for memristive devices by adaptable variationtolerant algorithm[J].Nanotechnology, 2011, 23 (7) :075201" target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=SIPD&amp;filename=SIPD00000095823&amp;v=MzA2MjhyeG94Y01IN1I3cWVidWR0RkN6bFVyekpJVm89TmlUYmFyTzRIdEhNcjRaQWJPa01ZM2s1ekJkaDRqOTlTWHFS&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[27]</b>
                                        Alibart F, Gao Ligang, Strukov D, et al.High-precision tuning of state for memristive devices by adaptable variationtolerant algorithm[J].Nanotechnology, 2011, 23 (7) :075201
                                    </a>
                                </li>
                                <li id="346">


                                    <a id="bibliography_28" title="Liu Xueqing, Patel V, Lukens J, et al.High-quality aluminum-oxide tunnel barriers for scalable, floating-gate random-access memories (FGRAM) [C]//Proc of Int Conf on Memory Technology and Design.Piscataway, NJ:IEEE, 2007:235-237" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=High-quality aluminum-oxide tunnel barriers for scalable floating-gate random-access memories(FGRAM)">
                                        <b>[28]</b>
                                        Liu Xueqing, Patel V, Lukens J, et al.High-quality aluminum-oxide tunnel barriers for scalable, floating-gate random-access memories (FGRAM) [C]//Proc of Int Conf on Memory Technology and Design.Piscataway, NJ:IEEE, 2007:235-237
                                    </a>
                                </li>
                                <li id="348">


                                    <a id="bibliography_29" title="Yu Hung-Chang, Lin Kai-Chun, Tran L, et al.Cycling endurance optimization scheme for 1mb STT-MRAM in 40nm technology[C]//Proc of Int Conf on Solid-State Circuits.Piscataway, NJ:IEEE, 2013:224-225" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Cycling endurance optimization scheme for 1mb STT-MRAM in 40nm technology">
                                        <b>[29]</b>
                                        Yu Hung-Chang, Lin Kai-Chun, Tran L, et al.Cycling endurance optimization scheme for 1mb STT-MRAM in 40nm technology[C]//Proc of Int Conf on Solid-State Circuits.Piscataway, NJ:IEEE, 2013:224-225
                                    </a>
                                </li>
                                <li id="350">


                                    <a id="bibliography_30" title="Likharev K.Layered tunnel barriers for nonvolatile memory devices[J].Applied Physics Letters, 1998, 73 (15) :2137-2139" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Layered tunnel barriers for nonvolatile memory devices">
                                        <b>[30]</b>
                                        Likharev K.Layered tunnel barriers for nonvolatile memory devices[J].Applied Physics Letters, 1998, 73 (15) :2137-2139
                                    </a>
                                </li>
                                <li id="352">


                                    <a id="bibliography_31" title="Pickett M, Strukov D, Williams S, et al.Switching dynamics in titanium dioxide memristive devices[J].Journal of Applied Physics, 2009, 106 (7) :074508" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Switching dynamics in titanium dioxide memristive devices">
                                        <b>[31]</b>
                                        Pickett M, Strukov D, Williams S, et al.Switching dynamics in titanium dioxide memristive devices[J].Journal of Applied Physics, 2009, 106 (7) :074508
                                    </a>
                                </li>
                                <li id="354">


                                    <a id="bibliography_32" title="McPherson J, Kim J, Shanware A, et al.Thermochemical description of dielectric breakdown in high dielectric constant materials[J].Applied Physics Letters, 2003, 82 (13) :2121-2123" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Thermochemical description of dielectric breakdown in high dielectric constant materials">
                                        <b>[32]</b>
                                        McPherson J, Kim J, Shanware A, et al.Thermochemical description of dielectric breakdown in high dielectric constant materials[J].Applied Physics Letters, 2003, 82 (13) :2121-2123
                                    </a>
                                </li>
                                <li id="356">


                                    <a id="bibliography_33" >
                                        <b>[33]</b>
                                    Yang Joshua, Strukov D, Stewart D.Memristive devices for computing[J].Nature Nanotechnology, 2013, 8 (1) :13-24</a>
                                </li>
                                <li id="358">


                                    <a id="bibliography_34" title="Mott N, Gurney R.Electronic Processes in Ionic Crystals[M].Oxford, UK:Clarendon Press, 1940" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Electronic Processes in Ionic Crystals">
                                        <b>[34]</b>
                                        Mott N, Gurney R.Electronic Processes in Ionic Crystals[M].Oxford, UK:Clarendon Press, 1940
                                    </a>
                                </li>
                                <li id="360">


                                    <a id="bibliography_35" title="Zhang Wangyuan, Li Tao.Characterizing and mitigating the impact of process variations on phase change based memory systems[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:2-13" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Characterizing and Mitigating the Impact of Process Variations on Phase Change based Memory Systems">
                                        <b>[35]</b>
                                        Zhang Wangyuan, Li Tao.Characterizing and mitigating the impact of process variations on phase change based memory systems[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:2-13
                                    </a>
                                </li>
                                <li id="362">


                                    <a id="bibliography_36" title="Jiang Lei, Zhao Bo, Zhang Youtao, et al.Improving write operations in MLC phase change memory[C]//Proc of the18th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2012:201-210" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Improving write operations in MLC phase change memory">
                                        <b>[36]</b>
                                        Jiang Lei, Zhao Bo, Zhang Youtao, et al.Improving write operations in MLC phase change memory[C]//Proc of the18th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2012:201-210
                                    </a>
                                </li>
                                <li id="364">


                                    <a id="bibliography_37" title="Mantegazza D, Ielmini D, Varesi E, et al.Statistical analysis and modeling of programming and retention in PCM arrays[C]//Proc of Int Electron Devices Meeting.Piscataway, NJ:IEEE, 2007:311-314" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Statistical analysis and modeling of programming and retention in PCM arrays">
                                        <b>[37]</b>
                                        Mantegazza D, Ielmini D, Varesi E, et al.Statistical analysis and modeling of programming and retention in PCM arrays[C]//Proc of Int Electron Devices Meeting.Piscataway, NJ:IEEE, 2007:311-314
                                    </a>
                                </li>
                                <li id="366">


                                    <a id="bibliography_38" title="Awasthi M, Shevgoor M, Sudan K, et al.Efficient scrub mechanisms for error-prone emerging memories[C]//Proc of the 18th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2012:15-26" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Efficient scrub mechanisms for error-prone emerging memories">
                                        <b>[38]</b>
                                        Awasthi M, Shevgoor M, Sudan K, et al.Efficient scrub mechanisms for error-prone emerging memories[C]//Proc of the 18th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2012:15-26
                                    </a>
                                </li>
                                <li id="368">


                                    <a id="bibliography_39" >
                                        <b>[39]</b>
                                    Joshi M, Zhang Wangyuan, Li Tao.Mercury:A fast and energy-efficient multi-level cell based phase change memory system[C]//Proc of the 17th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2011:345-356</a>
                                </li>
                                <li id="370">


                                    <a id="bibliography_40" title="Jung C, Lee E, Min K, et al.Compact verilog:A model of phase-change RAM transient behaviors for multi-level applications[J].Semiconductor Science and Technology, 2011, 26 (10) :105018" target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=SIPD&amp;filename=SIPD00000088610&amp;v=MDQ5NTg5OVNYcVJyeG94Y01IN1I3cWVidWR0RkN6bFVyekpJVm89TmlUYmFyTzRIdEhNcjRkTll1b1BZM2s1ekJkaDRq&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[40]</b>
                                        Jung C, Lee E, Min K, et al.Compact verilog:A model of phase-change RAM transient behaviors for multi-level applications[J].Semiconductor Science and Technology, 2011, 26 (10) :105018
                                    </a>
                                </li>
                                <li id="372">


                                    <a id="bibliography_41" title="Kim K, Ahn S.Reliability investigations for manufacturable high density pram[C]//Proc of the 43rd Annual Int Symp on Reliability Physics.Piscataway, NJ:IEEE, 2005:157-162" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Reliability investigations for manufacturable high density pram">
                                        <b>[41]</b>
                                        Kim K, Ahn S.Reliability investigations for manufacturable high density pram[C]//Proc of the 43rd Annual Int Symp on Reliability Physics.Piscataway, NJ:IEEE, 2005:157-162
                                    </a>
                                </li>
                                <li id="374">


                                    <a id="bibliography_42" title="Choi Y, Song I, Park M, et al.A 20nm 1.8v8GB PRAMwith 40mb/s program bandwidth[C]//Proc of the 59th Int Conf on Solid Circuit.Piscataway, NJ:IEEE, 2012:46-48" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A 20nm 1.8v8GB PRAMwith 40mb/s program bandwidth">
                                        <b>[42]</b>
                                        Choi Y, Song I, Park M, et al.A 20nm 1.8v8GB PRAMwith 40mb/s program bandwidth[C]//Proc of the 59th Int Conf on Solid Circuit.Piscataway, NJ:IEEE, 2012:46-48
                                    </a>
                                </li>
                                <li id="376">


                                    <a id="bibliography_43" title="Zebchuk J, Srinivasan V, Qureshi M, et al.A tagless coherence directory[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:423-434" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A tagless coherence directory">
                                        <b>[43]</b>
                                        Zebchuk J, Srinivasan V, Qureshi M, et al.A tagless coherence directory[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:423-434
                                    </a>
                                </li>
                                <li id="378">


                                    <a id="bibliography_44" title="Zhao Hongzhou, Shriraman A, Dwarkadas S.SPACE:Sharing pattern-based directory coherence for multicore scalability[C]//Proc of the 19th Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2010:135-146" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=SPACE:sharing pattern-based directory coherence for multicore scalability">
                                        <b>[44]</b>
                                        Zhao Hongzhou, Shriraman A, Dwarkadas S.SPACE:Sharing pattern-based directory coherence for multicore scalability[C]//Proc of the 19th Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2010:135-146
                                    </a>
                                </li>
                                <li id="380">


                                    <a id="bibliography_45" title="Kelm J, Johnson M, Lumettta S, et al.WAYPOINT:Scaling coherence to thousand-core architectures[C]//Proc of the 19th Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2010:99-110" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=WAYPOINT:scaling coherence to thousand-core architectures">
                                        <b>[45]</b>
                                        Kelm J, Johnson M, Lumettta S, et al.WAYPOINT:Scaling coherence to thousand-core architectures[C]//Proc of the 19th Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2010:99-110
                                    </a>
                                </li>
                                <li id="382">


                                    <a id="bibliography_46" title="S&#225;nchez D, Kozyrakis C.SCD:A scalable coherence directory with flexible sharer set encoding[C]//Proc of the18th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2012:129-140" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=SCD:A Scalable Coherence Directory with Flexible Sharer Set Encoding">
                                        <b>[46]</b>
                                        S&#225;nchez D, Kozyrakis C.SCD:A scalable coherence directory with flexible sharer set encoding[C]//Proc of the18th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2012:129-140
                                    </a>
                                </li>
                                <li id="384">


                                    <a id="bibliography_47" title="Fang Lei, Liu Peng, Hu Qi, et al.Building expressive, areaefficient coherence directories[C]//Proc of the 22nd Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2013:299-308" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Building expressive areaefficient coherence directories">
                                        <b>[47]</b>
                                        Fang Lei, Liu Peng, Hu Qi, et al.Building expressive, areaefficient coherence directories[C]//Proc of the 22nd Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2013:299-308
                                    </a>
                                </li>
                                <li id="386">


                                    <a id="bibliography_48" title="Sanchez D, Kozyrakis C.The ZCache:Decoupling ways and associativity[C]//Proc of the 43rd Annual Int Symp on Microarchitecture.New York:ACM, 2010:187-198" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=The ZCache:Decoupling Ways and Associativity">
                                        <b>[48]</b>
                                        Sanchez D, Kozyrakis C.The ZCache:Decoupling ways and associativity[C]//Proc of the 43rd Annual Int Symp on Microarchitecture.New York:ACM, 2010:187-198
                                    </a>
                                </li>
                                <li id="388">


                                    <a id="bibliography_49" title="Zhang Lunkai, Strukov D B, Saadeldeen H, et al.SpongeDirectory:Flexible sparse directories utilizing multilevel memristors[C]//Proc of the 23rd Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2014:61-74" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=SpongeDirectory:Flexible sparse directories utilizing multilevel memristors">
                                        <b>[49]</b>
                                        Zhang Lunkai, Strukov D B, Saadeldeen H, et al.SpongeDirectory:Flexible sparse directories utilizing multilevel memristors[C]//Proc of the 23rd Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2014:61-74
                                    </a>
                                </li>
                                <li id="390">


                                    <a id="bibliography_50" title="Ramos L, Gorbatov E, Bianchini R.Page placement in hybrid memory systems[C]//Proc of the 25th Int Conf on Supercomputing.New York:ACM, 2011:85-95" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Page placement in hybrid memory systems">
                                        <b>[50]</b>
                                        Ramos L, Gorbatov E, Bianchini R.Page placement in hybrid memory systems[C]//Proc of the 25th Int Conf on Supercomputing.New York:ACM, 2011:85-95
                                    </a>
                                </li>
                                <li id="392">


                                    <a id="bibliography_51" title="Deng Zhaoxia, Zhang Lunkai, Chong F, et al.Memory cocktail therapy:A general learning-based framework to optimize dynamic tradeoffs in NVMs[C]//Proc of the 50th Annual Int Symp on Microarchitecture.New York:ACM, 2017:232-244" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Memory cocktail therapy:A general learning-based framework to optimize dynamic tradeoffs in NVMs">
                                        <b>[51]</b>
                                        Deng Zhaoxia, Zhang Lunkai, Chong F, et al.Memory cocktail therapy:A general learning-based framework to optimize dynamic tradeoffs in NVMs[C]//Proc of the 50th Annual Int Symp on Microarchitecture.New York:ACM, 2017:232-244
                                    </a>
                                </li>
                                <li id="394">


                                    <a id="bibliography_52" title="Zhang Mingzhe, Zhang Lunkai, Liu Zhiyong, et al.Quickand-Dirty:Improving performance of MLC PCM by using temporary short writes[C]//Proc of the 35th Int Conf on Computer Design.Piscataway, NJ:IEEE, 2017:585-588" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Quickand-Dirty:Improving performance of MLC PCM by using temporary short writes">
                                        <b>[52]</b>
                                        Zhang Mingzhe, Zhang Lunkai, Liu Zhiyong, et al.Quickand-Dirty:Improving performance of MLC PCM by using temporary short writes[C]//Proc of the 35th Int Conf on Computer Design.Piscataway, NJ:IEEE, 2017:585-588
                                    </a>
                                </li>
                                <li id="396">


                                    <a id="bibliography_53" title="Kang D, Baek S, Mutlu O, et al.Amnesic cache management for non-volatile memory[C]//Proc of the 31st Symp on Mass Storage Systems and Technologies.Piscataway, NJ:IEEE, 2015:1-13" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Amnesic cache management for non-volatile memory">
                                        <b>[53]</b>
                                        Kang D, Baek S, Mutlu O, et al.Amnesic cache management for non-volatile memory[C]//Proc of the 31st Symp on Mass Storage Systems and Technologies.Piscataway, NJ:IEEE, 2015:1-13
                                    </a>
                                </li>
                                <li id="398">


                                    <a id="bibliography_54" title="Liu Renshuo, Yang Chia-Lin, Wu Wei.Optimizing nand flash-based SSDs via retention relaxation[C]//Proc of the10th Int Conf on File and Storage Technologies.Berkely, CA:USENIX Association, 2012:115-126" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Optimizing nand flash-based SSDs via retention relaxation">
                                        <b>[54]</b>
                                        Liu Renshuo, Yang Chia-Lin, Wu Wei.Optimizing nand flash-based SSDs via retention relaxation[C]//Proc of the10th Int Conf on File and Storage Technologies.Berkely, CA:USENIX Association, 2012:115-126
                                    </a>
                                </li>
                                <li id="400">


                                    <a id="bibliography_55" title="Liu Renshuo, Shen Deyu, Wang Chengyuan, et al.NVMDuet:Unified working memory and persistent store architecture[C]//Proc of the 19th Int Conf on Architectural Support for Programming Languages and Operating Systems.New York:ACM, 2014:455-470" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=NVM Duet:Unified working memory and persistent store architecture">
                                        <b>[55]</b>
                                        Liu Renshuo, Shen Deyu, Wang Chengyuan, et al.NVMDuet:Unified working memory and persistent store architecture[C]//Proc of the 19th Int Conf on Architectural Support for Programming Languages and Operating Systems.New York:ACM, 2014:455-470
                                    </a>
                                </li>
                                <li id="402">


                                    <a id="bibliography_56" title="Jung J, Cho S.Memorage:Emerging persistent RAM based malleable main memory and storage architecture[C]//Proc of the 27th Int Conf on Supercomputing.New York:ACM, 2013:115-126" target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Memorage:Emerging persistent RAM based malleable main memory and storage architecture">
                                        <b>[56]</b>
                                        Jung J, Cho S.Memorage:Emerging persistent RAM based malleable main memory and storage architecture[C]//Proc of the 27th Int Conf on Supercomputing.New York:ACM, 2013:115-126
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=JFYZ" target="_blank">计算机研究与发展</a>
                2019,56(04),677-691 DOI:10.7544/issn1000-1239.2019.20170985            </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>基于动态权衡的新型非易失存储器件体系结构研究综述</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E6%98%8E%E5%96%86&amp;code=41491407&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张明喆</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E6%B3%95&amp;code=21902472&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张法</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%88%98%E5%BF%97%E5%8B%87&amp;code=10348425&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">刘志勇</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E5%A4%A7%E5%AD%A6&amp;code=1698842&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中国科学院大学</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%E5%9B%BD%E5%AE%B6%E9%87%8D%E7%82%B9%E5%AE%9E%E9%AA%8C%E5%AE%A4(%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E8%AE%A1%E7%AE%97%E6%8A%80%E6%9C%AF%E7%A0%94%E7%A9%B6%E6%89%80)&amp;code=0142480&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">计算机体系结构国家重点实验室(中国科学院计算技术研究所)</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>作为现有存储器的潜在替代技术, 新型非易失存储器受到了来自学术界和工业界越来越多的关注.目前, 制约新型非易失存储器广泛应用的主要问题包括写延迟长、写操作动态功耗高、写寿命有限等.针对这些问题, 传统的解决方法是利用计算机体系结构的方法, 通过增加层或者调度的方式加以避免或隐藏.但是, 这类解决方案往往存在软硬件开销大、无法同时针对不同问题进行优化等问题.近年来, 随着对新型非易失存储材料研究的深入, 一系列器件自身所包含的动态权衡特性被陆续发现, 这也为体系结构研究提供了新的机遇.基于这些器件自身的动态权衡特性, 研究人员提出了一系列新的动态非易失存储器优化方案.与传统的优化方案相比, 这类新型方案具有额外硬件开销小、可同时针对多个目标进行优化等优点.首先对非易失存储器存在的问题及传统的优化方案进行了概括;然后对非易失存储器件中3个重要的动态权衡关系进行了介绍;在此基础上, 对近年来出现的一系列基于非易失存储器动态权衡特性的体系结构优化方案进行梳理;最后, 对此类研究的特点进行了总结, 并对未来的发展方向进行了展望.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E9%9D%9E%E6%98%93%E5%A4%B1%E5%AD%98%E5%82%A8%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">非易失存储器;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E7%9B%B8%E5%8F%98%E5%AD%98%E5%82%A8%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">相变存储器;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E8%87%AA%E6%97%8B%E8%BD%AC%E7%A7%BB%E5%8A%9B%E7%9F%A9%E5%AD%98%E5%82%A8%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">自旋转移力矩存储器;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%BF%86%E9%98%BB%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">忆阻器;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%8A%A8%E6%80%81%E6%9D%83%E8%A1%A1&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">动态权衡;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    *刘志勇 (zyliu@ict.ac.cn) ;
                                </span>
                                <span>
                                    张明喆 (zhangmingzhe@ict.ac.cn) ;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2017-12-29</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家自然科学基金项目 (61520106005, 61761136014);</span>
                                <span>国家重点研发计划项目 (2017YFB1010000);</span>
                    </p>
            </div>
                    <h1><b>A Survey on Architecture Research of Novel Non-Volatile Memory Based on Dynamical Trade-Off</b></h1>
                    <h2>
                    <span>Zhang Mingzhe</span>
                    <span>Zhang Fa</span>
                    <span>Liu Zhiyong</span>
            </h2>
                    <h2>
                    <span>University of Chinese Academy of Sciences</span>
                    <span>State Key Laboratory of Computer Architecture (Institute of Computing Technology, Chinese Academy of Sciences)</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>As a promising alternative candidate for DRAM, non-volatile memory (NVM) technique gains increasing interests from both industry and academia. Currently, the main problems that limit the wide utilization of NVM include considerable long latency for write operation, high energy consumption for write operation and limited write endurance. To solve these problems, the traditional solutions are based on computer architecture methods, such as adding extra level or scheduling scheme. Unfortunately, these solutions often suffer from unavoidable high soft/hardware overheads and can hardly optimize the architecture for more than one target at the same time. In recent years, as the improvement of research on non-volatile materials, several dynamical trade-offs lies in the materials are introduced, which also provides new opportunity for computer architecture research. Based on these trade-offs, several novel NVM architectures have been proposed. Compared with the traditional solutions, these proposed architectures have a series of advantages, such as low hardware overhead and the ability of optimizing for multi-targets. In this survey, we firstly introduce the existing problems of NVM and the traditional solutions. Then, we present three important dynamical trade-offs of NVM. After that, we introduce the newly proposed architectures based on these trade-offs. Finally, we make the conclusion for this kind of research work and point out some potential opportunities.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=non-volatile%20memory%20(NVM)%20&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">non-volatile memory (NVM) ;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=phase%20change%20memory&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">phase change memory;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=spin-transfer%20torque%20RAM&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">spin-transfer torque RAM;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=memristor&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">memristor;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=dynamical%20trade-off&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">dynamical trade-off;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                            <b>Author：</b>
                                                        <span>
                                    Zhang Mingzhe, born in 1985. PhD, assistant professor. His main research interests include non-volatile memory, network-on-chip, computer architecture.<image id="486" type="" href="images/JFYZ201904001_48600.jpg" display="inline" placement="inline"><alt></alt></image>;
                                </span>
                                <span>
                                    Zhang Fa, born in 1974.PhD, professor, PhD supervisor.His main research interests include energy-aware algorithms and high performance computing.<image id="488" type="" href="images/JFYZ201904001_48800.jpg" display="inline" placement="inline"><alt></alt></image>;
                                </span>
                                <span>
                                    Liu Zhiyong, born in 1946.PhD, professor, PhD supervisor.His main research interests include  high  performance  algorithms and architectures, parallel processing and networks.<image id="489" type="" href="images/JFYZ201904001_48900.jpg" display="inline" placement="inline"><alt></alt></image>;
                                </span>
                    </p>
                                    <p><b>Received：</b> 2017-12-29</p>
                                    <p>
                            <b>Fund：</b>
                                                        <span>supported by the National Natural Science Foundation of China (61520106005, 61761136014);</span>
                                <span>the National Key Research&amp;Development Program of China (2017YFB1010000);</span>
                    </p>
            </div>


        <!--brief start-->
                        <div class="p1">
                    <p id="118">数据、人工智能等新型应用的兴起在集成度、访问速度等方面对存储器件提出了更高的要求.而随着半导体制造工艺的提升和器件尺寸的不断缩小, 动态随机存储器 (dynamic random access memory, DRAM) 在制造成本、良品率和利润率方面面临着越来越大的挑战.此外, 由于DRAM需要定期进行刷新操作, 由此造成功耗提升和性能下降.在此背景下, 新型非易失存储器 (non-volatile memory, NVM) 作为DRAM的可行替代技术受到了学术界和工业界越来越多的重视.与传统的DRAM相比, NVM器件具有集成度高、可扩展性高、静态功耗低、非易失等优点.</p>
                </div>
                <div class="p1">
                    <p id="119">近年来, 对NVM的研究主要集中于相变存储器 (phase change memory, PCM) <citation id="406" type="reference"><link href="292" rel="bibliography" /><link href="294" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">2</a>]</sup></citation>、电阻式存储器 (resistive RAM, ReRAM) <citation id="404" type="reference"><link href="296" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>、自旋转移力矩存储器 (spin-transfer toque RAM, STT-RAM) <citation id="405" type="reference"><link href="298" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>等几种存储材料, 并根据其不同的读/写操作速度替换现有层次化存储系统中相应的器件.其中PCM存储器利用硫系玻璃晶体在不同状态下表现出的不同电阻值保存信息, 并通过脉冲电流实现可控的状态变化.电阻式存储器也称为忆阻器, 通过在一个含有氧化物夹层结构的强相关电子材料两端施加不同大小和方向的电压改变其电阻值, 并使用不同电阻值表示不同的逻辑值.STT-RAM则使用磁隧道结 (magnetic tunnel junction, MTJ) 保存数据, 通过控制其自由层和参考层的相对磁力方向改变MTJ的电阻值, 进而表示不同的逻辑值.3种非易失存储介质与传统易失存储介质的性能参数比较如表1所示:</p>
                </div>
                <div class="area_img" id="120">
                    <p class="img_tit"><b>表1 存储介质参数对比</b><citation id="407" type="reference"><link href="300" rel="bibliography" /><link href="302" rel="bibliography" /><sup>[<a class="sup">5</a>,<a class="sup">6</a>]</sup></citation><sup></sup> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"><b>Table 1 Comparison Across Different Storage Devices</b><citation id="408" type="reference"><link href="300" rel="bibliography" /><link href="302" rel="bibliography" /><sup>[<a class="sup">5</a>,<a class="sup">6</a>]</sup></citation><sup></sup></p>
                    <p class="img_note"></p>
                    <table id="120" border="1"><tr><td rowspan="2"><br />Feature</td><td colspan="2"><br />Volatile Memory</td><td colspan="3">Non-Volatile Memory</td></tr><tr><td><br />SRAM</td><td>DRAM</td><td>PCM</td><td>ReRAM</td><td>STT-RAM</td></tr><tr><td><br />Cell Size/F<sup>2</sup></td><td>50- 120</td><td>6- 10</td><td>4- 12</td><td>4- 10</td><td>4- 20</td></tr><tr><td><br />Read Latency/ns</td><td>1- 100</td><td>30</td><td>20- 50</td><td>10- 50</td><td>2- 10</td></tr><tr><td><br />Write Latency/ns</td><td>1- 100</td><td>15</td><td>60- 120</td><td>10- 50</td><td>2- 20</td></tr><tr><td><br />Write Endurance</td><td>10<sup>16</sup></td><td>10<sup>16</sup></td><td>10<sup>8</sup></td><td>10<sup>11</sup></td><td>10<sup>15</sup></td></tr><tr><td><br />Write Energy</td><td>Low</td><td>Low</td><td>High</td><td>Low</td><td>Low</td></tr><tr><td><br />Other Energy</td><td>Leakage Current</td><td>Refresh</td><td>None</td><td>None</td><td>None</td></tr><tr><td><br />Voltage/V</td><td>No</td><td>3</td><td>1.5- 3</td><td>1.5- 3</td><td>&lt;1.5</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="121">从表1可以看出, 与传统易失存储器相比, NVM存储器可以提供接近或更优的读访问性能, 但在写访问延迟和写寿命方面存在较大差距.</p>
                </div>
                <div class="p1">
                    <p id="122">目前, NVM器件正处在实用化的初始阶段, 众多厂商纷纷推出了自己的解决方案:Intel和Micron公司在2016年底推出基于PCM的3D Xpoint Memory存储器<citation id="409" type="reference"><link href="304" rel="bibliography" /><sup>[<a class="sup">7</a>]</sup></citation>, 而HP和SanDisk则联合推出了基于ReRAM的SCM (storage class memory) 存储器<citation id="410" type="reference"><link href="306" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>.但是, 由于在寿命和写延迟方面仍存在很多问题, 这些解决方案距离技术成熟尚有很大距离 (例如与现有的SSD存储器相比, 第1代3D Xpoint Memory的寿命仅提升了3倍<citation id="411" type="reference"><link href="308" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>) .</p>
                </div>
                <div class="p1">
                    <p id="123">针对目前制约NVM大规模应用的问题, 传统体系结构方法的思路是将NVM器件视为一个黑盒, 通过在黑盒外围增加缓冲存储器和辅助控制电路, 从而达到降低NVM存储器写延迟对系统性能的影响或延缓NVM存储器老化的目的 (如图1 (a) 所示) :</p>
                </div>
                <div class="area_img" id="124">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JFYZ201904001_124.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 基于传统方法和动态权衡特性的NVM优化比较" src="Detail/GetImg?filename=images/JFYZ201904001_124.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图1 基于传统方法和动态权衡特性的NVM优化比较  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JFYZ201904001_124.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 1 Comparison of NVM optimization methods  based on classical computer architecture  method and dynamic trade-off</p>

                </div>
                <div class="p1">
                    <p id="125">基于这一思路, 研究人员提出了多种不同的解决方案:</p>
                </div>
                <div class="p1">
                    <p id="126">1) 对于写延迟过大问题, 一种主要的解决方案是通过提高写访问的并行度隐藏写延迟<citation id="414" type="reference"><link href="310" rel="bibliography" /><link href="312" rel="bibliography" /><link href="314" rel="bibliography" /><sup>[<a class="sup">10</a>,<a class="sup">11</a>,<a class="sup">12</a>]</sup></citation>.除此以外, 另一种常见思路是通过在NVM存储器的前端设置一个较大的缓存 (如DRAM cache) , 将写请求存储在缓存后异步完成对NVM存储器的写访问<citation id="415" type="reference"><link href="292" rel="bibliography" /><link href="294" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">2</a>]</sup></citation>.Qureshi等人<citation id="412" type="reference"><link href="316" rel="bibliography" /><sup>[<a class="sup">13</a>]</sup></citation>提出了一种新的思路, 即当处在关键路径上的读请求到达且与正在执行的写操作冲突时, 可以将正在执行的写操作暂停或终止, 在读请求完成后继续或重新执行写操作, 这种方法可以降低写延迟对于系统整体性能的影响.此外, Qureshi等人<citation id="413" type="reference"><link href="316" rel="bibliography" /><sup>[<a class="sup">13</a>]</sup></citation>通过对PCM存储器的SET和RESET操作的延迟分别进行分析, 发现RESET操作延迟远小于SET操作, 并基于这一发现提出了一种技术通过提前进行SET操作提升PCM存储器的写访问性能.</p>
                </div>
                <div class="p1">
                    <p id="127">2) 对于NVM写操作寿命有限的问题, 解决方案主要可以分为限制写操作和写分摊2种.其中限制写操作是指通过某种机制减少对NVM存储器的写操作从而延长设备的寿命, 例如使用DRAM作为NVM存储器的缓冲<citation id="416" type="reference"><link href="314" rel="bibliography" /><sup>[<a class="sup">12</a>]</sup></citation>.此外, Flip-N-Write技术利用被写入数据的特性减少写入数据时对NVM存储单元的擦写次数<citation id="417" type="reference"><link href="310" rel="bibliography" /><sup>[<a class="sup">10</a>]</sup></citation>, 以及Saadeldeen等人<citation id="418" type="reference"><link href="318" rel="bibliography" /><sup>[<a class="sup">14</a>]</sup></citation>提出在基于ReRAM的分支预测器中使用SRAM作为缓存的方案也都可以被归为这一类.写分摊技术是指通过将写操作分摊至全体NVM存储单元, 减少由于写操作热点造成的部分存储单元过快老化, 进而延长存储器整体寿命.其中, Start-Gap技术通过将写操作目标进行偏移, 仅增加8 B的额外存储开销, 可使存储器寿命达到理论寿命的95%<citation id="419" type="reference"><link href="320" rel="bibliography" /><sup>[<a class="sup">15</a>]</sup></citation>.与此类似的解决方案还包括将cache line在内存页间进行偏移<citation id="420" type="reference"><link href="294" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>、将bit在cache line内部进行偏移以及将cache line在段内进行偏移<citation id="421" type="reference"><link href="322" rel="bibliography" /><sup>[<a class="sup">16</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="128">基于传统体系结构的方法虽然可以在一定程度上解决NVM存储器存在的问题, 但同时也会带来一系列问题:</p>
                </div>
                <div class="p1">
                    <p id="129">1) 需要增加一个或多个控制 电路对写访存请求进行分析、重定向等预处理操作, 由于这些操作处于写访存请求执行的关键路径上, 因此新增加的控制电路容易成为新的性能瓶颈.例如, 在基于细粒度偏移<citation id="422" type="reference"><link href="294" rel="bibliography" /><link href="322" rel="bibliography" /><sup>[<a class="sup">2</a>,<a class="sup">16</a>]</sup></citation>的写分摊技术中, 由于需要为每一个写访存请求选择实际写入地址, 因此在会造成写访存性能的降低.</p>
                </div>
                <div class="p1">
                    <p id="130">2) 在对NVM存储器的性能或寿命进行优化的同时, 往往会以牺牲其他指标作为代价.例如在通过减少写操作提升存储器寿命的方案中, 为写访存请求选择新的目标地址将延长写访存操作的延迟<citation id="423" type="reference"><link href="310" rel="bibliography" /><sup>[<a class="sup">10</a>]</sup></citation>;而在写暂停方法中, 被中断的写操作在读访存请求完成后重新执行, 这客观上增加了写操作的数量, 使得存储器老化加快.</p>
                </div>
                <div class="p1">
                    <p id="131">3) 造成控制逻辑更加复杂, 不利于系统稳定.例如, 在使用DRAM缓冲的性能或寿命优化方案中, 需要特别的控制逻辑电路DRAM与NVM存储器的数据同步等操作.</p>
                </div>
                <div class="p1">
                    <p id="132">由于实际系统对于存储器的性能和寿命同时具有较高的要求, 因此上述基于传统体系结构方法的优化方案无法满足实际系统的需求.</p>
                </div>
                <div class="p1">
                    <p id="133">近年来, 随着对NVM存储材料的深入研究, 人们发现在NVM存储材料中存在一些相互影响的参数, 在其工作状态下, 可以通过改变一个参数, 使其他相关参数向着相反方向变化, 这种特性被称为“动态权衡特性”<citation id="424" type="reference"><link href="324" rel="bibliography" /><link href="326" rel="bibliography" /><link href="328" rel="bibliography" /><sup>[<a class="sup">17</a>,<a class="sup">18</a>,<a class="sup">19</a>]</sup></citation>.动态权衡特性为计算机体系结构研究提供了新的机遇, 研究人员陆续提出了一系列基于NVM动态权衡特性的计算机体系结构优化方案<citation id="425" type="reference"><link href="328" rel="bibliography" /><link href="330" rel="bibliography" /><link href="332" rel="bibliography" /><link href="334" rel="bibliography" /><link href="336" rel="bibliography" /><link href="338" rel="bibliography" /><link href="340" rel="bibliography" /><link href="342" rel="bibliography" /><sup>[<a class="sup">19</a>,<a class="sup">20</a>,<a class="sup">21</a>,<a class="sup">22</a>,<a class="sup">23</a>,<a class="sup">24</a>,<a class="sup">25</a>,<a class="sup">26</a>]</sup></citation>.在此类设计方案中, NVM存储器不再被视为黑盒, 而是基于其动态权衡特性, 同时结合目标应用的特性, 围绕这二者进行体系结构设计 (如图1 (b) 所示) .与传统的方案相比, 基于动态权衡的解决方案在3个方面具有明显区别:</p>
                </div>
                <div class="p1">
                    <p id="134">1) 在传统NVM研究中, 器件特性在器件设计完成后就已确定, 而动态权衡特性为体系结构设计者和系统级用户提供了影响器件特性的机会;</p>
                </div>
                <div class="p1">
                    <p id="135">2) 在基于NVM动态权衡特性的体系结构研究中, 研究者不仅需要考虑器件特性, 还要综合考虑目标应用的特性, 并为器件特性与目标应用特性寻找结合点;</p>
                </div>
                <div class="p1">
                    <p id="136">3) 基于NVM动态权衡特性的体系结构设计中需要添加简单控制电路, 以实现根据应用特性的变化动态调节NVM存储器的器件特性.</p>
                </div>
                <div class="p1">
                    <p id="137">通过对动态权衡特性加以利用, 基于NVM动态权衡特性的体系结构设计在很多方面具有明显的优势:1) 与传统优化方案相比, 此类方案仅需要少量或不需要额外存储开销;2) 此类方法所需的辅助逻辑简单, 由解决方案引入的额外延迟低;3) 此类方法可在低硬件开销的前提下实现同时对多个目标进行协同优化;4) 对系统整体性能影响小, 避免了传统解决方案中由于对NVM某一方面进行优化而造成系统整体性能下降<citation id="426" type="reference"><link href="330" rel="bibliography" /><sup>[<a class="sup">20</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="138">本文对NVM存储材料中存在的动态权衡特性进行了分析, 包括存储密度与写延迟的关系、写延迟与写寿命的关系、写延迟与状态保持时间的关系.在此分析的基础上, 本文对近年来基于这些动态权衡特性的NVM应用优化研究进行梳理.最后, 本文还将对此类研究未来的发展做出展望.</p>
                </div>
                <h3 id="139" name="139" class="anchor-tag"><b>1 NVM材料动态权衡特性</b></h3>
                <h4 class="anchor-tag" id="140" name="140"><b>1.1 存储密度与访问延迟的关系</b></h4>
                <div class="p1">
                    <p id="141">对于使用电阻值表示逻辑值的NVM材料 (如ReRAM, PCM) , 可通过对其不同电阻值进行重新编码, 实现在单一存储单元中存储多个逻辑状态.该技术被称为多层 (multi-level cell, MLC) NVM, 可用于提高存储密度或存储可靠性.对于MLC NVM而言, 由于需要精确控制写入后存储单元的电阻值, 因此MLC NVM的写操作通常采用基于多次迭代的模型<citation id="427" type="reference"><link href="344" rel="bibliography" /><sup>[<a class="sup">27</a>]</sup></citation>.</p>
                </div>
                <div class="p1">
                    <p id="142">在每个迭代中, 需要将当前存储单元的电阻值读取并校验后再进行一次写操作, 直至存储单元最终达到目标电阻值.因此, 对于一个MLC NVM而言, 写操作中迭代的次数随着NVM存储单元层数的增加而线性增长<citation id="428" type="reference"><link href="344" rel="bibliography" /><sup>[<a class="sup">27</a>]</sup></citation>.文献<citation id="429" type="reference">[<a class="sup">18</a>]</citation>提出, MLC NVM存储单元的读延迟随该存储单元中存储层数的增加而呈指数增长.综上所述, MLC NVM写延迟与存储层数的关系可近似表示为</p>
                </div>
                <div class="p1">
                    <p id="143" class="code-formula">
                        <mathml id="143"><math xmlns="http://www.w3.org/1998/Math/MathML"><mtable columnalign="left"><mtr><mtd><mi>R</mi><mi>e</mi><mi>a</mi><mi>d</mi><mi>L</mi><mi>a</mi><mi>t</mi><mo stretchy="false"> (</mo><mi>n</mi><mo stretchy="false">) </mo><mo>=</mo><mo>-</mo><mi>R</mi><mi>e</mi><mi>a</mi><mi>d</mi><mi>L</mi><mi>a</mi><mi>t</mi><mo stretchy="false"> (</mo><mn>1</mn><mo stretchy="false">) </mo><mo>×</mo><mi>E</mi><mi>x</mi><mi>p</mi><mi>o</mi><mi>B</mi><mi>a</mi><mi>s</mi><mi>e</mi><msup><mrow></mrow><mrow><mi>n</mi><mo>-</mo><mn>1</mn></mrow></msup><mo>-</mo><mo>, </mo></mtd></mtr><mtr><mtd><mi>W</mi><mi>r</mi><mi>i</mi><mi>t</mi><mi>e</mi><mi>L</mi><mi>a</mi><mi>t</mi><mo stretchy="false"> (</mo><mi>n</mi><mo stretchy="false">) </mo><mo>=</mo><mo>-</mo><mo stretchy="false"> (</mo><mi>R</mi><mi>e</mi><mi>a</mi><mi>d</mi><mi>L</mi><mi>a</mi><mi>t</mi><mo stretchy="false"> (</mo><mi>n</mi><mo stretchy="false">) </mo><mo>+</mo><mi>W</mi><mi>r</mi><mi>i</mi><mi>t</mi><mi>e</mi><mi>Ρ</mi><mi>u</mi><mi>l</mi><mi>s</mi><mi>e</mi><mi>L</mi><mi>a</mi><mi>t</mi><mo stretchy="false">) </mo><mo>×</mo><mi>n</mi><mo>-</mo><mo>, </mo></mtd></mtr></mtable></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="144">其中, <i>ReadLat</i> (<i>n</i>) 表示当存储层数为<i>n</i>层时的读延迟, <i>WritePulseLat</i>表示每个迭代中写脉冲电流的持续时间.</p>
                </div>
                <h4 class="anchor-tag" id="145" name="145"><b>1.2 写延迟与写寿命的关系</b></h4>
                <div class="p1">
                    <p id="146">材料领域的相关研究工作表明, 在多种NVM材料中, 写延迟都与器件寿命存在相关关系<citation id="431" type="reference"><link href="346" rel="bibliography" /><link href="348" rel="bibliography" /><sup>[<a class="sup">28</a>,<a class="sup">29</a>]</sup></citation>.为了缩短写操作的延迟, 往往需要在执行写操作时使用更多的能量<citation id="432" type="reference"><link href="350" rel="bibliography" /><link href="352" rel="bibliography" /><sup>[<a class="sup">30</a>,<a class="sup">31</a>]</sup></citation>, 而过高的能量将加速器件的老化<citation id="433" type="reference"><link href="348" rel="bibliography" /><link href="354" rel="bibliography" /><link href="356" rel="bibliography" /><sup>[<a class="sup">29</a>,<a class="sup">32</a>,<a class="sup">33</a>]</sup></citation>, 进而导致器件寿命的降低.文献<citation id="430" type="reference">[<a class="sup">17</a>]</citation>以基于ReRAM的主存储器为应用场景, 使用一个分析模型来定量描述NVM中写延迟与器件寿命的关系.根据该模型, NVM的寿命与写延迟之间的关系为</p>
                </div>
                <div class="p1">
                    <p id="147" class="code-formula">
                        <mathml id="147"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>E</mi><mi>n</mi><mi>d</mi><mi>u</mi><mi>r</mi><mi>a</mi><mi>n</mi><mi>c</mi><mi>e</mi><mo>≈</mo><mrow><mo> (</mo><mrow><mfrac><mrow><mi>t</mi><msub><mrow></mrow><mrow><mtext>W</mtext><mtext>Ρ</mtext></mrow></msub></mrow><mrow><mi>t</mi><msub><mrow></mrow><mn>0</mn></msub></mrow></mfrac></mrow><mo>) </mo></mrow><msup><mrow></mrow><mrow><mi>E</mi><mi>x</mi><mi>p</mi><mi>o</mi><mo>_</mo><mi>F</mi><mi>a</mi><mi>c</mi><mi>t</mi><mi>o</mi><mi>r</mi></mrow></msup><mo>, </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="148">其中, <i>t</i><sub>WP</sub>为写延迟, <i>t</i><sub>0</sub>为器件相关常量, <i>Expo</i>_<i>Factor</i>为一个取值范围在1～3之间的器件结构相关常量.对于基于氧化金属层的器件而言<citation id="434" type="reference"><link href="358" rel="bibliography" /><sup>[<a class="sup">34</a>]</sup></citation>, <i>Expo</i>_<i>Factor</i>的取值为2.0左右.当<i>Expo</i>_<i>Factor</i>=2.0时, 器件的写寿命随写延迟增加而变化的情况如图2所示:</p>
                </div>
                <div class="area_img" id="149">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JFYZ201904001_149.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 NVM器件写延迟与写寿命之间的关系[20]" src="Detail/GetImg?filename=images/JFYZ201904001_149.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图2 NVM器件写延迟与写寿命之间的关系<citation id="435" type="reference"><link href="330" rel="bibliography" /><sup>[<a class="sup">20</a>]</sup></citation><sup></sup>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JFYZ201904001_149.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 2 The trade-off between write latency and write endurance of NVM device<citation id="436" type="reference"><link href="330" rel="bibliography" /><sup>[20]</sup></citation><sup></sup></p>

                </div>
                <h4 class="anchor-tag" id="150" name="150"><b>1.3 写延迟与状态保持时间的关系</b></h4>
                <div class="p1">
                    <p id="151">在MLC PCM存储器中, 由于制造工艺中存在的误差<citation id="437" type="reference"><link href="360" rel="bibliography" /><sup>[<a class="sup">35</a>]</sup></citation>、材料自身成分的波动<citation id="438" type="reference"><link href="362" rel="bibliography" /><sup>[<a class="sup">36</a>]</sup></citation>以及自身结构的细微变化<citation id="439" type="reference"><link href="364" rel="bibliography" /><sup>[<a class="sup">37</a>]</sup></citation>, 在擦写时电流、电压和持续时间相同, PCM存储器中不同单元阻值的变化情况也并不严格一致.因此, 为了确保擦写的准确性, MLC PCM的写操作通常采用一种基于多次迭代的策略, 每次迭代中包含一组“擦写-验证”操作.在每次写操作开始前, 通常会使用一个RESET操作使得存储单元恢复到初始状态, 随后采用多次“擦写-验证”操作直至存储单元的电阻值达到目标值.</p>
                </div>
                <div class="p1">
                    <p id="152">材料学研究发现, 由于PCM晶体材料结构存在松弛性<citation id="440" type="reference"><link href="366" rel="bibliography" /><sup>[<a class="sup">38</a>]</sup></citation>, 其电阻值会自然增长, 这种现象被称作“阻值漂移”<citation id="441" type="reference"><link href="366" rel="bibliography" /><sup>[<a class="sup">38</a>]</sup></citation>.由于MLC PCM存储器使用不同的阻值域表示不同的逻辑值, 因此当电阻值“离开”某一特定的阻值域时, 其所代表的逻辑值可能会发生变化, 这将使得MLC PCM不再具有非易失性.因此, 为了克服阻值漂移对MLC PCM存储可靠性的影响, 在定义阻值域时, 通常在相邻的阻值域之间保留一个未定义的阻值区间用于隔离, 这个阻值区间通常被称为“保护带”<citation id="442" type="reference"><link href="368" rel="bibliography" /><sup>[<a class="sup">39</a>]</sup></citation>.图3描述了一个2 b MLC PCM存储单元, 其整个阻值范围被分为4个阻值域 (即“00”, “01”, “11”, “10”, 采用格雷码规则排列) .相关研究结果表明, 阻值漂移的速度正比于存储单元中非晶相的体积分数.因此, 对于一个MLC PCM存储单元, 更宽的保护带将有助于容忍更多的阻值漂移, 从而获得更长的数据保持时间.但是, 保护带变宽将使得每个有效阻值域变窄, 这对于写操作的准确性提出了更高的要求.为了保证写操作的准确性, 写操作中每次迭代的阻值变化粒度将变小, 整个写操作所需的迭代次数将增加, 这将使得写操作需要消耗更多的能量 (如图3 (a) 所示) , 但是由于其数据保持时间更长, 因此很少需要刷新操作, 器件的寿命更长.与之相反, 当保护带变窄时, 各个有效阻值域变宽, 这使得写操作中可以使用粗粒度的迭代, 减少写操作中迭代的数量, 降低写操作所消耗的能量 (如图3 (b) 所示) , 但由此会导致存储单元的数据保持时间更短.为了保证存储的正确性, 存储器需要在存储单元状态失效之前进行刷新操作, 这样会导致对存储器的写操作次数增加, 器件寿命缩短.</p>
                </div>
                <div class="area_img" id="153">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JFYZ201904001_153.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 PCM存储器“阻值漂移”现象示意图[21]" src="Detail/GetImg?filename=images/JFYZ201904001_153.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图3 PCM存储器“阻值漂移”现象示意图<citation id="443" type="reference"><link href="332" rel="bibliography" /><sup>[<a class="sup">21</a>]</sup></citation><sup></sup>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JFYZ201904001_153.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 3 The problem of resistance drift in MLC PCM<citation id="444" type="reference"><link href="332" rel="bibliography" /><sup>[21]</sup></citation><sup></sup></p>

                </div>
                <div class="p1">
                    <p id="154">对于MLC PCM存储器而言, 一个写操作包含一个RESET和多个SET操作.当保护带变宽时, 有效阻值域变窄, 此时SET操作的电流降低, 需要的SET操作数量增长, 存储单元的状态保持时间将相应地延长;相反, 当保护带变窄时, 有效阻值域变宽, 此时SET操作的电流升高, 需要的SET操作减少, 存储单元的状态保持时间相应地缩短.为了定量描述这一动态权衡关系, 文献<citation id="445" type="reference">[<a class="sup">19</a>]</citation>综合了多种不同角度的相关模型<citation id="448" type="reference"><link href="366" rel="bibliography" /><link href="368" rel="bibliography" /><link href="370" rel="bibliography" /><link href="372" rel="bibliography" /><sup>[<a class="sup">38</a>,<a class="sup">39</a>,<a class="sup">40</a>,<a class="sup">41</a>]</sup></citation>, 提出了一种新的模型用于计算MLC PCM写延迟与状态保持时间的关系;在此基础上, 文献<citation id="446" type="reference">[<a class="sup">21</a>]</citation>使用最新的基于20 nm工艺制程的参数<citation id="447" type="reference"><link href="374" rel="bibliography" /><sup>[<a class="sup">42</a>]</sup></citation>, 重新计算了相关数据, 结果如表2所示.从表2可以看出, 当写操作中SET操作的数量增多时, 存储器可以采用更小的写电流完成写操作, 存储单元的状态保持时间显著延长, 但同时写操作的延迟增大, 写访问性能降低;相反, 若减少写操作中SET操作的数量, 则写操作中需要使用更大的写电流, 这样虽然可以缩短写操作延迟, 但是存储单元的状态保持时间也会大幅缩短.</p>
                </div>
                <div class="area_img" id="155">
                    <p class="img_tit"><b>表2 包含不同数量SET的写操作中写延迟与状态保持时间的权衡关系</b><citation id="449" type="reference"><link href="332" rel="bibliography" /><sup>[<a class="sup">21</a>]</sup></citation><sup></sup> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"><b>Table 2 Write Latency and Retention of Write Operations with Different Number of SET Iterations</b><citation id="450" type="reference"><link href="332" rel="bibliography" /><sup>[<a class="sup">21</a>]</sup></citation><sup></sup></p>
                    <p class="img_note"></p>
                    <table id="155" border="1"><tr><td><br />Write Mode</td><td>Write Current/μA</td><td>Normalized Energy Consumption</td><td>Retention Time/s</td><td>Write Latency/ns</td></tr><tr><td>7-SETs-Write</td><td>30</td><td>1</td><td>3 054.9</td><td>1 150</td></tr><tr><td><br />6-SETs-Write</td><td>32</td><td>0.975</td><td>991.4</td><td>1 000</td></tr><tr><td><br />5-SETs-Write</td><td>35</td><td>0.972</td><td>104.4</td><td>850</td></tr><tr><td><br />4-SETs-Write</td><td>37</td><td>0.869</td><td>24.05</td><td>700</td></tr><tr><td><br />3-SETs-Write</td><td>42</td><td>0.84</td><td>2.01</td><td>500</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="157">在本节中, 我们对NVM存储器中常见的动态权衡特性进行了介绍, 这些特性为基于动态权衡特性的非易失存储器体系结构研究提供了物理基础.接下来, 本文将对基于不同NVM动态权衡特性的体系结构优化研究进行分类梳理.</p>
                </div>
                <h3 id="158" name="158" class="anchor-tag"><b>2 基于存储密度与写延迟关系的优化方法</b></h3>
                <div class="p1">
                    <p id="159">由1.1节介绍可知, 在ReRAM和PCM中, 存储密度和读写延迟存在相关关系.在本节中, 我们介绍了通过适当牺牲存储密度换取系统性能的优化方法.此外, 在部分特定应用中, 存储空间不足会带来明显的性能损失, 因此在这些应用中可以通过适当延长写访问延迟而动态提升存储密度.这样虽然增大了写访存操作的延迟, 但存储容量的提升依然可以使系统整体性能得到提升.</p>
                </div>
                <h4 class="anchor-tag" id="160" name="160"><b>2.1 弹性存储</b></h4>
                <div class="p1">
                    <p id="161">由于MLC NVM器件的读写延迟与存储密度存在相关性, 因此在使用MLC NVM器件构建主存时需要在发挥其高存储密度优势的同时将各种负面影响降至最低.文献<citation id="451" type="reference">[<a class="sup">25</a>]</citation>分析了常见应用在运行时对内存的需求情况, 发现不同应用在不同状态下对运行内存容量的需求存在很大波动, 因此固定的内存容量难以满足不同应用的需求.基于这一分析结果, 文献<citation id="452" type="reference">[<a class="sup">25</a>]</citation>提出了一种基于MLC PCM的可伸缩的弹性存储技术MMS.MMS将主存储器分为2个区域:运行于多层模式的“高存储密度-高访问延迟区域”和运行于单层模式的“低存储密度-低访问延迟区域”.MMS通过Memory Monitor对当前负载对内存的需求情况进行动态监测.当应用对于主存储器的需求增大时, 运行于单层模式的存储区域比例会下降, 一部分区域会变为多层模式以满足应用对内存容量的需求;当应用对主存储器容量的需求下降时, 一部分多层模式的区域会切换为单层模式, 通过牺牲存储容量换取系统整体性能的提升.实验结果表明, 对于一个8 GB的MLC PCM主存储器而言, MMS可使用单层模式满足大部分访问请求的需要 (95%的读请求和90%的写回请求) , 通过这种单层/多层模式的动态切换, 包含MMS的系统可实现平均40%的性能提升.</p>
                </div>
                <div class="p1">
                    <p id="162">类似地, 文献<citation id="453" type="reference">[<a class="sup">26</a>]</citation>提出了一种名为AdaMS的技术, 在电路层级实现了PCM存储单元在单层/多层模式之间的动态切换.基于这一技术, 基于MLC PCM的固态硬盘可根据负载的需求情况在单层模式与多层模式之间进行切换, 并配合专门的编制和运行时重映射技术, 在负载较低时通过更多地采用单层模式提高固态硬盘的访问性能.实验结果表明:AdaMS可使得MLC PCM固态硬盘的吞吐率平均提升28%.</p>
                </div>
                <h4 class="anchor-tag" id="163" name="163"><b>2.2 动态可伸缩目录表</b></h4>
                <div class="p1">
                    <p id="164">基于cache一致性的共享存储对于多核/众核处理器芯片的可编程性具有重要意义.现有的多核/众核处理器普遍采用基于目录表的一致性协议.但是, 随着处理器内部核数的增加, 目录表所需的空间将呈超线性增加.因此, 未来众核处理器设计中的一个重要问题是如何设计一种具有良好伸缩性的目录表结构.众多研究人员从降低目录表的能耗、延迟或复杂度等角度提出了多种不同的解决方案<citation id="455" type="reference"><link href="376" rel="bibliography" /><link href="378" rel="bibliography" /><link href="380" rel="bibliography" /><link href="382" rel="bibliography" /><sup>[<a class="sup">43</a>,<a class="sup">44</a>,<a class="sup">45</a>,<a class="sup">46</a>]</sup></citation>.但是, 不同应用对于目录表的需求差异很大:在一部分应用中, 要求目录表有较多的目录项, 但大部分目录项中的共享信息较少;而另一部分应用中, 则需要目录项数量较少, 但多数目录项中的共享者数量较多.基于传统SRAM存储器很难设计出满足不同应用需求的弹性目录表<citation id="456" type="reference"><link href="384" rel="bibliography" /><link href="386" rel="bibliography" /><sup>[<a class="sup">47</a>,<a class="sup">48</a>]</sup></citation>.针对这一问题, 文献<citation id="454" type="reference">[<a class="sup">49</a>]</citation>提出了一种基于多层ReRAM的目录表结构Sponge-Directory.SpongeDirectory通过将多个目录表条目保存在一个物理存储记录中, 提升了目录表的存储密度, 从而降低了目录表替换对于系统性能的影响.针对不同类型应用对于目录表的不同需求, Sponge-Directory提供了2种不同的逻辑存储格式, 可根据应用的类型进行动态选择.如图4 (a) 所示, 对于上述第1类应用, SpongeDirectory使用名为share pointer的存储格式, 对应于同一内存区域的目录项被保存在同一物理记录中, 其中地址信息被保存在该物理记录的第0层, 后续每条目录项被依次保存在该屋里记录的更高层;而对于上述第2类应用, 则使用名为bit vector的存储格式 (如图4 (b) 所示) , 物理记录的第0层保存目录项地址信息, 物理记录的高层保存共享者信息, 其中每位对应于一个共享者.</p>
                </div>
                <div class="area_img" id="165">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JFYZ201904001_165.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 SpongeDirectory结构示意图[49]" src="Detail/GetImg?filename=images/JFYZ201904001_165.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图4 SpongeDirectory结构示意图<citation id="457" type="reference"><link href="388" rel="bibliography" /><sup>[<a class="sup">49</a>]</sup></citation><sup></sup>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JFYZ201904001_165.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 4 The entry formats of SpongeDirectory<citation id="458" type="reference"><link href="388" rel="bibliography" /><sup>[49]</sup></citation><sup></sup></p>

                </div>
                <div class="p1">
                    <p id="166">在采用SpongeDirectory的系统中, 尽管使用的多层ReRAM存储器延长了目录表的读写延迟, 但由于其提升了存储密度和目录表使用效率, 降低了由于目录表替换造成的性能损失, 因此系统性能和电路面积依然得到了明显的优化.实验结果表明:与传统目录表相比, SpongeDirectory在性能近似的前提下, 可将存储单元数量缩减至1/18, 同时将能耗缩减至1/8.</p>
                </div>
                <h4 class="anchor-tag" id="167" name="167"><b>2.3 基于弹性存储的Hash Table算法优化</b></h4>
                <div class="p1">
                    <p id="168">在很多算法和应用中, Hash Table都是一种重要的数据结构.随着应用和数据规模的增长, 实现高效的Hash Table结构的重要性和难度也在日益提高.传统的Hash Table通常基于链表实现, Hash Table中各项的地址动态可变并在内存中随机分布.这种实现方式虽然可以提高内存使用效率, 但是却影响了预取 (prefetching) 的效果并降低了指令级并行度.针对这一问题, 文献<citation id="459" type="reference">[<a class="sup">24</a>]</citation>提出了一种基于MLC PCM的可扩容Hash Table技术Herniated Hash Table.该技术可根据应用的需要, 通过动态增加PCM单元同一电阻域中存储的位数实现将多个相邻的Hash Table记录保存在同一个物理地址的不同层中, 以便于读取连续的Hash Table记录.当该物理地址的存储层数达到上限时, 链表会指向其他物理地址并继续使用不同层存储连续的Hash Table记录.Herniated Hash Table虽然会使Hash Table记录的读写延迟增大, 但是通过配合专门设计的编址和预取机制, 该技术依然可以通过提高访问并行度达到提升性能的目的.实验结果表明:与基于单层PCM主存储器的链表式Hash Table结构相比, Herniated Hash Table在使用4层PCM的情况下可实现4.8倍的存储密度提升以及67%的性能提升.</p>
                </div>
                <h4 class="anchor-tag" id="169" name="169"><b>2.4 小 结</b></h4>
                <div class="p1">
                    <p id="170">表3列举了本节所介绍的基于“存储密度-访问延迟动态权衡特性”的相关优化工作, 并将其与基于传统体系结构方法的相关工作进行了对比.从中我们可以看出, 与传统体系结构方法相比, 基于动态权衡特性的性能优化方法在硬件开销、简化控制逻辑等方面具有明显的优势.</p>
                </div>
                <div class="area_img" id="171">
                    <p class="img_tit"><b>表3 基于“存储密度-访问延迟动态权衡特性”的相关优化工作比较</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"><b>Table 3 Qualitative Comparison of Optimization Using the Storage Density vs Access Latency Trade-off</b></p>
                    <p class="img_note"></p>
                    <table id="171" border="1"><tr><td>Type</td><td>Method</td><td>Optimization<br />Target</td><td>Require <br />Secondary<br />Storage</td><td>Assistant<br />Logic</td><td>Multi-objective<br />Optimization</td><td>Overhead</td><td>Optimization<br />Result</td></tr><tr><td rowspan="3"><br />Flexible<br />Storage</td><td>MMS<sup>[25]</sup></td><td>Access latency</td><td>No</td><td>Simple</td><td>Support</td><td>Low</td><td>Performance improved by 40%</td></tr><tr><td><br />AdaMS<sup>[26]</sup></td><td>Access latency</td><td>No</td><td>Simple</td><td>Support</td><td>Low</td><td>Throughput improved by 28%</td></tr><tr><td><br />Traditional <br />method:RaPP<sup>[50]</sup></td><td>Access latency</td><td>Yes</td><td>Complex</td><td></td><td>Relative low</td><td>Performance improved by 36%</td></tr><tr><td rowspan="2"><br />Adaptive<br />Directory</td><td>SpongeDirectory<sup>[49]</sup></td><td>Performance</td><td>No</td><td>Simple</td><td></td><td>Low</td><td>Achieving similar performance with 1/18 of circuit area and 1/8 of energy consumption</td></tr><tr><td><br />Traditional <br />method:ZCache<sup>[48]</sup></td><td>Performance</td><td>No</td><td>Complex</td><td>Not support</td><td>Relative low</td><td>Performance improved by 7%</td></tr><tr><td rowspan="2"><br />Hash Table<br />Optimization</td><td>Herniated Hash<br />Table<sup>[24]</sup></td><td>Performance</td><td>No</td><td>Simple</td><td></td><td>Low</td><td>Performance improved by 67%, storage density improved by 4.8 times</td></tr><tr><td><br />Traditional<br />method:None<sup>①</sup></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note">① To our best of knowledge, all the existing Hash table optimization is based on software, and there is no similar work to compare.</p>
                </div>
                <div class="area_img" id="172">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JFYZ201904001_172.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 Bank-Aware Mellow Write写策略[20]" src="Detail/GetImg?filename=images/JFYZ201904001_172.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图5 Bank-Aware Mellow Write写策略<citation id="460" type="reference"><link href="330" rel="bibliography" /><sup>[<a class="sup">20</a>]</sup></citation><sup></sup>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JFYZ201904001_172.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 5 Bank-Aware Mellow Write scheme<citation id="461" type="reference"><link href="330" rel="bibliography" /><sup>[20]</sup></citation><sup></sup></p>

                </div>
                <h3 id="173" name="173" class="anchor-tag"><b>3 基于写延迟与写寿命关系的优化方法</b></h3>
                <div class="p1">
                    <p id="174">由1.2节介绍可知, 对于NVM材料而言, 写延迟和写寿命存在相关性.基于这一动态权衡关系, 文献<citation id="462" type="reference">[<a class="sup">20</a>]</citation>提出了一种名为Mellow Write的技术, 在尽量减少额外硬件开销的前提下提升NVM存储器的寿命.与原有基于写分摊和减少写操作的思路不同, Mellow Write主要通过延长写操作延迟 (“慢写”) 减少单次写操作对NVM存储单元的磨损程度, 从而实现延长存储器寿命的目标.</p>
                </div>
                <div class="p1">
                    <p id="175">为了减少写延迟延长对系统性能的影响, Mellow Write包含了2种策略:Bank-Aware Mellow Write和Eager Mellow Write.如图5所示, 在Bank-Aware Mellow Write策略中, 通过扫描写访存队列中的写请求, 当一个bank只有一个写请求时, 该请求会采用慢写的方式完成.为了进一步提升Mellow Write的性能, 在Eager Mellow Write策略中 (如图6所示) , 通过对末级缓存 (last level cache, LLC) 进行扫描, 挑选无用的“脏数据”并将其主动地采用慢写的方式进行写回.同时, 在内存控制器中增加了专门的Eager Mellow Queue用于主动生成的慢写请求.</p>
                </div>
                <div class="p1">
                    <p id="176">为了进一步提升NVM存储器的寿命, Mellow Write中还包含一种名为Wear Quota的技术:将程序运行的整个过程划分为一些列固定时长的采样区间, 在每个采样区间中计算区间内写操作对主存造成的累计磨损情况, 当累计磨损超过一定阈值时, 在下一个采样区间内将只采用慢写模式完成所有写请求.</p>
                </div>
                <div class="area_img" id="177">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JFYZ201904001_177.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 采用Eager Mellow Write策略的系统结构图[20]" src="Detail/GetImg?filename=images/JFYZ201904001_177.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图6 采用Eager Mellow Write策略的系统结构图<citation id="463" type="reference"><link href="330" rel="bibliography" /><sup>[<a class="sup">20</a>]</sup></citation><sup></sup>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JFYZ201904001_177.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 6 A high level view of a processor and a memory controller using Eager Mellow Write<citation id="464" type="reference"><link href="330" rel="bibliography" /><sup>[20]</sup></citation><sup></sup></p>

                </div>
                <div class="p1">
                    <p id="178">Mellow Write中的一些参数取值与应用特征相互作用将会对系统性能造成很大影响.为了使系统始终运行于最优状态, Mellow Write需要针对不同应用特征动态调节自身参数.但是, 由于参数的数量众多, 通过建模实现自身参数的求解变得十分困难.针对这一问题, 文献<citation id="465" type="reference">[<a class="sup">51</a>]</citation>提出了一种基于机器学习的参数动态选择技术.该技术通过在程序运行时对处理器各项状态参数及程序行为特征进行周期性采样, 在线训练一个机器学习模型, 同时使用该模型为下一个采样周期选择适当的系统配置参数.实验结果表明:该方法可以在最小化动态能耗的同时, 使性能与理论最优值的差距缩小到5%以内.</p>
                </div>
                <div class="p1">
                    <p id="179">表4将基于“访问延迟-写寿命动态权衡特性”的NVM存储器优化与基于传统体系结构方法的NVM存储器优化进行了比较.从表4可以看出, 由于Mellow Write不需要对写访存请求进行细粒度分析, 因此需要的辅助逻辑和额外开销都很小;同时, Mellow Write通过为写访存请求选择适当写模式的方式对器件寿命和系统性能进行平衡, 避免了引入缓冲存储器以及由此带来的控制逻辑复杂化的问题.此外, Mellow Write避免了在优化存储器寿命的同时对系统性能造成影响, 实现了多目标协同优化.</p>
                </div>
                <div class="area_img" id="180">
                    <p class="img_tit"><b>表4 基于“访问延迟-写寿命动态权衡特性”的相关优化工作比较</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"><b>Table 4 Qualitative Comparison of Optimization Using the Access Latency vs Endurance Trade-off</b></p>
                    <p class="img_note"></p>
                    <table id="180" border="1"><tr><td>Method</td><td>Optimization<br />Target</td><td>Require<br />Secondary<br />Storage</td><td>Assistant<br />Logic</td><td>Multi-objective<br />Optimization</td><td>Overhead</td><td>Optimization<br />Effect</td></tr><tr><td>Mellow Write<sup>[20]</sup></td><td>NVM Main<br />Memory Lifetime</td><td>No</td><td>Simple</td><td>Support</td><td>Low</td><td>Lifetime improved by 2.58 times, <br />performance improved by 6%</td></tr><tr><td><br />Traditional Method:<br />Flip-N-Write<sup>[10]</sup></td><td></td><td>No</td><td>Complex</td><td>Not support</td><td>Relative High</td><td>Wear-out reduced by 57%, <br />performance decreased by 91%</td></tr><tr><td><br />Traditional Method:<br />Ref [2]</td><td></td><td>Yes</td><td>Relative<br />Complex</td><td>Not support</td><td>Relative High</td><td>Memory lifetime improved by 3.2 <br />times</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h3 id="181" name="181" class="anchor-tag"><b>4 基于写延迟与状态保持时间关系的优化方法</b></h3>
                <div class="p1">
                    <p id="182">由1.3节介绍可知, 在MLC PCM中存在着写延迟与状态保持时间之间的动态权衡关系.同时, 由于不同延迟的写模式对于写电流的需求不同, 因此写延迟不同也会导致写功耗的变化.此外, 对于基于MLC PCM的主存储器而言, 为了保证数据的正确性, 在其状态保持时间结束前需要进行刷新操作, 由此引入的额外写操作也会加速存储单元的老化.因此, 写延迟与状态保持时间之间动态权衡关系也可以很容易地扩展为包含写延迟、写功耗、状态保持时间、器件寿命在内的多方之间的动态权衡关系.这为体系结构设计提供了充足的空间.本节将对基于这一动态权衡关系的体系结构设计方法进行介绍.</p>
                </div>
                <h4 class="anchor-tag" id="183" name="183"><b>4.1 嵌入式系统主存储器</b></h4>
                <div class="p1">
                    <p id="184">由于MLC PCM具有写延迟大、静态功耗低的特点, 因此非常适合作为RAM和FLASH的替代品, 应用于对写性能要求不高但要求低功耗的嵌入式设备中.针对嵌入式系统的特点, 研究人员提出了一系列基于存储器动态权衡特性的优化方案.</p>
                </div>
                <div class="p1">
                    <p id="185">文献<citation id="466" type="reference">[<a class="sup">19</a>]</citation>针对嵌入式系统中应用程序的访存特点, 提出了一种名为CDDW的技术.该技术通过在编译阶段对代码中的写操作指令进行静态扫描, 估算出数据在最坏情况下的生命周期长度.基于这一估算结果, 编译器将为该数据选择最适合的写模式.通过该方法, CDDW可使基于MLC PCM的存储器在性能和写延迟之间达到更优的平衡.实验结果表明, CDDW可使得系统性能提升6.3%, 同时将写能耗降低32.4%.</p>
                </div>
                <div class="p1">
                    <p id="186">在CDDW的基础上, 文献<citation id="467" type="reference">[<a class="sup">22</a>]</citation>通过分析发现, 对于嵌入式应用中大量存在的循环模块, 由于其中数据的生命周期非常长, 因此对这些数据采用长延迟写操作将对系统性能和能耗带来很大影响.基于这一分析, 文献<citation id="468" type="reference">[<a class="sup">22</a>]</citation>提出了一种名为WMALT的循环感知技术.该技术通过在编译阶段对代码的扫描, 发现处于循环模块中的数据项, 并采用低延迟写操作去改写这些数据项.实验结果表明:当WMALT与CDDW技术配合使用时, 相比于单纯使用CDDW的情况下可实现50.8%的性能提升, 同时降低32.0%的动态能耗.</p>
                </div>
                <div class="area_img" id="187">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/JFYZ201904001_187.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 RRM结构概述及其与LLC和内存控制器的关系[21]" src="Detail/GetImg?filename=images/JFYZ201904001_187.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图7 RRM结构概述及其与LLC和内存控制器的关系<citation id="469" type="reference"><link href="332" rel="bibliography" /><sup>[<a class="sup">21</a>]</sup></citation><sup></sup>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/JFYZ201904001_187.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 7 A high level overview of RRM and its relationship to the LLC and memory controller<citation id="470" type="reference"><link href="332" rel="bibliography" /><sup>[21]</sup></citation><sup></sup></p>

                </div>
                <div class="p1">
                    <p id="188">文献<citation id="471" type="reference">[<a class="sup">23</a>]</citation>针对嵌入式处理器中基于MLC PCM的SPM存储器, 提出了一种名为MMAS的算法.该算法使用整数线性规划方法为写操作指令和数据项寻找近似最优的调度方案, 从而达到缩短数据项生命周期并更多地使用低延迟写操作的目的.MMAS可在多项式时间内为大型程序寻找到近似最优的调度结果.实验结果表明, MMAS算法可使访存时间平均缩短38.79%.</p>
                </div>
                <h4 class="anchor-tag" id="189" name="189"><b>4.2 通用计算系统主存储器</b></h4>
                <div class="p1">
                    <p id="190">除了嵌入式系统, MLC PCM也可作为主存储器被应用于高性能通用计算系统中.相比于嵌入式系统, 通用计算系统的存储结构和应用更加复杂, 这使得为嵌入式系统设计的MLC PCM优化方法不适用于通用计算系统, 这种不适应主要体现在3个方面:</p>
                </div>
                <div class="p1">
                    <p id="191">1) 应用于嵌入式系统的这些方法只适用于能够在编译阶段进行分析的静态应用, 而无法适用于动态应用;</p>
                </div>
                <div class="p1">
                    <p id="192">2) 由于cache的过滤效应, 原有方法难以应用在基于cache的系统上, 这是因为cache使得对MLC PCM存储器的读/写操作分布与应用中产生的读/写请求分布不同;</p>
                </div>
                <div class="p1">
                    <p id="193">3) 操作系统对内存的管理会使得实际的访存行为特征与基于静态分析做出的预测结果更加不同.由于cache和操作系统在通用计算系统中都是不可或缺的组成部分, 同时通用计算系统上所运行的程序多为动态应用, 因此, 这类基于静态分析的方法难以应用在通用计算系统上.</p>
                </div>
                <div class="p1">
                    <p id="194">针对这些问题, 文献<citation id="472" type="reference">[<a class="sup">21</a>]</citation>提出了一种名为RRM的新型解决方案, 实现了MLC PCM主存储器性能与寿命的平衡提升.文献<citation id="473" type="reference">[<a class="sup">21</a>]</citation>首先分析了典型应用在运行时写访存请求的分布情况, 发现在典型应用中绝大多数写请求集中于少数内存区域中.文献<citation id="474" type="reference">[<a class="sup">21</a>]</citation>将这类内存区域称为写访存热点区域 (hot-written memory region) , 其余区域为写访存非热点区域 (cold-written memory region) .在RRM中, 包含2种写操作:1) 采用较多迭代周期、弱电流的长保持时间写操作 (long retention write) , 简称LR写;2) 采用较少迭代周期、强电流的短保持时间写操作 (short retention write) , 简称SR写.对于采用SR写的存储单元, 由于其状态保持时间较短, 需要定期对其进行刷新操作.RRM对写访存热点区域采用SR写操作, 对非热点区域则采用LR写操作, 由于大部分的写请求使用低延迟的SR写操作完成, 内存系统的性能与只采用LR写操作的系统相比将得到很大的提升.同时, 由于热写区域相对较少, 因此与全部采用SR写操作的系统相比, 该系统中的刷新操作显著减少, 同时内存的寿命也会得到提升.</p>
                </div>
                <div class="p1">
                    <p id="195">RRM的系统结构如图7所示, RRM位于末级高速缓存 (LLC) 和内存控制器 (memory controller, MC) 之间.RRM将记录写操作的目标地址, 并根据这些记录预测当前写操作的目标地址是否属于热写区域.对于写访问热点区域, 将采用SR写操作, 而对于其他区域则采用LR写操作.此外, 为了保证数据正确性, RRM将定期对部分内存区域发送刷新请求.当热写区域变为冷写区域时, RRM将使用LR写操作刷新之前的写访存热点区域.由于使用了动态写模式选择技术, RRM平衡了MLC PCM存储器的性能与寿命.需要说明的是, 由于RRM只记录热写区域信息, 因此RRM所需要的存储开销非常有限.实验结果表明, 与LR写静态策略相比, RRM可使系统性能平均提升62.0%, 同时寿命可达到LR写静态策略的60%.</p>
                </div>
                <div class="p1">
                    <p id="196">与RRM不同, 文献<citation id="475" type="reference">[<a class="sup">52</a>]</citation>通过对典型应用写访存请求的时间分布特征进行分析, 发现典型应用中写访存请求的时间分布具有明显的不均匀性.基于这一特性, 文献<citation id="476" type="reference">[<a class="sup">52</a>]</citation>提出了一种名为QnD的轻量级的写访存性能优化方案.该方案通过对内存控制器中写访存队列的负载进行感知, 当系统中写访存请求较多时, 动态选择使用SR写模式完成写请求, 然后在目标地址状态保持时间结束之前使用LR写模式对其进行刷新;而在系统中写访存请求较少时, 则直接使用LR写模式完成写请求.通过这样的写模式选择机制, QnD使用极低的硬件开销实现了MLC PCM主存储器的性能提升, 同时存储器寿命并未大幅下降.实验结果表明, QnD可实现30.9%的性能提升, 同时存储器寿命达到7.58年.</p>
                </div>
                <h4 class="anchor-tag" id="197" name="197"><b>4.3 其他存储设备</b></h4>
                <div class="p1">
                    <p id="198">除了主存储器之外, MLC PCM也被用作文件缓冲器等其他存储设备.对于这类存储设备, 结合其应用特征, 依然可以利用写延迟与状态保持时间的关系进行优化.</p>
                </div>
                <div class="p1">
                    <p id="199">文献<citation id="477" type="reference">[<a class="sup">53</a>]</citation>提出了一种名为Amnesic Cache的基于MLC PCM的文件缓存, 该缓存工作于LLC与SSD/硬盘之间.Amnesic Cache的主要目标是降低对MLC PCM的访问延迟, 其首先使用低延迟写操作执行所有写请求, 然后使用长延迟写操作进行刷新, 以此换取较长的状态保持时间.但是, Amnesic Cache不适用于基于MLC PCM主存的通用计算系统:首先, Amnesic Cache需要较大的辅助存储器配合工作, 因为其需要记录每一个写操作的信息以便在其失效前进行刷新;其次, 在执行每一个写请求时, Amnesic Cache都需要对于一个存储区块进行多次写操作, 这将使得存储器寿命降低.Amnesic Cache作为文件缓存可以与SSD和主存很好地配合工作, 这是由于其写操作并不频繁, 因而对器件寿命的要求并不高.但是, 这项技术却不适用于通用计算系统的主存储器.与Amnesic Cache类似, 文献<citation id="478" type="reference">[<a class="sup">54</a>]</citation>提出了基于“低延迟-低状态保持时间写操作”的MLC NAND Flash加速技术, 由于这项技术也需要复杂的硬件结构和机制用于对状态保持时间做出追踪, 因此这项技术也很难被用于主存储器中.</p>
                </div>
                <div class="p1">
                    <p id="200">文献<citation id="479" type="reference">[<a class="sup">54</a>]</citation>提出了一种名为NVM Duet的技术, 该技术为主存和外部存储提供了一种统一的存储架构.在NVM Duet中, PCM可被用于主存或外部存储器件, 当PCM作为主存使用时, NVM Duet为其使用“低延迟-低状态保持时间”写模式;而当PCM作为外部存储器时, NVM Duet为其选用“长延迟-长状态保持时间”写模式.但是, 对于一个应用模式, NVM Duet只能采用一种写模式.而对于主存而言, 访问行为的特征是时刻变化的, 因此NVM Duet的技术并不适用于主存.此外, 由于NVM Duet需要操作系统的支持, 因此也难以在目前主流的商用操作系统中得到应用.</p>
                </div>
                <h4 class="anchor-tag" id="201" name="201"><b>4.4 小 结</b></h4>
                <div class="p1">
                    <p id="202">表5列举了本节所介绍的基于“写访问延迟-状态保持时间动态权衡特性”的相关优化工作, 并将其与应用传统体系结构方法的相关工作进行了简要比较.从表5可以看出, 尽管基于传统体系结构方法的优化工作可在性能或寿命方面取得显著效果 (如文献<citation id="480" type="reference">[<a class="sup">2</a>]</citation>) , 但是采用动态权衡特性的工作可同时对多个目标提供优化, 从而更好地满足实际系统的需求.此外, 绝大多数基于动态权衡特性的优化工作不需要辅助存储, 同时避免了使用复杂的控制逻辑和修改操作系统, 这也使得基于动态权衡特性的优化工作更容易被实际系统所使用.</p>
                </div>
                <h3 id="203" name="203" class="anchor-tag"><b>5 总结与展望</b></h3>
                <div class="p1">
                    <p id="204">处理器性能的提升对存储系统的访问速度和能效提出了更高的要求.然而, 现有存储系统无法满足高性能计算的需求, 成为了提升系统整体性能和能效比的瓶颈.在这一背景下, 新型非易失存储器件的出现为提高存储系统的能效比提供了新的选择.近年来, 学术界和工业界开始尝试使用新型非易失存储器件替代原有的存储器件.但是, 这种做法面临着诸多问题.首先, 新型非易失存储器件存在诸多与传统存储器件不同的电气特性, 如读写延迟不对称、写寿命有限等, 这使得直接使用这类器件替换原有存储器件的方法无法发挥其优势;其次, 现有的软件系统都是基于原有存储器件特性进行开发的, 其算法和数据结构的设计也是基于原有器件进行优化, 这些算法不能很好地适用于新的存储器件;最后, 新型存储器件的引入给系统设计带来了新的问题.</p>
                </div>
                <div class="area_img" id="205">
                    <p class="img_tit"><b>表5 基于“写访问延迟-状态保持时间动态权衡特性”的相关优化工作比较</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"><b>Table 5 Qualitative Comparison of Optimization Using the Write Latency vs. Retention Time Trade-off</b></p>
                    <p class="img_note"></p>
                    <table id="205" border="1"><tr><td><br />Type</td><td>Method</td><td>Optimization<br />Target</td><td>Require<br />Secondary<br />Storage</td><td>Assistant<br />Logic</td><td>Multi-objective<br />Optimization</td><td>Overhead</td><td>Optimization<br /> Effect</td></tr><tr><td rowspan="4"><br />Main<br />Memory<br />of<br />Embedded<br />System</td><td><br />CDDW<sup>[19]</sup></td><td>Write Access<br />Latency</td><td>No</td><td>Simple</td><td>Support</td><td>Low</td><td>Performance improved by 6.3%, write energy consumption reduced by 32.4%</td></tr><tr><td><br />WMALT<sup>[22]</sup></td><td>Write Access<br />Latency</td><td>No</td><td>Simple</td><td>Support</td><td>Low</td><td>Compared with CDDW, performance improved by 50.8%, write energy consumption reduced by 32.0%</td></tr><tr><td><br />MMAS<sup>[23]</sup></td><td>Write Access<br />Latency to<br />SPM</td><td>No</td><td>Relative<br />Complex</td><td></td><td>Medium</td><td>Accessing latency reduced by 38.79%</td></tr><tr><td><br />Traditional<br />Method:<br />Ref [36]</td><td>Write Access<br />Latency</td><td>No</td><td>Complex</td><td>Not Support</td><td>High</td><td>Average performance improved by 26%</td></tr><tr><td rowspan="3"><br />Main <br />Memory<br />of<br />General<br />Purpose<br />System</td><td><br />RRM<sup>[21]</sup></td><td>Performance <br />and Lifetime</td><td>No</td><td>Simple</td><td>Support</td><td>Low</td><td>Performance improved by 62%, while keeping the lifetime to 60% of the baseline system</td></tr><tr><td><br />QnD<sup>[52]</sup></td><td>Performance <br />and Lifetime</td><td>No</td><td>Simple</td><td>Support</td><td>Low</td><td>Compared with the baseline system, performance improved by 30.9%, while lifetime maintaining to 7.58 years</td></tr><tr><td><br />Traditional<br />Method:<br />Ref [2]</td><td>Performance</td><td>Yes</td><td>Relative <br />Complex</td><td>Not Support</td><td>Relative <br />High</td><td>Compared with the baseline system, performance improved by 3 times, while providing the lifetime to 3 years</td></tr><tr><td rowspan="3"><br />Other<br />Devices</td><td><br />Amnesic<br />Cache<sup>[53]</sup></td><td>Performance <br />of MLC<br />PCM<br />File-Cache</td><td>Yes</td><td>Simple</td><td>Support</td><td>Relative<br />High</td><td>Performance improved by 67%, <br />storage density improved by 4.8 <br />times</td></tr><tr><td><br />NVM <br />Duet<sup>[54-55]</sup></td><td>Performance</td><td>No</td><td>Simple</td><td>Support</td><td>Low</td><td>Average performance improved by <br />32%</td></tr><tr><td><br />Traditional<br />Method:<br />Memorage<sup>[56]</sup></td><td>Performance</td><td>No</td><td>Complex<br /> (require OS<br />modification) </td><td>Support</td><td>High</td><td>Average performance improved by <br />16.7%, lifetime improved by 3.9 <br />times</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="207">长期以来, 计算机硬件性能的提升来源于器件领域和计算机体系结构领域共同的努力.这种合作通常表现为2种形式:1) 器件领域更关注器件的静态特性 (如读/写延迟、寿命等) , 而体系结构领域则致力于调整计算机的硬件结构, 使其能够更好地适应器件的特性;2) 体系结构工程师将对于器件的需求提交给器件工程师, 而器件工程师则会调整器件的结构和参数以满足特定系统的需求.但是, 由于之前的研究中往往追求“完美”的器件 (如兼具更短的读/写延迟和更长的寿命) , NVM器件中不同参数间存在的动态权衡关系并没有得到器件领域足够的重视, 因此体系结构领域也并没有充分利用这些动态特性.</p>
                </div>
                <div class="p1">
                    <p id="208">本文对近年来基于NVM器件自身动态权衡特性的体系结构研究工作进行了梳理.通过梳理我们发现, 这类工作通常包含4个步骤:1) 器件和材料研究人员发现并归纳出NVM器件中所包含的动态权衡特性;2) 计算机体系结构设计人员对目标应用对NVM存储器的访问特征进行分析, 包括访存请求的空间分布、时间分布等;3) 在此基础上, 体系结构设计人员为NVM存储器动态权衡特性和目标应用访存特征寻找结合点, 以探索利用NVM动态权衡特性对系统进行优化的可能性;4) 根据前述3个分析结果, 体系结构设计人员在处理器中加入应用特性感知电路以及动态权衡调节信号生成电路, 以便利用NVM存储器的动态权衡特性为应用所表现出的不同访存特征动态选择适当的NVM存储器参数或工作状态.通过上述分析和设计过程, 基于NVM存储器动态权衡特性的体系结构设计可以实现同时对多个目标进行优化的目的, 例如在RRM技术中<citation id="481" type="reference"><link href="332" rel="bibliography" /><sup>[<a class="sup">21</a>]</sup></citation>, 通过对MLC PCM存储器中写延迟与状态保持时间之间的动态权衡关系加以利用, 为写访存热点区域和非热点区域选择不同的写模式, RRM实现了系统性能与NVM存储器寿命的平衡优化, 在性能提升62.0%的同时使存储器寿命达到了理论最优值的60%.</p>
                </div>
                <div class="p1">
                    <p id="209">对于基于NVM存储器动态权衡特性的体系结构优化研究工作, 我们认为在4个方面仍存在着机遇与挑战:</p>
                </div>
                <div class="p1">
                    <p id="210">1) 物理学和器件领域研究的不断发展, 为体系结构研究提供了新的机遇.一方面, 随着新型存储材料的应用, 相关体系结构设计过程中需要考虑新器件中不同于传统器件的特性;另一方面, 随着对现有NVM材料研究的深入, 新的动态权衡关系不断被发现.如何利用这些新材料和新的动态权衡关系进行计算机体系结构层面的优化设计, 将是一个非常具有挑战性的问题.</p>
                </div>
                <div class="p1">
                    <p id="211">2) 现有的研究工作大多是利用器件的一项动态权衡关系进行优化设计, 但是在真实的器件中往往同时存在多个动态权衡关系.因此, 如何同时利用多个动态权衡关系进行优化设计是一个值得关注的研究方向.</p>
                </div>
                <div class="p1">
                    <p id="212">3) 在利用动态权衡关系进行优化设计的过程中, 往往需要引入新的辅助结构, 这增加了系统中参数的数量;同时, 系统中原有参数的选择也会对新引入的辅助结构的性能造成影响.这些问题使得原有芯片设计中的经验参数无法满足新的系统设计需要.因此, 如何针对基于器件动态权衡关系的设计, 在更大的设计空间内探索优化的参数组合, 将是体系结构研究人员和设计人员需要面对的重要问题.</p>
                </div>
                <div class="p1">
                    <p id="213">4) 基于器件动态权衡特性进行系统结构设计依赖于对应用行为特征的分析和利用.因此, 随着人工智能、生物信息学等新型应用的不断涌现, 如何分析、挖掘这些新的应用中的特征, 寻找这些特征与器件特性的结合点, 也是此类工作未来研究的重要方向.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="292">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Architecting phase change memory as a scalable dram alternative">

                                <b>[1]</b>Lee C, Ipek E, Mutlu O, et al.Architecting phase change memory as a scalable DRAM alternative[C]//Proc of the36th Annual Int Symp on Computer Architecture.New York:ACM, 2009:2-13
                            </a>
                        </p>
                        <p id="294">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Scalable high per formance main memory system using phase-change memory technology">

                                <b>[2]</b>Qureshi M, Srinivasan V, Rivers J.Scalable high performance main memory system using phase-change memory technology[C]//Proc of the 36th Annual Int Symp on Computer Architecture.New York:ACM, 2009:24-33
                            </a>
                        </p>
                        <p id="296">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Overcoming the challenges of crossbar resistive memory architectures">

                                <b>[3]</b>Xu Cong, Niu Dimin, Muralimanohar N, et al.Overcoming the challenges of crossbar resistive memory architectures[C]//Proc of the 21st Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2015:476-488
                            </a>
                        </p>
                        <p id="298">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A novel nonvolatile memory with spin torque transfer magnetization switching:spin-ram">

                                <b>[4]</b>Hosomi M, Yamagishi H, Yamamoto T, et al.A novel nonvolatile memory with spin torque transfer magnetization switching:Spin-RAM[C]//Proc of Int Electron Devices Meeting.Piscataway, NJ:IEEE, 2005:459-462
                            </a>
                        </p>
                        <p id="300">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Model based study on energy and performance optimization for STT-RAM[C/OL]">

                                <b>[5]</b>Nigam A, Munira K, Ghosh A, et al.Model based study on energy and performance optimization for STT-RAM[C/OL]//Proc of the 2nd Non-Volatile Memories Workshop.2011[2013-04-01].http://nvmw.ucsd.edu/2011/
                            </a>
                        </p>
                        <p id="302">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems">

                                <b>[6]</b>Sparsh M, Vetter J.A survey of software techniques for using non-volatile memories for storage and main memory systems[J].IEEE Transactions on Parallel and Distributed Systems, 2016, 27 (5) :1537-1550
                            </a>
                        </p>
                        <p id="304">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Intel and Micro produce breakthrough memory technology">

                                <b>[7]</b>Intel Corporation.Intel and Micron produce breakthrough memory technology[EB/OL].[2018-03-03].http://newsroom.intel.com/community/intelnewsroom/blog/2015/07/28/intel-and-micron-produce-breakthrough-memory-technology
                            </a>
                        </p>
                        <p id="306">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=SanDisk and HP launch partnership to create memory-driven computing solutions">

                                <b>[8]</b>Western Digital Corporation.SanDisk and HP launch partnership to create memory-driven computing solutions[EB/OL].[2017-10-12].https://www.sandisk.com/about/media-center/press-releases/2015/sandisk-and-hp-launch-partnership
                            </a>
                        </p>
                        <p id="308">
                            <a id="bibliography_9" target="_blank" href="http://scholar.cnki.net/result.aspx?q=3D XPoint SSD pictured performance and endurance revealed at FMS">

                                <b>[9]</b>Western Digital Corporation.3D XPoint SSD pictured, performance and endurance revealed at FMS[EB/OL].[2017-10-12].https://www.sandisk.com/about/media-center/pressreleases/2015/sandisk-and-hp-launch-partnership
                            </a>
                        </p>
                        <p id="310">
                            <a id="bibliography_10" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Flip-N-Write:a simple deterministic technique to improve PRAM write performance,energy and endurance">

                                <b>[10]</b>Cho S, Lee H.Flip-n-write:A simple deterministic technique to improve PRAM write performance, energy and endurance[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:347-357
                            </a>
                        </p>
                        <p id="312">
                            <a id="bibliography_11" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Preventing PCMbanks from seizing too much power">

                                <b>[11]</b>Hay A, Strauss K, Sherwood T, et al.Preventing PCMbanks from seizing too much power[C]//Proc of the 44th Annual Int Symp on Microarchitecture.New York:ACM, 2011:186-195
                            </a>
                        </p>
                        <p id="314">
                            <a id="bibliography_12" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Fpb:Finegrained power budgeting to improve write throughput of multi-level cell phase change memory">

                                <b>[12]</b>Jiang Lei, Zhang Youtao, Childers B, et al.Fpb:Finegrained power budgeting to improve write throughput of multi-level cell phase change memory[C]//Proc of the 45th Annual Int Symp on Microarchitecture.Piscataway, NJ:IEEE, 2012:1-12
                            </a>
                        </p>
                        <p id="316">
                            <a id="bibliography_13" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Improving read performance of phase change memories via write cancellation and write pausing">

                                <b>[13]</b>Qureshi M, Franceschini M, Lastras-Montano L.Improving read performance of phase change memories via write cancellation and write pausing[C]//Proc of the 16th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2010:128-138
                            </a>
                        </p>
                        <p id="318">
                            <a id="bibliography_14" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Memristors for neural branch prediction:A case study in strict latency and write endurance challenges">

                                <b>[14]</b>Saadeldeen H, Franklin D, Chong F, et al.Memristors for neural branch prediction:A case study in strict latency and write endurance challenges[C]//Proc of the 13th Conf on Computing Frontiers.New York:ACM, 2013:251-260
                            </a>
                        </p>
                        <p id="320">
                            <a id="bibliography_15" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Enhancing lifetime and security of PCM-based MainMemory with Start-Gap Wear Leveling">

                                <b>[15]</b>Qureshi M, Karidis J, Franceschini M, et al.Enhancing lifetime and security of PCM-based main memory with startgap wear leveling[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:14-23
                            </a>
                        </p>
                        <p id="322">
                            <a id="bibliography_16" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A durable and energy efficient main memory using phase change memory technology">

                                <b>[16]</b>Zhou Ping, Zhao Bo, Zhang Youtao, et al.A durable and energy efficient main memory using phase change memory technology[C]//Proc of the 36th Annual Int Symp on Computer Architecture.New York:ACM, 2009:14-23
                            </a>
                        </p>
                        <p id="324">
                            <a id="bibliography_17" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Endurance-write speed tradeoffs in nonvolatile memories">

                                <b>[17]</b>Strukov D.Endurance-write speed tradeoffs in nonvolatile memories[J].Applied Physics A, 2016, 122 (4) :302-311
                            </a>
                        </p>
                        <p id="326">
                            <a id="bibliography_18" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A novel reconfigurable sensing scheme for variable level storage in phase change memory">

                                <b>[18]</b>Li Jing, Wu Chao, Lewis S, et al.A novel reconfigurable sensing scheme for variable level storage in phase change memory[C]//Proc of the 3rd Int Memory Workshop.Piscataway, NJ:IEEE, 2011:141-144
                            </a>
                        </p>
                        <p id="328">
                            <a id="bibliography_19" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Compiler directed write-mode selection for high performance low power volatile PCM">

                                <b>[19]</b>Li Qingan, Jiang Lei, Zhang Youtao, et al.Compiler directed write-mode selection for high performance low power volatile PCM[C]//Proc of SIGPLAN/SIGBED Conf on Languages, Compilers and Tools for Embedded Systems.New York:ACM, 2013:101-110
                            </a>
                        </p>
                        <p id="330">
                            <a id="bibliography_20" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Mellow writes:Extending lifetime in resistive memories through selective slow write backs">

                                <b>[20]</b>Zhang Lunkai, Neely B, Chong F, et al.Mellow writes:Extending lifetime in resistive memories through selective slow write backs[C]//Proc of the 43rd Annual Int Symp on Computer Architecture.Piscataway, NJ:IEEE, 2016:519-531
                            </a>
                        </p>
                        <p id="332">
                            <a id="bibliography_21" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Balancing performance and lifetime of MLC PCM by using a region retention monitor">

                                <b>[21]</b>Zhang Mingzhe, Zhang Lunkai, Jiang Lei, et al.Balancing performance and lifetime of MLC PCM by using a region retention monitor[C]//Proc of the 23rd Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2017:385-396
                            </a>
                        </p>
                        <p id="334">
                            <a id="bibliography_22" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Write mode aware loop tiling for high performance low power volatile PCM">

                                <b>[22]</b>Qiu Keni, Li Qingan, Xue Chun.Write mode aware loop tiling for high performance low power volatile PCM[C]//Proc of the 51st Annual Conf in Design Automation.New York:ACM, 2014:106-111
                            </a>
                        </p>
                        <p id="336">
                            <a id="bibliography_23" target="_blank" href="http://scholar.cnki.net/result.aspx?q=3M-PCM:Exploiting multiple write modes MLC phase change main memory in embedded systems">

                                <b>[23]</b>Pan Chen, Xie Mimi, Hu Jingtong, et al.3M-PCM:Exploiting multiple write modes MLC phase change main memory in embedded systems[C]//Proc of Int Conf on Hardware/Software Codesign and System Synthesis.New York:ACM, 2014:33-42
                            </a>
                        </p>
                        <p id="338">
                            <a id="bibliography_24" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Herniated Hash tables:Exploiting multi-level phase change memory for in-place data expansion">

                                <b>[24]</b>Deng Zhaoxia, Zhang Lunkai, Chong F, et al.Herniated Hash tables:Exploiting multi-level phase change memory for in-place data expansion[C]//Proc of the 1st Int Symp on Memory Systems.New York:ACM, 2015:247-257
                            </a>
                        </p>
                        <p id="340">
                            <a id="bibliography_25" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Morphable memory system:A robust architecture for exploiting multi-level phase change memories">

                                <b>[25]</b>Qureshi M, Franceschini M, Lastrasmontano L, et al.Morphable memory system:A robust architecture for exploiting multi-level phase change memories[C]//Proc of the 37th Annual Int Symp on Computer Architecture.New York:ACM, 2010:153-162
                            </a>
                        </p>
                        <p id="342">
                            <a id="bibliography_26" target="_blank" href="http://scholar.cnki.net/result.aspx?q=AdaMS:Adaptive MLC/SLCphase-change memory design for file storage">

                                <b>[26]</b>Dong Xiangyu, Xie Yuan.AdaMS:Adaptive MLC/SLCphase-change memory design for file storage[C]//Proc of the 16th Asia and South Pacific Design Automation Conf.Piscataway, NJ:IEEE, 2011:31-36
                            </a>
                        </p>
                        <p id="344">
                            <a id="bibliography_27" target="_blank" href="/kcms/detail/detail.aspx?dbcode=SIPD&amp;filename=SIPD00000095823&amp;v=MjgzMzZidWR0RkN6bFVyekpJVm89TmlUYmFyTzRIdEhNcjRaQWJPa01ZM2s1ekJkaDRqOTlTWHFScnhveGNNSDdSN3Fl&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[27]</b>Alibart F, Gao Ligang, Strukov D, et al.High-precision tuning of state for memristive devices by adaptable variationtolerant algorithm[J].Nanotechnology, 2011, 23 (7) :075201
                            </a>
                        </p>
                        <p id="346">
                            <a id="bibliography_28" target="_blank" href="http://scholar.cnki.net/result.aspx?q=High-quality aluminum-oxide tunnel barriers for scalable floating-gate random-access memories(FGRAM)">

                                <b>[28]</b>Liu Xueqing, Patel V, Lukens J, et al.High-quality aluminum-oxide tunnel barriers for scalable, floating-gate random-access memories (FGRAM) [C]//Proc of Int Conf on Memory Technology and Design.Piscataway, NJ:IEEE, 2007:235-237
                            </a>
                        </p>
                        <p id="348">
                            <a id="bibliography_29" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Cycling endurance optimization scheme for 1mb STT-MRAM in 40nm technology">

                                <b>[29]</b>Yu Hung-Chang, Lin Kai-Chun, Tran L, et al.Cycling endurance optimization scheme for 1mb STT-MRAM in 40nm technology[C]//Proc of Int Conf on Solid-State Circuits.Piscataway, NJ:IEEE, 2013:224-225
                            </a>
                        </p>
                        <p id="350">
                            <a id="bibliography_30" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Layered tunnel barriers for nonvolatile memory devices">

                                <b>[30]</b>Likharev K.Layered tunnel barriers for nonvolatile memory devices[J].Applied Physics Letters, 1998, 73 (15) :2137-2139
                            </a>
                        </p>
                        <p id="352">
                            <a id="bibliography_31" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Switching dynamics in titanium dioxide memristive devices">

                                <b>[31]</b>Pickett M, Strukov D, Williams S, et al.Switching dynamics in titanium dioxide memristive devices[J].Journal of Applied Physics, 2009, 106 (7) :074508
                            </a>
                        </p>
                        <p id="354">
                            <a id="bibliography_32" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Thermochemical description of dielectric breakdown in high dielectric constant materials">

                                <b>[32]</b>McPherson J, Kim J, Shanware A, et al.Thermochemical description of dielectric breakdown in high dielectric constant materials[J].Applied Physics Letters, 2003, 82 (13) :2121-2123
                            </a>
                        </p>
                        <p id="356">
                            <a id="bibliography_33" >
                                    <b>[33]</b>
                                Yang Joshua, Strukov D, Stewart D.Memristive devices for computing[J].Nature Nanotechnology, 2013, 8 (1) :13-24
                            </a>
                        </p>
                        <p id="358">
                            <a id="bibliography_34" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Electronic Processes in Ionic Crystals">

                                <b>[34]</b>Mott N, Gurney R.Electronic Processes in Ionic Crystals[M].Oxford, UK:Clarendon Press, 1940
                            </a>
                        </p>
                        <p id="360">
                            <a id="bibliography_35" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Characterizing and Mitigating the Impact of Process Variations on Phase Change based Memory Systems">

                                <b>[35]</b>Zhang Wangyuan, Li Tao.Characterizing and mitigating the impact of process variations on phase change based memory systems[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:2-13
                            </a>
                        </p>
                        <p id="362">
                            <a id="bibliography_36" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Improving write operations in MLC phase change memory">

                                <b>[36]</b>Jiang Lei, Zhao Bo, Zhang Youtao, et al.Improving write operations in MLC phase change memory[C]//Proc of the18th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2012:201-210
                            </a>
                        </p>
                        <p id="364">
                            <a id="bibliography_37" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Statistical analysis and modeling of programming and retention in PCM arrays">

                                <b>[37]</b>Mantegazza D, Ielmini D, Varesi E, et al.Statistical analysis and modeling of programming and retention in PCM arrays[C]//Proc of Int Electron Devices Meeting.Piscataway, NJ:IEEE, 2007:311-314
                            </a>
                        </p>
                        <p id="366">
                            <a id="bibliography_38" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Efficient scrub mechanisms for error-prone emerging memories">

                                <b>[38]</b>Awasthi M, Shevgoor M, Sudan K, et al.Efficient scrub mechanisms for error-prone emerging memories[C]//Proc of the 18th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2012:15-26
                            </a>
                        </p>
                        <p id="368">
                            <a id="bibliography_39" >
                                    <b>[39]</b>
                                Joshi M, Zhang Wangyuan, Li Tao.Mercury:A fast and energy-efficient multi-level cell based phase change memory system[C]//Proc of the 17th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2011:345-356
                            </a>
                        </p>
                        <p id="370">
                            <a id="bibliography_40" target="_blank" href="/kcms/detail/detail.aspx?dbcode=SIPD&amp;filename=SIPD00000088610&amp;v=MjI3NjdlYnVkdEZDemxVcnpKSVZvPU5pVGJhck80SHRITXI0ZE5ZdW9QWTNrNXpCZGg0ajk5U1hxUnJ4b3hjTUg3Ujdx&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[40]</b>Jung C, Lee E, Min K, et al.Compact verilog:A model of phase-change RAM transient behaviors for multi-level applications[J].Semiconductor Science and Technology, 2011, 26 (10) :105018
                            </a>
                        </p>
                        <p id="372">
                            <a id="bibliography_41" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Reliability investigations for manufacturable high density pram">

                                <b>[41]</b>Kim K, Ahn S.Reliability investigations for manufacturable high density pram[C]//Proc of the 43rd Annual Int Symp on Reliability Physics.Piscataway, NJ:IEEE, 2005:157-162
                            </a>
                        </p>
                        <p id="374">
                            <a id="bibliography_42" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A 20nm 1.8v8GB PRAMwith 40mb/s program bandwidth">

                                <b>[42]</b>Choi Y, Song I, Park M, et al.A 20nm 1.8v8GB PRAMwith 40mb/s program bandwidth[C]//Proc of the 59th Int Conf on Solid Circuit.Piscataway, NJ:IEEE, 2012:46-48
                            </a>
                        </p>
                        <p id="376">
                            <a id="bibliography_43" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A tagless coherence directory">

                                <b>[43]</b>Zebchuk J, Srinivasan V, Qureshi M, et al.A tagless coherence directory[C]//Proc of the 42nd Annual Int Symp on Microarchitecture.New York:ACM, 2009:423-434
                            </a>
                        </p>
                        <p id="378">
                            <a id="bibliography_44" target="_blank" href="http://scholar.cnki.net/result.aspx?q=SPACE:sharing pattern-based directory coherence for multicore scalability">

                                <b>[44]</b>Zhao Hongzhou, Shriraman A, Dwarkadas S.SPACE:Sharing pattern-based directory coherence for multicore scalability[C]//Proc of the 19th Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2010:135-146
                            </a>
                        </p>
                        <p id="380">
                            <a id="bibliography_45" target="_blank" href="http://scholar.cnki.net/result.aspx?q=WAYPOINT:scaling coherence to thousand-core architectures">

                                <b>[45]</b>Kelm J, Johnson M, Lumettta S, et al.WAYPOINT:Scaling coherence to thousand-core architectures[C]//Proc of the 19th Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2010:99-110
                            </a>
                        </p>
                        <p id="382">
                            <a id="bibliography_46" target="_blank" href="http://scholar.cnki.net/result.aspx?q=SCD:A Scalable Coherence Directory with Flexible Sharer Set Encoding">

                                <b>[46]</b>Sánchez D, Kozyrakis C.SCD:A scalable coherence directory with flexible sharer set encoding[C]//Proc of the18th Int Symp on High Performance Computer Architecture.Piscataway, NJ:IEEE, 2012:129-140
                            </a>
                        </p>
                        <p id="384">
                            <a id="bibliography_47" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Building expressive areaefficient coherence directories">

                                <b>[47]</b>Fang Lei, Liu Peng, Hu Qi, et al.Building expressive, areaefficient coherence directories[C]//Proc of the 22nd Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2013:299-308
                            </a>
                        </p>
                        <p id="386">
                            <a id="bibliography_48" target="_blank" href="http://scholar.cnki.net/result.aspx?q=The ZCache:Decoupling Ways and Associativity">

                                <b>[48]</b>Sanchez D, Kozyrakis C.The ZCache:Decoupling ways and associativity[C]//Proc of the 43rd Annual Int Symp on Microarchitecture.New York:ACM, 2010:187-198
                            </a>
                        </p>
                        <p id="388">
                            <a id="bibliography_49" target="_blank" href="http://scholar.cnki.net/result.aspx?q=SpongeDirectory:Flexible sparse directories utilizing multilevel memristors">

                                <b>[49]</b>Zhang Lunkai, Strukov D B, Saadeldeen H, et al.SpongeDirectory:Flexible sparse directories utilizing multilevel memristors[C]//Proc of the 23rd Int Conf on Parallel Architectures and Compilation Techniques.New York:ACM, 2014:61-74
                            </a>
                        </p>
                        <p id="390">
                            <a id="bibliography_50" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Page placement in hybrid memory systems">

                                <b>[50]</b>Ramos L, Gorbatov E, Bianchini R.Page placement in hybrid memory systems[C]//Proc of the 25th Int Conf on Supercomputing.New York:ACM, 2011:85-95
                            </a>
                        </p>
                        <p id="392">
                            <a id="bibliography_51" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Memory cocktail therapy:A general learning-based framework to optimize dynamic tradeoffs in NVMs">

                                <b>[51]</b>Deng Zhaoxia, Zhang Lunkai, Chong F, et al.Memory cocktail therapy:A general learning-based framework to optimize dynamic tradeoffs in NVMs[C]//Proc of the 50th Annual Int Symp on Microarchitecture.New York:ACM, 2017:232-244
                            </a>
                        </p>
                        <p id="394">
                            <a id="bibliography_52" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Quickand-Dirty:Improving performance of MLC PCM by using temporary short writes">

                                <b>[52]</b>Zhang Mingzhe, Zhang Lunkai, Liu Zhiyong, et al.Quickand-Dirty:Improving performance of MLC PCM by using temporary short writes[C]//Proc of the 35th Int Conf on Computer Design.Piscataway, NJ:IEEE, 2017:585-588
                            </a>
                        </p>
                        <p id="396">
                            <a id="bibliography_53" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Amnesic cache management for non-volatile memory">

                                <b>[53]</b>Kang D, Baek S, Mutlu O, et al.Amnesic cache management for non-volatile memory[C]//Proc of the 31st Symp on Mass Storage Systems and Technologies.Piscataway, NJ:IEEE, 2015:1-13
                            </a>
                        </p>
                        <p id="398">
                            <a id="bibliography_54" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Optimizing nand flash-based SSDs via retention relaxation">

                                <b>[54]</b>Liu Renshuo, Yang Chia-Lin, Wu Wei.Optimizing nand flash-based SSDs via retention relaxation[C]//Proc of the10th Int Conf on File and Storage Technologies.Berkely, CA:USENIX Association, 2012:115-126
                            </a>
                        </p>
                        <p id="400">
                            <a id="bibliography_55" target="_blank" href="http://scholar.cnki.net/result.aspx?q=NVM Duet:Unified working memory and persistent store architecture">

                                <b>[55]</b>Liu Renshuo, Shen Deyu, Wang Chengyuan, et al.NVMDuet:Unified working memory and persistent store architecture[C]//Proc of the 19th Int Conf on Architectural Support for Programming Languages and Operating Systems.New York:ACM, 2014:455-470
                            </a>
                        </p>
                        <p id="402">
                            <a id="bibliography_56" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Memorage:Emerging persistent RAM based malleable main memory and storage architecture">

                                <b>[56]</b>Jung J, Cho S.Memorage:Emerging persistent RAM based malleable main memory and storage architecture[C]//Proc of the 27th Int Conf on Supercomputing.New York:ACM, 2013:115-126
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="JFYZ201904001" />
        <input id="dpi" type="hidden" value="300" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>


    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JFYZ201904001&amp;v=MTQzNjR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVJxRnlubVVyN01MeXZTZExHNEg5ak1xNDlGWllRS0RIODQ=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUU4vMlkzUjhVN2NPRmF1NFlvSGdITT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>


    <link href="/kxreader/Content/css/LeftDetail?v=NLcKG8I1SJUaVFrQ0iGpF2klAT0OsmHRaVSZ1rKb5xg1" rel="stylesheet"/>

</body>
</html>

