

================================================================
== Vivado HLS Report for 'compute_and_insert_i'
================================================================
* Date:           Thu Aug  5 18:55:52 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        ETH_inserter_hls_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.10 ns | 2.891 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        3|        3| 9.300 ns | 9.300 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @ip_header_out_V, i32 1) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:242]   --->   Operation 5 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader.i, label %compute_and_insert_ip_checksum.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:242]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.45ns)   --->   "%tmp39 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @ip_header_out_V) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:244]   --->   Operation 7 'read' 'tmp39' <Predicate = (tmp)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i577 %tmp39 to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.hpp:49->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:244]   --->   Operation 8 'trunc' 'currWord_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i577 %tmp39 to i4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:246]   --->   Operation 9 'trunc' 'trunc_ln647' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353)   --->   "%p_Result_74_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 8, i32 15) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 10 'partselect' 'p_Result_74_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353)   --->   "%trunc_ln647_2 = trunc i577 %tmp39 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 11 'trunc' 'trunc_ln647_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353)   --->   "%p_Result_77_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647_2, i8 %p_Result_74_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 12 'bitconcatenate' 'p_Result_77_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "%icmp_ln887 = icmp eq i4 %trunc_ln647, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 13 'icmp' 'icmp_ln887' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353)   --->   "%select_ln253 = select i1 %icmp_ln887, i16 0, i16 %p_Result_77_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 14 'select' 'select_ln253' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353)   --->   "%p_Result_74_1_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 24, i32 31) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 15 'partselect' 'p_Result_74_1_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353)   --->   "%p_Result_76_1_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 16, i32 23) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 16 'partselect' 'p_Result_76_1_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353)   --->   "%p_Result_77_1_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_1_i, i8 %p_Result_74_1_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 17 'bitconcatenate' 'p_Result_77_1_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %trunc_ln647, i1 false)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%icmp_ln887_1 = icmp ne i4 %trunc_ln647, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 19 'icmp' 'icmp_ln887_1' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353)   --->   "%select_ln253_1 = select i1 %icmp_ln887_1, i16 %p_Result_77_1_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 20 'select' 'select_ln253_1' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_1)   --->   "%p_Result_74_2_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 40, i32 47) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 21 'partselect' 'p_Result_74_2_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_1)   --->   "%p_Result_76_2_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 32, i32 39) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 22 'partselect' 'p_Result_76_2_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_1)   --->   "%p_Result_77_2_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_2_i, i8 %p_Result_74_2_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 23 'bitconcatenate' 'p_Result_77_2_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_PartSelect.i3.i577.i32.i32(i577 %tmp39, i32 1, i32 3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 24 'partselect' 'tmp_12' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.49ns)   --->   "%icmp_ln887_2 = icmp ne i3 %tmp_12, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 25 'icmp' 'icmp_ln887_2' <Predicate = (tmp)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_1)   --->   "%select_ln253_2 = select i1 %icmp_ln887_2, i16 %p_Result_77_2_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 26 'select' 'select_ln253_2' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_1)   --->   "%p_Result_74_3_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 56, i32 63) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 27 'partselect' 'p_Result_74_3_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_1)   --->   "%p_Result_76_3_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 48, i32 55) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 28 'partselect' 'p_Result_76_3_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_1)   --->   "%p_Result_77_3_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_3_i, i8 %p_Result_74_3_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 29 'bitconcatenate' 'p_Result_77_3_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i577.i32.i32(i577 %tmp39, i32 1, i32 3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 30 'partselect' 'tmp_13' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln887_3 = icmp ne i3 %tmp_13, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 31 'icmp' 'icmp_ln887_3' <Predicate = (tmp)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_1)   --->   "%select_ln253_3 = select i1 %icmp_ln887_3, i16 %p_Result_77_3_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 32 'select' 'select_ln253_3' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.65ns)   --->   "%icmp_ln887_4 = icmp ugt i4 %trunc_ln647, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 33 'icmp' 'icmp_ln887_4' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_2)   --->   "%p_Result_74_6_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 104, i32 111) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 34 'partselect' 'p_Result_74_6_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_2)   --->   "%p_Result_76_6_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 96, i32 103) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 35 'partselect' 'p_Result_76_6_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_2)   --->   "%p_Result_77_6_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_6_i, i8 %p_Result_74_6_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 36 'bitconcatenate' 'p_Result_77_6_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i577.i32.i32(i577 %tmp39, i32 2, i32 3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 37 'partselect' 'tmp_14' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.34ns)   --->   "%icmp_ln887_5 = icmp ne i2 %tmp_14, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 38 'icmp' 'icmp_ln887_5' <Predicate = (tmp)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_2)   --->   "%select_ln253_5 = select i1 %icmp_ln887_5, i16 %p_Result_77_6_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 39 'select' 'select_ln253_5' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_2)   --->   "%p_Result_74_7_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 120, i32 127) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 40 'partselect' 'p_Result_74_7_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_2)   --->   "%p_Result_76_7_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 112, i32 119) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 41 'partselect' 'p_Result_76_7_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_2)   --->   "%p_Result_77_7_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_7_i, i8 %p_Result_74_7_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 42 'bitconcatenate' 'p_Result_77_7_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i577.i32.i32(i577 %tmp39, i32 2, i32 3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 43 'partselect' 'tmp_15' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.34ns)   --->   "%icmp_ln887_6 = icmp ne i2 %tmp_15, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 44 'icmp' 'icmp_ln887_6' <Predicate = (tmp)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_2)   --->   "%select_ln253_6 = select i1 %icmp_ln887_6, i16 %p_Result_77_7_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 45 'select' 'select_ln253_6' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_3)   --->   "%p_Result_74_8_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 136, i32 143) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 46 'partselect' 'p_Result_74_8_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_3)   --->   "%p_Result_76_8_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 128, i32 135) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 47 'partselect' 'p_Result_76_8_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_3)   --->   "%p_Result_77_8_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_8_i, i8 %p_Result_74_8_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 48 'bitconcatenate' 'p_Result_77_8_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.65ns)   --->   "%icmp_ln887_7 = icmp ugt i4 %trunc_ln647, 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 49 'icmp' 'icmp_ln887_7' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_3)   --->   "%select_ln253_7 = select i1 %icmp_ln887_7, i16 %p_Result_77_8_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 50 'select' 'select_ln253_7' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_3)   --->   "%p_Result_74_9_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 152, i32 159) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 51 'partselect' 'p_Result_74_9_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_3)   --->   "%p_Result_76_9_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 144, i32 151) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 52 'partselect' 'p_Result_76_9_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_3)   --->   "%p_Result_77_9_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_9_i, i8 %p_Result_74_9_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 53 'bitconcatenate' 'p_Result_77_9_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.63ns)   --->   "%icmp_ln887_8 = icmp ugt i5 %shl_ln, 9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 54 'icmp' 'icmp_ln887_8' <Predicate = (tmp)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_3)   --->   "%select_ln253_8 = select i1 %icmp_ln887_8, i16 %p_Result_77_9_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 55 'select' 'select_ln253_8' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_4)   --->   "%p_Result_74_i_20 = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 168, i32 175) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 56 'partselect' 'p_Result_74_i_20' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_4)   --->   "%p_Result_76_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 160, i32 167) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 57 'partselect' 'p_Result_76_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_4)   --->   "%p_Result_77_i_21 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_i, i8 %p_Result_74_i_20) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 58 'bitconcatenate' 'p_Result_77_i_21' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.65ns)   --->   "%icmp_ln887_9 = icmp ugt i4 %trunc_ln647, 5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 59 'icmp' 'icmp_ln887_9' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_4)   --->   "%select_ln253_9 = select i1 %icmp_ln887_9, i16 %p_Result_77_i_21, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 60 'select' 'select_ln253_9' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_4)   --->   "%p_Result_74_5_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 184, i32 191) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 61 'partselect' 'p_Result_74_5_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_4)   --->   "%p_Result_76_5_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 176, i32 183) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 62 'partselect' 'p_Result_76_5_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_4)   --->   "%p_Result_77_5_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_5_i, i8 %p_Result_74_5_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 63 'bitconcatenate' 'p_Result_77_5_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.63ns)   --->   "%icmp_ln887_10 = icmp ugt i5 %shl_ln, 11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 64 'icmp' 'icmp_ln887_10' <Predicate = (tmp)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_4)   --->   "%select_ln253_10 = select i1 %icmp_ln887_10, i16 %p_Result_77_5_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 65 'select' 'select_ln253_10' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_5)   --->   "%p_Result_74_10_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 200, i32 207) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 66 'partselect' 'p_Result_74_10_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_5)   --->   "%p_Result_76_10_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 192, i32 199) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 67 'partselect' 'p_Result_76_10_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_5)   --->   "%p_Result_77_10_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_10_i, i8 %p_Result_74_10_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 68 'bitconcatenate' 'p_Result_77_10_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.65ns)   --->   "%icmp_ln887_11 = icmp ugt i4 %trunc_ln647, 6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 69 'icmp' 'icmp_ln887_11' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_5)   --->   "%select_ln253_11 = select i1 %icmp_ln887_11, i16 %p_Result_77_10_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 70 'select' 'select_ln253_11' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_5)   --->   "%p_Result_74_11_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 216, i32 223) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 71 'partselect' 'p_Result_74_11_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_5)   --->   "%p_Result_76_11_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 208, i32 215) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 72 'partselect' 'p_Result_76_11_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_5)   --->   "%p_Result_77_11_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_11_i, i8 %p_Result_74_11_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 73 'bitconcatenate' 'p_Result_77_11_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.63ns)   --->   "%icmp_ln887_12 = icmp ugt i5 %shl_ln, 13" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 74 'icmp' 'icmp_ln887_12' <Predicate = (tmp)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_5)   --->   "%select_ln253_12 = select i1 %icmp_ln887_12, i16 %p_Result_77_11_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 75 'select' 'select_ln253_12' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_6)   --->   "%p_Result_74_12_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 232, i32 239) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 76 'partselect' 'p_Result_74_12_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_6)   --->   "%p_Result_76_12_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 224, i32 231) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 77 'partselect' 'p_Result_76_12_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_6)   --->   "%p_Result_77_12_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_12_i, i8 %p_Result_74_12_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 78 'bitconcatenate' 'p_Result_77_12_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp39, i32 3)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 79 'bitselect' 'tmp_16' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_6)   --->   "%select_ln253_13 = select i1 %tmp_16, i16 %p_Result_77_12_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 80 'select' 'select_ln253_13' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_6)   --->   "%p_Result_74_13_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 248, i32 255) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 81 'partselect' 'p_Result_74_13_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_6)   --->   "%p_Result_76_13_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 240, i32 247) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 82 'partselect' 'p_Result_76_13_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_6)   --->   "%p_Result_77_13_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_13_i, i8 %p_Result_74_13_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 83 'bitconcatenate' 'p_Result_77_13_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_6)   --->   "%select_ln253_14 = select i1 %tmp_16, i16 %p_Result_77_13_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 84 'select' 'select_ln253_14' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_7)   --->   "%p_Result_74_14_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 264, i32 271) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 85 'partselect' 'p_Result_74_14_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_7)   --->   "%p_Result_76_14_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 256, i32 263) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 86 'partselect' 'p_Result_76_14_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_7)   --->   "%p_Result_77_14_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_14_i, i8 %p_Result_74_14_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 87 'bitconcatenate' 'p_Result_77_14_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.65ns)   --->   "%icmp_ln887_13 = icmp ugt i4 %trunc_ln647, -8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 88 'icmp' 'icmp_ln887_13' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_7)   --->   "%select_ln253_15 = select i1 %icmp_ln887_13, i16 %p_Result_77_14_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 89 'select' 'select_ln253_15' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_7)   --->   "%p_Result_74_15_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 280, i32 287) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 90 'partselect' 'p_Result_74_15_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_7)   --->   "%p_Result_76_15_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 272, i32 279) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 91 'partselect' 'p_Result_76_15_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_7)   --->   "%p_Result_77_15_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_15_i, i8 %p_Result_74_15_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 92 'bitconcatenate' 'p_Result_77_15_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.63ns)   --->   "%icmp_ln887_14 = icmp ugt i5 %shl_ln, -15" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 93 'icmp' 'icmp_ln887_14' <Predicate = (tmp)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_7)   --->   "%select_ln253_16 = select i1 %icmp_ln887_14, i16 %p_Result_77_15_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 94 'select' 'select_ln253_16' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_8)   --->   "%p_Result_74_16_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 296, i32 303) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 95 'partselect' 'p_Result_74_16_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_8)   --->   "%p_Result_76_16_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 288, i32 295) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 96 'partselect' 'p_Result_76_16_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_8)   --->   "%p_Result_77_16_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_16_i, i8 %p_Result_74_16_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 97 'bitconcatenate' 'p_Result_77_16_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.65ns)   --->   "%icmp_ln887_15 = icmp ugt i4 %trunc_ln647, -7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 98 'icmp' 'icmp_ln887_15' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_8)   --->   "%select_ln253_17 = select i1 %icmp_ln887_15, i16 %p_Result_77_16_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 99 'select' 'select_ln253_17' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_8)   --->   "%p_Result_74_17_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 312, i32 319) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 100 'partselect' 'p_Result_74_17_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_8)   --->   "%p_Result_76_17_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 304, i32 311) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 101 'partselect' 'p_Result_76_17_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_8)   --->   "%p_Result_77_17_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_17_i, i8 %p_Result_74_17_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 102 'bitconcatenate' 'p_Result_77_17_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.63ns)   --->   "%icmp_ln887_16 = icmp ugt i5 %shl_ln, -13" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 103 'icmp' 'icmp_ln887_16' <Predicate = (tmp)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_8)   --->   "%select_ln253_18 = select i1 %icmp_ln887_16, i16 %p_Result_77_17_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 104 'select' 'select_ln253_18' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_9)   --->   "%p_Result_74_18_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 328, i32 335) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 105 'partselect' 'p_Result_74_18_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_9)   --->   "%p_Result_76_18_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 320, i32 327) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 106 'partselect' 'p_Result_76_18_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_9)   --->   "%p_Result_77_18_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_18_i, i8 %p_Result_74_18_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 107 'bitconcatenate' 'p_Result_77_18_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.65ns)   --->   "%icmp_ln887_17 = icmp ugt i4 %trunc_ln647, -6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 108 'icmp' 'icmp_ln887_17' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_9)   --->   "%select_ln253_19 = select i1 %icmp_ln887_17, i16 %p_Result_77_18_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 109 'select' 'select_ln253_19' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_9)   --->   "%p_Result_74_19_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 344, i32 351) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 110 'partselect' 'p_Result_74_19_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_9)   --->   "%p_Result_76_19_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 336, i32 343) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 111 'partselect' 'p_Result_76_19_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_9)   --->   "%p_Result_77_19_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_19_i, i8 %p_Result_74_19_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 112 'bitconcatenate' 'p_Result_77_19_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.63ns)   --->   "%icmp_ln887_18 = icmp ugt i5 %shl_ln, -11" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 113 'icmp' 'icmp_ln887_18' <Predicate = (tmp)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_9)   --->   "%select_ln253_20 = select i1 %icmp_ln887_18, i16 %p_Result_77_19_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 114 'select' 'select_ln253_20' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_10)   --->   "%p_Result_74_20_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 360, i32 367) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 115 'partselect' 'p_Result_74_20_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_10)   --->   "%p_Result_76_20_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 352, i32 359) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 116 'partselect' 'p_Result_76_20_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_10)   --->   "%p_Result_77_20_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_20_i, i8 %p_Result_74_20_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 117 'bitconcatenate' 'p_Result_77_20_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.65ns)   --->   "%icmp_ln887_19 = icmp ugt i4 %trunc_ln647, -5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 118 'icmp' 'icmp_ln887_19' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_10)   --->   "%select_ln253_21 = select i1 %icmp_ln887_19, i16 %p_Result_77_20_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 119 'select' 'select_ln253_21' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_10)   --->   "%p_Result_74_21_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 376, i32 383) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 120 'partselect' 'p_Result_74_21_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_10)   --->   "%p_Result_76_21_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 368, i32 375) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 121 'partselect' 'p_Result_76_21_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_10)   --->   "%p_Result_77_21_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_21_i, i8 %p_Result_74_21_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 122 'bitconcatenate' 'p_Result_77_21_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.63ns)   --->   "%icmp_ln887_20 = icmp ugt i5 %shl_ln, -9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 123 'icmp' 'icmp_ln887_20' <Predicate = (tmp)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_10)   --->   "%select_ln253_22 = select i1 %icmp_ln887_20, i16 %p_Result_77_21_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 124 'select' 'select_ln253_22' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_11)   --->   "%p_Result_74_22_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 392, i32 399) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 125 'partselect' 'p_Result_74_22_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_11)   --->   "%p_Result_76_22_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 384, i32 391) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 126 'partselect' 'p_Result_76_22_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_11)   --->   "%p_Result_77_22_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_22_i, i8 %p_Result_74_22_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 127 'bitconcatenate' 'p_Result_77_22_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.65ns)   --->   "%icmp_ln887_21 = icmp ugt i4 %trunc_ln647, -4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 128 'icmp' 'icmp_ln887_21' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_11)   --->   "%select_ln253_23 = select i1 %icmp_ln887_21, i16 %p_Result_77_22_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 129 'select' 'select_ln253_23' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_11)   --->   "%p_Result_74_23_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 408, i32 415) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 130 'partselect' 'p_Result_74_23_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_11)   --->   "%p_Result_76_23_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 400, i32 407) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 131 'partselect' 'p_Result_76_23_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_11)   --->   "%p_Result_77_23_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_23_i, i8 %p_Result_74_23_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 132 'bitconcatenate' 'p_Result_77_23_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.63ns)   --->   "%icmp_ln887_22 = icmp ugt i5 %shl_ln, -7" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 133 'icmp' 'icmp_ln887_22' <Predicate = (tmp)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_11)   --->   "%select_ln253_24 = select i1 %icmp_ln887_22, i16 %p_Result_77_23_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 134 'select' 'select_ln253_24' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_12)   --->   "%p_Result_74_24_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 424, i32 431) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 135 'partselect' 'p_Result_74_24_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_12)   --->   "%p_Result_76_24_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 416, i32 423) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 136 'partselect' 'p_Result_76_24_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_12)   --->   "%p_Result_77_24_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_24_i, i8 %p_Result_74_24_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 137 'bitconcatenate' 'p_Result_77_24_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.65ns)   --->   "%icmp_ln887_23 = icmp ugt i4 %trunc_ln647, -3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 138 'icmp' 'icmp_ln887_23' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_12)   --->   "%select_ln253_25 = select i1 %icmp_ln887_23, i16 %p_Result_77_24_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 139 'select' 'select_ln253_25' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_12)   --->   "%p_Result_74_25_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 440, i32 447) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 140 'partselect' 'p_Result_74_25_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_12)   --->   "%p_Result_76_25_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 432, i32 439) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 141 'partselect' 'p_Result_76_25_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_12)   --->   "%p_Result_77_25_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_25_i, i8 %p_Result_74_25_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 142 'bitconcatenate' 'p_Result_77_25_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.63ns)   --->   "%icmp_ln887_24 = icmp ugt i5 %shl_ln, -5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 143 'icmp' 'icmp_ln887_24' <Predicate = (tmp)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_12)   --->   "%select_ln253_26 = select i1 %icmp_ln887_24, i16 %p_Result_77_25_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 144 'select' 'select_ln253_26' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_13)   --->   "%p_Result_74_26_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 456, i32 463) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 145 'partselect' 'p_Result_74_26_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_13)   --->   "%p_Result_76_26_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 448, i32 455) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 146 'partselect' 'p_Result_76_26_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_13)   --->   "%p_Result_77_26_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_26_i, i8 %p_Result_74_26_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 147 'bitconcatenate' 'p_Result_77_26_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.65ns)   --->   "%icmp_ln887_25 = icmp eq i4 %trunc_ln647, -1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 148 'icmp' 'icmp_ln887_25' <Predicate = (tmp)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_13)   --->   "%select_ln253_27 = select i1 %icmp_ln887_25, i16 %p_Result_77_26_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 149 'select' 'select_ln253_27' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_13)   --->   "%p_Result_74_27_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 472, i32 479) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 150 'partselect' 'p_Result_74_27_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_13)   --->   "%p_Result_76_27_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 464, i32 471) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 151 'partselect' 'p_Result_76_27_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_13)   --->   "%p_Result_77_27_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_27_i, i8 %p_Result_74_27_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 152 'bitconcatenate' 'p_Result_77_27_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_13)   --->   "%select_ln253_28 = select i1 %icmp_ln887_25, i16 %p_Result_77_27_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 153 'select' 'select_ln253_28' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353)   --->   "%zext_ln215 = zext i16 %select_ln253 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 154 'zext' 'zext_ln215' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353)   --->   "%zext_ln215_1 = zext i16 %select_ln253_1 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 155 'zext' 'zext_ln215_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353 = add i17 %zext_ln215_1, %zext_ln215" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 156 'add' 'add_ln1353' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_1)   --->   "%zext_ln215_2 = zext i16 %select_ln253_2 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 157 'zext' 'zext_ln215_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_1)   --->   "%zext_ln215_3 = zext i16 %select_ln253_3 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 158 'zext' 'zext_ln215_3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_1 = add i17 %zext_ln215_3, %zext_ln215_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 159 'add' 'add_ln1353_1' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_2)   --->   "%zext_ln215_4 = zext i16 %select_ln253_5 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 160 'zext' 'zext_ln215_4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_2)   --->   "%zext_ln215_5 = zext i16 %select_ln253_6 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 161 'zext' 'zext_ln215_5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_2 = add i17 %zext_ln215_5, %zext_ln215_4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 162 'add' 'add_ln1353_2' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_3)   --->   "%zext_ln215_6 = zext i16 %select_ln253_7 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 163 'zext' 'zext_ln215_6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_3)   --->   "%zext_ln215_7 = zext i16 %select_ln253_8 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 164 'zext' 'zext_ln215_7' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_3 = add i17 %zext_ln215_7, %zext_ln215_6" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 165 'add' 'add_ln1353_3' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_4)   --->   "%zext_ln215_8 = zext i16 %select_ln253_9 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 166 'zext' 'zext_ln215_8' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_4)   --->   "%zext_ln215_9 = zext i16 %select_ln253_10 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 167 'zext' 'zext_ln215_9' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_4 = add i17 %zext_ln215_9, %zext_ln215_8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 168 'add' 'add_ln1353_4' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_5)   --->   "%zext_ln215_10 = zext i16 %select_ln253_11 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 169 'zext' 'zext_ln215_10' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_5)   --->   "%zext_ln215_11 = zext i16 %select_ln253_12 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 170 'zext' 'zext_ln215_11' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_5 = add i17 %zext_ln215_11, %zext_ln215_10" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 171 'add' 'add_ln1353_5' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_6)   --->   "%zext_ln215_12 = zext i16 %select_ln253_13 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 172 'zext' 'zext_ln215_12' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_6)   --->   "%zext_ln215_13 = zext i16 %select_ln253_14 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 173 'zext' 'zext_ln215_13' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_6 = add i17 %zext_ln215_13, %zext_ln215_12" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 174 'add' 'add_ln1353_6' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_7)   --->   "%zext_ln215_14 = zext i16 %select_ln253_15 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 175 'zext' 'zext_ln215_14' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_7)   --->   "%zext_ln215_15 = zext i16 %select_ln253_16 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 176 'zext' 'zext_ln215_15' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_7 = add i17 %zext_ln215_15, %zext_ln215_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 177 'add' 'add_ln1353_7' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_8)   --->   "%zext_ln215_16 = zext i16 %select_ln253_17 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 178 'zext' 'zext_ln215_16' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_8)   --->   "%zext_ln215_17 = zext i16 %select_ln253_18 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 179 'zext' 'zext_ln215_17' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_8 = add i17 %zext_ln215_17, %zext_ln215_16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 180 'add' 'add_ln1353_8' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_9)   --->   "%zext_ln215_18 = zext i16 %select_ln253_19 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 181 'zext' 'zext_ln215_18' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_9)   --->   "%zext_ln215_19 = zext i16 %select_ln253_20 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 182 'zext' 'zext_ln215_19' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_9 = add i17 %zext_ln215_19, %zext_ln215_18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 183 'add' 'add_ln1353_9' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_10)   --->   "%zext_ln215_20 = zext i16 %select_ln253_21 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 184 'zext' 'zext_ln215_20' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_10)   --->   "%zext_ln215_21 = zext i16 %select_ln253_22 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 185 'zext' 'zext_ln215_21' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_10 = add i17 %zext_ln215_21, %zext_ln215_20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 186 'add' 'add_ln1353_10' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_11)   --->   "%zext_ln215_22 = zext i16 %select_ln253_23 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 187 'zext' 'zext_ln215_22' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_11)   --->   "%zext_ln215_23 = zext i16 %select_ln253_24 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 188 'zext' 'zext_ln215_23' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_11 = add i17 %zext_ln215_23, %zext_ln215_22" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 189 'add' 'add_ln1353_11' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_12)   --->   "%zext_ln215_24 = zext i16 %select_ln253_25 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 190 'zext' 'zext_ln215_24' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_12)   --->   "%zext_ln215_25 = zext i16 %select_ln253_26 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 191 'zext' 'zext_ln215_25' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_12 = add i17 %zext_ln215_25, %zext_ln215_24" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 192 'add' 'add_ln1353_12' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_13)   --->   "%zext_ln215_26 = zext i16 %select_ln253_27 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 193 'zext' 'zext_ln215_26' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_13)   --->   "%zext_ln215_27 = zext i16 %select_ln253_28 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 194 'zext' 'zext_ln215_27' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln1353_13 = add i17 %zext_ln215_27, %zext_ln215_26" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264]   --->   Operation 195 'add' 'add_ln1353_13' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_6_i = call i65 @_ssdm_op_PartSelect.i65.i577.i32.i32(i577 %tmp39, i32 512, i32 576) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:291]   --->   Operation 196 'partselect' 'tmp_6_i' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_15)   --->   "%p_Result_74_4_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 72, i32 79) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:251]   --->   Operation 197 'partselect' 'p_Result_74_4_i' <Predicate = (tmp & icmp_ln887_4)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_15)   --->   "%p_Result_76_4_i = call i8 @_ssdm_op_PartSelect.i8.i577.i32.i32(i577 %tmp39, i32 64, i32 71) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 198 'partselect' 'p_Result_76_4_i' <Predicate = (tmp & icmp_ln887_4)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_15)   --->   "%p_Result_77_4_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_76_4_i, i8 %p_Result_74_4_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:252]   --->   Operation 199 'bitconcatenate' 'p_Result_77_4_i' <Predicate = (tmp & icmp_ln887_4)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_15)   --->   "%select_ln253_4 = select i1 %icmp_ln887_4, i16 %p_Result_77_4_i, i16 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253]   --->   Operation 200 'select' 'select_ln253_4' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln215_28 = zext i17 %add_ln1353_1 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 201 'zext' 'zext_ln215_28' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln215_29 = zext i17 %add_ln1353 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 202 'zext' 'zext_ln215_29' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.79ns)   --->   "%add_ln1353_14 = add i18 %zext_ln215_29, %zext_ln215_28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 203 'add' 'add_ln1353_14' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_15)   --->   "%zext_ln215_30 = zext i17 %add_ln1353_2 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 204 'zext' 'zext_ln215_30' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln1353_15)   --->   "%zext_ln215_31 = zext i16 %select_ln253_4 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 205 'zext' 'zext_ln215_31' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln1353_15 = add i18 %zext_ln215_31, %zext_ln215_30" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 206 'add' 'add_ln1353_15' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln215_32 = zext i17 %add_ln1353_4 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 207 'zext' 'zext_ln215_32' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln215_33 = zext i17 %add_ln1353_3 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 208 'zext' 'zext_ln215_33' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.79ns)   --->   "%add_ln1353_16 = add i18 %zext_ln215_33, %zext_ln215_32" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 209 'add' 'add_ln1353_16' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln215_34 = zext i17 %add_ln1353_6 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 210 'zext' 'zext_ln215_34' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln215_35 = zext i17 %add_ln1353_5 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 211 'zext' 'zext_ln215_35' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.79ns)   --->   "%add_ln1353_17 = add i18 %zext_ln215_35, %zext_ln215_34" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 212 'add' 'add_ln1353_17' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln215_36 = zext i17 %add_ln1353_8 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 213 'zext' 'zext_ln215_36' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln215_37 = zext i17 %add_ln1353_7 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 214 'zext' 'zext_ln215_37' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.79ns)   --->   "%add_ln1353_18 = add i18 %zext_ln215_37, %zext_ln215_36" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 215 'add' 'add_ln1353_18' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln215_38 = zext i17 %add_ln1353_10 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 216 'zext' 'zext_ln215_38' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln215_39 = zext i17 %add_ln1353_9 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 217 'zext' 'zext_ln215_39' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.79ns)   --->   "%add_ln1353_19 = add i18 %zext_ln215_39, %zext_ln215_38" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 218 'add' 'add_ln1353_19' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln215_40 = zext i17 %add_ln1353_12 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 219 'zext' 'zext_ln215_40' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln215_41 = zext i17 %add_ln1353_11 to i18" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 220 'zext' 'zext_ln215_41' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.79ns)   --->   "%add_ln1353_20 = add i18 %zext_ln215_41, %zext_ln215_40" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270]   --->   Operation 221 'add' 'add_ln1353_20' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln215_42 = zext i18 %add_ln1353_15 to i19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 222 'zext' 'zext_ln215_42' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln215_43 = zext i18 %add_ln1353_14 to i19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 223 'zext' 'zext_ln215_43' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.79ns)   --->   "%add_ln1353_21 = add i19 %zext_ln215_43, %zext_ln215_42" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 224 'add' 'add_ln1353_21' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln215_44 = zext i18 %add_ln1353_17 to i19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 225 'zext' 'zext_ln215_44' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln215_45 = zext i18 %add_ln1353_16 to i19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 226 'zext' 'zext_ln215_45' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.79ns)   --->   "%add_ln1353_22 = add i19 %zext_ln215_45, %zext_ln215_44" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 227 'add' 'add_ln1353_22' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln215_46 = zext i18 %add_ln1353_19 to i19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 228 'zext' 'zext_ln215_46' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln215_47 = zext i18 %add_ln1353_18 to i19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 229 'zext' 'zext_ln215_47' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.79ns)   --->   "%add_ln1353_23 = add i19 %zext_ln215_47, %zext_ln215_46" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 230 'add' 'add_ln1353_23' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln215_48 = zext i17 %add_ln1353_13 to i19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 231 'zext' 'zext_ln215_48' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln215_49 = zext i18 %add_ln1353_20 to i19" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 232 'zext' 'zext_ln215_49' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.79ns)   --->   "%add_ln1353_24 = add i19 %zext_ln215_48, %zext_ln215_49" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277]   --->   Operation 233 'add' 'add_ln1353_24' <Predicate = (tmp)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%lhs_V = zext i19 %add_ln1353_22 to i20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:280]   --->   Operation 234 'zext' 'lhs_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%rhs_V = zext i19 %add_ln1353_21 to i20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:280]   --->   Operation 235 'zext' 'rhs_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.80ns)   --->   "%ret_V = add i20 %rhs_V, %lhs_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:280]   --->   Operation 236 'add' 'ret_V' <Predicate = (tmp)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i19 %add_ln1353_24 to i20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:281]   --->   Operation 237 'zext' 'lhs_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i19 %add_ln1353_23 to i20" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:281]   --->   Operation 238 'zext' 'rhs_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.80ns)   --->   "%ret_V_1 = add i20 %rhs_V_1, %lhs_V_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:281]   --->   Operation 239 'add' 'ret_V_1' <Predicate = (tmp)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.67>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i20 %ret_V_1 to i21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:283]   --->   Operation 240 'zext' 'lhs_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i20 %ret_V to i21" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:283]   --->   Operation 241 'zext' 'rhs_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.80ns)   --->   "%add_ln1353_27 = add i20 %ret_V, %ret_V_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:283]   --->   Operation 242 'add' 'add_ln1353_27' <Predicate = (tmp)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.80ns)   --->   "%ret_V_3 = add i21 %lhs_V_2, %rhs_V_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:283]   --->   Operation 243 'add' 'ret_V_3' <Predicate = (tmp)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i20 %add_ln1353_27 to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 244 'trunc' 'trunc_ln357' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_13_i = call i5 @_ssdm_op_PartSelect.i5.i21.i32.i32(i21 %ret_V_3, i32 16, i32 20) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 245 'partselect' 'p_Result_13_i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i16 %trunc_ln357 to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 246 'zext' 'zext_ln209' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i5 %p_Result_13_i to i17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 247 'zext' 'zext_ln209_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.78ns)   --->   "%p_Val2_2 = add i17 %zext_ln209_1, %zext_ln209" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284]   --->   Operation 248 'add' 'p_Val2_2' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_2, i32 16)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:285]   --->   Operation 249 'bitselect' 'tmp_17' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i1 %tmp_17 to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:285]   --->   Operation 250 'zext' 'zext_ln209_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i17 %p_Val2_2 to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:285]   --->   Operation 251 'trunc' 'trunc_ln209' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.78ns)   --->   "%add_ln681 = add i16 %zext_ln209_2, %trunc_ln209" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:286]   --->   Operation 252 'add' 'add_ln681' <Predicate = (tmp)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.29ns)   --->   "%p_Val2_3 = xor i16 %add_ln681, -1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:286]   --->   Operation 253 'xor' 'p_Val2_3' <Predicate = (tmp)> <Delay = 0.29> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i16 %p_Val2_3 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:289]   --->   Operation 254 'trunc' 'trunc_ln647_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_15_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_3, i32 8, i32 15) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290]   --->   Operation 255 'partselect' 'p_Result_15_i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_5_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647_3, i8 %p_Result_15_i) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290]   --->   Operation 256 'bitconcatenate' 'tmp_5_i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_PartSet.i512.i512.i16.i32.i32(i512 %currWord_data_V, i16 %tmp_5_i, i32 80, i32 95) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290]   --->   Operation 257 'partset' 'p_Result_s' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* @ip_header_checksum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 258 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* @ip_header_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 259 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:224]   --->   Operation 260 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_1 = call i577 @_ssdm_op_BitConcatenate.i577.i65.i512(i65 %tmp_6_i, i512 %p_Result_s) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:291]   --->   Operation 261 'bitconcatenate' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @ip_header_checksum_V, i577 %tmp_1) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:291]   --->   Operation 262 'write' <Predicate = (tmp)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "br label %compute_and_insert_ip_checksum.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:293]   --->   Operation 263 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 264 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.2ns.

 <State 1>: 2.89ns
The critical path consists of the following:
	fifo read on port 'ip_header_out_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:244) [10]  (1.45 ns)
	'icmp' operation ('icmp_ln887', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253) [16]  (0.656 ns)
	'select' operation ('select_ln253', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253) [17]  (0 ns)
	'add' operation ('add_ln1353', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:264) [163]  (0.785 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'select' operation ('select_ln253_4', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:253) [40]  (0 ns)
	'add' operation ('add_ln1353_15', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:270) [208]  (0.791 ns)
	'add' operation ('add_ln1353_21', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277) [226]  (0.797 ns)
	'add' operation ('ret.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:280) [238]  (0.803 ns)

 <State 3>: 2.67ns
The critical path consists of the following:
	'add' operation ('ret.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:283) [245]  (0.809 ns)
	'add' operation ('__Val2__', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284) [250]  (0.785 ns)
	'add' operation ('add_ln681', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:286) [254]  (0.785 ns)
	'xor' operation ('__Val2__', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:286) [255]  (0.293 ns)

 <State 4>: 1.45ns
The critical path consists of the following:
	fifo write on port 'ip_header_checksum_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:291) [262]  (1.45 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
