# VLSI Task 4 â€“ Digital FIR Filter

## Objective
Design and simulate a FIR digital filter using Verilog.

## Features
- 4-tap FIR filter
- Signed arithmetic
- Clock-based operation

## Tools Used
- Verilog HDL
- ModelSim / Vivado

## Result
Filter output verified using simulation.
