radeon_get_monitor_bpc	,	F_29
"ring test on %d succeeded in %d usecs\n"	,	L_59
r600_ring_test	,	F_273
D1MODE_VLINE_STATUS	,	V_765
"RV670"	,	L_32
PA_SC_AA_SAMPLE_LOCS_4S	,	V_451
DMA_RB_CNTL	,	V_337
crtc_vblank_int	,	V_734
RREG16	,	F_390
thermal	,	V_796
backend_map	,	V_408
r600_suspend	,	F_311
HDMI0_STATUS	,	V_750
unlikely	,	F_103
gpu_clock_mutex	,	V_863
KERN_WARNING	,	V_198
RAMCFG	,	V_281
IH_RB_WPTR	,	V_674
devices	,	V_63
VOLTAGE_SW	,	V_130
G_008010_PA_BUSY	,	F_116
G_000E50_RLC_RQ_PENDING	,	F_132
ring_obj	,	V_642
scratch	,	V_572
radeon_fence	,	V_578
SQ_THREAD_RESOURCE_MGMT	,	V_444
G_008010_CP_COHERENCY_BUSY	,	F_130
ENABLE_L2_FRAGMENT_PROCESSING	,	V_204
rs780_mc_wreg	,	F_80
DC_HPD2_INT_STATUS	,	V_141
max_pipes	,	V_374
size	,	V_530
sq_gpr_resource_mgmt_2	,	V_367
R6XX_MAX_SIMDS_MASK	,	V_401
r600_vram_scratch_init	,	F_100
sq_gpr_resource_mgmt_1	,	V_366
CP_RB_RPTR_ADDR_HI	,	V_565
r600_print_gpu_status_regs	,	F_113
PA_SC_LINE_STIPPLE_STATE	,	V_459
R_0028F8_MC_INDEX	,	V_243
R_000012_MC_MISC_UMA_CNTL	,	V_296
MC_VM_L1_TLB_MCB_WR_SEM_CNTL	,	V_229
"r600_irq_set: hdmi 0\n"	,	L_96
RADEON_FMT_DITHER_ENABLE	,	V_68
D1GRPH_INTERRUPT_STATUS	,	V_756
r600_ih_ring_init	,	F_332
ASIC_T_SHIFT	,	V_78
r600_cp_stop	,	F_241
TC_ONLY	,	V_448
IRQ_NONE	,	V_789
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_135
LC_TARGET_LINK_SPEED_OVERRIDE_EN	,	V_861
RADEON_HPD_6	,	V_148
RADEON_HPD_5	,	V_146
RADEON_HPD_4	,	V_144
RADEON_HPD_3	,	V_142
crtc_status	,	V_315
NUM_INTERP	,	F_235
RADEON_PM_STATE_SINGLE_DISPLAY_ONLY	,	V_96
sx_max_export_size	,	V_383
VGT_ES_PER_GS	,	V_455
SYNC_WALKER	,	V_425
ASIC_IS_AVIVO	,	F_321
RADEON_WB_SCRATCH_OFFSET	,	V_567
"disabling GPU acceleration\n"	,	L_74
"IH: HDMI0\n"	,	L_123
RREG32	,	F_4
PA_SC_AA_SAMPLE_LOCS_2S	,	V_450
interrupt_cntl	,	V_696
reference_freq	,	V_21
r600_pcie_gen2_enable	,	F_295
evergreen_disable_interrupt_state	,	F_362
NUM_VS_THREADS	,	F_211
"R700"	,	L_34
S_0086D8_CP_ME_HALT	,	F_145
DC_HPDx_CONNECTION_TIMER	,	F_45
PAGE_TABLE_DEPTH	,	F_69
G_000E50_VMC_BUSY	,	F_137
UPLL_REF_DIV	,	F_18
MC_VM_L1_TLB_MCB_WR_UVD_CNTL	,	V_226
radeon_mc	,	V_267
CP_INT_CNTL	,	V_675
radeon_voltage	,	V_128
PM_PROFILE_HIGH_SH_IDX	,	V_118
real_vram_size	,	V_271
i	,	V_80
BANK_SWAPS	,	F_186
irq	,	V_630
j	,	V_248
PA_SC_AA_SAMPLE_LOCS_8S_WD1	,	V_453
req_ps_idx	,	V_124
PA_SC_AA_SAMPLE_LOCS_8S_WD0	,	V_452
RLC_GPU_CLOCK_COUNT_MSB	,	V_866
m	,	V_804
r	,	V_5
R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_188
rs780_pm_init_profile	,	F_34
VM_CONTEXT0_REQUEST_RESPONSE	,	V_194
v	,	V_9
BANK_SELECT_0	,	F_65
total_max_rb_num	,	V_353
DACA_AUTODETECT_INT_CONTROL	,	V_692
RV770_CG_THERMAL_INT	,	V_728
BANK_SELECT_1	,	F_66
G_008010_CF_RQ_PENDING	,	F_127
radeon_atom_set_voltage	,	F_38
ASIC_IS_DCE3	,	F_41
dither	,	V_60
DxGRPH_PFLIP_INT_MASK	,	V_739
RV730_SMC_UCODE_SIZE	,	V_503
GRBM_SOFT_RESET	,	V_546
EVENT_TYPE	,	F_276
IH_WPTR_OVERFLOW_CLEAR	,	V_703
SCRATCH_UMSK	,	V_491
"PCIE gen 2 link speeds already enabled\n"	,	L_134
IH_WPTR_WRITEBACK_ENABLE	,	V_704
RB_INT_ENABLE	,	V_731
S_0086D8_CP_PFP_HALT	,	F_146
VCLK_SRC_SEL	,	F_13
HDMI1_AUDIO_PACKET_CONTROL	,	V_694
reg	,	V_3
DC_HOT_PLUG_DETECT2_INT_CONTROL	,	V_163
num_reg	,	V_573
CB_COLOR2_BASE	,	V_469
UPLL_REFCLK_SRC_SEL_MASK	,	V_41
ret	,	V_695
G_008010_GRBM_EE_BUSY	,	F_131
"IH: D1 flip\n"	,	L_108
size_af	,	V_269
DCE3_DACA_AUTODETECT_INT_CONTROL	,	V_684
GFX_MACRO_BYPASS_CNTL	,	V_38
spll	,	V_20
min_power_state_index	,	V_86
SX_MISC	,	V_460
MC_VM_L1_TLB_MCB_RD_SYS_CNTL	,	V_212
LC_LINK_WIDTH_MASK	,	V_844
r600_gfx_is_lockup	,	F_172
spin_unlock_irqrestore	,	F_5
G_008010_PF_RQ_PENDING	,	F_128
r600_count_pipe_bits	,	F_176
PCIE_SPEED_8_0GT	,	V_836
RADEON_HPD_2	,	V_140
MC_VM_L1_TLB_MCB_WR_SYS_CNTL	,	V_213
RADEON_HPD_1	,	V_137
D2MODE_VBLANK_STATUS	,	V_768
active_crtc_count	,	V_94
EVERGREEN_PFP_UCODE_SIZE	,	V_519
size_bf	,	V_268
private	,	V_807
ASIC_IS_DCE32	,	F_47
GS_PRIO	,	F_203
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_249
is_atom_bios	,	V_640
LC_VOLTAGE_TIMER_SEL_MASK	,	V_854
"IH: DMA trap\n"	,	L_129
"Wait for MC idle timedout !\n"	,	L_8
MC_VM_L1_TLB_MCB_WR_HDP_CNTL	,	V_216
PCIE_PORT_DATA	,	V_486
PACKET3_VC_ACTION_ENA	,	V_582
GUI_ACTIVE	,	V_133
le32_to_cpu	,	F_368
DC_HPD2_INT_CONTROL	,	V_156
scratch_reg	,	V_596
R600_RING_TYPE_UVD_INDEX	,	V_629
atom_asic_init	,	F_309
RADEON_RESET_VMC	,	V_330
"  R_008680_CP_STAT          = 0x%08X\n"	,	L_18
radeon_ttm_set_active_vram_size	,	F_242
PACKET3_SET_CONFIG_REG_OFFSET	,	V_577
DC_HPD6_INT_CONTROL	,	V_160
gtt_end	,	V_193
DMA_TILING_CONFIG	,	V_413
"IH: D1 vblank\n"	,	L_100
DEPTH_PENDING_FREE	,	F_194
DCE3_DISP_INTERRUPT_STATUS	,	V_742
DC_HPD4_INT_CONTROL	,	V_158
R_0086D8_CP_ME_CNTL	,	V_335
GRBM_STATUS2	,	V_15
disabled_rb_mask	,	V_354
PACKET3_SEM_WAIT_ON_SIGNAL	,	V_606
PACKET3_TC_ACTION_ENA	,	V_581
dev_private	,	V_51
atom_context	,	V_636
TC_L2_SIZE	,	F_236
DB_WATERMARKS	,	V_433
VGT_CACHE_INVALIDATION	,	V_447
DC_HOT_PLUG_DETECTx_EN	,	V_178
RADEON_RESET_IH	,	V_328
DRM_DEBUG	,	F_143
family	,	V_36
"Loading %s Microcode\n"	,	L_45
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_237
R600_BIOS_3_SCRATCH	,	V_306
VGT_GS_PER_VS	,	V_457
VM_L2_CNTL	,	V_202
pfp_fw	,	V_528
ROW_TILING	,	F_184
radeon_gtt_location	,	F_90
BANK_TILING	,	F_182
d2grph_int	,	V_757
PM_PROFILE_MID_MH_IDX	,	V_120
CP_MEQ_THRESHOLDS	,	V_421
tmp	,	V_58
r600_fence_ring_emit	,	F_275
DxGRPH_PFLIP_INT_CLEAR	,	V_760
AFMT_AZ_FORMAT_WTRIG_ACK	,	V_779
CP_RB_WPTR	,	V_562
ENABLE_L1_FRAGMENT_PROCESSING	,	V_209
radeon_bo_create	,	F_101
ddev	,	V_165
VGA_MEMORY_DISABLE	,	V_251
radeon_gart_table_vram_unpin	,	F_72
radeon_bo_kunmap	,	F_110
R700_PFP_UCODE_SIZE	,	V_522
DC_HPD3_INTERRUPT	,	V_774
MC_VM_L1_TLB_MCB_RD_SEM_CNTL	,	V_227
INTERRUPT_CNTL2	,	V_697
R600_RCU_INDEX	,	V_7
fb_div	,	V_24
IRQ_HANDLED	,	V_802
radeon_uvd_fini	,	F_338
connector	,	V_56
G_008010_VGT_BUSY	,	F_121
radeon_ib_get	,	F_347
hdmi0_status	,	V_747
r600_pm_get_dynpm_state	,	F_31
DYNPM_ACTION_NONE	,	V_102
MC_VM_L1_TLB_MCB_WR_PDMA_CNTL	,	V_224
reservation_object	,	V_611
igp_sideport_enabled	,	V_293
FMT_SPATIAL_DITHER_DEPTH	,	V_71
current_vddc	,	V_131
radeon_audio_init	,	F_306
DRM_INFO	,	F_70
RADEON_PCIE_LC_RECONFIG_NOW	,	V_825
requested_power_state_index	,	V_90
save	,	V_247
S_008020_SOFT_RESET_VGT	,	F_157
tiling_nbanks	,	V_393
R600_CP_RB_WPTR	,	V_541
drm_handle_vblank	,	F_372
fastfb_working	,	V_295
CP_PFP_UCODE_DATA	,	V_551
dpm_enabled	,	V_800
evergreen_rlc_resume	,	F_359
RADEON_RESET_GRBM	,	V_324
ENABLE_L1_TLB	,	V_208
CP_INT_STATUS	,	V_597
DC_HPD2_CONTROL	,	V_172
MC_VM_L1_TLB_MCB_RD_UVD_CNTL	,	V_225
RADEON_GEM_DOMAIN_GTT	,	V_654
DCE3_DISP_INTERRUPT_STATUS_CONTINUE	,	V_744
err	,	V_500
DC_HPD5_INT_STATUS	,	V_147
CHMAP	,	V_284
radeon_fence_emit	,	F_290
blit_ring_index	,	V_616
LC_FORCE_DIS_HW_SPEED_CHANGE	,	V_855
PM_PROFILE_HIGH_MH_IDX	,	V_121
ROQ_IB1_START	,	F_187
disable	,	V_181
DC_HPD6_INT_STATUS	,	V_149
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_7
S6_X	,	F_231
S6_Y	,	F_232
CHANSIZE_MASK	,	V_283
r600_init_microcode	,	F_243
"failed initializing CP fences (%d).\n"	,	L_62
DMA_STATUS_REG	,	V_17
DC_HOT_PLUG_DETECT1_INT_STATUS	,	V_150
radeon_audio_fini	,	F_313
VM_CONTEXT0_INVALIDATION_LOW_ADDR	,	V_189
"radeon: audio init failed\n"	,	L_67
"IH: HPD1\n"	,	L_111
CHANSIZE_OVERRIDE	,	V_282
minor	,	V_808
HDP_NONSURFACE_INFO	,	V_261
"CEDAR"	,	L_38
"r600_cp: Failed to load firmware \"%s\"\n"	,	L_54
rmb	,	F_371
C_0028F8_MC_IND_ADDR	,	V_245
RADEON_RESET_CP	,	V_323
msi_enabled	,	V_708
LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT	,	V_853
UPLL_CTLREQ_MASK	,	V_35
tiling_config	,	V_362
r600_rlc_start	,	F_354
sq_config	,	V_365
PS_PRIO	,	F_201
WREG32_PCIE_PORT	,	F_388
cp_int_cntl	,	V_710
radeon_fence_driver_start_ring	,	F_297
tiling_flags	,	V_624
DC_HOT_PLUG_DETECT1_INT_CONTROL	,	V_161
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_256
radeon_crtc_handle_vblank	,	F_374
vram_is_ddr	,	V_280
"IH: D2 vline\n"	,	L_107
VGA_COHE_SPEC_TIMER_DIS	,	V_345
R_008010_GRBM_STATUS	,	V_308
WREG32_P	,	F_12
R_000011_K8_FB_LOCATION	,	V_297
RADEON_PCIE_LC_LINK_WIDTH_X0	,	V_815
r600_get_pcie_lanes	,	F_389
RADEON_PCIE_LC_LINK_WIDTH_X1	,	V_816
RADEON_PCIE_LC_LINK_WIDTH_X2	,	V_817
CP_RB_RPTR_WR	,	V_561
RADEON_IS_MOBILITY	,	V_123
CB_COLOR3_BASE	,	V_470
RADEON_PCIE_LC_LINK_WIDTH_X4	,	V_818
ASIC_T_MASK	,	V_77
RADEON_PCIE_LC_LINK_WIDTH_X8	,	V_819
G_008010_DB03_BUSY	,	F_122
r600_gfx_set_wptr	,	F_250
DRM_MODE_CONNECTOR_eDP	,	V_168
list_for_each_entry	,	F_44
BUF_SWAP_32BIT	,	V_544
"r600_irq_set: vblank 1\n"	,	L_89
accel_working	,	V_639
R600_RCU_DATA	,	V_8
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_260
radeon_irq_kms_disable_hpd	,	F_51
"radeon: failed to get scratch reg (%d).\n"	,	L_75
IH_RB_CNTL	,	V_670
r600_hpd_init	,	F_43
"SRBM_SOFT_RESET=0x%08X\n"	,	L_23
LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK	,	V_852
emit_wait	,	V_601
G_000E50_GRBM_RQ_PENDING	,	F_136
"dpm thermal\n"	,	L_85
max_threads	,	V_379
visible_vram_size	,	V_292
S_000E60_SOFT_RESET_VMC	,	F_166
"radeon/%s_pfp.bin"	,	L_46
DC_HPD1_INT_CONTROL	,	V_154
pfp_req_size	,	V_495
R600_RLC_UCODE_SIZE	,	V_527
radeon_crtc_handle_flip	,	F_375
free_scratch	,	V_651
DC_HPD5_INT_CONTROL	,	V_159
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_132
rv515_mc_stop	,	F_83
EVERGREEN_RLC_UCODE_SIZE	,	V_521
JUNIPER_SMC_UCODE_SIZE	,	V_512
radeon_hpd_id	,	V_134
R600_PCIE_LC_RECONFIG_ARC_MISSING_ESCAPE	,	V_826
current_clock_mode_index	,	V_105
RESPONSE_TYPE_SHIFT	,	V_197
radeon_ib	,	V_644
DMA_RB_ENABLE	,	V_338
smc_fw	,	V_534
r600_irq_fini	,	F_333
RADEON_RESET_GFX	,	V_322
PIPE_TILING	,	F_181
tiling_npipes	,	V_392
disp_int_cont2	,	V_745
CHIP_RS880	,	V_294
radeon_uvd_suspend	,	F_315
"limiting VRAM\n"	,	L_9
S4_X	,	F_227
S4_Y	,	F_228
POWER_STATE_TYPE_PERFORMANCE	,	V_103
"radeon: cp failed to lock ring (%d).\n"	,	L_55
r600_cp_fini	,	F_269
G_008010_SX_BUSY	,	F_119
drm_info_node	,	V_805
ring	,	V_350
"  R_008678_CP_STALLED_STAT2 = 0x%08X\n"	,	L_16
DIV_ROUND_UP	,	F_285
radeon_agp_init	,	F_327
CG_UPLL_FUNC_CNTL	,	V_31
ih_cntl	,	V_667
ENABLE_L1_STRICT_ORDERING	,	V_215
r600_mc_wait_for_idle	,	F_77
CP_BUSY_STAT	,	V_312
RLC_HB_WPTR	,	V_660
stat_regs	,	V_740
r600_irq_set	,	F_302
UPLL_SW_HILEN2	,	F_21
CONFIG_DEBUG_FS	,	V_810
DB_DEBUG	,	V_431
S_0028F8_MC_IND_WR_EN	,	F_81
r600_set_bios_scratch_engine_hung	,	F_112
PACKET0	,	F_281
lanes	,	V_812
CB_COLOR7_FRAG	,	V_466
CHIP_RV740	,	V_183
PACKET3	,	F_259
state	,	V_633
defined	,	F_98
PCIE_SPEED_5_0GT	,	V_835
radeon_ring_lockup_update	,	F_173
S_008020_SOFT_RESET_TA	,	F_155
S_008020_SOFT_RESET_TC	,	F_154
R700_PM4_UCODE_SIZE	,	V_523
r600_vga_set_state	,	F_307
link_cntl2	,	V_831
RADEON_GPU_PAGE_SIZE	,	V_302
LC_FORCE_EN_HW_SPEED_CHANGE	,	V_856
RADEON_WB_CP_RPTR_OFFSET	,	V_564
radeon_update_bandwidth_info	,	F_99
G_000E50_RLC_BUSY	,	F_133
link_width_cntl	,	V_813
align_mask	,	V_570
r600_hpd_set_polarity	,	F_42
S_008020_SOFT_RESET_SX	,	F_152
radeon_hpd_set_polarity	,	F_48
CHIP_RV730	,	V_502
VM_CONTEXT0_CNTL	,	V_234
LC_LINK_WIDTH_RD_MASK	,	V_842
"  R_008674_CP_STALLED_STAT1 = 0x%08X\n"	,	L_15
CP_STALLED_STAT2	,	V_311
radeon_wb_disable	,	F_317
CP_STALLED_STAT1	,	V_310
r600_is_display_hung	,	F_114
EFFECTIVE_L1_QUEUE_SIZE	,	F_68
ASIC_IS_X2	,	F_385
RB_BUFSZ	,	F_254
"IH: HPD3\n"	,	L_115
IH_RB_RPTR	,	V_673
ref_div	,	V_25
DC_HOT_PLUG_DETECT1_CONTROL	,	V_177
sx_max_export_pos_size	,	V_384
dst_offset	,	V_610
mutex_unlock	,	F_394
"[drm] r600 flush TLB failed\n"	,	L_4
radeon_pcie_gen2	,	V_832
PA_SC_LINE_STIPPLE	,	V_463
MM_CFGREGS_CNTL	,	V_850
BUG	,	F_245
r600_set_pcie_lanes	,	F_384
l_addr	,	V_278
"r600_irq_set: sw int\n"	,	L_86
RB_INT_STAT	,	V_598
radeon_surface_init	,	F_324
sq_thread_resource_mgmt	,	V_368
be32_to_cpup	,	F_255
HDP_NONSURFACE_BASE	,	V_260
S_008020_SOFT_RESET_VC	,	F_156
HDMI0_AZ_FORMAT_WTRIG	,	V_780
uvd_v1_0_init	,	F_304
"RV710"	,	L_36
seq_file	,	V_803
RLC_ENABLE	,	V_656
dpms_off_ps_idx	,	V_112
sq_num_cf_insts	,	V_386
ATOM_S3_ASIC_GUI_ENGINE_HUNG	,	V_307
r600_gpu_check_soft_reset	,	F_115
pipe_rb_remain	,	V_359
DRM_UDELAY	,	F_274
fw_data	,	V_542
r600_pcie_gart_init	,	F_57
"failed initializing UVD fences (%d).\n"	,	L_63
DxMODE_VLINE_ACK	,	V_766
hdmi0	,	V_719
D2MODE_VBLANK_INT_MASK	,	V_737
RADEON_PM_MODE_NO_DISPLAY	,	V_98
PIPE_TILING__SHIFT	,	V_406
hdmi1	,	V_720
ATOM_DEVICE_LCD_SUPPORT	,	V_64
CONFIG_X86_PAE	,	V_299
training_cntl	,	V_830
mutex_lock	,	F_393
CHIP_RV710	,	V_504
FMT_SPATIAL_DITHER_EN	,	V_69
r600_gui_idle	,	F_39
S2_X	,	F_223
S2_Y	,	F_224
ERR_PTR	,	F_287
radeon_bo_init	,	F_329
DC_HPD3_INT_STATUS	,	V_143
RADEON_CP_PACKET2	,	V_632
mdelay	,	F_23
ES_PRIO	,	F_204
CB_COLOR1_BASE	,	V_468
"r600_irq_set: hpd 3\n"	,	L_92
radeon_ring	,	V_349
r600_irq_init	,	F_300
IH_CNTL	,	V_668
ROQ_END	,	F_190
rlc_chip_name	,	V_493
radeon_atombios_sideport_present	,	F_95
EFFECTIVE_L1_TLB_SIZE	,	F_67
"smc: Bogus length %zu in firmware \"%s\"\n"	,	L_53
"radeon: failed to schedule ib (%d).\n"	,	L_77
r600_ih_ring_alloc	,	F_351
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_254
MEQ_END	,	F_189
sync	,	V_614
WARN	,	F_58
BURSTLENGTH_MASK	,	V_396
CB_COLOR0_BASE	,	V_467
radeon_bo_unpin	,	F_107
rv6xx_get_temp	,	F_30
DC_HPDx_SENSE	,	V_139
S_000E60_SOFT_RESET_RLC	,	F_162
CACHE_FLUSH_AND_INV_EVENT_TS	,	V_589
VM_L2_STATUS	,	V_809
WREG16	,	F_391
CHIP_HEMLOCK	,	V_514
r600_hpd_fini	,	F_50
CHIP_RV770	,	V_182
PCIE_LC_SPEED_CNTL	,	V_837
r600_pciep_wreg	,	F_240
WREG32	,	F_3
radeon_hard_reset	,	V_348
gpu_addr	,	V_258
TA_CNTL_AUX	,	V_422
clock_info	,	V_97
VM_L2_CNTL2	,	V_206
r600_get_gpu_clock_counter	,	F_392
VM_L2_CNTL3	,	V_207
VGT_NUM_INSTANCES	,	V_435
r600_rcu_wreg	,	F_6
dynpm_can_upclock	,	V_82
radeon_irq_kms_enable_hpd	,	F_49
me_req_size	,	V_496
RADEON_IS_IGP	,	V_84
MC_VM_L1_TLB_MCB_RD_HDP_CNTL	,	V_214
r600_gpu_init	,	F_179
LB_D1_VLINE_INTERRUPT	,	V_764
"VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)\n"	,	L_10
MC_VM_L1_TLB_MCB_RD_GFX_CNTL	,	V_221
MC_VM_AGP_TOP	,	V_263
NUM_PS_THREADS	,	F_210
rcu_idx_lock	,	V_6
AVIVO_CRTC_EN	,	V_319
AFMT_AUDIO_PACKET_CONTROL	,	V_686
UVD_STATUS	,	V_18
ptr	,	V_185
S0_X	,	F_219
__BIG_ENDIAN	,	F_252
k8_addr	,	V_279
S0_Y	,	F_220
r600_asic_reset	,	F_171
FORCE_EOV_MAX_CLK_CNT	,	F_238
me_fw	,	V_532
GRBM_STATUS	,	V_14
MC_VM_L1_TLB_MCB_WR_GFX_CNTL	,	V_222
CB_COLOR7_BASE	,	V_474
dynpm_can_downclock	,	V_83
radeon_pm_suspend	,	F_312
tiling_group_size	,	V_373
DC_HPD4_INTERRUPT	,	V_775
r600_mc_info_list	,	V_811
next_rptr_gpu_addr	,	V_648
dummy_page	,	V_238
PIPE_TILING__MASK	,	V_405
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_84
CACHE_FIFO_SIZE	,	F_197
uint64_t	,	T_7
LC_RECONFIG_ARC_MISSING_ESCAPE	,	V_845
UPLL_RESET_MASK	,	V_33
"IH: HPD5\n"	,	L_119
CHIP_SUMO2	,	V_518
"GPU not posted. posting now...\n"	,	L_72
VGT_GS_PER_ES	,	V_456
RLC_HB_CNTL	,	V_657
DACB_AUTODETECT_INT_CONTROL	,	V_693
drm_device	,	V_49
pcie_lanes	,	V_109
CLIP_VTX_REORDER_ENA	,	V_481
CHIP_CAYMAN	,	V_605
"radeon: cp failed to get scratch reg (%d).\n"	,	L_57
DC_HPD5_CONTROL	,	V_175
FETCH_FIFO_HIWATER	,	F_198
r600_pm_misc	,	F_37
numchan	,	V_276
DRM_DEBUG_DRIVER	,	F_33
wptr	,	V_540
r600_gpu_soft_reset	,	F_144
NUM_GS_THREADS	,	F_212
VGT_GS_VERTEX_REUSE	,	V_458
r600_clear_surface_reg	,	F_293
disp_int	,	V_741
r600_startup	,	F_294
RADEON_RESET_DISPLAY	,	V_332
thermal_int	,	V_722
crtc	,	V_54
r600	,	V_372
has_uvd	,	V_628
G_000E50_IH_BUSY	,	F_134
R_008014_GRBM_STATUS2	,	V_309
r600_mc_init	,	F_91
PAGE_SIZE	,	V_303
"Failed to register debugfs file for mc !\n"	,	L_69
radeon_uvd_send_upll_ctlreq	,	F_16
"Requested: e: %d m: %d p: %d\n"	,	L_2
rptr_offs	,	V_538
"r600_irq_set: hpd 5\n"	,	L_94
radeon_gui_idle	,	F_386
MM_WR_TO_CFG_EN	,	V_857
requested_clock_mode_index	,	V_91
default_power_state_index	,	V_101
flags	,	V_4
LB_D2_VLINE_INTERRUPT	,	V_769
resource_size_t	,	V_301
RADEON_PCIE_LC_LINK_WIDTH_CNTL	,	V_822
enabled	,	V_537
VTX_REUSE_DEPTH_MASK	,	V_419
ptr_mask	,	V_653
r600_agp_enable	,	F_76
num_crtc	,	V_316
DC_HPD5_INTERRUPT	,	V_776
PM_PROFILE_LOW_MH_IDX	,	V_119
obj_size	,	V_627
mc_idx_lock	,	V_242
SMX_EVENT_RELEASE	,	V_429
pm_method	,	V_637
AFMT_STATUS	,	V_748
"IH: thermal high to low\n"	,	L_131
rb_bufsz	,	V_556
crtc_hung	,	V_314
INTERRUPT_CNTL	,	V_698
VGA_HDP_CONTROL	,	V_250
NUM_CLIP_SEQ	,	F_237
r600_set_surface_reg	,	F_292
"invalid pcie lane request: %d\n"	,	L_133
DCE3_HDMI1_STATUS	,	V_751
ENABLE_INTR	,	V_671
DATA_SEL	,	F_279
DxGRPH_PFLIP_INT_OCCURRED	,	V_759
"\n"	,	L_26
restart_ih	,	V_790
table_size	,	V_200
CP_SEM_WAIT_TIMER	,	V_558
EVENT_INDEX	,	F_277
next_rptr	,	V_646
MC_VM_L1_TLB_MCD_WR_B_CNTL	,	V_220
h_addr	,	V_277
DMA_IDLE	,	V_325
S_000E60_SOFT_RESET_GRBM	,	F_161
disp_int_cont	,	V_743
CP_QUEUE_THRESHOLDS	,	V_420
r600_ring_init	,	F_266
DYNPM_ACTION_DOWNCLOCK	,	V_92
mc_mask	,	V_272
"IH: GUI idle\n"	,	L_132
ramcfg	,	V_363
"r600_irq_set: sw int dma\n"	,	L_87
uvd_v1_0_fini	,	F_314
UPLL_REF_DIV_MASK	,	V_43
"R600 PCIE GART already initialized\n"	,	L_5
RADEON_FMT_DITHER_DISABLE	,	V_61
radeon_power_state	,	V_126
r600_semaphore_ring_emit	,	F_282
R600_UVD_CTX_INDEX	,	V_11
ENABLE_WAIT_L2_QUERY	,	V_211
DISP_INTERRUPT_STATUS	,	V_752
radeon_encoder	,	V_52
NUM_ES_STACK_ENTRIES	,	F_217
SPI_CONFIG_CNTL_1	,	V_437
radeon_ring_write	,	F_258
S_008020_SOFT_RESET_PA	,	F_149
radeon_bo_unref	,	F_111
max_tile_pipes	,	V_375
grbm_int_cntl	,	V_718
CHIP_REDWOOD	,	V_509
radeon_get_clock_info	,	F_325
DC_HPD6_INTERRUPT	,	V_777
UPLL_SLEEP_MASK	,	V_34
AFMT_AZ_FORMAT_WTRIG_MASK	,	V_724
THERM_INT_MASK_HIGH	,	V_726
hung	,	V_305
G_008010_SPI03_BUSY	,	F_124
"radeon: failed to get ib (%d).\n"	,	L_76
shutdown	,	V_788
"RV620"	,	L_30
DCE3_DACB_AUTODETECT_INT_CONTROL	,	V_685
"  R_00867C_CP_BUSY_STAT     = 0x%08X\n"	,	L_17
"IH: CP int: 0x%08x\n"	,	L_127
drm_connector	,	V_55
S_008020_SOFT_RESET_SH	,	F_153
"R_008020_GRBM_SOFT_RESET=0x%08X\n"	,	L_22
S_008020_SOFT_RESET_SC	,	F_150
"JUNIPER"	,	L_40
rlc_fw	,	V_533
radeon_bo_fini	,	F_342
radeon_fence_wait	,	F_349
SYNC_GRADIENT	,	V_424
G_008010_SC_BUSY	,	F_117
PCIE_PORT_INDEX	,	V_485
radeon_bo_reserve	,	F_102
r600_vram_scratch_fini	,	F_108
rlc_req_size	,	V_497
radeon_gart_init	,	F_59
addr	,	V_239
radeon_agp_fini	,	F_339
SX_DEBUG_1	,	V_428
r600_mc_program	,	F_82
r600_cp_load_microcode	,	F_251
temp	,	V_75
"RV730"	,	L_35
resv	,	V_612
CP_RB_CNTL	,	V_543
src_id	,	V_783
cur_size_in_bytes	,	V_618
r600_resume	,	F_308
DC_HOT_PLUG_DETECT3_CONTROL	,	V_180
SOFT_RESET_CP	,	V_547
RLC_UCODE_DATA	,	V_666
SQ_GPR_RESOURCE_MGMT_1	,	V_442
SQ_GPR_RESOURCE_MGMT_2	,	V_443
RLC_HB_WPTR_LSB_ADDR	,	V_661
NOOFCHAN_MASK	,	V_285
radeon_scratch_free	,	F_271
WAIT_UNTIL	,	V_593
"IH: D1 vline - IH event w/o asserted irq bit?\n"	,	L_101
atomic_xchg	,	F_370
G_000E50_MCDZ_BUSY	,	F_139
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_232
R600_PM4_UCODE_SIZE	,	V_526
radeon_fastfb	,	V_300
CB_COLOR4_BASE	,	V_471
radeon_sync_resv	,	F_288
r600_irq_process	,	F_369
UPLL_SW_LOLEN2	,	F_22
SAMPLE_SPLIT	,	F_185
VGT_STRMOUT_EN	,	V_454
RREG32_MC	,	F_97
CHIP_R600	,	V_85
RADEON_RESET_RLC	,	V_327
CACHE_FLUSH_AND_INV_EVENT	,	V_592
dpm_thermal	,	V_729
atomic_set	,	F_378
r600_get_allowed_info_register	,	F_9
dpms_on_ps_idx	,	V_113
vram_end	,	V_255
r6xx_remap_render_backend	,	F_175
radeon_card_posted	,	F_323
CB_COLOR6_BASE	,	V_473
upper_32_bits	,	F_264
S_008020_SOFT_RESET_DB	,	F_147
dev	,	V_50
ih_rb_cntl	,	V_669
DEALLOC_DIST_MASK	,	V_417
radeon_gart_table_vram_free	,	F_75
SPI_CONFIG_CNTL	,	V_436
IH_RB_BASE	,	V_701
PA_SC_MODE_CNTL	,	V_461
CONFIG_CNTL	,	V_634
req_rb_num	,	V_357
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_230
r600_uvd_ctx_wreg	,	F_8
num_gpu_pages	,	V_201
ARRAY_SIZE	,	F_382
S_008020_SOFT_RESET_CP	,	F_160
RLC_HB_RPTR	,	V_659
S_008020_SOFT_RESET_CR	,	F_158
R600_UVD_CTX_DATA	,	V_12
"IB initialization failed (%d).\n"	,	L_66
TARGET_LINK_SPEED_MASK	,	V_858
rv515_mc_resume	,	F_85
fence_drv	,	V_586
"Expecting atombios for R600 GPU\n"	,	L_70
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_236
rptr_save_reg	,	V_571
S_008020_SOFT_RESET_CB	,	F_148
"r600 startup failed on resume\n"	,	L_68
crtc_offset	,	V_74
EFFECTIVE_L2_QUEUE_SIZE	,	F_64
"R600"	,	L_27
"GPU pci config reset\n"	,	L_24
DCP_TILING_CONFIG	,	V_411
"CYPRESS"	,	L_41
PACKET3_CP_DMA_CP_SYNC	,	V_621
SRBM_SOFT_RESET	,	V_343
PM_METHOD_DPM	,	V_638
MC_VM_FB_LOCATION	,	V_259
bios	,	V_641
INT_SEL	,	F_280
mode_int	,	V_711
UPLL_DIVEN_MASK	,	V_44
dclk_div	,	V_27
WAIT_CP_DMA_IDLE_bit	,	V_623
RADEON_GPU_PAGE_SHIFT	,	V_620
"radeon: moving bo (%d).\n"	,	L_61
PACKET3_SH_ACTION_ENA	,	V_583
r600_copy_cpdma	,	F_283
LC_LINK_WIDTH_RD_SHIFT	,	V_843
"GPU softreset: 0x%08X\n"	,	L_21
current_power_state_index	,	V_93
CACHE_INVALIDATION	,	F_218
sel	,	V_602
D2GRPH_INTERRUPT_STATUS	,	V_758
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_210
mc_vram_size	,	V_270
hpd	,	V_135
DC_HPD6_CONTROL	,	V_176
D1GRPH_INTERRUPT_CONTROL	,	V_682
order_base_2	,	F_263
seq	,	V_590
r600_irq_disable	,	F_364
CYPRESS_SMC_UCODE_SIZE	,	V_515
r600_fini	,	F_336
"IH: D2 vblank - IH event w/o asserted irq bit?\n"	,	L_104
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_864
pci_resource_len	,	F_93
NUM_GS_STACK_ENTRIES	,	F_216
uvd_v1_0_resume	,	F_298
RADEON_PCIE_LC_LINK_WIDTH_MASK	,	V_823
active_simds	,	V_402
ENABLE_NEW_SMX_ADDRESS	,	V_430
hdmi1_status	,	V_749
max_rb_num	,	V_352
radeon_fence_process	,	F_376
WAIT_3D_IDLECLEAN_bit	,	V_595
VC_AND_TC	,	V_449
radeon_scratch_get	,	F_268
DYNPM_ACTION_DEFAULT	,	V_100
config	,	V_371
DC_HOT_PLUG_DETECT3_INT_STATUS	,	V_153
queue_hdmi	,	V_786
"SUMO"	,	L_43
"IH: HDMI1 - IH event w/o asserted irq bit?\n"	,	L_124
radeon_get_connector_for_encoder	,	F_27
"Card not posted and no BIOS - ignoring\n"	,	L_71
UPLL_SW_HILEN	,	F_19
RADEON_RESET_SEM	,	V_329
cc_gc_shader_pipe_config	,	V_364
DREG32_SYS	,	F_380
VGT_OUT_DEALLOC_CNTL	,	V_416
R600_PFP_UCODE_SIZE	,	V_525
"radeon: failed to map ih ring buffer (%d).\n"	,	L_83
UPLL_SW_LOLEN	,	F_20
queue_thermal	,	V_787
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1	,	V_66
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2	,	V_67
VC_ENHANCE	,	V_483
afmt	,	V_738
R_000E50_SRBM_STATUS	,	V_16
PA_SC_AA_CONFIG	,	V_462
radeon_gart_table_vram_pin	,	F_63
radeon_gart_fini	,	F_74
DX9_CONSTS	,	V_440
CNTX_EMPTY_INT_ENABLE	,	V_677
RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT	,	V_828
G_000E50_MCDX_BUSY	,	F_141
DRM_MODE_CONNECTOR_LVDS	,	V_169
gart	,	V_186
DC_HPD3_CONTROL	,	V_173
FMT_TRUNCATE_DEPTH	,	V_72
R600_CP_RB_RPTR	,	V_539
radeon_connector	,	V_62
PACKET3_SEM_SEL_SIGNAL	,	V_604
HDMI0_AZ_FORMAT_WTRIG_ACK	,	V_781
RLC_GPU_CLOCK_COUNT_LSB	,	V_865
"  R_00D034_DMA_STATUS_REG   = 0x%08X\n"	,	L_19
speed_cntl	,	V_829
DRM_ERROR	,	F_32
S_008020_SOFT_RESET_SPI	,	F_151
CG_THERMAL_INT	,	V_725
PCIE_LC_LINK_WIDTH_CNTL	,	V_839
REDWOOD_SMC_UCODE_SIZE	,	V_510
radeon_pm_resume	,	F_310
SQ_MS_FIFO_SIZES	,	V_438
CHIP_JUNIPER	,	V_511
RADEON_GEM_DOMAIN_VRAM	,	V_304
CP_STAT	,	V_313
ENABLE_SEMAPHORE_MODE	,	V_228
S_008020_SOFT_RESET_SMX	,	F_159
G_000E50_SEM_BUSY	,	F_135
TC_CNTL	,	V_476
LC_UPCONFIGURE_DIS	,	V_840
RADEON_IS_AGP	,	V_184
GB_TILING_CONFIG	,	V_410
D2GRPH_INTERRUPT_CONTROL	,	V_683
"radeon: failed to create ih ring buffer (%d).\n"	,	L_81
VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_418
RADEON_PCIE_LC_LINK_WIDTH_SHIFT	,	V_824
vclk	,	V_22
dce3_program_fmt	,	F_24
"  R_008014_GRBM_STATUS2     = 0x%08X\n"	,	L_13
asic	,	V_487
HDMI0_AZ_FORMAT_WTRIG_MASK	,	V_688
DEPTH_FLUSH	,	F_193
radeon_gem_fini	,	F_340
DONE_FIFO_HIWATER	,	F_199
radeon_gart_table_vram_alloc	,	F_60
"RV770"	,	L_25
r600_pciep_rreg	,	F_239
G_000E50_MCDW_BUSY	,	F_142
G_008010_CB03_BUSY	,	F_123
SELECTABLE_DEEMPHASIS	,	V_851
SQ_CONFIG	,	V_439
RREG32_PCIE_PORT	,	F_387
dpms_off_cm_idx	,	V_114
r600_rcu_rreg	,	F_1
NOOFBANK_MASK	,	V_394
DCE3_DISP_INTERRUPT_STATUS_CONTINUE2	,	V_746
fw_name	,	V_499
radeon_ring_supports_scratch_reg	,	F_267
rptr	,	V_535
LC_RENEGOTIATION_SUPPORT	,	V_841
radeon_ring_test_lockup	,	F_174
RADEON_IS_PCIE	,	V_814
ARB_POP	,	V_478
max_hw_contexts	,	V_381
r600_set_uvd_clocks	,	F_11
rs690_pm_info	,	F_94
"IH: HPD5 - IH event w/o asserted irq bit?\n"	,	L_118
r600_gfx_get_rptr	,	F_248
ib	,	V_645
lock	,	V_791
G_008010_TA03_BUSY	,	F_126
pitch	,	V_625
cp_coher_cntl	,	V_580
ENABLE_L2_CACHE	,	V_203
RADEON_RING_TYPE_GFX_INDEX	,	V_490
ih	,	V_643
likely	,	F_109
r600_pcie_gart_fini	,	F_73
DC_HPDx_INT_ACK	,	V_772
CB_COLOR5_BASE	,	V_472
vram_width	,	V_287
radeon_ib_pool_fini	,	F_335
PACKET3_EVENT_WRITE_EOP	,	V_588
r600_disable_interrupts	,	F_357
RV770_SMC_UCODE_SIZE	,	V_501
RPTR_REARM	,	V_709
encoder	,	V_48
"  R_000E50_SRBM_STATUS      = 0x%08X\n"	,	L_14
SPI_INPUT_Z	,	V_464
RV710_SMC_UCODE_SIZE	,	V_505
ROQ_IB2_START	,	F_188
RV740_SMC_UCODE_SIZE	,	V_506
NOOFROWS_MASK	,	V_398
CONFIG_MEMSIZE	,	V_291
S7_Y	,	F_234
S7_X	,	F_233
radeon_sync	,	V_613
SCRATCH_REG0	,	V_575
radeon_ring_test	,	F_265
DC_HPD2_INTERRUPT	,	V_773
max_gs_threads	,	V_382
MC_VM_AGP_BASE	,	V_265
ring_size	,	V_557
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_848
max_stack_entries	,	V_380
PACKET3_MEM_SEMAPHORE	,	V_607
"IH: HPD6 - IH event w/o asserted irq bit?\n"	,	L_120
CP_RB_BASE	,	V_568
D1MODE_VBLANK_STATUS	,	V_762
ALIGN	,	F_244
"radeon: failed initializing UVD (%d).\n"	,	L_65
PM_PROFILE_LOW_SH_IDX	,	V_116
DYNPM_ACTION_MINIMUM	,	V_89
size_in_bytes	,	V_617
HDP_NONSURFACE_SIZE	,	V_262
"REDWOOD"	,	L_39
u16	,	T_8
"r600_irq_set: vblank 0\n"	,	L_88
"IH: thermal low to high\n"	,	L_130
POWER_STATE_TYPE_BATTERY	,	V_104
copy_ring_index	,	V_489
dpm	,	V_795
HDMI0_AUDIO_PACKET_CONTROL	,	V_690
HDMI1_STATUS	,	V_754
radeon_fence_driver_init	,	F_326
"Unhandled interrupt: %d %d\n"	,	L_103
R6XX_MAX_PIPES	,	V_414
SOFT_RESET_RLC	,	V_655
D1MODE_VBLANK_INT_MASK	,	V_736
"radeon: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_80
UPLL_BYPASS_CNTL	,	V_39
G_008010_VGT_BUSY_NO_DMA	,	F_125
VM_CONTEXT0_INVALIDATION_HIGH_ADDR	,	V_192
length_dw	,	V_650
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_253
"MC busy: 0x%08X, clearing.\n"	,	L_20
GRBM_CNTL	,	V_391
CP_ME_RAM_DATA	,	V_549
NUM_PS_STACK_ENTRIES	,	F_214
r600_rlc_resume	,	F_355
audio_work	,	V_799
S_000E60_SOFT_RESET_SEM	,	F_163
R_008020_GRBM_SOFT_RESET	,	V_342
NUM_VS_STACK_ENTRIES	,	F_215
wake_up	,	F_373
gtt_base_align	,	V_274
CC_RB_BACKEND_DISABLE	,	V_403
"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n"	,	L_97
size_t	,	T_5
r600_vram_gtt_location	,	F_87
r600_debugfs_mc_info_init	,	F_319
pdev	,	V_289
drm_encoder	,	V_47
crtc_offsets	,	V_318
u32	,	T_1
num_clock_modes	,	V_106
mc	,	V_190
DCE3_HDMI_OFFSET1	,	V_689
DCE3_HDMI_OFFSET0	,	V_687
UPLL_SW_MASK	,	V_46
DC_HPDx_INT_POLARITY	,	V_155
r600_irq_suspend	,	F_316
HDP_TILING_CONFIG	,	V_412
agp_base	,	V_266
IH_RB_ENABLE	,	V_672
radeon_crtc	,	V_53
radeon_semaphore	,	V_599
mclk	,	V_108
CP_PFP_UCODE_ADDR	,	V_550
IH_REQ_NONSNOOP_EN	,	V_700
rv770_set_clk_bypass_mode	,	F_168
encoder_id	,	V_65
CHIP_CEDAR	,	V_507
"IH: HDMI1\n"	,	L_125
UPLL_DIVEN2_MASK	,	V_45
r600_gpu_pci_config_reset	,	F_167
"radeon: fence wait failed (%d).\n"	,	L_78
RV770_SOFT_RESET_DMA	,	V_340
spin_lock_irqsave	,	F_2
IH_DUMMY_RD_OVERRIDE	,	V_699
r600_cp_start	,	F_256
S5_Y	,	F_230
"IH: HPD1 - IH event w/o asserted irq bit?\n"	,	L_110
CHIP_RS780	,	V_37
S5_X	,	F_229
gtt_start	,	V_191
use_event	,	V_585
AVIVO_D1CRTC_STATUS_HV_COUNT	,	V_320
num_loops	,	V_619
d1grph_int	,	V_755
"r600_irq_set: hpd 1\n"	,	L_90
VCLK_SRC_SEL_MASK	,	V_29
to_radeon_connector	,	F_28
VC_ENABLE	,	V_441
DCLK_SRC_SEL_MASK	,	V_30
bpc	,	V_57
"r600_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_50
BUS_CNTL	,	V_344
request_firmware	,	F_246
S_0028F8_MC_IND_ADDR	,	F_79
reg_base	,	V_574
PA_SC_ENHANCE	,	V_482
radeon_fence_driver_fini	,	F_341
DCLK_SRC_SEL	,	F_14
rendering_pipe_num	,	V_355
HDP_HOST_PATH_CNTL	,	V_477
"radeon/%s_rlc.bin"	,	L_49
PACKET3_ME_INITIALIZE	,	V_554
radeon_pm_get_type_index	,	F_36
GRBM_READ_TIMEOUT	,	F_180
dev_warn	,	F_84
R600_RING_TYPE_DMA_INDEX	,	V_733
DC_HPD1_INTERRUPT	,	V_771
u64	,	T_4
radeon_ib_pool_init	,	F_305
CP_ME_RAM_WADDR	,	V_548
R600_WB_IH_WPTR_OFFSET	,	V_706
pm	,	V_81
fence	,	V_579
ps	,	V_127
MC_VM_L1_TLB_MCD_RD_A_CNTL	,	V_217
aper_size	,	V_290
R_0028FC_MC_DATA	,	V_244
ALU_UPDATE_FIFO_HIWATER	,	F_200
"r600_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_47
S_000E60_SOFT_RESET_MC	,	F_165
dclk	,	V_23
max_bus_speed	,	V_834
radeon_ring_fini	,	F_270
vram_start	,	V_252
num_power_states	,	V_87
CHIP_RV620	,	V_390
rs780_mc_rreg	,	F_78
r600_ib_test	,	F_346
r600_uvd_ctx_rreg	,	F_7
FMT_TRUNCATE_EN	,	V_70
CG_UPLL_FUNC_CNTL_2	,	V_28
src_data	,	V_784
radeon_connector_dither	,	V_59
CONFIG_X86_32	,	V_298
r600_hpd_sense	,	F_40
NOOFROWS_SHIFT	,	V_399
r600_irq_ack	,	F_366
DC_HPD1_INT_STATUS	,	V_138
srbm_soft_reset	,	V_334
"IH: HPD2\n"	,	L_113
radeon_uvd_calc_upll_dividers	,	F_15
CEDAR_SMC_UCODE_SIZE	,	V_508
"r600_irq_set: hpd 2\n"	,	L_91
vblank_sync	,	V_792
node	,	V_806
CHIP_RV610	,	V_389
semaphore	,	V_600
pipe_rb_ratio	,	V_358
DC_HPD1_CONTROL	,	V_171
S3_Y	,	F_226
"radeon/%s_me.bin"	,	L_48
CP_DEBUG	,	V_569
radeon_pci_config_reset	,	F_170
S3_X	,	F_225
r600_pcie_gart_tlb_flush	,	F_52
NUM_ES_GPRS	,	F_209
RLC_MC_CNTL	,	V_663
RLC_HB_BASE	,	V_658
ring_index	,	V_615
r600_debugfs_mc_info	,	F_379
G_000E50_MCDY_BUSY	,	F_140
PACKET3_EVENT_WRITE	,	V_591
PACKET3_INDIRECT_BUFFER	,	V_649
__be32	,	T_6
radeon_bo_pin	,	F_104
"IH: D2 vblank\n"	,	L_105
radeon_sync_free	,	F_286
DC_HOT_PLUG_DETECTx_INT_POLARITY	,	V_162
BURSTLENGTH_SHIFT	,	V_397
RLC_UCODE_ADDR	,	V_665
PCIE_LC_TRAINING_CNTL	,	V_859
MC_VM_AGP_BOT	,	V_264
r600_cp_resume	,	F_262
DC_HOT_PLUG_DETECTx_SENSE	,	V_151
rdev	,	V_2
r600_rlc_stop	,	F_353
rv515_mc_save	,	V_246
to_radeon_encoder	,	F_25
"SUMO2"	,	L_44
smc_req_size	,	V_498
RLC_UCODE_CNTL	,	V_664
rb_num_width	,	V_356
THERM_INT_MASK_LOW	,	V_727
"IH: D2 flip\n"	,	L_109
"Requested mode for not defined action\n"	,	L_1
radeon_atombios_fini	,	F_343
atomic_read	,	F_365
"IH: CP EOP\n"	,	L_128
radeon_uvd_init	,	F_331
hweight32	,	F_178
uint32_t	,	T_3
power_state	,	V_95
"r600_irq_process start: rptr %d, wptr %d\n"	,	L_98
connected	,	V_136
chip_name	,	V_492
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_849
MC_VM_L1_TLB_MCD_WR_A_CNTL	,	V_218
radeon_ib_schedule	,	F_348
DYNPM_ACTION_UPCLOCK	,	V_99
R6XX_MAX_BACKENDS_MASK	,	V_404
r600_mmio_hdp_flush	,	F_383
PACKET3_SET_CONFIG_REG	,	V_576
NOOFBANK_SHIFT	,	V_395
radeon_use_pflipirq	,	V_794
r600_get_xclk	,	F_10
DMA_CNTL	,	V_678
GPR_WRITE_PRIORITY	,	F_195
R6XX_MAX_BACKENDS	,	V_407
radeon_ring_lock	,	F_257
bus	,	V_833
radeon_bo_kmap	,	F_106
r600_pm_init_profile	,	F_35
radeon_device	,	V_1
__iomem	,	T_2
PA_CL_ENHANCE	,	V_480
pflip	,	V_735
NUM_ES_THREADS	,	F_213
sx_max_export_smx_size	,	V_385
radeon_ib_free	,	F_350
NUM_GS_GPRS	,	F_208
req_cm_idx	,	V_125
hotplug_work	,	V_798
"Setting: v: %d\n"	,	L_3
PM_PROFILE_MID_SH_IDX	,	V_117
connector_type	,	V_167
pci_set_master	,	F_363
REQUEST_TYPE	,	F_54
DEPTH_FREE	,	F_191
grbm_soft_reset	,	V_333
PA_SC_MULTI_CHIP_CNTL	,	V_434
DCE3_HDMI1_AUDIO_PACKET_CONTROL	,	V_691
radeon_ring_init	,	F_303
PACKET3_MEM_WRITE	,	V_647
r600_pcie_gart_disable	,	F_71
LB_D1_VBLANK_INTERRUPT	,	V_761
max_gprs	,	V_378
DC_HPDx_INT_EN	,	V_723
PREZ_MUST_WAIT_FOR_POSTZ_DONE	,	V_432
radeon_pm_fini	,	F_337
"IH: UVD int: 0x%08x\n"	,	L_126
VS_PRIO	,	F_202
mode_info	,	V_635
HDP_DEBUG1	,	V_187
S1_X	,	F_221
DEPTH_CACHELINE_FREE	,	F_192
S_000E60_SOFT_RESET_IH	,	F_164
idx	,	V_122
S1_Y	,	F_222
radeon_wb_fini	,	F_334
r600_gfx_get_wptr	,	F_249
installed	,	V_631
MC_VM_L1_TLB_MCB_RD_PDMA_CNTL	,	V_223
tiling_pipe_num	,	V_351
CP_RB_RPTR_ADDR	,	V_563
"PALM"	,	L_42
ENABLE_CONTEXT	,	V_235
BUG_ON	,	F_177
CHIP_RV635	,	V_388
queue_hotplug	,	V_785
printk	,	F_55
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_205
"radeon/%s_smc.bin"	,	L_51
radeon_irq_kms_init	,	F_299
wb	,	V_536
LC_CURRENT_DATA_RATE	,	V_838
CG_THERMAL_STATUS	,	V_76
dev_err	,	F_62
RB_NO_UPDATE	,	V_545
tile_config	,	V_409
CNTX_BUSY_INT_ENABLE	,	V_676
radeon_sync_rings	,	F_289
PACKET3_PFP_SYNC_ME	,	V_608
mask	,	V_361
VTX_DONE_DELAY	,	F_196
NUM_VS_GPRS	,	F_206
sq_stack_resource_mgmt_2	,	V_370
sq_stack_resource_mgmt_1	,	V_369
"IH: HPD2 - IH event w/o asserted irq bit?\n"	,	L_112
LC_POINT_7_PLUS_EN	,	V_860
"smc: error loading firmware \"%s\"\n"	,	L_52
LC_GEN2_EN_STRAP	,	V_862
"IH: HPD4\n"	,	L_117
CC_GC_SHADER_PIPE_CONFIG	,	V_400
"radeon: IH init failed (%d).\n"	,	L_64
release_firmware	,	F_247
RADEON_PCIE_LC_LINK_WIDTH_RD_MASK	,	V_827
r600_disable_interrupt_state	,	F_358
"Direct mapping: aper base at 0x%llx, replaced by direct mapping base 0x%llx.\n"	,	L_11
"r600_irq_set: hpd 4\n"	,	L_93
voltage	,	V_129
NUM_CLAUSE_TEMP_GPRS	,	F_207
rv770	,	V_555
rv515_vga_render_disable	,	F_86
SOFT_RESET_DMA	,	V_341
SOFT_RESET_BIF	,	V_347
CHIP_RV630	,	V_387
GROUP_SIZE	,	F_183
CP_RB_WPTR_DELAY	,	V_559
RB_OVERFLOW	,	V_782
base	,	V_273
G_000E50_MCB_BUSY	,	F_138
G_008010_CP_BUSY	,	F_129
"RV630"	,	L_29
max_simds	,	V_376
r600_scratch_init	,	F_272
dev_info	,	F_88
cp_me	,	V_553
radeon_wb_init	,	F_296
r600_ih_ring_fini	,	F_352
MC_VM_L1_TLB_MCD_RD_B_CNTL	,	V_219
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_231
r600_init	,	F_318
IH_RB_WPTR_ADDR_HI	,	V_707
MC_WRREQ_CREDIT	,	F_360
actual_temp	,	V_79
enable	,	V_166
CHIP_CYPRESS	,	V_513
PACKET3_FULL_CACHE_ENA	,	V_584
PACKET3_SURFACE_SYNC	,	V_587
val	,	V_13
ring_int	,	V_730
"RV740"	,	L_37
UPLL_FB_DIV_MASK	,	V_42
radeon_vram_location	,	F_89
pciep_idx_lock	,	V_484
"No VRAM object for PCIE GART.\n"	,	L_6
work	,	V_801
DC_HOT_PLUG_DETECT2_CONTROL	,	V_179
aper_base	,	V_288
"failed to get scratch reg for rptr save (%d).\n"	,	L_56
RLC_HB_WPTR_MSB_ADDR	,	V_662
ENABLE_TC128	,	V_479
PACKET3_SEM_SEL_WAIT	,	V_603
"IH: HPD4 - IH event w/o asserted irq bit?\n"	,	L_116
TRAP_ENABLE	,	V_679
chansize	,	V_275
smc_chip_name	,	V_494
radeon_ring_unlock_commit	,	F_261
RB_RPTR_WR_ENA	,	V_560
"radeon: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_60
radeon_irq_kms_fini	,	F_301
DxMODE_INT_MASK	,	V_681
usec_timeout	,	V_195
kfree	,	F_344
r600_pcie_gart_enable	,	F_61
R700_RLC_UCODE_SIZE	,	V_524
max_backends	,	V_377
out	,	V_529
DC_HPD4_INT_STATUS	,	V_145
G_008010_TA_BUSY	,	F_120
RESPONSE_TYPE_MASK	,	V_196
LB_D2_VBLANK_INTERRUPT	,	V_767
gtt_size	,	V_240
AVIVO_D1CRTC_CONTROL	,	V_317
copy	,	V_488
radeon_pm_init	,	F_330
CHIP_SUMO	,	V_517
r600_ring_ib_execute	,	F_345
uvd_idx_lock	,	V_10
hpd1	,	V_712
MC_WR_CLEAN_CNT	,	F_361
hpd2	,	V_713
G_008010_SH_BUSY	,	F_118
hpd3	,	V_714
hpd4	,	V_715
hpd5	,	V_716
hpd6	,	V_717
dpms_on_cm_idx	,	V_115
UPLL_FB_DIV	,	F_17
DC_HOT_PLUG_DETECT2_INT_STATUS	,	V_152
RADEON_RESET_DMA	,	V_326
EINVAL	,	V_19
robj	,	V_199
RLC_CNTL	,	V_336
RADEON_RESET_MC	,	V_331
dynpm_planned_action	,	V_88
"ib test on ring %d succeeded in %u usecs\n"	,	L_79
IH_WPTR_OVERFLOW_ENABLE	,	V_702
G_000012_K8_ADDR_EXT	,	F_96
UPLL_BYPASS_EN_MASK	,	V_32
DC_HPDx_EN	,	V_170
udelay	,	F_56
NOOFCHAN_SHIFT	,	V_286
high_to_low	,	V_797
src_offset	,	V_609
LC_RENEGOTIATE_EN	,	V_847
CHIP_RV670	,	V_40
GRBM_INT_CNTL	,	V_680
DISABLE_CUBE_ANISO	,	V_423
SCRATCH_ADDR	,	V_566
data	,	V_360
"RV610"	,	L_28
RADEON_RESET_COMPUTE	,	V_339
table_addr	,	V_233
EVERGREEN_PM4_UCODE_SIZE	,	V_520
WAIT_3D_IDLE_bit	,	V_594
CHIP_PALM	,	V_516
lower_32_bits	,	F_278
vclk_div	,	V_26
SYNC_ALIGNER	,	V_426
r600_enable_interrupts	,	F_356
LC_RECONFIG_NOW	,	V_846
"IH: D1 vline\n"	,	L_102
DC_HOT_PLUG_DETECT3_INT_CONTROL	,	V_164
PACKET3_CP_DMA	,	V_622
D2MODE_VLINE_STATUS	,	V_770
IH_RB_WPTR_ADDR_LO	,	V_705
radeon_ring_unlock_undo	,	F_291
BIF_SCRATCH0	,	V_346
to_radeon_crtc	,	F_26
"r600_irq_set: hpd 6\n"	,	L_95
"IH: D1 vblank - IH event w/o asserted irq bit?\n"	,	L_99
PM_PROFILE_DEFAULT_IDX	,	V_111
SQ_STACK_RESOURCE_MGMT_2	,	V_446
offset	,	V_626
SQ_STACK_RESOURCE_MGMT_1	,	V_445
"RV635"	,	L_31
profiles	,	V_110
CP_ME_RAM_RADDR	,	V_552
r600_get_ih_wptr	,	F_367
"radeon: cp failed to lock ring %d (%d).\n"	,	L_58
FMT_BIT_DEPTH_CONTROL	,	V_73
L2_DISABLE_LATE_HIT	,	V_475
pci_resource_start	,	F_92
vram_scratch	,	V_257
DxMODE_VBLANK_ACK	,	V_763
"IH: HPD6\n"	,	L_121
radeon_sync_create	,	F_284
schedule_work	,	F_377
DISP_INTERRUPT_STATUS_CONTINUE	,	V_753
"radeon: failed to pin ih ring buffer (%d).\n"	,	L_82
SPI_PS_IN_CONTROL_0	,	V_465
RB_BLKSZ	,	F_253
pci_clear_master	,	F_169
"IH: HPD3 - IH event w/o asserted irq bit?\n"	,	L_114
"Failed to load firmware!\n"	,	L_73
reset_mask	,	V_321
INACTIVE_QD_PIPES_MASK	,	V_415
"  R_008010_GRBM_STATUS      = 0x%08X\n"	,	L_12
radeon_get_bios	,	F_320
free_ib	,	V_652
ARB_GDEC_RD_CNTL	,	V_427
ready	,	V_241
radeon_agp_disable	,	F_328
radeon_atombios_init	,	F_322
DC_HPD3_INT_CONTROL	,	V_157
"RS780"	,	L_33
TIME_STAMP_INT_ENABLE	,	V_732
radeon_debugfs_add_files	,	F_381
DC_HPDx_RX_INT_TIMER	,	F_46
readl	,	F_53
dma_cntl	,	V_721
RADEON_PCIE_LC_LINK_WIDTH_X16	,	V_821
DC_HPD4_CONTROL	,	V_174
NUM_PS_GPRS	,	F_205
RADEON_PCIE_LC_LINK_WIDTH_X12	,	V_820
vblank_queue	,	V_793
"IH: HDMI0 - IH event w/o asserted irq bit?\n"	,	L_122
radeon_bo_unreserve	,	F_105
KERN_ERR	,	V_531
sclk	,	V_107
AFMT_AZ_FORMAT_WTRIG	,	V_778
"IH: D2 vline - IH event w/o asserted irq bit?\n"	,	L_106
