Afshin Abdollahi , Farzan Fallah , Massoud Pedram, Leakage current reduction in CMOS VLSI circuits by input vector control, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.140-154, February 2004[doi>10.1109/TVLSI.2003.821546]
Jaume Abella , Xavier Vera , Antonio Gonzalez, Penelope: The NBTI-Aware Processor, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.85-96, December 01-05, 2007[doi>10.1109/MICRO.2007.32]
Alam, M. and Mahapatra, S.2005. A comprehensive model of PMOS NBTI performance degradation.Microelectron. Reliab. 45,1, 71--81.
Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., and Vrudhula, S.2006. Predictive modeling of the NBTI effect for reliable design. InProceedings of the Custom Integrated Circuits Conference. 189--192.
David R. Bild , Gregory E. Bok , Robert P. Dick, Minimization of NBTI performance degradation using internal node control, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Brglez, F. and Fujiwara, H.1985. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN. InProceedings of the International Symposium on Circuits and Systems. 695--698.
Andrea Calimera , Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Design of a flexible reactivation cell for safe power-mode transition in power-gated circuits, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.9, p.1979-1993, September 2009[doi>10.1109/TCSI.2008.2010151]
Cao, Y., Sato, T., Sylvester, D., Orshansky, M., and Hu, C.2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. InProceedings of the Custom Integrated Circuits Conference.201-204.
Lei Cheng , Deming Chen , Martin D. F. Wong, A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.2, p.1-15, April 2008[doi>10.1145/1344418.1344430]
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
Huard, V., Denais, M., and Parthasarathy, C.2006. NBTI degradation: From physical mechanisms to modeling.Microelectron. Reliab. 46, 1, 1--23.
Russ Joseph , David Brooks , Margaret Martonosi, Control Techniques to Eliminate Voltage Emergencies in High Performance Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.79, February 08-12, 2003
Kunhyuk Kang , Keejong Kim , Ahmad E. Islam , Muhammad A. Alam , Kaushik Roy, Characterization and estimation of circuit reliability degradation under NBTI using on-line IDDQmeasurement, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278572]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, An analytical model for negative bias temperature instability, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233601]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.4, p.603-614, April 2011[doi>10.1109/TVLSI.2009.2036628]
Kundarewich, P. D.2002. Synthetic circuit generation using clustering and iteration. M.S. thesis, University of Toronto.
P. D. Kundarewich , J. Rose, Synthetic circuit generation using clustering and iteration, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.6, p.869-887, November 2006[doi>10.1109/TCAD.2004.828132]
Li, M. F., Chen, G., Shen, C., Wang, X. P., Yu, H. Y., Yeo, Y.-C., and Kwong, D. L.2004. Dynamic bias-temperature instability in ultrathin SiO<sub>2</sub> and HfO<sub>2</sub> metal-oxide-semiconductor field effect transistors and its impact on device lifetime.Japan. J. Appl. Phys. 43, 11B, 7807--7814.
Paul, B. C., Kang, K., Kufluoglu, J., Alam, M. A., and Roy, K.2005. Impact of NBTI on the temporal performance degradation of digital circuits.IEEE Electron. Dev. Lett. 26, 8, 560--562.
PTM. 2010. Predictive technology model. http://www.eas.asu.edu/~ptm.
Ralphs, T. and Guzelsoy, M.2005. The SYMPHONY callable library for mixed integer programming. InProceedings of the Conference of the INFORMS Computing Society.Springer, 1--13.
Roy, K., Mukhopadhyay, S., and Mahmoodi-Meimand, H.2003. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits.Proc. IEEE 91, 2, 305--327.
Kewal K. Saluja , Shriram Vijayakumar , Warin Sootkaneung , Xaingning Yang, NBTI Degradation: A Problem or a Scare?, Proceedings of the 21st International Conference on VLSI Design, p.137-142, January 04-08, 2008[doi>10.1109/VLSI.2008.43]
Schroder, D. K.2007. Negative bias temperature instability: What do we understand?Microelectron. Reliab. 47, 6, 841--852.
Schroder, D. K. and Babcock, J. A.2003. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing.J. Appl. Phys. 94, 1, 1--18.
Stathis, J. and Zafar, S.2006. The negative bias temperature instability in MOS devices: A review.Microelectron. Reliab. 46, 2--4, 270--286.
Yuh-Fang Tsai , David E. Duarte , N. Vijaykrishnan , Mary Jane Irwin, Characterization and modeling of run-time techniques for leakage power reduction, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.11, p.1221-1232, November 2004[doi>10.1109/TVLSI.2004.836315]
TSMC. 2006. Taiwan Semiconductor Manufacturing Company 65 nm standard cell library. http://www.synopsys.com/.
Kimiyoshi Usami , Toshiaki Shirai , Tasunori Hashida , Hiroki Masuda , Seidai Takeda , Mitsutaka Nakata , Naomi Seki , Hideharu Amano , Mitaro Namiki , Masashi Imai , Masaaki Kondo , Hiroshi Nakamura, Design and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression, Proceedings of the 2009 22nd International Conference on VLSI Design, p.381-386, January 05-09, 2009[doi>10.1109/VLSI.Design.2009.63]
Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]
Wenping Wang , Zile Wei , Shengqi Yang , Yu Cao, An efficient method to identify critical gates under circuit aging, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.2, p.173-183, February 2010[doi>10.1109/TVLSI.2008.2008810]
Yu Wang , Hong Luo , Ku He , Rong Luo , Huazhong Yang , Yuan Xie, Temperature-aware NBTI modeling and the impact of input vector control on performance degradation, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Yu Wang , Xiaoming Chen , Wenping Wang , Varsha Balakrishnan , Yu Cao , Yuan Xie , Huazhong Yang, On the efficacy of input Vector Control to mitigate NBTI effects and leakage power, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.19-26, March 16-18, 2009[doi>10.1109/ISQED.2009.4810264]
Yu Wang , Xiaoming Chen , Wenping Wang , Yu Cao , Yuan Xie , Huazhong Yang, Gate replacement techniques for simultaneous leakage and aging optimization, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Zafar, S., Kim, Y., Narayanan, V., Jr., C. C., Paruchuri, V., Doris, B., Stathis, J., Callegari, A., and Chudzik, M.2006. A comparative study of NBTI and PBTI (charge trapping) in SiO<sub>2</sub>/HfO<sub>2</sub> stacks with FUSI, TiN, Re gates. InProceedings of the Symposium on VLSI Technology. 23--25.
