

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Sat Dec 15 03:40:10 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  394033|  394033|  394033|  394033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  394032|  394032|     16418|          -|          -|    24|    no    |
        | + Loop 1.1              |   16416|   16416|      1026|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1024|    1024|        64|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	12  / (exitcond7)
	6  / (!exitcond7)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:73
:0  br label %.loopexit11


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit11:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit11.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:73
.loopexit11:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit11:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:73
.loopexit11:3  %co_4 = add i5 %co, 1

ST_2: StgValue_19 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.loopexit11:4  br i1 %exitcond4, label %2, label %.preheader47.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_70 (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:2  %tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:3  %p_shl3_cast = zext i10 %tmp_70 to i11

ST_2: tmp_71 (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:4  %tmp_71 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl4_cast1 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:5  %p_shl4_cast1 = zext i6 %tmp_71 to i10

ST_2: p_shl4_cast (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:6  %p_shl4_cast = zext i6 %tmp_71 to i11

ST_2: tmp_72 (20)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:7  %tmp_72 = add i11 %p_shl4_cast, %p_shl3_cast

ST_2: tmp_73 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:8  %tmp_73 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl2_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:9  %p_shl2_cast = zext i7 %tmp_73 to i8

ST_2: tmp_74 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:10  %tmp_74 = sub i8 %p_shl2_cast, %tmp_cast

ST_2: tmp_83_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader47.preheader:11  %tmp_83_cast = sext i8 %tmp_74 to i9

ST_2: tmp_75 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:73
.preheader47.preheader:12  %tmp_75 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader47.preheader:13  %p_shl_cast = zext i9 %tmp_75 to i10

ST_2: tmp_76 (27)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader47.preheader:14  %tmp_76 = add i10 %p_shl4_cast1, %p_shl_cast

ST_2: bias_V_addr (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader47.preheader:15  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_36 (29)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:74
.preheader47.preheader:16  br label %.preheader47

ST_2: StgValue_37 (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:89
:0  ret void


 <State 3>: 4.67ns
ST_3: h (31)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_4, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond5 (32)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:74
.preheader47:1  %exitcond5 = icmp eq i5 %h, -15

ST_3: empty_32 (33)  [1/1] 0.00ns
.preheader47:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_41 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:74
.preheader47:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %.preheader46.preheader

ST_3: tmp_s (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader46.preheader:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: tmp_52_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:1  %tmp_52_cast = zext i5 %h to i10

ST_3: tmp_77 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:2  %tmp_77 = add i10 %tmp_76, %tmp_52_cast

ST_3: p_shl5_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:3  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_77, i4 0)

ST_3: tmp_78 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:4  %tmp_78 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_77, i1 false)

ST_3: p_shl6_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:5  %p_shl6_cast = zext i11 %tmp_78 to i14

ST_3: tmp_79 (42)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:83
.preheader46.preheader:6  %tmp_79 = add i14 %p_shl6_cast, %p_shl5_cast

ST_3: StgValue_49 (43)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:75
.preheader46.preheader:7  br label %.preheader46

ST_3: StgValue_50 (163)  [1/1] 0.00ns
.loopexit11.loopexit:0  br label %.loopexit11


 <State 4>: 3.31ns
ST_4: w (45)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_4, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond6 (46)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:75
.preheader46:1  %exitcond6 = icmp eq i5 %w, -15

ST_4: empty_33 (47)  [1/1] 0.00ns
.preheader46:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_54 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:75
.preheader46:3  br i1 %exitcond6, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_53 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

ST_4: StgValue_56 (51)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:77
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_4 (160)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:74
:0  %h_4 = add i5 %h, 1

ST_4: StgValue_58 (161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:74
:1  br label %.preheader47


 <State 5>: 7.03ns
ST_5: p_Val2_s (53)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_26, %.loopexit.loopexit ]

ST_5: m (54)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_4, %.loopexit.loopexit ]

ST_5: exitcond7 (55)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:77
.loopexit:2  %exitcond7 = icmp eq i2 %m, -1

ST_5: empty_34 (56)  [1/1] 0.00ns
.loopexit:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (57)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:77
.loopexit:4  %m_4 = add i2 %m, 1

ST_5: StgValue_64 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:77
.loopexit:5  br i1 %exitcond7, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_58_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:0  %tmp_58_cast = zext i2 %m to i9

ST_5: tmp_81 (61)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:1  %tmp_81 = add i9 %tmp_83_cast, %tmp_58_cast

ST_5: tmp_82 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node tmp_83)
.preheader.preheader:2  %tmp_82 = shl i9 %tmp_81, 2

ST_5: tmp_83 (63)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
.preheader.preheader:3  %tmp_83 = sub i9 %tmp_82, %tmp_81

ST_5: tmp2 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node tmp_59)
.preheader.preheader:4  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node tmp_59)
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i6

ST_5: tmp_59 (66)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
.preheader.preheader:6  %tmp_59 = add i6 %tmp_s, %tmp2_cast

ST_5: tmp_60_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:7  %tmp_60_cast = zext i6 %tmp_59 to i11

ST_5: tmp_84 (68)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:8  %tmp_84 = add i11 %tmp_72, %tmp_60_cast

ST_5: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:9  %p_shl7_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_84, i5 0)

ST_5: tmp_85 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:10  %tmp_85 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_84, i1 false)

ST_5: p_shl8_cast (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:11  %p_shl8_cast = zext i12 %tmp_85 to i16

ST_5: tmp_86 (72)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:79
.preheader.preheader:12  %tmp_86 = add i16 %p_shl8_cast, %p_shl7_cast

ST_5: StgValue_78 (73)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader.preheader:13  br label %.preheader

ST_5: p_Val2_23 (138)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:1  %p_Val2_23 = load i8* %bias_V_addr, align 1

ST_5: tmp_57_cast (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
_ifconv1:15  %tmp_57_cast = zext i5 %w to i14

ST_5: tmp_80 (153)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:83
_ifconv1:16  %tmp_80 = add i14 %tmp_79, %tmp_57_cast

ST_5: w_4 (157)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:75
_ifconv1:20  %w_4 = add i5 %w, 1


 <State 6>: 7.96ns
ST_6: p_Val2_26 (75)  [1/1] 0.00ns
.preheader:0  %p_Val2_26 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (76)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_4, %_ifconv ]

ST_6: exitcond (77)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_6: empty_35 (78)  [1/1] 0.00ns
.preheader:3  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (79)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader:4  %n_4 = add i2 %n, 1

ST_6: StgValue_88 (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:78
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp_61_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:0  %tmp_61_cast = zext i2 %n to i9

ST_6: tmp_87 (83)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:1  %tmp_87 = add i9 %tmp_61_cast, %tmp_83

ST_6: tmp_99_cast (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:2  %tmp_99_cast = zext i9 %tmp_87 to i64

ST_6: weight_V_addr (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:3  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i64 0, i64 %tmp_99_cast

ST_6: tmp3 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node tmp_62)
_ifconv:4  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node tmp_62)
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i6

ST_6: tmp_62 (88)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:6  %tmp_62 = add i6 %tmp3_cast, %tmp_53

ST_6: tmp_63_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:7  %tmp_63_cast = zext i6 %tmp_62 to i16

ST_6: tmp_88 (90)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:8  %tmp_88 = add i16 %tmp_63_cast, %tmp_86

ST_6: tmp_100_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:9  %tmp_100_cast = zext i16 %tmp_88 to i64

ST_6: input_V_addr (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:10  %input_V_addr = getelementptr [27744 x i8]* %input_V, i64 0, i64 %tmp_100_cast

ST_6: weight_V_load (93)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: input_V_load (95)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1

ST_6: StgValue_102 (135)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 3.25ns
ST_7: weight_V_load (93)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:11  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: input_V_load (95)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:13  %input_V_load = load i8* %input_V_addr, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:12  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:14  %OP2_V = sext i8 %input_V_load to i16

ST_8: p_Val2_3 (97)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:15  %p_Val2_3 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_90 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:21  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_64 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:16  %tmp_64 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_26, i6 0)

ST_9: tmp_84_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:17  %tmp_84_cast = sext i14 %tmp_64 to i16

ST_9: p_Val2_27 (100)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:18  %p_Val2_27 = add i16 %tmp_84_cast, %p_Val2_3

ST_9: signbit (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:19  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_27, i32 15)

ST_9: p_Val2_28 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:20  %p_Val2_28 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_27, i32 6, i32 13)

ST_9: tmp_65 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:22  %tmp_65 = zext i1 %tmp_90 to i8

ST_9: tmp_91 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node carry)
_ifconv:23  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_27, i32 13)

ST_9: p_Val2_29 (106)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:24  %p_Val2_29 = add i8 %p_Val2_28, %tmp_65

ST_9: newsignbit (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:25  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_29, i32 7)

ST_9: tmp_66 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node carry)
_ifconv:26  %tmp_66 = xor i1 %newsignbit, true

ST_9: carry (109)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:27  %carry = and i1 %tmp_91, %tmp_66

ST_9: tmp_68 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:29  %tmp_68 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_27, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_93 (110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_27, i32 14)

ST_10: Range1_all_ones (112)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:30  %Range1_all_ones = icmp eq i2 %tmp_68, -1

ST_10: Range1_all_zeros (113)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:31  %Range1_all_zeros = icmp eq i2 %tmp_68, 0

ST_10: deleted_zeros (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:32  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_67 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:33  %tmp_67 = xor i1 %tmp_93, true

ST_10: p_41_i_i (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:34  %p_41_i_i = and i1 %signbit, %tmp_67

ST_10: deleted_ones (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:35  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (118)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:36  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:37  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i4 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:38  %brmerge_i_i4 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_69 (121)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79
_ifconv:39  %tmp_69 = xor i1 %signbit, true

ST_10: overflow (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:40  %overflow = and i1 %brmerge_i_i4, %tmp_69

ST_10: brmerge40_demorgan_i (123)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:41  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node underflow)
_ifconv:42  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node underflow)
_ifconv:43  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (126)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:44  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (127)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:45  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node sum_V)
_ifconv:46  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_69

ST_11: underflow_not (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node sum_V)
_ifconv:47  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_32_mux (130)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:48  %p_Val2_32_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_29

ST_11: p_Val2_s_36 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:79 (grouped into LUT with out node sum_V)
_ifconv:49  %p_Val2_s_36 = select i1 %underflow, i8 -128, i8 %p_Val2_29

ST_11: sum_V (132)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:79 (out node of the LUT)
_ifconv:50  %sum_V = select i1 %underflow_not, i8 %p_Val2_32_mux, i8 %p_Val2_s_36

ST_11: StgValue_143 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:78
_ifconv:51  br label %.preheader


 <State 12>: 4.64ns
ST_12: tmp_54 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:0  %tmp_54 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_23 (138)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:1  %p_Val2_23 = load i8* %bias_V_addr, align 1

ST_12: tmp_55 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:2  %tmp_55 = sext i8 %p_Val2_23 to i9

ST_12: p_Val2_24 (140)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:3  %p_Val2_24 = add i9 %tmp_54, %tmp_55

ST_12: isneg (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_24, i32 8)

ST_12: result_V (142)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_23

ST_12: newsignbit_4 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
_ifconv1:6  %newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_56 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_56 = xor i1 %newsignbit_4, true

ST_13: underflow_4 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_4 = and i1 %isneg, %tmp_56

ST_13: brmerge_i_i (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_4

ST_13: isneg_not (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_4, %isneg_not

ST_13: result_V_mux (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (150)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:82 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_4, i8 -128, i8 %result_V

ST_13: result_1 (151)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:82 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_91_cast (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
_ifconv1:17  %tmp_91_cast = zext i14 %tmp_80 to i64

ST_13: output_V_addr (155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:83
_ifconv1:18  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_91_cast

ST_13: StgValue_161 (156)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:83
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_162 (158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:75
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:73) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:73) [7]  (0 ns)
	'icmp' operation ('exitcond4', acceleartor_hls_padding/components.cpp:73) [8]  (3.31 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:74) [31]  (0 ns)
	'add' operation ('tmp_77', acceleartor_hls_padding/components.cpp:83) [38]  (2.32 ns)
	'add' operation ('tmp_79', acceleartor_hls_padding/components.cpp:83) [42]  (2.34 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:75) [45]  (0 ns)
	'icmp' operation ('exitcond6', acceleartor_hls_padding/components.cpp:75) [46]  (3.31 ns)

 <State 5>: 7.03ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:77) [54]  (0 ns)
	'xor' operation ('tmp2', acceleartor_hls_padding/components.cpp:79) [64]  (0 ns)
	'add' operation ('tmp_59', acceleartor_hls_padding/components.cpp:79) [66]  (2.31 ns)
	'add' operation ('tmp_84', acceleartor_hls_padding/components.cpp:79) [68]  (2.33 ns)
	'add' operation ('tmp_86', acceleartor_hls_padding/components.cpp:79) [72]  (2.39 ns)

 <State 6>: 7.96ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:78) [76]  (0 ns)
	'xor' operation ('tmp3', acceleartor_hls_padding/components.cpp:79) [86]  (0 ns)
	'add' operation ('tmp_62', acceleartor_hls_padding/components.cpp:79) [88]  (2.31 ns)
	'add' operation ('tmp_88', acceleartor_hls_padding/components.cpp:79) [90]  (2.39 ns)
	'getelementptr' operation ('input_V_addr', acceleartor_hls_padding/components.cpp:79) [92]  (0 ns)
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:79) on array 'input_V' [95]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight_V_load', acceleartor_hls_padding/components.cpp:79) on array 'weight_V' [93]  (3.25 ns)

 <State 8>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:79) [97]  (6.43 ns)

 <State 9>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:79) [100]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:79) [106]  (2.32 ns)
	'xor' operation ('tmp_66', acceleartor_hls_padding/components.cpp:79) [108]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:79) [109]  (2.07 ns)

 <State 10>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:79) [112]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:79) [118]  (2.07 ns)
	'or' operation ('tmp4_demorgan', acceleartor_hls_padding/components.cpp:79) [124]  (0 ns)
	'xor' operation ('tmp4', acceleartor_hls_padding/components.cpp:79) [125]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:79) [126]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:79) [127]  (2.07 ns)

 <State 11>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_32_mux', acceleartor_hls_padding/components.cpp:79) [130]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:79) [132]  (2.07 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:82) on array 'bias_V' [138]  (2.32 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:82) [140]  (2.32 ns)

 <State 13>: 7.39ns
The critical path consists of the following:
	'xor' operation ('tmp_56', acceleartor_hls_padding/components.cpp:82) [144]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:82) [145]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:82) [150]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:82) [151]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:83) of variable 'result_1', acceleartor_hls_padding/components.cpp:82 on array 'output_V' [156]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
