Info: Generated by version: 18.0 build 219
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /export/home/stoy/altera/work/poc_pcie_new/clkbuf.ip --block-symbol-file --output-directory=/export/home/stoy/altera/work/poc_pcie_new/clkbuf --family="Arria 10" --part=10AX115S2F45I1SG
: clkbuf.altclkctrl_0: Targeting device family: Arria 10.
: clkbuf.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /export/home/stoy/altera/work/poc_pcie_new/clkbuf.ip --synthesis=VERILOG --output-directory=/export/home/stoy/altera/work/poc_pcie_new/clkbuf --family="Arria 10" --part=10AX115S2F45I1SG
: clkbuf.altclkctrl_0: Targeting device family: Arria 10.
: clkbuf.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clkbuf: "Transforming system: clkbuf"
Info: clkbuf: Running transform generation_view_transform
Info: clkbuf: Running transform generation_view_transform took 0.002s
Info: altclkctrl_0: Running transform generation_view_transform
Info: altclkctrl_0: Running transform generation_view_transform took 0.000s
Info: clkbuf: Running transform interconnect_transform_chooser
Info: clkbuf: Running transform interconnect_transform_chooser took 0.063s
Info: clkbuf: "Naming system components in system: clkbuf"
Info: clkbuf: "Processing generation queue"
Info: clkbuf: "Generating: clkbuf"
Info: clkbuf: "Generating: clkbuf_altclkctrl_180_76rtb7q"
Info: altclkctrl_0: Generating top-level entity clkbuf_altclkctrl_180_76rtb7q.
Info: clkbuf: Done "clkbuf" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in clkbuf. No files generated.
Info: Finished: Generate IP Core Documentation
