multiline_comment|/*&n; * linux/arch/sh/kernel/irq_onchip.c&n; *&n; * Copyright (C) 1999  Niibe Yutaka&n; *&n; * Interrupt handling for on-chip supporting modules (TMU, RTC, etc.).&n; *&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/kernel_stat.h&gt;
macro_line|#include &lt;linux/signal.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/timex.h&gt;
macro_line|#include &lt;linux/malloc.h&gt;
macro_line|#include &lt;linux/random.h&gt;
macro_line|#include &lt;linux/smp.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/bitops.h&gt;
macro_line|#include &lt;asm/smp.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/delay.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
multiline_comment|/*&n; * SH (non-)specific no controller code&n; */
DECL|function|enable_none
r_static
r_void
id|enable_none
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
)brace
DECL|function|startup_none
r_static
r_int
r_int
id|startup_none
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|disable_none
r_static
r_void
id|disable_none
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
)brace
DECL|function|ack_none
r_static
r_void
id|ack_none
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
)brace
multiline_comment|/* startup is the same as &quot;enable&quot;, shutdown is same as &quot;disable&quot; */
DECL|macro|shutdown_none
mdefine_line|#define shutdown_none&t;disable_none
DECL|macro|end_none
mdefine_line|#define end_none&t;enable_none
DECL|variable|no_irq_type
r_struct
id|hw_interrupt_type
id|no_irq_type
op_assign
(brace
l_string|&quot;none&quot;
comma
id|startup_none
comma
id|shutdown_none
comma
id|enable_none
comma
id|disable_none
comma
id|ack_none
comma
id|end_none
)brace
suffix:semicolon
DECL|struct|ipr_data
r_struct
id|ipr_data
(brace
DECL|member|offset
r_int
id|offset
suffix:semicolon
DECL|member|priority
r_int
id|priority
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|ipr_data
r_static
r_struct
id|ipr_data
id|ipr_data
(braket
id|NR_IRQS
op_minus
id|TIMER_IRQ
)braket
suffix:semicolon
DECL|function|set_ipr_data
r_void
id|set_ipr_data
c_func
(paren
r_int
r_int
id|irq
comma
r_int
id|offset
comma
r_int
id|priority
)paren
(brace
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|offset
op_assign
id|offset
suffix:semicolon
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|priority
op_assign
id|priority
suffix:semicolon
)brace
r_static
r_void
id|enable_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
r_void
id|disable_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
multiline_comment|/* shutdown is same as &quot;disable&quot; */
DECL|macro|shutdown_onChip_irq
mdefine_line|#define shutdown_onChip_irq&t;disable_onChip_irq
r_static
r_void
id|mask_and_ack_onChip
c_func
(paren
r_int
r_int
)paren
suffix:semicolon
r_static
r_void
id|end_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
suffix:semicolon
DECL|function|startup_onChip_irq
r_static
r_int
r_int
id|startup_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|enable_onChip_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
DECL|variable|onChip_irq_type
r_static
r_struct
id|hw_interrupt_type
id|onChip_irq_type
op_assign
(brace
l_string|&quot;On-Chip Supporting Module&quot;
comma
id|startup_onChip_irq
comma
id|shutdown_onChip_irq
comma
id|enable_onChip_irq
comma
id|disable_onChip_irq
comma
id|mask_and_ack_onChip
comma
id|end_onChip_irq
)brace
suffix:semicolon
multiline_comment|/*&n; * These have to be protected by the irq controller spinlock&n; * before being called.&n; *&n; *&n; * IPRA  15-12  11-8  7-4  3-0&n; * IPRB  15-12  11-8  7-4  3-0&n; * IPRC  15-12  11-8  7-4  3-0&n; *&n; */
DECL|macro|INTC_IPR
mdefine_line|#define INTC_IPR&t;0xfffffee2UL&t;/* Word access */
DECL|function|disable_onChip_irq
r_void
id|disable_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
multiline_comment|/* Set priority in IPR to 0 */
r_int
id|offset
op_assign
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|offset
suffix:semicolon
r_int
r_int
id|intc_ipr_address
op_assign
id|INTC_IPR
op_plus
id|offset
op_div
l_int|16
suffix:semicolon
r_int
r_int
id|mask
op_assign
l_int|0xffff
op_xor
(paren
l_int|0xf
op_lshift
(paren
id|offset
op_mod
l_int|16
)paren
)paren
suffix:semicolon
r_int
r_int
id|__dummy
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;mov.w&t;@%1,%0&bslash;n&bslash;t&quot;
l_string|&quot;and&t;%2,%0&bslash;n&bslash;t&quot;
l_string|&quot;mov.w&t;%0,@%1&quot;
suffix:colon
l_string|&quot;=&amp;z&quot;
(paren
id|__dummy
)paren
suffix:colon
l_string|&quot;r&quot;
(paren
id|intc_ipr_address
)paren
comma
l_string|&quot;r&quot;
(paren
id|mask
)paren
suffix:colon
l_string|&quot;memory&quot;
)paren
suffix:semicolon
)brace
DECL|function|enable_onChip_irq
r_static
r_void
id|enable_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
multiline_comment|/* Set priority in IPR back to original value */
r_int
id|offset
op_assign
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|offset
suffix:semicolon
r_int
id|priority
op_assign
id|ipr_data
(braket
id|irq
op_minus
id|TIMER_IRQ
)braket
dot
id|priority
suffix:semicolon
r_int
r_int
id|intc_ipr_address
op_assign
id|INTC_IPR
op_plus
id|offset
op_div
l_int|16
suffix:semicolon
r_int
r_int
id|value
op_assign
(paren
id|priority
op_lshift
(paren
id|offset
op_mod
l_int|16
)paren
)paren
suffix:semicolon
r_int
r_int
id|__dummy
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;mov.w&t;@%1,%0&bslash;n&bslash;t&quot;
l_string|&quot;or&t;%2,%0&bslash;n&bslash;t&quot;
l_string|&quot;mov.w&t;%0,@%1&quot;
suffix:colon
l_string|&quot;=&amp;z&quot;
(paren
id|__dummy
)paren
suffix:colon
l_string|&quot;r&quot;
(paren
id|intc_ipr_address
)paren
comma
l_string|&quot;r&quot;
(paren
id|value
)paren
suffix:colon
l_string|&quot;memory&quot;
)paren
suffix:semicolon
)brace
DECL|function|make_onChip_irq
r_void
id|make_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|disable_irq_nosync
c_func
(paren
id|irq
)paren
suffix:semicolon
id|irq_desc
(braket
id|irq
)braket
dot
id|handler
op_assign
op_amp
id|onChip_irq_type
suffix:semicolon
id|enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|function|mask_and_ack_onChip
r_static
r_void
id|mask_and_ack_onChip
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|disable_onChip_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|sti
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|end_onChip_irq
r_static
r_void
id|end_onChip_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|enable_onChip_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|cli
c_func
(paren
)paren
suffix:semicolon
)brace
DECL|function|init_IRQ
r_void
id|__init
id|init_IRQ
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|TIMER_IRQ
suffix:semicolon
id|i
OL
id|NR_IRQS
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|onChip_irq_type
suffix:semicolon
)brace
)brace
eof
