                                                                                                    Si87xx
5 K V LED E MULATOR I N PU T , O PEN C OLLECTOR
O UTPUT I SOLA TORS
Features
                                                                                              Pin Assignments:
   Pin-compatible, drop-in upgrades for     Wide range of product options
                                                                                                  See page 20
    popular high-speed digital               1 channel diode emulator input
    optocouplers                             3 to 30 V open collector output
 Performance and reliability                Propagation delay 30 ns
    advantages vs. optocouplers              Data rates dc to 15 Mbps
    Resistant to temperature, age and      Up to 5000 VRMS isolation and 10 kV
       forward current effects
                                              surge protection
    10x lower FIT rate for longer
                                             AEC-Q100 qualified
       service life
                                             Wide operating temperature range
    Higher common-mode transient
                                              –40 to +125 °C
       immunity: >50 kV/µs typical
                                             RoHS-compliant packages                             SOIC-8, DIP8
    Lower power and forward input
                                              SOIC-8 (Narrow body)
                                                                                             Open Collector Output
       diode current
                                              DIP8 (Gull-wing)
 PCB footprint compatible with
                                              SDIP6 (Stretched SO-6)
    optocoupler packaging
                                            Automotive-grade OPNs available
                                              AIAG compliant PPAP
                                                 documentation support
                                              IMDs and CAMDs listing support
Applications                                                                                         SDIP6
                                                                                             Open Collector Output
   Industrial automation                   Isolated data acquisition
   Motor controls and drives               Test and measurement equipment
 Isolated switch mode power supplies  EV traction inverters
Safety Regulatory Approvals
   UL 1577 recognized                      VDE certification conformity
    Up to 5000 Vrms for 1 minute            VDE0884 Part 10
 CSA component notice 5A approval               (basic/reinforced insulation)
    IEC 60950-1, 60601-1                  CQC certification approval
                                                                                                  SOIC-8, DIP8
       (reinforced insulation)                GB4943.1
                                                                                             Open Collector Output
                                                                                           with 20 k Pull-up Resistor
Description
The Si87xx isolators are pin-compatible, one-channel, drop-in replacements for
popular optocouplers with data rates up to 15 Mbps. These devices isolate high-
speed digital signals and offer performance, reliability, and flexibility advantages
not available with optocoupler solutions. The Si87xx series is based on Silicon
Labs' proprietary CMOS isolation technology for low-power and high-speed
operation and are resistant to the wear-out effects found in optocouplers that
degrade performance with increasing temperature, forward current, and device
age. As a result, the Si87xx series offer longer service life and dramatically higher             SOIC-8, DIP8
reliability compared to optocouplers. Ordering options include open collector                Open Collector Output
output with and without integrated pull-up resistor and output enable options.                 with Output Enable
Automotive Grade is available for certain part numbers. These products are built
using automotive-specific flows at all steps in the manufacturing process to
ensure the robustness and low defectivity required for automotive applications.       Patent pending
Rev. 1.32 1/20                              Copyright © 2020 by Silicon Laboratories                                Si87xx


Si87xx
Functional Block Diagram
                  Diode                                      VDD
                Emulator
       A1
                                               Output
                                        REC    Stage
                         XMIT                                  OUT
               IF                           (Open-Collector)
       C1
                                                              GND
2                             Rev. 1.32


                                                                                                                       Si87xx
TABLE O F C ONTENTS
Section                                                                                                                          Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
     2.1. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
3. Technical Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
     3.1. Device Behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
     3.2. Device Startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
4. Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
     4.1. Input Circuit Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
     4.2. Output Circuit Design and Power Supply Connections . . . . . . . . . . . . . . . . . . . . . . . 17
5. Pin Descriptions (SOIC-8, DIP8) Open Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
6. Pin Descriptions (SOIC-8, DIP8) Output Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
7. Pin Descriptions (SDIP6) Open Collector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
8. Pin Descriptions (SOIC-8, DIP8) 20 kW Pull-Up Resistor . . . . . . . . . . . . . . . . . . . . . . . . 21
9. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
     9.1. Automotive Grade OPNs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
10. Package Outline: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
11. Land Pattern: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
12. Package Outline: DIP8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28
13. Land Pattern: DIP8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
14. Package Outline: SDIP6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
15. Land Pattern: SDIP6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
16. Top Markings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
     16.1. Top Marking (8-Pin Narrow Body SOIC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
     16.2. Top Marking Explanation (8-Pin Narrow Body SOIC) . . . . . . . . . . . . . . . . . . . . . . . 33
     16.3. Top Marking (DIP8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
     16.4. Top Marking Explanation (DIP8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
     16.5. Top Marking (SDIP6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
     16.6. Top Marking Explanation (SDIP6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36
                                                          Rev. 1.32                                                                      3


Si87xx
1. Electrical Specifications
Table 1. Recommended Operating Conditions
                   Parameter                               Symbol              Min       Typ     Max    Unit
 VDD Supply Voltage                                          VDD                 3        —      30       V
 Input Current                                              IF(ON)
 Si87xxA Devices                                       (see Figure 1)            3        —      15     mA
 Si87xxB Devices                                                                 6        —      30     mA
 Si87xxC Devices                                                                 3        —      15     mA
 Operating Temperature (Ambient)                              TA                –40       —      125     °C
Table 2. Electrical Characteristics
VDD = 5 V; GND = 0 V; TA = –40 to +125 °C; typical specs at 25 °C; TJ = –40 to +140 °C
        Parameter           Symbol                 Test Condition                    Min     Typ   Max    Unit
 DC Parameters
 Supply Voltage               VDD     (VDD–GND)                                       3       —      30     V
 Supply Current                IDD    Output high or low (VDD = 5 to 30 V)           —        —     1.7   mA
 Input Current Threshold     IF(TH)   Si87xxA devices                                —        —     1.8   mA
                                      Si87xxB devices                                —        —     3.6   mA
                                      Si87xxC devices                                —        —     1.8   mA
 Input Current Hystere-       IHYS    Si87xxA devices                                —      0.17     —    mA
 sis                                  Si87xxB devices                                —      0.34     —    mA
                                      Si87xxC devices                                —      0.17     —    mA
 Input Forward Voltage      VF(OFF) Measured at ANODE with respect to                —        —       1     V
 (OFF)                                CATHODE.
 Input Forward Voltage       VF(ON)   Measured at ANODE with respect to              1.6      —     2.8     V
 (ON)                                 CATHODE.
 Input Capacitance              CI    f = 100 kHz
                                      VF = 0 V,                                      —        15     —     pF
                                      VF = 2 V                                       —        15     —     pF
 Logic Low Output             VOL     IOL =3 mA, VDD = 3.3 or 5 V                    —        —     0.4     V
 Voltage                              IOL =13 mA, VDD = 5.5 V                        —        —     0.7     V
 Logic High Output             IOH    VDD = VOUT = 5.5 V                             —        —     0.5    µA
 Current                              VDD = VOUT = 24 V                              —        —       1    µA
 Peak Output Current          IOPK    Peak DC collector current drive                —        50     —    mA
                                      (VDD = 5 V)
 Output Low Impedance         ROL                                                    —        —      54    
 Pull-up Resistor             RPU     Using internal pull-up                         —        20     —     k
 Enable High Min              VEH                                                     2       —      30     V
 Enable Low Max                VEL                                                   —        —     0.8     V
 Enable High Current           IEH    VDD = VEH = 5 V                                —        20     —     µA
 Draw
 Enable Low Current            IEL    VDD =5 V, VEL = 0 V                            —       –10      0    µA
 Draw
4                                                        Rev. 1.32


                                                                                             Si87xx
Table 2. Electrical Characteristics (Continued)
VDD = 5 V; GND = 0 V; TA = –40 to +125 °C; typical specs at 25 °C; TJ = –40 to +140 °C
        Parameter           Symbol                 Test Condition                    Min Typ Max  Unit
 AC Switching Parameters (VDD =5 V, RL = 350 , CL = 15 pF)
 Maximum Data Rate           FDATA    Si87xxA devices                                DC   —   15 MBPS
                                      Si87xxB devices                                DC   —   15 MBPS
                                      Si87xxC devices                                DC   —    1 MBPS
 Minimum Pulse Width          MPW     Si87xxA devices                                66   —   —    ns
                                      Si87xxB devices                                66   —   —    ns
                                      Si87xxC devices                                 1   —   —    µs
 Propagation Delay            tPLH    CL = 15 pF using 350  pull-up                 —    —   60   ns
 (Low-to-High)
 Propagation Delay            tPHL    CL = 15 pF using 350  pull-up                 —    —   60   ns
 (High-to-Low)
 Pulse Width Distortion       PWD     | tPLH – tPHL |                                —    —   20   ns
 Propagation Delay          tPSK(p-p) tPSK(P-P) is the magnitude of the dif-         —    —   20   ns
 Skew                                 ference in prop delays between dif-
                                      ferent units operating at same supply
                                      voltage, load, and ambient temp.
 Rise Time                     tR     CL = 15 pF using 350  pull-up                 —    15  —    ns
 Fall Time                      tF    CL = 15 pF using 350  pull-up                 —    5   —    ns
 Device Startup Time         tSTART                                                  —    —   40   µs
 Common Mode                  CMTI    Output = low or high
 Transient Immunity                   VCM =1500 V (See Figure 2)
                                      IF = 3 mA for Si87xxA devices                  20   35  —  kV/µs
                                      IF = 6 mA for Si87xxB devices                  35   50  —  kV/µs
                                      IF = 3 mA for Si87xxC devices                  20   35  —  kV/µs
                                                         Rev. 1.32                                     5


Si87xx
                                                                                             10 
                                                  Anode                      Anode
                                                                                          ESD         2.2 V
                                                              e                                               700 
                                                  Cathode                    Cathode
                                        3.0
         AnodetoCathodeVoltage[V]
                                        2.5
                                        2.0
                                        1.5
                                        1.0
                                        0.5
                                        0.0
                                              0           5          10          15          20        25      30
                                                                  DiodeEmulatorInputCurrent[mA]
                                                    Figure 1. Diode Emulator Model and I-V Curve
6                                                                            Rev. 1.32


                                                                               Si87xx
                                                         12 V
                                                        Supply
                                Si87xx
                     267
                            Anode     VDD
Input Signal
   Switch
                                                   348
    5V
  Isolated
   Supply                               VO
                                                                             Oscilloscope
                            Cathode    GND
Isolated
 Ground                                                 High Voltage  Output
                                                  Input  Differential
                                                           Probe
                          Vcm Surge
                             Output
                          High Voltage
                         Surge Generator
           Figure 2. Common Mode Transient Immunity Characterization Circuit
                                          Rev. 1.32                                       7


Si87xx
Table 3. Regulatory Information*
 CSA
 The Si87xx is certified under CSA Component Acceptance Notice 5A. For more details, see Master Contract
 Number 232873.
 60950-1: Up to 1000 VRMS reinforced insulation working voltage; up to 1000 VRMS basic insulation working
 voltage.
 60601-1: Up to 250 VRMS working voltage and 2 MOPP (Means of Patient Protection).
 VDE
 The Si87xx is certified according to VDE0884-10. For more details, see certificate 40037519.
 VDE0884 Part 10: Up to 1414 Vpeak for reinforced insulation working voltage.
 UL
 The Si87xx is certified under UL1577 component recognition program. For more details, see File E257455.
 Rated up to 5000 VRMS isolation voltage for basic protection.
 CQC
 The Si87xx is certified under GB4943.1-2011. For more details, see certificates CQC15001121489,
 CQC15001121490, CQC15001121284, and CQC15001121315.
 Rated up to 1000 VRMS reinforced insulation working voltage; up to 1000 VRMS basic insulation working voltage.
 *Note: Regulatory Certifications apply to 3.75 kVRMS rated devices which are production tested to 4.5 kVRMS for 1 sec.
        Regulatory Certifications apply to 5.0 kVRMS rated devices which are production tested to 6.0 kVRMS for 1 sec.
        For more information, see "9.Ordering Guide" on page 22.
Table 4. Insulation and Safety-Related Specifications
                                                                                               Value
              Parameter                      Symbol        Test Condition                                                Unit
                                                                                SOIC-8         DIP8         SDIP6
 Nominal External Air Gap                      CLR                              4.7 min       7.2 min      9.6 min        mm
 (Clearance)
 Nominal External Tracking                    CPG                               3.9 min       7.0 min      8.3 min        mm
 (Creepage)
 Minimum Internal Gap                          DTI                               0.016         0.016         0.016        mm
 (Internal Clearance)
                                              CTI or
 Tracking Resistance                                          IEC60112            600           600           600          V
                                               PTI
 Erosion Depth                                 ED                                0.031         0.031         0.057        mm
 Resistance (Input-Output)*                    RIO                                1012         1012          1012          
 Capacitance (Input-Output)*                   CIO            f = 1 MHz             1            1             1          pF
 *Note: To determine resistance and capacitance, the Si87xx is converted into a 2-terminal device. Pins 1–4 (1–3, SDIP6) are
        shorted together to form the first terminal, and pins 5–8 (4–6, SDIP6) are shorted together to form the second terminal.
        The parameters are then measured between these two terminals.
8                                                            Rev. 1.32


                                                                                                                      Si87xx
Table 5. IEC 60664-1 Ratings
                                                                                                  Specification
            Parameter                         Test Condition
                                                                                  SOIC-8                 DIP8             SDIP6
 Basic Isolation Group                Material Group                                   I                    I                 I
 Installation                         Rated Mains Voltages <                        I-IV                 I-IV              I-IV
 Classification                       150 VRMS
                                      Rated Mains Voltages <                        I-IV                 I-IV              I-IV
                                      300 VRMS
                                      Rated Mains Voltages <                        I-III                 I-III            I-IV
                                      450 VRMS
                                      Rated Mains Voltages <                        I-III                 I-III            I-IV
                                      600 VRMS
                                      Rated Mains Voltages <                         I-II                 I-II              I-III
                                      1000 VRMS
Table 6. VDE 0884-10 Insulation Characteristics*
                                                                                                Characteristic
          Parameter                Symbol               Test Condition                                                          Unit
                                                                                         SOIC-8       DIP8       SDIP6
 Maximum Working                                                                           630         891        1140       V peak
                                    VIORM
 Insulation Voltage
 Input to Output Test                                      Method b1                      1181        1671       2138        V peak
 Voltage                                        (VIORM x 1.875 = VPR, 100%
                                      VPR
                                                 Production Test, tm = 1 sec,
                                                  Partial Discharge < 5 pC)
 Transient Overvoltage              VIOTM                   t = 60 sec                    6000        6000       8000        V peak
                                               Tested per IEC 60065 with                  6250        6250       6250        V peak
                                               surge voltage of 1.2 μs/50 μs
 Surge Voltage                      VIOSM
                                               Si87xx tested with magnitude
                                               6250 V x 1.6 = 10 kV
 Pollution Degree                                                                           2           2           2
 (DIN VDE 0110, Table 1)
 Insulation Resistance at              RS                                                 >109        >109        >109            
 TS, VIO = 500 V
 *Note: This isolator is suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety
         data is ensured by protective circuits. The Si87xx provides a climate classification of 40/125/21.
                                                               Rev. 1.32                                                             9


Si87xx
Table 7. IEC Safety Limiting Values
                                                                                             Max
        Parameter         Symbol              Test Condition                                                        Unit
                                                                              SOIC-8          DIP8         SDIP6
 Case Temperature            TS                                                140             140           140     °C
 Input Current                IS        JA = 110 °C/W (SOIC-8),               370             370           390    mA
                                             110 °C/W (DIP8),
                                            105 °C/W (SDIP6),
                                         VF = 2.8 V, TJ = 140 °C,
                                                  TA = 25 °C
 Output Power                PS                                                  1              1             1      W
 Note: Maximum value allowed in the event of a failure; also see the thermal derating curve in Figures 3, 4, and 5.
10                                                        Rev. 1.32


                                                                                                                       Si87xx
Table 8. Thermal Characteristics
                                                                                                 Typ
                        Parameter                                 Symbol                                                   Unit
                                                                                SOIC-8           DIP8      SDIP6
IC Junction-to-Air Thermal                                         JA              110           110          105         ºC/W
Resistance
                                                  1200
          OutputPo
                  owerͲ Ps,InputCurrentͲ Is
                                                  1000
                                                                                            Ps(mW)
                                                  800
                                                  600
                                                                          Is(mA)
                                                  400
                                                  200
                                                    0
                                                         0   20      40         60          80     100   120         140
                                                                            TsͲ CaseTemperature(°C)
        Figure 3. (SOIC-8) Thermal Derating Curve, Dependence of Safety Limiting Values
                           with Case Temperature per VDE0884 part 10
                                                  1200
          OutputPo
                  owerͲ Ps,InputCurrentͲ Is
                                                  1000
                                                                                            Ps(mW)
                                                   800
                                                   600
                                                                          Is(mA)
                                                   400
                                                   200
                                                     0
                                                         0   20      40         60          80     100   120         140
                                                                            TsͲ CaseTemperature(°C)
         Figure 4. (DIP8) Thermal Derating Curve, Dependence of Safety Limiting Values
                           with Case Temperature per VDE0884 part 10
                                                                                Rev. 1.32                                         11


Si87xx
                                             1200
     OutputPo
             owerͲ Ps,InputCurrentͲ Is
                                             1000
                                                                                  Ps(mW)
                                             800
                                             600
                                                              Is(mA)
                                             400
                                             200
                                               0
                                                    0   20   40         60        80     100   120   140
                                                                  TsͲ CaseTemperature(°C)
     Figure 5. (SDIP6) Thermal Derating Curve, Dependence of Safety Limiting Values
                        with Case Temperature per VDE0884 part 10
12                                                                    Rev. 1.32


                                                                                                         Si87xx
Table 9. Absolute Maximum Ratings*
                         Parameter                                     Symbol                  Min  Max       Unit
 Storage Temperature                                                     TSTG                  –65  +150       °C
 Operating Temperature                                                     TA                  –40  +125       °C
 Junction Temperature                                                      TJ                   —   +140       °C
 Average Forward Input Current
 Si87xxA Devices                                                        IF(AVG)                 —    15        mA
 Si87xxB Devices                                                                                —    30        mA
 Si87xxC Devices                                                                                —    15        mA
 Peak Transient Input Current                                             IFTR                  —      1        A
 (< 1 µs pulse width, 300 ps)
 Reverse Input Voltage                                                     VR                   —    0.3        V
 Supply Voltage                                                           VDD                 –0.5   36         V
 Output Voltage                                                          VOUT                 –0.5   36         V
 Enable Voltage                                                          VOUT                 –0.5 VDD+0.5      V
 Output Sink Current                                                     ISINK                  —     15       mA
 Average Output Current                                                 IO(AVG)                 —      8       mA
 Peak Output Current (VDD = 5 V)                                         IOPK                   —     75       mA
 Input Power Dissipation                                                   PI                   —     90       mW
 Output Power Dissipation                                                  PO                   —     50       mW
 Total Power Dissipation                                                   PT                   —    140       mW
 Lead Solder Temperature (10 s)                                                                 —    260       °C
 HBM Rating ESD                                                                                 3     —        kV
 Machine Model ESD                                                                             200    —         V
 CDM                                                                                           500    —         V
 Maximum Isolation Voltage (1 s) SOIC-8                                                         —   4500      VRMS
 Maximum Isolation Voltage (1 s) DIP8                                                           —   4500      VRMS
 Maximum Isolation Voltage (1 s) SDIP6                                                          —   6500      VRMS
 *Note: Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be
        restricted to the conditions specified in the operational sections of this data sheet.
                                                              Rev. 1.32                                              13


Si87xx
2. Functional Description
2.1. Theory of Operation
The Si87xx are pin-compatible, one-channel, drop-in replacements for popular optocouplers with data rates up to
15 Mbps. The operation of an Si87xx channel is analogous to that of an opto coupler, except an RF carrier is
modulated instead of light. This simple architecture provides a robust isolated data path and requires no special
considerations or initialization at start-up. A simplified block diagram for the Si87xx is shown in Figure 6.
                   Transmitter                                                   Receiver
                                       RF
                                   OSCILLATOR
                                                   Semiconductor-
                         LED                       Based Isolation                             Output Stage
   A                   Emulator
                                   MODULATOR                         DEMODULATOR
                                                                                              Open Collector  B
                                                        Barrier
                                      Figure 6. Simplified Channel Diagram
14                                                        Rev. 1.32


                                                                                                     Si87xx
3. Technical Description
3.1. Device Behavior
Truth tables for the Si87xx are summarized in Table 10.
                                      Table 10. Si87xx Truth Table Summary1
                      Input                     VDD                     EN2                  VO 3
                       OFF                    > UVLO                     H                  HIGH
                       OFF                    > UVLO                     L                  HIGH
                       OFF                    < UVLO                     H                  HIGH
                       OFF                    < UVLO                     L                  HIGH
                        ON                    > UVLO                     H                  LOW
                        ON                    > UVLO                     L                  HIGH
                        ON                    < UVLO                     H                  HIGH
                        ON                    < UVLO                     L                  HIGH
               Notes:
                  1. This truth table assumes VDD is powered. UVLO is typically 2.8 V.
                  2. Si8712 only.
                  3. The output voltage level is determined by the external pull-up supply.
3.2. Device Startup
During start-up, Output VO floats and its voltage level is determined by the external pull-up until VDD rises above
the UVLO+ threshold for a minimum time period of tSTART. Following this, the output is low when the current flowing
from anode to cathode is > IF(ON). Device startup, normal operation, and shutdown behavior is shown in Figure 7.
    UVLO+
                   VDDHYS
    UVLO-
 VDD
  IF(ON)   IHYS
  IF
                                                                                                           Voltage level
                                                                                                          determined by
                                                                                                          external pull-up
           tSTART              tPLH      tPHL                                                                 supply
                                                                      tSTART                   tPLH
   VO
                   Figure 7. Si87xx Operating Behavior (IF > IF(MIN) when VF > VF(MIN))
                                                         Rev. 1.32                                                        15


Si87xx
4. Applications
The following sections detail the input and output circuits necessary for proper operation of the Si87xx family.
4.1. Input Circuit Design
Opto coupler manufacturers typically recommend the circuits shown in Figures 8 and 9. These circuits are
specifically designed to improve opto-coupler input common-mode rejection and increase noise immunity.
                                                                          Si87xx
                                    Vdd
                                                                  1 N/C
                                                  R1
                                                                  2 ANODE
                               Control                            3 CATHODE
                                Input
                                              Open Drain or
                                                 Collector        4 N/C
                                         Figure 8. Si87xx Input Circuit
                                                     Vdd                 Si87xx
                                                                 1 N/C
                                                                 2 ANODE
                                         Control
                                          Input         Q1
                                                                 3 CATHODE
                                                   R1
                                                                 4 N/C
                                   Figure 9. High CMR Si87xx Input Circuit
The optically-coupled circuit of Figure 8 turns the LED on when the control input is high. However, internal
capacitive coupling from the LED to the power and ground conductors can momentarily force the LED into its off
state when the anode and cathode inputs are subjected to a high common-mode transient. The circuit shown in
Figure 9 addresses this issue by using a value of R1 sufficiently low to overdrive the LED, ensuring it remains on
during an input common-mode transient. Q1 shorts the LED off in the low output state, again increasing common-
mode transient immunity.
Some opto coupler applications recommend reverse-biasing the LED when the control input is off to prevent
coupled noise from energizing the LED. The Si87xx input circuit requires less current and has twice the off-state
noise margin compared to opto couplers. However, high CMR opto coupler designs that overdrive the LED (see
Figure 9) may require increasing the value of R1 to limit input current IF to its maximum rating when using the
Si87xx. In addition, there is no benefit in driving the Si87xx input diode into reverse bias when in the off state.
Consequently, opto coupler circuits using this technique should either leave the negative bias circuitry unpopulated
or modify the circuitry (e.g., add a clamp diode or current limiting resistor) to ensure that the anode pin of the
Si87xx is no more than –0.3 V with respect to the cathode when reverse-biased.
16                                                     Rev. 1.32


                                                                                                    Si87xx
New designs should consider the input circuit configurations of Figure 10, which are more efficient than those of
Figures 8 and 9. As shown, S1 and S2 represent any suitable switch, such as a BJT or MOSFET, analog
transmission gate, processor I/O, etc. Also, note that the Si87xx input can be driven from the I/O port of any MCU
or FPGA capable of sourcing a minimum of 6 mA (see Figure 10B). Additionally, note that the Si87xx propagation
delay and output drive do not significantly change for values of IF between IF(MIN) and IF(MAX).
                              +5V                 Si87xx                               Si87xx
                           S1                1  N/C                              1 N/C
                   Control
                    Input
                                   R1
                                             2  ANODE                MCU I/O     2 ANODE
                                                                     Port pin
                                                                              R1
                                    S2          CATHODE                          3 CATHODE
                                             3
                                             4 N/C                               4 N/C
                                                    A                                    B
                             Figure 10. Si87xx Other Input Circuit Configurations
4.2. Output Circuit Design and Power Supply Connections
The speed of the open collector circuit is dependent upon the supply, VCC, the pullup resistor, RL, and the load
modeled by CL. Figure 11 illustrates three common circuit output configurations. For VDD = 5 V operation,
RL>350 is recommended to ensure proper VOL levels. For VDD = 30 V operation, RL > 2.1 kis recommended
to ensure proper VOL levels. If the enable pin is used (see Figure 11B) and two separate supplies power VDD and
the VO pullup resistor, the enable pin should be referenced to the VDD pin because VO cannot exceed VDD by more
than 0.5 V. Figure 11C illustrates a circuit using the internal 20 k resistor.
Note that GND can be biased at, above, or below ground as long as the voltage on VDD with respect to GND is a
maximum of 30 V. VDD decoupling capacitors should be placed as close to the package pins as possible. The
optimum values for these capacitors depend on load current and the distance between the chip and its power
source. It is recommended that 0.1 and 1 µF bypass capacitors be used to reduce high-frequency noise and
maximize performance. Opto replacement applications should limit their supply voltages to 30 V or less.
      Si87xx                                Si87xx       VCC1 3-30 V             Si87xx
                      VCC 3-30 V                                  VCC2 3-30 V                 VCC 3-30 V
             VDD 8                                 VDD 8                               VDD 8
              VE 7    EN                            VE 7    EN                          VL  7
                            RL                                         RL                          RL
                                  0.1, 1 µF             0.1, 1 µF                                        0.1, 1 µF
              VO 6                                  VO 6                                VO 6
                            CL                                         CL                          CL
             GND 5                                 GND 5                               GND 5
         A                                      B                                   C
                                Figure 11. Si87xx Output Circuit Configurations
                                                         Rev. 1.32                                                 17


Si87xx
5. Pin Descriptions (SOIC-8, DIP8) Open Collector
                                           Figure 12. Pin Configuration
                         Table 11. Pin Descriptions (SOIC-8, DIP8) Open Collector
  Pin      Name                                                   Description
   1        NC*       No connect.
   2      ANODE       Anode of LED emulator. VO follows the signal applied to this input with respect to the
                      CATHODE input.
   3    CATHODE Cathode of LED emulator. VO follows the signal applied to ANODE with respect to this input.
   4        NC*       No connect.
   5       GND        External MOSFET source connection and ground reference for VDD. This terminal is typically
                      connected to ground but may be tied to a negative or positive voltage.
   6        VO        Output signal.
   7        NC*       No connect.
   8        VDD       Output-side power supply input referenced to GND (30 V max).
 *Note: No Connect. These pins are not internally connected. To maximize CMTI performance, these pins should be
       connected to the ground plane.
18                                                       Rev. 1.32


                                                                                                       Si87xx
6. Pin Descriptions (SOIC-8, DIP8) Output Enable
                                          Figure 13. Pin Configuration
                        Table 12. Pin Descriptions (SOIC-8, DIP8) Output Enable
 Pin      Name                                                   Description
  1        NC*       No connect.
  2      ANODE       Anode of LED emulator. VO follows the signal applied to this input with respect to the
                     CATHODE input.
  3    CATHODE Cathode of LED emulator. VO follows the signal applied to ANODE with respect to this input.
  4        NC*       No connect.
  5       GND        External MOSFET source connection and ground reference for VDD. This terminal is typically
                     connected to ground but may be tied to a negative or positive voltage.
  6        VO        Output signal.
  7        VE        Output enable. Tied to VDD to enable output.
  8        VDD       Output-side power supply input referenced to GND (30 V max).
*Note: No Connect. These pins are not internally connected. To maximize CMTI performance, these pins should be
      connected to the ground plane.
                                                        Rev. 1.32                                              19


Si87xx
7. Pin Descriptions (SDIP6) Open Collector
                                           Figure 14. Pin Configuration
                             Table 13. Pin Descriptions (SDIP6) Open Collector
  Pin      Name                                                   Description
   1      ANODE       Anode of LED emulator. VO follows the signal applied to this input with respect to the
                      CATHODE input.
   2        NC*       No connect.
   3    CATHODE Cathode of LED emulator. VO follows the signal applied to ANODE with respect to this input.
   4       GND        External MOSFET source connection and ground reference for VDD. This terminal is typically
                      connected to ground but may be tied to a negative or positive voltage.
   5        VO        Output signal.
   6        VDD       Output-side power supply input referenced to GND (30 V max).
 *Note: No Connect. These pins are not internally connected. To maximize CMTI performance, these pins should be
       connected to the ground plane.
20                                                       Rev. 1.32


                                                                                                       Si87xx
8. Pin Descriptions (SOIC-8, DIP8) 20 k Pull-Up Resistor
                                          Figure 15. Pin Configuration
                   Table 14. Pin Descriptions (SOIC-8, DIP8) 20 k Pull-Up Resistor
 Pin      Name                                                   Description
  1        NC*       No connect.
  2      ANODE       Anode of LED emulator. VO follows the signal applied to this input with respect to the
                     CATHODE input.
  3    CATHODE Cathode of LED emulator. VO follows the signal applied to ANODE with respect to this input.
  4        NC*       No connect.
  5       GND        External MOSFET source connection and ground reference for VDD. This terminal is typically
                     connected to ground but may be tied to a negative or positive voltage.
  6        VO        Output signal.
  7         VL       Output Pull-Up Load. Tie to VO to enable load.
  8        VDD       Output-side power supply input referenced to GND (30 V max).
*Note: No Connect. These pins are not internally connected. To maximize CMTI performance, these pins should be
      connected to the ground plane.
                                                        Rev. 1.32                                              21


Si87xx
9. Ordering Guide
                                       Table 15. Si87xx Ordering Guide1,2,3
                                                             Ordering Options
   New Ordering
   Part Number              Input/Output            Data Rate          Insulation
       (OPN)                                                                           Temp Range         Pkg Type
                           Configuration       (Cross Reference)         Rating
 Open Collector Output (Available in SOIC-8, DIP8, and SDIP6)
                                                     15 Mbps
                              LED input           ACPL-W611,
  Si8710AC-B-IS                                                        3.75 kVrms –40 to +125 °C            SOIC-8
                       Open collector output        PS9303L2
                                                (Functional Match)
                                                     15 Mbps
                       High CMTI LED input        ACPL-W611,
  Si8710BC-B-IS                                                        3.75 kVrms –40 to +125 °C            SOIC-8
                       Open collector output        PS9303L2
                                                (Functional Match)
                                                     1 Mbps
                              LED input           ACPL-W611,
  Si8710CC-B-IS                                                        3.75 kVrms –40 to +125 °C            SOIC-8
                       Open collector output        PS9303L2
                                                (Functional Match)
                              LED input              15 Mbps
  Si8710AC-B-IP                                                        3.75 kVrms –40 to +125 °C           DIP8/GW
                       Open collector output       HCPL-4502
                       High CMTI LED input           15 Mbps
  Si8710BC-B-IP                                                        3.75 kVrms –40 to +125 °C           DIP8/GW
                       Open collector output       HCPL-4502
                              LED input              1 Mbps
  Si8710CC-B-IP                                                        3.75 kVrms –40 to +125 °C           DIP8/GW
                       Open collector output       HCPL-4502
                                                     15 Mbps
                              LED input
  Si8710AD-B-IS                                   ACPL-W611,            5.0 kVrms     –40 to +125 °C        SDIP6
                       Open collector output
                                                    PS9303L2
                                                     15 Mbps
                       High CMTI LED input
  Si8710BD-B-IS                                   ACPL-W611,            5.0 kVrms     –40 to +125 °C        SDIP6
                       Open collector output
                                                    PS9303L2
                                                     1 Mbps
                              LED input
  Si8710CD-B-IS                                   ACPL-W611,            5.0 kVrms     –40 to +125 °C        SDIP6
                       Open collector output
                                                    PS9303L2
 Notes:
    1. All packages are RoHS-compliant with peak solder reflow temperatures of 260 °C according to the JEDEC industry
        standard classifications.
    2. “Si” and “SI” are used interchangeably.
    3. AEC-Q100 qualified.
22                                                     Rev. 1.32


                                                                                                        Si87xx
                                Table 15. Si87xx Ordering Guide1,2,3 (Continued)
                                                            Ordering Options
 New Ordering
  Part Number              Input/Output            Data Rate          Insulation
      (OPN)                                                                           Temp Range         Pkg Type
                          Configuration       (Cross Reference)         Rating
Open Collector Output with 20 k Pullup Resistor (Available in SOIC-8 and DIP8)
                             LED input              15 Mbps
 Si8711AC-B-IS        Open collector output       HCPL-4506           3.75 kVrms –40 to +125 °C            SOIC-8
                      with integrated pullup   (Functional Match)
                      High CMTI LED input           15 Mbps
 Si8711BC-B-IS        Open collector output       HCPL-4506           3.75 kVrms –40 to +125 °C            SOIC-8
                      with integrated pullup   (Functional Match)
                             LED input              1 Mbps
 Si8711CC-B-IS        Open collector output       HCPL-4506           3.75 kVrms –40 to +125 °C            SOIC-8
                      with integrated pullup   (Functional Match)
                             LED input
                                                    15 Mbps
 Si8711AC-B-IP        Open collector output                           3.75 kVrms –40 to +125 °C           DIP8/GW
                                                  HCPL-4506
                      with integrated pullup
                      High CMTI LED input
                                                    15 Mbps
 Si8711BC-B-IP        Open collector output                           3.75 kVrms –40 to +125 °C           DIP8/GW
                                                  HCPL-4506
                      with integrated pullup
                             LED input
                                                    1 Mbps
 Si8711CC-B-IP        Open collector output                           3.75 kVrms –40 to +125 °C           DIP8/GW
                                                  HCPL-4506
                      with integrated pullup
Notes:
   1. All packages are RoHS-compliant with peak solder reflow temperatures of 260 °C according to the JEDEC industry
       standard classifications.
   2. “Si” and “SI” are used interchangeably.
   3. AEC-Q100 qualified.
                                                      Rev. 1.32                                                      23


Si87xx
                                 Table 15. Si87xx Ordering Guide1,2,3 (Continued)
                                                             Ordering Options
   New Ordering
   Part Number              Input/Output            Data Rate          Insulation
       (OPN)                                                                           Temp Range         Pkg Type
                           Configuration       (Cross Reference)         Rating
 Open Collector Output with Output Enable (Available in SOIC-8 and DIP8)
                              LED input              15 Mbps
  Si8712AC-B-IS        Open collector output     HCPL-261x/260x        3.75 kVrms –40 to +125 °C            SOIC-8
                              with enable       (Functional Match)
                       High CMTI LED input           15 Mbps
  Si8712BC-B-IS        Open collector output     HCPL-261x/260x        3.75 kVrms –40 to +125 °C            SOIC-8
                              with enable       (Functional Match)
                              LED input              1 Mbps
  Si8712CC-B-IS        Open collector output     HCPL-261x/260x        3.75 kVrms –40 to +125 °C            SOIC-8
                              with enable       (Functional Match)
                              LED input
                                                     15 Mbps
  Si8712AC-B-IP        Open collector output                           3.75 kVrms –40 to +125 °C           DIP8/GW
                                                 HCPL-261x/260x
                              with enable
                       High CMTI LED input
                                                     15 Mbps
  Si8712BC-B-IP        Open collector output                           3.75 kVrms –40 to +125 °C           DIP8/GW
                                                 HCPL-261x/260x
                              with enable
                              LED input
                                                     1 Mbps
  Si8712CC-B-IP        Open collector output                           3.75 kVrms –40 to +125 °C           DIP8/GW
                                                 HCPL-261x/260x
                              with enable
 Notes:
    1. All packages are RoHS-compliant with peak solder reflow temperatures of 260 °C according to the JEDEC industry
        standard classifications.
    2. “Si” and “SI” are used interchangeably.
    3. AEC-Q100 qualified.
24                                                     Rev. 1.32


                                                                                                                 Si87xx
9.1. Automotive Grade OPNs
Automotive-grade devices are built using automotive-specific flows at all steps in the manufacturing process to
ensure robustness and low defectivity. These devices are supported with AIAG-compliant Production Part
Approval Process (PPAP) documentation, and feature International Material Data System (IMDS) and China
Automotive Material Data System (CAMDS) listing. Qualifications are compliant with AEC-Q100, and a zero-defect
methodology is maintained throughout definition, design, evaluation, qualification, and mass production steps.
                                          Table 16. Si87xx Ordering Guide1,2,3
                                                                    Ordering Options
  New Ordering
   Part Number                Input/Output                Data Rate             Insulation
       (OPN)                                                                                     Temp Range         Pkg Type
                             Configuration          (Cross Reference)             Rating
                                                           15 Mbps
                                LED input               ACPL-W611
  Si8710AC-AS                                                                   3.75 kVrms –40 to +125 °C            SOIC-8
                          Open collector output           PS9303L2
                                                     (Functional Match)
                                                           1 Mbps
                                LED input               ACPL-W611
  Si8710CC-AS                                                                   3.75 kVrms –40 to +125 °C            SOIC-8
                          Open collector output           PS9303L2
                                                     (Functional Match)
                                                           1 Mbps
                                LED input
  Si8710CD-AS                                           ACPL-W611                5.0 kVrms      –40 to +125 °C        SDIP-6
                          Open collector output
                                                          PS9303L2
                                LED input
                                                           1 Mbps
                             Open collector
  Si8711CC-AS                                           HCPL-4506               3.75 kVrms –40 to +125 °C            SOIC-8
                          output with integrated
                                                     (Functional Match)
                                  pullup
 Notes:
    1. All packages are RoHS-compliant.
    2. “Si” and “SI” are used interchangeably.
    3. An "R" at the end of the part number denotes tape and reel packaging option.
    4. Automotive-Grade devices (with an "–A" suffix) are identical in construction materials, topside marking, and electrical
        parameters to their Industrial-Grade (with a "–I" suffix) version counterparts. Automotive-Grade products are produced
        utilizing full automotive process flows and additional statistical process controls throughout the manufacturing flow. The
        Automotive-Grade part number is included on shipping labels.
    5. Additional Ordering Part Numbers may be available in Automotive-Grade. Please contact your local Silicon Labs sales
        representative for further information.
                                                             Rev. 1.32                                                           25


Si87xx
10. Package Outline: 8-Pin Narrow Body SOIC
Figure 16 illustrates the package details for the Si87xx in an 8-pin narrow-body SOIC package. Table 17 lists the
values for the dimensions shown in the illustration.
                                                                      
                               Figure 16. 8-Pin Narrow Body SOIC Package
                    Table 17. 8-Pin Narrow Body SOIC Package Diagram Dimensions
                                                              Millimeters
                                    Symbol
                                                         Min              Max
                                        A                1.35             1.75
                                        A1               0.10             0.25
                                        A2            1.40 REF         1.55 REF
                                        B                0.33             0.51
                                        C                0.19             0.25
                                        D                4.80             5.00
                                        E                3.80             4.00
                                         e                     1.27 BSC
                                        H                5.80             6.20
                                         h               0.25             0.50
                                         L               0.40             1.27
                                                         0               8
26                                                    Rev. 1.32


                                                                                                       Si87xx
11. Land Pattern: 8-Pin Narrow Body SOIC
Figure 17 illustrates the recommended land pattern details for the Si87xx in an 8-pin narrow-body SOIC. Table 18
lists the values for the dimensions shown in the illustration.
                                Figure 17. 8-Pin Narrow Body SOIC Land Pattern
                        Table 18. 8-Pin Narrow Body SOIC Land Pattern Dimensions
                    Dimension                                  Feature                           (mm)
                        C1                             Pad Column Spacing                         5.40
                         E                                 Pad Row Pitch                          1.27
                         X1                                  Pad Width                            0.60
                         Y1                                  Pad Length                           1.55
                Notes:
                   1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for
                       Density Level B (Median Land Protrusion).
                   2. All feature sizes shown are at Maximum Material Condition (MMC) and a card
                       fabrication tolerance of 0.05 mm is assumed.
                                                           Rev. 1.32                                          27


Si87xx
12. Package Outline: DIP8
Figure 18 illustrates the package details for the Si87xx in a DIP8 package. Table 19 lists the values for the
dimensions shown in the illustration.
                                             Figure 18. DIP8 Package
                                Table 19. DIP8 Package Diagram Dimensions
                              Dimension                      Min                     Max
                                   A                          —                      4.19
                                   A1                        0.55                    0.75
                                   A2                        3.17                    3.43
                                    b                        0.35                    0.55
                                   b2                        1.14                    1.78
                                   b3                        0.76                    1.14
                                    c                        0.20                    0.33
                                   D                         9.40                    9.90
                                   E                         7.37                    7.87
                                   E1                        6.10                    6.60
                                   E2                        9.40                    9.90
                                    e                                 2.54 BSC.
                                    L                        0.38                    0.89
                                  aaa                         —                      0.25
                       Notes:
                          1. All dimensions shown are in millimeters (mm) unless otherwise noted.
                          2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
28                                                     Rev. 1.32


                                                                                                Si87xx
13. Land Pattern: DIP8
Figure 19 illustrates the recommended land pattern details for the Si87xx in a DIP8 package. Table 20 lists the
values for the dimensions shown in the illustration.
                                          Figure 19. DIP8 Land Pattern
                                   Table 20. DIP8 Land Pattern Dimensions*
                                   Dimension                       Min                Max
                                        C                          8.85               8.90
                                        E                                 2.54 BSC
                                        X                         0.60                0.65
                                        Y                         1.65                1.70
                        *Note: This Land Pattern Design is based on the IPC-7351 specification.
                                                       Rev. 1.32                                             29


Si87xx
14. Package Outline: SDIP6
Figure 20 illustrates the package details for the Si87xx in an SDIP6 package. Table 21 lists the values for the
dimensions shown in the illustration.
                                            Figure 20. SDIP6 Package
                              Table 21. SDIP6 Package Diagram Dimensions
                                 Dimension                       Min                   Max
                                     A                            —                    2.65
                                     A1                          0.10                  0.30
                                     A2                          2.05                   —
                                      b                          0.31                  0.51
                                      c                          0.20                  0.33
                                     D                                   4.58 BSC
                                     E                                  11.50 BSC
                                     E1                                  7.50 BSC
                                      e                                  1.27 BSC
                                      L                          0.40                  1.27
                                      h                          0.25                  0.75
                       Notes:
                          1. All dimensions shown are in millimeters (mm) unless otherwise noted.
                          2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
30                                                      Rev. 1.32


                                                                           Si87xx
 Table 21. SDIP6 Package Diagram Dimensions (Continued)
          Dimension                       Min                   Max
               θ                           0°                    8°
             aaa                           —                    0.10
             bbb                           —                    0.33
              ccc                          —                    0.10
             ddd                           —                    0.25
             eee                           —                    0.10
               fff                         —                    0.20
Notes:
   1. All dimensions shown are in millimeters (mm) unless otherwise noted.
   2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
                                 Rev. 1.32                                      31


Si87xx
15. Land Pattern: SDIP6
Figure 21 illustrates the recommended land pattern details for the Si87xx in an SDIP6 package. Table 22 lists the
values for the dimensions shown in the illustration.
                                         Figure 21. SDIP6 Land Pattern
                                  Table 22. SDIP6 Land Pattern Dimensions*
                                   Dimension                       Min                Max
                                        C                         10.45              10.50
                                        E                                 1.27 BSC
                                        X                          0.55               0.60
                                        Y                          2.00               2.05
                        *Note: This Land Pattern Design is based on the IPC-7351 specification.
32                                                     Rev. 1.32


                                                                                            Si87xx
16. Top Markings
16.1. Top Marking (8-Pin Narrow Body SOIC)
16.2. Top Marking Explanation (8-Pin Narrow Body SOIC)
Line 1 Marking:   Customer Part Number                Si871 = Isolator product series
                                                      X = Output configuration
                                                              0 = open collector output only
                                                              1 = open collector output w/ internal pull-up
                                                              2 = open collector output w/ output enable
                                                      S = Performance Grade:
                                                              A = 15 Mbps, 20 kV/s minimum CMTI
                                                              B = 15 Mbps, 35 kV/s minimum CMTI
                                                              C = 1 Mbps, 20 kV/s minimum CMTI
                                                      V = Insulation rating
                                                              C = 3.75 kV
Line 2 Marking:   RTTTTT = Mfg Code                   Manufacturing Code from the Assembly Purchase
                                                      Order form.
                                                      “R” indicates revision.
Line 3 Marking:   Circle = 43 mils Diameter           “e4” Pb-Free Symbol
                  Left-Justified
                  YY = Year                           Assigned by the Assembly House. Corresponds to
                  WW = Work Week                      the year and work week of the mold date.
                                            Rev. 1.32                                                     33


Si87xx
16.3. Top Marking (DIP8)
16.4. Top Marking Explanation (DIP8)
 Line 1 Marking:  Customer Part Number                Si871 = Isolator product series
                                                      X = Output configuration
                                                              0 = open collector output only
                                                              1 = open collector output w/ internal pull-up
                                                              2 = open collector output w/ output enable
                                                      S = Performance Grade:
                                                              A = 15 Mbps, 20 kV/s minimum CMTI
                                                              B = 15 Mbps, 35 kV/s minimum CMTI
                                                              C = 1 Mbps, 20 kV/s minimum CMTI
                                                      V = Insulation rating
                                                              C = 3.75 kV
 Line 2 Marking:  YY = Year                           Assigned by the Assembly House. Corresponds to
                  WW = Work Week                      the year and work week of the mold date.
                  RTTTTT = Mfg Code                   Manufacturing Code from the Assembly Purchase
                                                      Order form.
                                                      “R” indicates revision.
 Line 3 Marking:  Circle = 51 mils Diameter           “e4” Pb-Free Symbol
                  Center-Justified
                  Country of Origin                   CC
                  (Iso-Code Abbreviation)
34                                          Rev. 1.32


Si87xx
16.5. Top Marking (SDIP6)
16.6. Top Marking Explanation (SDIP6)
 Line 1 Marking:  Device                        871 = Isolator product series
                                                X = Output configuration
                                                        0 = open collector output only
                                                        1 = open collector output w/ internal pull-up
                                                        2 = open collector output w/ output enable
                                                S = Performance Grade:
                                                        A = 15 Mbps, 20 kV/s minimum CMTI
                                                        B = 15 Mbps, 35 kV/s minimum CMTI
                                                        C = 1 Mbps, 20 kV/s minimum CMTI
                                                V = Insulation rating
                                                        C = 3.75 kV; D = 5.0 kV
 Line 2 Marking:  RTTTTT = Mfg Code             Manufacturing Code from the Assembly Purchase
                                                Order form.
                                                “R” indicates revision.
 Line 3 Marking:  YY = Year                     Assigned by the Assembly House. Corresponds to the
                  WW = Work Week                year and work week of the mold date.
 Line 4 Marking:  Country of Origin             CC
                  (Iso-Code Abbreviation)
35                                        Rev. 1.32


Si87xx
DOCUMENT CHANGE LIST
Revision 0.5 to Revision 1.0
  Updated various specs in Table 2 on page 4.
  Added Figure 1 on page 6.
  Added Figure 2 on page 7.
  Added Figure 7 on page 15.
  Updated various specs in Table 9 on page 16.
  Removed “pending” throughout.
  Added references to “CQC” throughout.
  Added references to “AEC-Q100 qualified” throughout.
  Updated all Top Marking figures and descriptions.
Revision 1.0 to Revision 1.1
  Updated Figure 1 on page 6.
  Updated Ordering Guide Table 15 on page 22.
   Removed    references to moisture sensitivity levels from table note.
Revision 1.1 to Revision 1.2
  Removed references to LGA8 throughout.
  Deleted all IEC 60747-5 and IEC 61010 references throughout and added VDE 0884-10 references throughout.
 Updated all certification body’s certificate and file reference numbers throughout.
Revision 1.2 to Revision 1.3
  Updated "9.Ordering Guide" on page 22.
   Updated  Table 15.
Revision 1.3 to Revision 1.31
  Added "9.1.Automotive Grade OPNs" on page 25.
Revision 1.31 to Revision 1.32
  Updated "9.1.Automotive Grade OPNs" on page 25.
36                                                          Rev. 1.32


       Smart.
       Connected.
       Energy-Friendly.
                             Products                                                        Quality                                               Support and Community
                      www.silabs.com/products                                         www.silabs.com/quality                                           community.silabs.com
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without
further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior
notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance
of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license
to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is
required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health,
which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs
products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering
such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such
unauthorized applications.
Trademark Information
Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®,
EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®,
Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® , Zentri, the Zentri logo and Zentri DMS, Z-
Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a
registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.
                                                        Silicon Laboratories Inc.
                                                        400 West Cesar Chavez
                                                        Austin, TX 78701
                                                        USA
                                                        http://www.silabs.com


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Silicon Laboratories:
  SI8710AD-B-IS SI8710BD-B-IS SI8710CC-B-IPR SI8710CD-B-IS SI8711BC-B-IP SI8712AC-B-IS SI8711AC-B-IS
  SI8710AC-B-IP SI8710BD-B-ISR SI8711CC-B-ISR SI8712CC-B-ISR SI8711CC-B-IP SI8710AC-B-IS SI8712AC-B-
IPR SI8712BC-B-IS SI8712CC-B-IPR SI8710BC-B-IP SI8710CC-B-ISR SI8711BC-B-IPR SI8712AC-B-ISR
SI8710BC-B-IS SI8710CD-B-ISR SI8712CC-B-IS SI8712BC-B-ISR SI8711BC-B-IS SI8711CC-B-IPR SI8711AC-B-
IP SI8712CC-B-IP SI8710CC-B-IP SI8711BC-B-ISR SI8710CC-B-IS SI8712BC-B-IPR SI8711AC-B-ISR SI8711CC-
B-IS SI8710BC-B-IPR SI8711AC-B-IPR SI8710AD-B-ISR SI8710AC-B-ISR SI8712AC-B-IP SI8710AC-B-IPR
SI8710BC-B-ISR SI8712BC-B-IP SI8710CC-AS SI8710CC-ASR SI8710CD-AS SI8710CD-ASR
