FSMC	BCR1	FSMC_BCR1	CBURSTRW	FSMC_BCR1_CBURSTRW	A0000000	19	1	rw	CBURSTRW
FSMC	BCR1	FSMC_BCR1	ASYNCWAIT	FSMC_BCR1_ASYNCWAIT	A0000000	15	1	rw	ASYNCWAIT
FSMC	BCR1	FSMC_BCR1	EXTMOD	FSMC_BCR1_EXTMOD	A0000000	14	1	rw	EXTMOD
FSMC	BCR1	FSMC_BCR1	WAITEN	FSMC_BCR1_WAITEN	A0000000	13	1	rw	WAITEN
FSMC	BCR1	FSMC_BCR1	WREN	FSMC_BCR1_WREN	A0000000	12	1	rw	WREN
FSMC	BCR1	FSMC_BCR1	WAITCFG	FSMC_BCR1_WAITCFG	A0000000	11	1	rw	WAITCFG
FSMC	BCR1	FSMC_BCR1	WAITPOL	FSMC_BCR1_WAITPOL	A0000000	9	1	rw	WAITPOL
FSMC	BCR1	FSMC_BCR1	BURSTEN	FSMC_BCR1_BURSTEN	A0000000	8	1	rw	BURSTEN
FSMC	BCR1	FSMC_BCR1	FACCEN	FSMC_BCR1_FACCEN	A0000000	6	1	rw	FACCEN
FSMC	BCR1	FSMC_BCR1	MWID	FSMC_BCR1_MWID	A0000000	4	2	rw	MWID
FSMC	BCR1	FSMC_BCR1	MTYP	FSMC_BCR1_MTYP	A0000000	2	2	rw	MTYP
FSMC	BCR1	FSMC_BCR1	MUXEN	FSMC_BCR1_MUXEN	A0000000	1	1	rw	MUXEN
FSMC	BCR1	FSMC_BCR1	MBKEN	FSMC_BCR1_MBKEN	A0000000	0	1	rw	MBKEN
FSMC	BTR1	FSMC_BTR1	ACCMOD	FSMC_BTR1_ACCMOD	A0000004	28	2	rw	ACCMOD
FSMC	BTR1	FSMC_BTR1	DATLAT	FSMC_BTR1_DATLAT	A0000004	24	4	rw	DATLAT
FSMC	BTR1	FSMC_BTR1	CLKDIV	FSMC_BTR1_CLKDIV	A0000004	20	4	rw	CLKDIV
FSMC	BTR1	FSMC_BTR1	BUSTURN	FSMC_BTR1_BUSTURN	A0000004	16	4	rw	BUSTURN
FSMC	BTR1	FSMC_BTR1	DATAST	FSMC_BTR1_DATAST	A0000004	8	8	rw	DATAST
FSMC	BTR1	FSMC_BTR1	ADDHLD	FSMC_BTR1_ADDHLD	A0000004	4	4	rw	ADDHLD
FSMC	BTR1	FSMC_BTR1	ADDSET	FSMC_BTR1_ADDSET	A0000004	0	4	rw	ADDSET
FSMC	BCR2	FSMC_BCR2	CBURSTRW	FSMC_BCR2_CBURSTRW	A0000008	19	1	rw	CBURSTRW
FSMC	BCR2	FSMC_BCR2	ASYNCWAIT	FSMC_BCR2_ASYNCWAIT	A0000008	15	1	rw	ASYNCWAIT
FSMC	BCR2	FSMC_BCR2	EXTMOD	FSMC_BCR2_EXTMOD	A0000008	14	1	rw	EXTMOD
FSMC	BCR2	FSMC_BCR2	WAITEN	FSMC_BCR2_WAITEN	A0000008	13	1	rw	WAITEN
FSMC	BCR2	FSMC_BCR2	WREN	FSMC_BCR2_WREN	A0000008	12	1	rw	WREN
FSMC	BCR2	FSMC_BCR2	WAITCFG	FSMC_BCR2_WAITCFG	A0000008	11	1	rw	WAITCFG
FSMC	BCR2	FSMC_BCR2	WRAPMOD	FSMC_BCR2_WRAPMOD	A0000008	10	1	rw	WRAPMOD
FSMC	BCR2	FSMC_BCR2	WAITPOL	FSMC_BCR2_WAITPOL	A0000008	9	1	rw	WAITPOL
FSMC	BCR2	FSMC_BCR2	BURSTEN	FSMC_BCR2_BURSTEN	A0000008	8	1	rw	BURSTEN
FSMC	BCR2	FSMC_BCR2	FACCEN	FSMC_BCR2_FACCEN	A0000008	6	1	rw	FACCEN
FSMC	BCR2	FSMC_BCR2	MWID	FSMC_BCR2_MWID	A0000008	4	2	rw	MWID
FSMC	BCR2	FSMC_BCR2	MTYP	FSMC_BCR2_MTYP	A0000008	2	2	rw	MTYP
FSMC	BCR2	FSMC_BCR2	MUXEN	FSMC_BCR2_MUXEN	A0000008	1	1	rw	MUXEN
FSMC	BCR2	FSMC_BCR2	MBKEN	FSMC_BCR2_MBKEN	A0000008	0	1	rw	MBKEN
FSMC	BTR2	FSMC_BTR2	ACCMOD	FSMC_BTR2_ACCMOD	A000000C	28	2	rw	ACCMOD
FSMC	BTR2	FSMC_BTR2	DATLAT	FSMC_BTR2_DATLAT	A000000C	24	4	rw	DATLAT
FSMC	BTR2	FSMC_BTR2	CLKDIV	FSMC_BTR2_CLKDIV	A000000C	20	4	rw	CLKDIV
FSMC	BTR2	FSMC_BTR2	BUSTURN	FSMC_BTR2_BUSTURN	A000000C	16	4	rw	BUSTURN
FSMC	BTR2	FSMC_BTR2	DATAST	FSMC_BTR2_DATAST	A000000C	8	8	rw	DATAST
FSMC	BTR2	FSMC_BTR2	ADDHLD	FSMC_BTR2_ADDHLD	A000000C	4	4	rw	ADDHLD
FSMC	BTR2	FSMC_BTR2	ADDSET	FSMC_BTR2_ADDSET	A000000C	0	4	rw	ADDSET
FSMC	BCR3	FSMC_BCR3	CBURSTRW	FSMC_BCR3_CBURSTRW	A0000010	19	1	rw	CBURSTRW
FSMC	BCR3	FSMC_BCR3	ASYNCWAIT	FSMC_BCR3_ASYNCWAIT	A0000010	15	1	rw	ASYNCWAIT
FSMC	BCR3	FSMC_BCR3	EXTMOD	FSMC_BCR3_EXTMOD	A0000010	14	1	rw	EXTMOD
FSMC	BCR3	FSMC_BCR3	WAITEN	FSMC_BCR3_WAITEN	A0000010	13	1	rw	WAITEN
FSMC	BCR3	FSMC_BCR3	WREN	FSMC_BCR3_WREN	A0000010	12	1	rw	WREN
FSMC	BCR3	FSMC_BCR3	WAITCFG	FSMC_BCR3_WAITCFG	A0000010	11	1	rw	WAITCFG
FSMC	BCR3	FSMC_BCR3	WRAPMOD	FSMC_BCR3_WRAPMOD	A0000010	10	1	rw	WRAPMOD
FSMC	BCR3	FSMC_BCR3	WAITPOL	FSMC_BCR3_WAITPOL	A0000010	9	1	rw	WAITPOL
FSMC	BCR3	FSMC_BCR3	BURSTEN	FSMC_BCR3_BURSTEN	A0000010	8	1	rw	BURSTEN
FSMC	BCR3	FSMC_BCR3	FACCEN	FSMC_BCR3_FACCEN	A0000010	6	1	rw	FACCEN
FSMC	BCR3	FSMC_BCR3	MWID	FSMC_BCR3_MWID	A0000010	4	2	rw	MWID
FSMC	BCR3	FSMC_BCR3	MTYP	FSMC_BCR3_MTYP	A0000010	2	2	rw	MTYP
FSMC	BCR3	FSMC_BCR3	MUXEN	FSMC_BCR3_MUXEN	A0000010	1	1	rw	MUXEN
FSMC	BCR3	FSMC_BCR3	MBKEN	FSMC_BCR3_MBKEN	A0000010	0	1	rw	MBKEN
FSMC	BTR3	FSMC_BTR3	ACCMOD	FSMC_BTR3_ACCMOD	A0000014	28	2	rw	ACCMOD
FSMC	BTR3	FSMC_BTR3	DATLAT	FSMC_BTR3_DATLAT	A0000014	24	4	rw	DATLAT
FSMC	BTR3	FSMC_BTR3	CLKDIV	FSMC_BTR3_CLKDIV	A0000014	20	4	rw	CLKDIV
FSMC	BTR3	FSMC_BTR3	BUSTURN	FSMC_BTR3_BUSTURN	A0000014	16	4	rw	BUSTURN
FSMC	BTR3	FSMC_BTR3	DATAST	FSMC_BTR3_DATAST	A0000014	8	8	rw	DATAST
FSMC	BTR3	FSMC_BTR3	ADDHLD	FSMC_BTR3_ADDHLD	A0000014	4	4	rw	ADDHLD
FSMC	BTR3	FSMC_BTR3	ADDSET	FSMC_BTR3_ADDSET	A0000014	0	4	rw	ADDSET
FSMC	BCR4	FSMC_BCR4	CBURSTRW	FSMC_BCR4_CBURSTRW	A0000018	19	1	rw	CBURSTRW
FSMC	BCR4	FSMC_BCR4	ASYNCWAIT	FSMC_BCR4_ASYNCWAIT	A0000018	15	1	rw	ASYNCWAIT
FSMC	BCR4	FSMC_BCR4	EXTMOD	FSMC_BCR4_EXTMOD	A0000018	14	1	rw	EXTMOD
FSMC	BCR4	FSMC_BCR4	WAITEN	FSMC_BCR4_WAITEN	A0000018	13	1	rw	WAITEN
FSMC	BCR4	FSMC_BCR4	WREN	FSMC_BCR4_WREN	A0000018	12	1	rw	WREN
FSMC	BCR4	FSMC_BCR4	WAITCFG	FSMC_BCR4_WAITCFG	A0000018	11	1	rw	WAITCFG
FSMC	BCR4	FSMC_BCR4	WRAPMOD	FSMC_BCR4_WRAPMOD	A0000018	10	1	rw	WRAPMOD
FSMC	BCR4	FSMC_BCR4	WAITPOL	FSMC_BCR4_WAITPOL	A0000018	9	1	rw	WAITPOL
FSMC	BCR4	FSMC_BCR4	BURSTEN	FSMC_BCR4_BURSTEN	A0000018	8	1	rw	BURSTEN
FSMC	BCR4	FSMC_BCR4	FACCEN	FSMC_BCR4_FACCEN	A0000018	6	1	rw	FACCEN
FSMC	BCR4	FSMC_BCR4	MWID	FSMC_BCR4_MWID	A0000018	4	2	rw	MWID
FSMC	BCR4	FSMC_BCR4	MTYP	FSMC_BCR4_MTYP	A0000018	2	2	rw	MTYP
FSMC	BCR4	FSMC_BCR4	MUXEN	FSMC_BCR4_MUXEN	A0000018	1	1	rw	MUXEN
FSMC	BCR4	FSMC_BCR4	MBKEN	FSMC_BCR4_MBKEN	A0000018	0	1	rw	MBKEN
FSMC	BTR4	FSMC_BTR4	ACCMOD	FSMC_BTR4_ACCMOD	A000001C	28	2	rw	ACCMOD
FSMC	BTR4	FSMC_BTR4	DATLAT	FSMC_BTR4_DATLAT	A000001C	24	4	rw	DATLAT
FSMC	BTR4	FSMC_BTR4	CLKDIV	FSMC_BTR4_CLKDIV	A000001C	20	4	rw	CLKDIV
FSMC	BTR4	FSMC_BTR4	BUSTURN	FSMC_BTR4_BUSTURN	A000001C	16	4	rw	BUSTURN
FSMC	BTR4	FSMC_BTR4	DATAST	FSMC_BTR4_DATAST	A000001C	8	8	rw	DATAST
FSMC	BTR4	FSMC_BTR4	ADDHLD	FSMC_BTR4_ADDHLD	A000001C	4	4	rw	ADDHLD
FSMC	BTR4	FSMC_BTR4	ADDSET	FSMC_BTR4_ADDSET	A000001C	0	4	rw	ADDSET
FSMC	PCR2	FSMC_PCR2	ECCPS	FSMC_PCR2_ECCPS	A0000060	17	3	rw	ECCPS
FSMC	PCR2	FSMC_PCR2	TAR	FSMC_PCR2_TAR	A0000060	13	4	rw	TAR
FSMC	PCR2	FSMC_PCR2	TCLR	FSMC_PCR2_TCLR	A0000060	9	4	rw	TCLR
FSMC	PCR2	FSMC_PCR2	ECCEN	FSMC_PCR2_ECCEN	A0000060	6	1	rw	ECCEN
FSMC	PCR2	FSMC_PCR2	PWID	FSMC_PCR2_PWID	A0000060	4	2	rw	PWID
FSMC	PCR2	FSMC_PCR2	PTYP	FSMC_PCR2_PTYP	A0000060	3	1	rw	PTYP
FSMC	PCR2	FSMC_PCR2	PBKEN	FSMC_PCR2_PBKEN	A0000060	2	1	rw	PBKEN
FSMC	PCR2	FSMC_PCR2	PWAITEN	FSMC_PCR2_PWAITEN	A0000060	1	1	rw	PWAITEN
FSMC	SR2	FSMC_SR2	FEMPT	FSMC_SR2_FEMPT	A0000064	6	1	ro	FEMPT
FSMC	SR2	FSMC_SR2	IFEN	FSMC_SR2_IFEN	A0000064	5	1	rw	IFEN
FSMC	SR2	FSMC_SR2	ILEN	FSMC_SR2_ILEN	A0000064	4	1	rw	ILEN
FSMC	SR2	FSMC_SR2	IREN	FSMC_SR2_IREN	A0000064	3	1	rw	IREN
FSMC	SR2	FSMC_SR2	IFS	FSMC_SR2_IFS	A0000064	2	1	rw	IFS
FSMC	SR2	FSMC_SR2	ILS	FSMC_SR2_ILS	A0000064	1	1	rw	ILS
FSMC	SR2	FSMC_SR2	IRS	FSMC_SR2_IRS	A0000064	0	1	rw	IRS
FSMC	PMEM2	FSMC_PMEM2	MEMHIZx	FSMC_PMEM2_MEMHIZx	A0000068	24	8	rw	MEMHIZx
FSMC	PMEM2	FSMC_PMEM2	MEMHOLDx	FSMC_PMEM2_MEMHOLDx	A0000068	16	8	rw	MEMHOLDx
FSMC	PMEM2	FSMC_PMEM2	MEMWAITx	FSMC_PMEM2_MEMWAITx	A0000068	8	8	rw	MEMWAITx
FSMC	PMEM2	FSMC_PMEM2	MEMSETx	FSMC_PMEM2_MEMSETx	A0000068	0	8	rw	MEMSETx
FSMC	PATT2	FSMC_PATT2	ATTHIZx	FSMC_PATT2_ATTHIZx	A000006C	24	8	rw	Attribute memory x databus HiZ time
FSMC	PATT2	FSMC_PATT2	ATTHOLDx	FSMC_PATT2_ATTHOLDx	A000006C	16	8	rw	Attribute memory x hold time
FSMC	PATT2	FSMC_PATT2	ATTWAITx	FSMC_PATT2_ATTWAITx	A000006C	8	8	rw	Attribute memory x wait time
FSMC	PATT2	FSMC_PATT2	ATTSETx	FSMC_PATT2_ATTSETx	A000006C	0	8	rw	Attribute memory x setup time
FSMC	ECCR2	FSMC_ECCR2	ECCx	FSMC_ECCR2_ECCx	A0000074	0	32	rw	ECC result
FSMC	PCR3	FSMC_PCR3	ECCPS	FSMC_PCR3_ECCPS	A0000080	17	3	rw	ECCPS
FSMC	PCR3	FSMC_PCR3	TAR	FSMC_PCR3_TAR	A0000080	13	4	rw	TAR
FSMC	PCR3	FSMC_PCR3	TCLR	FSMC_PCR3_TCLR	A0000080	9	4	rw	TCLR
FSMC	PCR3	FSMC_PCR3	ECCEN	FSMC_PCR3_ECCEN	A0000080	6	1	rw	ECCEN
FSMC	PCR3	FSMC_PCR3	PWID	FSMC_PCR3_PWID	A0000080	4	2	rw	PWID
FSMC	PCR3	FSMC_PCR3	PTYP	FSMC_PCR3_PTYP	A0000080	3	1	rw	PTYP
FSMC	PCR3	FSMC_PCR3	PBKEN	FSMC_PCR3_PBKEN	A0000080	2	1	rw	PBKEN
FSMC	PCR3	FSMC_PCR3	PWAITEN	FSMC_PCR3_PWAITEN	A0000080	1	1	rw	PWAITEN
FSMC	SR3	FSMC_SR3	FEMPT	FSMC_SR3_FEMPT	A0000084	6	1	ro	FEMPT
FSMC	SR3	FSMC_SR3	IFEN	FSMC_SR3_IFEN	A0000084	5	1	rw	IFEN
FSMC	SR3	FSMC_SR3	ILEN	FSMC_SR3_ILEN	A0000084	4	1	rw	ILEN
FSMC	SR3	FSMC_SR3	IREN	FSMC_SR3_IREN	A0000084	3	1	rw	IREN
FSMC	SR3	FSMC_SR3	IFS	FSMC_SR3_IFS	A0000084	2	1	rw	IFS
FSMC	SR3	FSMC_SR3	ILS	FSMC_SR3_ILS	A0000084	1	1	rw	ILS
FSMC	SR3	FSMC_SR3	IRS	FSMC_SR3_IRS	A0000084	0	1	rw	IRS
FSMC	PMEM3	FSMC_PMEM3	MEMHIZx	FSMC_PMEM3_MEMHIZx	A0000088	24	8	rw	MEMHIZx
FSMC	PMEM3	FSMC_PMEM3	MEMHOLDx	FSMC_PMEM3_MEMHOLDx	A0000088	16	8	rw	MEMHOLDx
FSMC	PMEM3	FSMC_PMEM3	MEMWAITx	FSMC_PMEM3_MEMWAITx	A0000088	8	8	rw	MEMWAITx
FSMC	PMEM3	FSMC_PMEM3	MEMSETx	FSMC_PMEM3_MEMSETx	A0000088	0	8	rw	MEMSETx
FSMC	PATT3	FSMC_PATT3	ATTHIZx	FSMC_PATT3_ATTHIZx	A000008C	24	8	rw	ATTHIZx
FSMC	PATT3	FSMC_PATT3	ATTHOLDx	FSMC_PATT3_ATTHOLDx	A000008C	16	8	rw	ATTHOLDx
FSMC	PATT3	FSMC_PATT3	ATTWAITx	FSMC_PATT3_ATTWAITx	A000008C	8	8	rw	ATTWAITx
FSMC	PATT3	FSMC_PATT3	ATTSETx	FSMC_PATT3_ATTSETx	A000008C	0	8	rw	ATTSETx
FSMC	ECCR3	FSMC_ECCR3	ECCx	FSMC_ECCR3_ECCx	A0000094	0	32	rw	ECCx
FSMC	PCR4	FSMC_PCR4	ECCPS	FSMC_PCR4_ECCPS	A00000A0	17	3	rw	ECCPS
FSMC	PCR4	FSMC_PCR4	TAR	FSMC_PCR4_TAR	A00000A0	13	4	rw	TAR
FSMC	PCR4	FSMC_PCR4	TCLR	FSMC_PCR4_TCLR	A00000A0	9	4	rw	TCLR
FSMC	PCR4	FSMC_PCR4	ECCEN	FSMC_PCR4_ECCEN	A00000A0	6	1	rw	ECCEN
FSMC	PCR4	FSMC_PCR4	PWID	FSMC_PCR4_PWID	A00000A0	4	2	rw	PWID
FSMC	PCR4	FSMC_PCR4	PTYP	FSMC_PCR4_PTYP	A00000A0	3	1	rw	PTYP
FSMC	PCR4	FSMC_PCR4	PBKEN	FSMC_PCR4_PBKEN	A00000A0	2	1	rw	PBKEN
FSMC	PCR4	FSMC_PCR4	PWAITEN	FSMC_PCR4_PWAITEN	A00000A0	1	1	rw	PWAITEN
FSMC	SR4	FSMC_SR4	FEMPT	FSMC_SR4_FEMPT	A00000A4	6	1	ro	FEMPT
FSMC	SR4	FSMC_SR4	IFEN	FSMC_SR4_IFEN	A00000A4	5	1	rw	IFEN
FSMC	SR4	FSMC_SR4	ILEN	FSMC_SR4_ILEN	A00000A4	4	1	rw	ILEN
FSMC	SR4	FSMC_SR4	IREN	FSMC_SR4_IREN	A00000A4	3	1	rw	IREN
FSMC	SR4	FSMC_SR4	IFS	FSMC_SR4_IFS	A00000A4	2	1	rw	IFS
FSMC	SR4	FSMC_SR4	ILS	FSMC_SR4_ILS	A00000A4	1	1	rw	ILS
FSMC	SR4	FSMC_SR4	IRS	FSMC_SR4_IRS	A00000A4	0	1	rw	IRS
FSMC	PMEM4	FSMC_PMEM4	MEMHIZx	FSMC_PMEM4_MEMHIZx	A00000A8	24	8	rw	MEMHIZx
FSMC	PMEM4	FSMC_PMEM4	MEMHOLDx	FSMC_PMEM4_MEMHOLDx	A00000A8	16	8	rw	MEMHOLDx
FSMC	PMEM4	FSMC_PMEM4	MEMWAITx	FSMC_PMEM4_MEMWAITx	A00000A8	8	8	rw	MEMWAITx
FSMC	PMEM4	FSMC_PMEM4	MEMSETx	FSMC_PMEM4_MEMSETx	A00000A8	0	8	rw	MEMSETx
FSMC	PATT4	FSMC_PATT4	ATTHIZx	FSMC_PATT4_ATTHIZx	A00000AC	24	8	rw	ATTHIZx
FSMC	PATT4	FSMC_PATT4	ATTHOLDx	FSMC_PATT4_ATTHOLDx	A00000AC	16	8	rw	ATTHOLDx
FSMC	PATT4	FSMC_PATT4	ATTWAITx	FSMC_PATT4_ATTWAITx	A00000AC	8	8	rw	ATTWAITx
FSMC	PATT4	FSMC_PATT4	ATTSETx	FSMC_PATT4_ATTSETx	A00000AC	0	8	rw	ATTSETx
FSMC	PIO4	FSMC_PIO4	IOHIZx	FSMC_PIO4_IOHIZx	A00000B0	24	8	rw	IOHIZx
FSMC	PIO4	FSMC_PIO4	IOHOLDx	FSMC_PIO4_IOHOLDx	A00000B0	16	8	rw	IOHOLDx
FSMC	PIO4	FSMC_PIO4	IOWAITx	FSMC_PIO4_IOWAITx	A00000B0	8	8	rw	IOWAITx
FSMC	PIO4	FSMC_PIO4	IOSETx	FSMC_PIO4_IOSETx	A00000B0	0	8	rw	IOSETx
FSMC	BWTR1	FSMC_BWTR1	ACCMOD	FSMC_BWTR1_ACCMOD	A0000104	28	2	rw	ACCMOD
FSMC	BWTR1	FSMC_BWTR1	DATLAT	FSMC_BWTR1_DATLAT	A0000104	24	4	rw	DATLAT
FSMC	BWTR1	FSMC_BWTR1	CLKDIV	FSMC_BWTR1_CLKDIV	A0000104	20	4	rw	CLKDIV
FSMC	BWTR1	FSMC_BWTR1	DATAST	FSMC_BWTR1_DATAST	A0000104	8	8	rw	DATAST
FSMC	BWTR1	FSMC_BWTR1	ADDHLD	FSMC_BWTR1_ADDHLD	A0000104	4	4	rw	ADDHLD
FSMC	BWTR1	FSMC_BWTR1	ADDSET	FSMC_BWTR1_ADDSET	A0000104	0	4	rw	ADDSET
FSMC	BWTR2	FSMC_BWTR2	ACCMOD	FSMC_BWTR2_ACCMOD	A000010C	28	2	rw	ACCMOD
FSMC	BWTR2	FSMC_BWTR2	DATLAT	FSMC_BWTR2_DATLAT	A000010C	24	4	rw	DATLAT
FSMC	BWTR2	FSMC_BWTR2	CLKDIV	FSMC_BWTR2_CLKDIV	A000010C	20	4	rw	CLKDIV
FSMC	BWTR2	FSMC_BWTR2	DATAST	FSMC_BWTR2_DATAST	A000010C	8	8	rw	DATAST
FSMC	BWTR2	FSMC_BWTR2	ADDHLD	FSMC_BWTR2_ADDHLD	A000010C	4	4	rw	ADDHLD
FSMC	BWTR2	FSMC_BWTR2	ADDSET	FSMC_BWTR2_ADDSET	A000010C	0	4	rw	ADDSET
FSMC	BWTR3	FSMC_BWTR3	ACCMOD	FSMC_BWTR3_ACCMOD	A0000114	28	2	rw	ACCMOD
FSMC	BWTR3	FSMC_BWTR3	DATLAT	FSMC_BWTR3_DATLAT	A0000114	24	4	rw	DATLAT
FSMC	BWTR3	FSMC_BWTR3	CLKDIV	FSMC_BWTR3_CLKDIV	A0000114	20	4	rw	CLKDIV
FSMC	BWTR3	FSMC_BWTR3	DATAST	FSMC_BWTR3_DATAST	A0000114	8	8	rw	DATAST
FSMC	BWTR3	FSMC_BWTR3	ADDHLD	FSMC_BWTR3_ADDHLD	A0000114	4	4	rw	ADDHLD
FSMC	BWTR3	FSMC_BWTR3	ADDSET	FSMC_BWTR3_ADDSET	A0000114	0	4	rw	ADDSET
FSMC	BWTR4	FSMC_BWTR4	ACCMOD	FSMC_BWTR4_ACCMOD	A000011C	28	2	rw	ACCMOD
FSMC	BWTR4	FSMC_BWTR4	DATLAT	FSMC_BWTR4_DATLAT	A000011C	24	4	rw	DATLAT
FSMC	BWTR4	FSMC_BWTR4	CLKDIV	FSMC_BWTR4_CLKDIV	A000011C	20	4	rw	CLKDIV
FSMC	BWTR4	FSMC_BWTR4	DATAST	FSMC_BWTR4_DATAST	A000011C	8	8	rw	DATAST
FSMC	BWTR4	FSMC_BWTR4	ADDHLD	FSMC_BWTR4_ADDHLD	A000011C	4	4	rw	ADDHLD
FSMC	BWTR4	FSMC_BWTR4	ADDSET	FSMC_BWTR4_ADDSET	A000011C	0	4	rw	ADDSET
PWR	CR	PWR_CR	LPDS	PWR_CR_LPDS	40007000	0	1	rw	Low Power Deep Sleep
PWR	CR	PWR_CR	PDDS	PWR_CR_PDDS	40007000	1	1	rw	Power Down Deep Sleep
PWR	CR	PWR_CR	CWUF	PWR_CR_CWUF	40007000	2	1	rw	Clear Wake-up Flag
PWR	CR	PWR_CR	CSBF	PWR_CR_CSBF	40007000	3	1	rw	Clear STANDBY Flag
PWR	CR	PWR_CR	PVDE	PWR_CR_PVDE	40007000	4	1	rw	Power Voltage Detector Enable
PWR	CR	PWR_CR	PLS	PWR_CR_PLS	40007000	5	3	rw	PVD Level Selection
PWR	CR	PWR_CR	DBP	PWR_CR_DBP	40007000	8	1	rw	Disable Backup Domain write protection
PWR	CSR	PWR_CSR	WUF	PWR_CSR_WUF	40007004	0	1	ro	Wake-Up Flag
PWR	CSR	PWR_CSR	SBF	PWR_CSR_SBF	40007004	1	1	ro	STANDBY Flag
PWR	CSR	PWR_CSR	PVDO	PWR_CSR_PVDO	40007004	2	1	ro	PVD Output
PWR	CSR	PWR_CSR	EWUP	PWR_CSR_EWUP	40007004	8	1	rw	Enable WKUP pin
RCC	CR	RCC_CR	HSION	RCC_CR_HSION	40021000	0	1	rw	Internal High Speed clock enable
RCC	CR	RCC_CR	HSIRDY	RCC_CR_HSIRDY	40021000	1	1	ro	Internal High Speed clock ready flag
RCC	CR	RCC_CR	HSITRIM	RCC_CR_HSITRIM	40021000	3	5	rw	Internal High Speed clock trimming
RCC	CR	RCC_CR	HSICAL	RCC_CR_HSICAL	40021000	8	8	ro	Internal High Speed clock Calibration
RCC	CR	RCC_CR	HSEON	RCC_CR_HSEON	40021000	16	1	rw	External High Speed clock enable
RCC	CR	RCC_CR	HSERDY	RCC_CR_HSERDY	40021000	17	1	ro	External High Speed clock ready flag
RCC	CR	RCC_CR	HSEBYP	RCC_CR_HSEBYP	40021000	18	1	rw	External High Speed clock Bypass
RCC	CR	RCC_CR	CSSON	RCC_CR_CSSON	40021000	19	1	rw	Clock Security System enable
RCC	CR	RCC_CR	PLLON	RCC_CR_PLLON	40021000	24	1	rw	PLL enable
RCC	CR	RCC_CR	PLLRDY	RCC_CR_PLLRDY	40021000	25	1	ro	PLL clock ready flag
RCC	CFGR	RCC_CFGR	SW	RCC_CFGR_SW	40021004	0	2	rw	System clock Switch
RCC	CFGR	RCC_CFGR	SWS	RCC_CFGR_SWS	40021004	2	2	ro	System Clock Switch Status
RCC	CFGR	RCC_CFGR	HPRE	RCC_CFGR_HPRE	40021004	4	4	rw	AHB prescaler
RCC	CFGR	RCC_CFGR	PPRE1	RCC_CFGR_PPRE1	40021004	8	3	rw	APB Low speed prescaler (APB1)
RCC	CFGR	RCC_CFGR	PPRE2	RCC_CFGR_PPRE2	40021004	11	3	rw	APB High speed prescaler (APB2)
RCC	CFGR	RCC_CFGR	ADCPRE	RCC_CFGR_ADCPRE	40021004	14	2	rw	ADC prescaler
RCC	CFGR	RCC_CFGR	PLLSRC	RCC_CFGR_PLLSRC	40021004	16	1	rw	PLL entry clock source
RCC	CFGR	RCC_CFGR	PLLXTPRE	RCC_CFGR_PLLXTPRE	40021004	17	1	rw	HSE divider for PLL entry
RCC	CFGR	RCC_CFGR	PLLMUL	RCC_CFGR_PLLMUL	40021004	18	4	rw	PLL Multiplication Factor
RCC	CFGR	RCC_CFGR	OTGFSPRE	RCC_CFGR_OTGFSPRE	40021004	22	1	rw	USB OTG FS prescaler
RCC	CFGR	RCC_CFGR	MCO	RCC_CFGR_MCO	40021004	24	3	rw	Microcontroller clock output
RCC	CIR	RCC_CIR	LSIRDYF	RCC_CIR_LSIRDYF	40021008	0	1	ro	LSI Ready Interrupt flag
RCC	CIR	RCC_CIR	LSERDYF	RCC_CIR_LSERDYF	40021008	1	1	ro	LSE Ready Interrupt flag
RCC	CIR	RCC_CIR	HSIRDYF	RCC_CIR_HSIRDYF	40021008	2	1	ro	HSI Ready Interrupt flag
RCC	CIR	RCC_CIR	HSERDYF	RCC_CIR_HSERDYF	40021008	3	1	ro	HSE Ready Interrupt flag
RCC	CIR	RCC_CIR	PLLRDYF	RCC_CIR_PLLRDYF	40021008	4	1	ro	PLL Ready Interrupt flag
RCC	CIR	RCC_CIR	CSSF	RCC_CIR_CSSF	40021008	7	1	ro	Clock Security System Interrupt flag
RCC	CIR	RCC_CIR	LSIRDYIE	RCC_CIR_LSIRDYIE	40021008	8	1	rw	LSI Ready Interrupt Enable
RCC	CIR	RCC_CIR	LSERDYIE	RCC_CIR_LSERDYIE	40021008	9	1	rw	LSE Ready Interrupt Enable
RCC	CIR	RCC_CIR	HSIRDYIE	RCC_CIR_HSIRDYIE	40021008	10	1	rw	HSI Ready Interrupt Enable
RCC	CIR	RCC_CIR	HSERDYIE	RCC_CIR_HSERDYIE	40021008	11	1	rw	HSE Ready Interrupt Enable
RCC	CIR	RCC_CIR	PLLRDYIE	RCC_CIR_PLLRDYIE	40021008	12	1	rw	PLL Ready Interrupt Enable
RCC	CIR	RCC_CIR	LSIRDYC	RCC_CIR_LSIRDYC	40021008	16	1	wo	LSI Ready Interrupt Clear
RCC	CIR	RCC_CIR	LSERDYC	RCC_CIR_LSERDYC	40021008	17	1	wo	LSE Ready Interrupt Clear
RCC	CIR	RCC_CIR	HSIRDYC	RCC_CIR_HSIRDYC	40021008	18	1	wo	HSI Ready Interrupt Clear
RCC	CIR	RCC_CIR	HSERDYC	RCC_CIR_HSERDYC	40021008	19	1	wo	HSE Ready Interrupt Clear
RCC	CIR	RCC_CIR	PLLRDYC	RCC_CIR_PLLRDYC	40021008	20	1	wo	PLL Ready Interrupt Clear
RCC	CIR	RCC_CIR	CSSC	RCC_CIR_CSSC	40021008	23	1	wo	Clock security system interrupt clear
RCC	APB2RSTR	RCC_APB2RSTR	AFIORST	RCC_APB2RSTR_AFIORST	4002100C	0	1	rw	Alternate function I/O reset
RCC	APB2RSTR	RCC_APB2RSTR	IOPARST	RCC_APB2RSTR_IOPARST	4002100C	2	1	rw	IO port A reset
RCC	APB2RSTR	RCC_APB2RSTR	IOPBRST	RCC_APB2RSTR_IOPBRST	4002100C	3	1	rw	IO port B reset
RCC	APB2RSTR	RCC_APB2RSTR	IOPCRST	RCC_APB2RSTR_IOPCRST	4002100C	4	1	rw	IO port C reset
RCC	APB2RSTR	RCC_APB2RSTR	IOPDRST	RCC_APB2RSTR_IOPDRST	4002100C	5	1	rw	IO port D reset
RCC	APB2RSTR	RCC_APB2RSTR	IOPERST	RCC_APB2RSTR_IOPERST	4002100C	6	1	rw	IO port E reset
RCC	APB2RSTR	RCC_APB2RSTR	IOPFRST	RCC_APB2RSTR_IOPFRST	4002100C	7	1	rw	IO port F reset
RCC	APB2RSTR	RCC_APB2RSTR	IOPGRST	RCC_APB2RSTR_IOPGRST	4002100C	8	1	rw	IO port G reset
RCC	APB2RSTR	RCC_APB2RSTR	ADC1RST	RCC_APB2RSTR_ADC1RST	4002100C	9	1	rw	ADC 1 interface reset
RCC	APB2RSTR	RCC_APB2RSTR	ADC2RST	RCC_APB2RSTR_ADC2RST	4002100C	10	1	rw	ADC 2 interface reset
RCC	APB2RSTR	RCC_APB2RSTR	TIM1RST	RCC_APB2RSTR_TIM1RST	4002100C	11	1	rw	TIM1 timer reset
RCC	APB2RSTR	RCC_APB2RSTR	SPI1RST	RCC_APB2RSTR_SPI1RST	4002100C	12	1	rw	SPI 1 reset
RCC	APB2RSTR	RCC_APB2RSTR	TIM8RST	RCC_APB2RSTR_TIM8RST	4002100C	13	1	rw	TIM8 timer reset
RCC	APB2RSTR	RCC_APB2RSTR	USART1RST	RCC_APB2RSTR_USART1RST	4002100C	14	1	rw	USART1 reset
RCC	APB2RSTR	RCC_APB2RSTR	ADC3RST	RCC_APB2RSTR_ADC3RST	4002100C	15	1	rw	ADC 3 interface reset
RCC	APB2RSTR	RCC_APB2RSTR	TIM9RST	RCC_APB2RSTR_TIM9RST	4002100C	19	1	rw	TIM9 timer reset
RCC	APB2RSTR	RCC_APB2RSTR	TIM10RST	RCC_APB2RSTR_TIM10RST	4002100C	20	1	rw	TIM10 timer reset
RCC	APB2RSTR	RCC_APB2RSTR	TIM11RST	RCC_APB2RSTR_TIM11RST	4002100C	21	1	rw	TIM11 timer reset
RCC	APB1RSTR	RCC_APB1RSTR	TIM2RST	RCC_APB1RSTR_TIM2RST	40021010	0	1	rw	Timer 2 reset
RCC	APB1RSTR	RCC_APB1RSTR	TIM3RST	RCC_APB1RSTR_TIM3RST	40021010	1	1	rw	Timer 3 reset
RCC	APB1RSTR	RCC_APB1RSTR	TIM4RST	RCC_APB1RSTR_TIM4RST	40021010	2	1	rw	Timer 4 reset
RCC	APB1RSTR	RCC_APB1RSTR	TIM5RST	RCC_APB1RSTR_TIM5RST	40021010	3	1	rw	Timer 5 reset
RCC	APB1RSTR	RCC_APB1RSTR	TIM6RST	RCC_APB1RSTR_TIM6RST	40021010	4	1	rw	Timer 6 reset
RCC	APB1RSTR	RCC_APB1RSTR	TIM7RST	RCC_APB1RSTR_TIM7RST	40021010	5	1	rw	Timer 7 reset
RCC	APB1RSTR	RCC_APB1RSTR	TIM12RST	RCC_APB1RSTR_TIM12RST	40021010	6	1	rw	Timer 12 reset
RCC	APB1RSTR	RCC_APB1RSTR	TIM13RST	RCC_APB1RSTR_TIM13RST	40021010	7	1	rw	Timer 13 reset
RCC	APB1RSTR	RCC_APB1RSTR	TIM14RST	RCC_APB1RSTR_TIM14RST	40021010	8	1	rw	Timer 14 reset
RCC	APB1RSTR	RCC_APB1RSTR	WWDGRST	RCC_APB1RSTR_WWDGRST	40021010	11	1	rw	Window watchdog reset
RCC	APB1RSTR	RCC_APB1RSTR	SPI2RST	RCC_APB1RSTR_SPI2RST	40021010	14	1	rw	SPI2 reset
RCC	APB1RSTR	RCC_APB1RSTR	SPI3RST	RCC_APB1RSTR_SPI3RST	40021010	15	1	rw	SPI3 reset
RCC	APB1RSTR	RCC_APB1RSTR	USART2RST	RCC_APB1RSTR_USART2RST	40021010	17	1	rw	USART 2 reset
RCC	APB1RSTR	RCC_APB1RSTR	USART3RST	RCC_APB1RSTR_USART3RST	40021010	18	1	rw	USART 3 reset
RCC	APB1RSTR	RCC_APB1RSTR	UART4RST	RCC_APB1RSTR_UART4RST	40021010	19	1	rw	UART 4 reset
RCC	APB1RSTR	RCC_APB1RSTR	UART5RST	RCC_APB1RSTR_UART5RST	40021010	20	1	rw	UART 5 reset
RCC	APB1RSTR	RCC_APB1RSTR	I2C1RST	RCC_APB1RSTR_I2C1RST	40021010	21	1	rw	I2C1 reset
RCC	APB1RSTR	RCC_APB1RSTR	I2C2RST	RCC_APB1RSTR_I2C2RST	40021010	22	1	rw	I2C2 reset
RCC	APB1RSTR	RCC_APB1RSTR	USBRST	RCC_APB1RSTR_USBRST	40021010	23	1	rw	USB reset
RCC	APB1RSTR	RCC_APB1RSTR	CANRST	RCC_APB1RSTR_CANRST	40021010	25	1	rw	CAN reset
RCC	APB1RSTR	RCC_APB1RSTR	BKPRST	RCC_APB1RSTR_BKPRST	40021010	27	1	rw	Backup interface reset
RCC	APB1RSTR	RCC_APB1RSTR	PWRRST	RCC_APB1RSTR_PWRRST	40021010	28	1	rw	Power interface reset
RCC	APB1RSTR	RCC_APB1RSTR	DACRST	RCC_APB1RSTR_DACRST	40021010	29	1	rw	DAC interface reset
RCC	AHBENR	RCC_AHBENR	DMA1EN	RCC_AHBENR_DMA1EN	40021014	0	1	rw	DMA1 clock enable
RCC	AHBENR	RCC_AHBENR	DMA2EN	RCC_AHBENR_DMA2EN	40021014	1	1	rw	DMA2 clock enable
RCC	AHBENR	RCC_AHBENR	SRAMEN	RCC_AHBENR_SRAMEN	40021014	2	1	rw	SRAM interface clock enable
RCC	AHBENR	RCC_AHBENR	FLITFEN	RCC_AHBENR_FLITFEN	40021014	4	1	rw	FLITF clock enable
RCC	AHBENR	RCC_AHBENR	CRCEN	RCC_AHBENR_CRCEN	40021014	6	1	rw	CRC clock enable
RCC	AHBENR	RCC_AHBENR	FSMCEN	RCC_AHBENR_FSMCEN	40021014	8	1	rw	FSMC clock enable
RCC	AHBENR	RCC_AHBENR	SDIOEN	RCC_AHBENR_SDIOEN	40021014	10	1	rw	SDIO clock enable
RCC	APB2ENR	RCC_APB2ENR	AFIOEN	RCC_APB2ENR_AFIOEN	40021018	0	1	rw	Alternate function I/O clock enable
RCC	APB2ENR	RCC_APB2ENR	IOPAEN	RCC_APB2ENR_IOPAEN	40021018	2	1	rw	I/O port A clock enable
RCC	APB2ENR	RCC_APB2ENR	IOPBEN	RCC_APB2ENR_IOPBEN	40021018	3	1	rw	I/O port B clock enable
RCC	APB2ENR	RCC_APB2ENR	IOPCEN	RCC_APB2ENR_IOPCEN	40021018	4	1	rw	I/O port C clock enable
RCC	APB2ENR	RCC_APB2ENR	IOPDEN	RCC_APB2ENR_IOPDEN	40021018	5	1	rw	I/O port D clock enable
RCC	APB2ENR	RCC_APB2ENR	IOPEEN	RCC_APB2ENR_IOPEEN	40021018	6	1	rw	I/O port E clock enable
RCC	APB2ENR	RCC_APB2ENR	IOPFEN	RCC_APB2ENR_IOPFEN	40021018	7	1	rw	I/O port F clock enable
RCC	APB2ENR	RCC_APB2ENR	IOPGEN	RCC_APB2ENR_IOPGEN	40021018	8	1	rw	I/O port G clock enable
RCC	APB2ENR	RCC_APB2ENR	ADC1EN	RCC_APB2ENR_ADC1EN	40021018	9	1	rw	ADC 1 interface clock enable
RCC	APB2ENR	RCC_APB2ENR	ADC2EN	RCC_APB2ENR_ADC2EN	40021018	10	1	rw	ADC 2 interface clock enable
RCC	APB2ENR	RCC_APB2ENR	TIM1EN	RCC_APB2ENR_TIM1EN	40021018	11	1	rw	TIM1 Timer clock enable
RCC	APB2ENR	RCC_APB2ENR	SPI1EN	RCC_APB2ENR_SPI1EN	40021018	12	1	rw	SPI 1 clock enable
RCC	APB2ENR	RCC_APB2ENR	TIM8EN	RCC_APB2ENR_TIM8EN	40021018	13	1	rw	TIM8 Timer clock enable
RCC	APB2ENR	RCC_APB2ENR	USART1EN	RCC_APB2ENR_USART1EN	40021018	14	1	rw	USART1 clock enable
RCC	APB2ENR	RCC_APB2ENR	ADC3EN	RCC_APB2ENR_ADC3EN	40021018	15	1	rw	ADC3 interface clock enable
RCC	APB2ENR	RCC_APB2ENR	TIM9EN	RCC_APB2ENR_TIM9EN	40021018	19	1	rw	TIM9 Timer clock enable
RCC	APB2ENR	RCC_APB2ENR	TIM10EN	RCC_APB2ENR_TIM10EN	40021018	20	1	rw	TIM10 Timer clock enable
RCC	APB2ENR	RCC_APB2ENR	TIM11EN	RCC_APB2ENR_TIM11EN	40021018	21	1	rw	TIM11 Timer clock enable
RCC	APB1ENR	RCC_APB1ENR	TIM2EN	RCC_APB1ENR_TIM2EN	4002101C	0	1	rw	Timer 2 clock enable
RCC	APB1ENR	RCC_APB1ENR	TIM3EN	RCC_APB1ENR_TIM3EN	4002101C	1	1	rw	Timer 3 clock enable
RCC	APB1ENR	RCC_APB1ENR	TIM4EN	RCC_APB1ENR_TIM4EN	4002101C	2	1	rw	Timer 4 clock enable
RCC	APB1ENR	RCC_APB1ENR	TIM5EN	RCC_APB1ENR_TIM5EN	4002101C	3	1	rw	Timer 5 clock enable
RCC	APB1ENR	RCC_APB1ENR	TIM6EN	RCC_APB1ENR_TIM6EN	4002101C	4	1	rw	Timer 6 clock enable
RCC	APB1ENR	RCC_APB1ENR	TIM7EN	RCC_APB1ENR_TIM7EN	4002101C	5	1	rw	Timer 7 clock enable
RCC	APB1ENR	RCC_APB1ENR	TIM12EN	RCC_APB1ENR_TIM12EN	4002101C	6	1	rw	Timer 12 clock enable
RCC	APB1ENR	RCC_APB1ENR	TIM13EN	RCC_APB1ENR_TIM13EN	4002101C	7	1	rw	Timer 13 clock enable
RCC	APB1ENR	RCC_APB1ENR	TIM14EN	RCC_APB1ENR_TIM14EN	4002101C	8	1	rw	Timer 14 clock enable
RCC	APB1ENR	RCC_APB1ENR	WWDGEN	RCC_APB1ENR_WWDGEN	4002101C	11	1	rw	Window watchdog clock enable
RCC	APB1ENR	RCC_APB1ENR	SPI2EN	RCC_APB1ENR_SPI2EN	4002101C	14	1	rw	SPI 2 clock enable
RCC	APB1ENR	RCC_APB1ENR	SPI3EN	RCC_APB1ENR_SPI3EN	4002101C	15	1	rw	SPI 3 clock enable
RCC	APB1ENR	RCC_APB1ENR	USART2EN	RCC_APB1ENR_USART2EN	4002101C	17	1	rw	USART 2 clock enable
RCC	APB1ENR	RCC_APB1ENR	USART3EN	RCC_APB1ENR_USART3EN	4002101C	18	1	rw	USART 3 clock enable
RCC	APB1ENR	RCC_APB1ENR	UART4EN	RCC_APB1ENR_UART4EN	4002101C	19	1	rw	UART 4 clock enable
RCC	APB1ENR	RCC_APB1ENR	UART5EN	RCC_APB1ENR_UART5EN	4002101C	20	1	rw	UART 5 clock enable
RCC	APB1ENR	RCC_APB1ENR	I2C1EN	RCC_APB1ENR_I2C1EN	4002101C	21	1	rw	I2C 1 clock enable
RCC	APB1ENR	RCC_APB1ENR	I2C2EN	RCC_APB1ENR_I2C2EN	4002101C	22	1	rw	I2C 2 clock enable
RCC	APB1ENR	RCC_APB1ENR	USBEN	RCC_APB1ENR_USBEN	4002101C	23	1	rw	USB clock enable
RCC	APB1ENR	RCC_APB1ENR	CANEN	RCC_APB1ENR_CANEN	4002101C	25	1	rw	CAN clock enable
RCC	APB1ENR	RCC_APB1ENR	BKPEN	RCC_APB1ENR_BKPEN	4002101C	27	1	rw	Backup interface clock enable
RCC	APB1ENR	RCC_APB1ENR	PWREN	RCC_APB1ENR_PWREN	4002101C	28	1	rw	Power interface clock enable
RCC	APB1ENR	RCC_APB1ENR	DACEN	RCC_APB1ENR_DACEN	4002101C	29	1	rw	DAC interface clock enable
RCC	BDCR	RCC_BDCR	LSEON	RCC_BDCR_LSEON	40021020	0	1	rw	External Low Speed oscillator enable
RCC	BDCR	RCC_BDCR	LSERDY	RCC_BDCR_LSERDY	40021020	1	1	ro	External Low Speed oscillator ready
RCC	BDCR	RCC_BDCR	LSEBYP	RCC_BDCR_LSEBYP	40021020	2	1	rw	External Low Speed oscillator bypass
RCC	BDCR	RCC_BDCR	RTCSEL	RCC_BDCR_RTCSEL	40021020	8	2	rw	RTC clock source selection
RCC	BDCR	RCC_BDCR	RTCEN	RCC_BDCR_RTCEN	40021020	15	1	rw	RTC clock enable
RCC	BDCR	RCC_BDCR	BDRST	RCC_BDCR_BDRST	40021020	16	1	rw	Backup domain software reset
RCC	CSR	RCC_CSR	LSION	RCC_CSR_LSION	40021024	0	1	rw	Internal low speed oscillator enable
RCC	CSR	RCC_CSR	LSIRDY	RCC_CSR_LSIRDY	40021024	1	1	ro	Internal low speed oscillator ready
RCC	CSR	RCC_CSR	RMVF	RCC_CSR_RMVF	40021024	24	1	rw	Remove reset flag
RCC	CSR	RCC_CSR	PINRSTF	RCC_CSR_PINRSTF	40021024	26	1	rw	PIN reset flag
RCC	CSR	RCC_CSR	PORRSTF	RCC_CSR_PORRSTF	40021024	27	1	rw	POR/PDR reset flag
RCC	CSR	RCC_CSR	SFTRSTF	RCC_CSR_SFTRSTF	40021024	28	1	rw	Software reset flag
RCC	CSR	RCC_CSR	IWDGRSTF	RCC_CSR_IWDGRSTF	40021024	29	1	rw	Independent watchdog reset flag
RCC	CSR	RCC_CSR	WWDGRSTF	RCC_CSR_WWDGRSTF	40021024	30	1	rw	Window watchdog reset flag
RCC	CSR	RCC_CSR	LPWRRSTF	RCC_CSR_LPWRRSTF	40021024	31	1	rw	Low-power reset flag
GPIOA	CRL	GPIOA_CRL	MODE0	GPIOA_CRL_MODE0	40010800	0	2	rw	Port n.0 mode bits
GPIOA	CRL	GPIOA_CRL	CNF0	GPIOA_CRL_CNF0	40010800	2	2	rw	Port n.0 configuration bits
GPIOA	CRL	GPIOA_CRL	MODE1	GPIOA_CRL_MODE1	40010800	4	2	rw	Port n.1 mode bits
GPIOA	CRL	GPIOA_CRL	CNF1	GPIOA_CRL_CNF1	40010800	6	2	rw	Port n.1 configuration bits
GPIOA	CRL	GPIOA_CRL	MODE2	GPIOA_CRL_MODE2	40010800	8	2	rw	Port n.2 mode bits
GPIOA	CRL	GPIOA_CRL	CNF2	GPIOA_CRL_CNF2	40010800	10	2	rw	Port n.2 configuration bits
GPIOA	CRL	GPIOA_CRL	MODE3	GPIOA_CRL_MODE3	40010800	12	2	rw	Port n.3 mode bits
GPIOA	CRL	GPIOA_CRL	CNF3	GPIOA_CRL_CNF3	40010800	14	2	rw	Port n.3 configuration bits
GPIOA	CRL	GPIOA_CRL	MODE4	GPIOA_CRL_MODE4	40010800	16	2	rw	Port n.4 mode bits
GPIOA	CRL	GPIOA_CRL	CNF4	GPIOA_CRL_CNF4	40010800	18	2	rw	Port n.4 configuration bits
GPIOA	CRL	GPIOA_CRL	MODE5	GPIOA_CRL_MODE5	40010800	20	2	rw	Port n.5 mode bits
GPIOA	CRL	GPIOA_CRL	CNF5	GPIOA_CRL_CNF5	40010800	22	2	rw	Port n.5 configuration bits
GPIOA	CRL	GPIOA_CRL	MODE6	GPIOA_CRL_MODE6	40010800	24	2	rw	Port n.6 mode bits
GPIOA	CRL	GPIOA_CRL	CNF6	GPIOA_CRL_CNF6	40010800	26	2	rw	Port n.6 configuration bits
GPIOA	CRL	GPIOA_CRL	MODE7	GPIOA_CRL_MODE7	40010800	28	2	rw	Port n.7 mode bits
GPIOA	CRL	GPIOA_CRL	CNF7	GPIOA_CRL_CNF7	40010800	30	2	rw	Port n.7 configuration bits
GPIOA	CRH	GPIOA_CRH	MODE8	GPIOA_CRH_MODE8	40010804	0	2	rw	Port n.8 mode bits
GPIOA	CRH	GPIOA_CRH	CNF8	GPIOA_CRH_CNF8	40010804	2	2	rw	Port n.8 configuration bits
GPIOA	CRH	GPIOA_CRH	MODE9	GPIOA_CRH_MODE9	40010804	4	2	rw	Port n.9 mode bits
GPIOA	CRH	GPIOA_CRH	CNF9	GPIOA_CRH_CNF9	40010804	6	2	rw	Port n.9 configuration bits
GPIOA	CRH	GPIOA_CRH	MODE10	GPIOA_CRH_MODE10	40010804	8	2	rw	Port n.10 mode bits
GPIOA	CRH	GPIOA_CRH	CNF10	GPIOA_CRH_CNF10	40010804	10	2	rw	Port n.10 configuration bits
GPIOA	CRH	GPIOA_CRH	MODE11	GPIOA_CRH_MODE11	40010804	12	2	rw	Port n.11 mode bits
GPIOA	CRH	GPIOA_CRH	CNF11	GPIOA_CRH_CNF11	40010804	14	2	rw	Port n.11 configuration bits
GPIOA	CRH	GPIOA_CRH	MODE12	GPIOA_CRH_MODE12	40010804	16	2	rw	Port n.12 mode bits
GPIOA	CRH	GPIOA_CRH	CNF12	GPIOA_CRH_CNF12	40010804	18	2	rw	Port n.12 configuration bits
GPIOA	CRH	GPIOA_CRH	MODE13	GPIOA_CRH_MODE13	40010804	20	2	rw	Port n.13 mode bits
GPIOA	CRH	GPIOA_CRH	CNF13	GPIOA_CRH_CNF13	40010804	22	2	rw	Port n.13 configuration bits
GPIOA	CRH	GPIOA_CRH	MODE14	GPIOA_CRH_MODE14	40010804	24	2	rw	Port n.14 mode bits
GPIOA	CRH	GPIOA_CRH	CNF14	GPIOA_CRH_CNF14	40010804	26	2	rw	Port n.14 configuration bits
GPIOA	CRH	GPIOA_CRH	MODE15	GPIOA_CRH_MODE15	40010804	28	2	rw	Port n.15 mode bits
GPIOA	CRH	GPIOA_CRH	CNF15	GPIOA_CRH_CNF15	40010804	30	2	rw	Port n.15 configuration bits
GPIOA	IDR	GPIOA_IDR	IDR0	GPIOA_IDR_IDR0	40010808	0	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR1	GPIOA_IDR_IDR1	40010808	1	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR2	GPIOA_IDR_IDR2	40010808	2	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR3	GPIOA_IDR_IDR3	40010808	3	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR4	GPIOA_IDR_IDR4	40010808	4	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR5	GPIOA_IDR_IDR5	40010808	5	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR6	GPIOA_IDR_IDR6	40010808	6	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR7	GPIOA_IDR_IDR7	40010808	7	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR8	GPIOA_IDR_IDR8	40010808	8	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR9	GPIOA_IDR_IDR9	40010808	9	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR10	GPIOA_IDR_IDR10	40010808	10	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR11	GPIOA_IDR_IDR11	40010808	11	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR12	GPIOA_IDR_IDR12	40010808	12	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR13	GPIOA_IDR_IDR13	40010808	13	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR14	GPIOA_IDR_IDR14	40010808	14	1	rw	Port input data
GPIOA	IDR	GPIOA_IDR	IDR15	GPIOA_IDR_IDR15	40010808	15	1	rw	Port input data
GPIOA	ODR	GPIOA_ODR	ODR0	GPIOA_ODR_ODR0	4001080C	0	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR1	GPIOA_ODR_ODR1	4001080C	1	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR2	GPIOA_ODR_ODR2	4001080C	2	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR3	GPIOA_ODR_ODR3	4001080C	3	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR4	GPIOA_ODR_ODR4	4001080C	4	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR5	GPIOA_ODR_ODR5	4001080C	5	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR6	GPIOA_ODR_ODR6	4001080C	6	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR7	GPIOA_ODR_ODR7	4001080C	7	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR8	GPIOA_ODR_ODR8	4001080C	8	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR9	GPIOA_ODR_ODR9	4001080C	9	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR10	GPIOA_ODR_ODR10	4001080C	10	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR11	GPIOA_ODR_ODR11	4001080C	11	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR12	GPIOA_ODR_ODR12	4001080C	12	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR13	GPIOA_ODR_ODR13	4001080C	13	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR14	GPIOA_ODR_ODR14	4001080C	14	1	rw	Port output data
GPIOA	ODR	GPIOA_ODR	ODR15	GPIOA_ODR_ODR15	4001080C	15	1	rw	Port output data
GPIOA	BSRR	GPIOA_BSRR	BS0	GPIOA_BSRR_BS0	40010810	0	1	rw	Set bit 0
GPIOA	BSRR	GPIOA_BSRR	BS1	GPIOA_BSRR_BS1	40010810	1	1	rw	Set bit 1
GPIOA	BSRR	GPIOA_BSRR	BS2	GPIOA_BSRR_BS2	40010810	2	1	rw	Set bit 1
GPIOA	BSRR	GPIOA_BSRR	BS3	GPIOA_BSRR_BS3	40010810	3	1	rw	Set bit 3
GPIOA	BSRR	GPIOA_BSRR	BS4	GPIOA_BSRR_BS4	40010810	4	1	rw	Set bit 4
GPIOA	BSRR	GPIOA_BSRR	BS5	GPIOA_BSRR_BS5	40010810	5	1	rw	Set bit 5
GPIOA	BSRR	GPIOA_BSRR	BS6	GPIOA_BSRR_BS6	40010810	6	1	rw	Set bit 6
GPIOA	BSRR	GPIOA_BSRR	BS7	GPIOA_BSRR_BS7	40010810	7	1	rw	Set bit 7
GPIOA	BSRR	GPIOA_BSRR	BS8	GPIOA_BSRR_BS8	40010810	8	1	rw	Set bit 8
GPIOA	BSRR	GPIOA_BSRR	BS9	GPIOA_BSRR_BS9	40010810	9	1	rw	Set bit 9
GPIOA	BSRR	GPIOA_BSRR	BS10	GPIOA_BSRR_BS10	40010810	10	1	rw	Set bit 10
GPIOA	BSRR	GPIOA_BSRR	BS11	GPIOA_BSRR_BS11	40010810	11	1	rw	Set bit 11
GPIOA	BSRR	GPIOA_BSRR	BS12	GPIOA_BSRR_BS12	40010810	12	1	rw	Set bit 12
GPIOA	BSRR	GPIOA_BSRR	BS13	GPIOA_BSRR_BS13	40010810	13	1	rw	Set bit 13
GPIOA	BSRR	GPIOA_BSRR	BS14	GPIOA_BSRR_BS14	40010810	14	1	rw	Set bit 14
GPIOA	BSRR	GPIOA_BSRR	BS15	GPIOA_BSRR_BS15	40010810	15	1	rw	Set bit 15
GPIOA	BSRR	GPIOA_BSRR	BR0	GPIOA_BSRR_BR0	40010810	16	1	rw	Reset bit 0
GPIOA	BSRR	GPIOA_BSRR	BR1	GPIOA_BSRR_BR1	40010810	17	1	rw	Reset bit 1
GPIOA	BSRR	GPIOA_BSRR	BR2	GPIOA_BSRR_BR2	40010810	18	1	rw	Reset bit 2
GPIOA	BSRR	GPIOA_BSRR	BR3	GPIOA_BSRR_BR3	40010810	19	1	rw	Reset bit 3
GPIOA	BSRR	GPIOA_BSRR	BR4	GPIOA_BSRR_BR4	40010810	20	1	rw	Reset bit 4
GPIOA	BSRR	GPIOA_BSRR	BR5	GPIOA_BSRR_BR5	40010810	21	1	rw	Reset bit 5
GPIOA	BSRR	GPIOA_BSRR	BR6	GPIOA_BSRR_BR6	40010810	22	1	rw	Reset bit 6
GPIOA	BSRR	GPIOA_BSRR	BR7	GPIOA_BSRR_BR7	40010810	23	1	rw	Reset bit 7
GPIOA	BSRR	GPIOA_BSRR	BR8	GPIOA_BSRR_BR8	40010810	24	1	rw	Reset bit 8
GPIOA	BSRR	GPIOA_BSRR	BR9	GPIOA_BSRR_BR9	40010810	25	1	rw	Reset bit 9
GPIOA	BSRR	GPIOA_BSRR	BR10	GPIOA_BSRR_BR10	40010810	26	1	rw	Reset bit 10
GPIOA	BSRR	GPIOA_BSRR	BR11	GPIOA_BSRR_BR11	40010810	27	1	rw	Reset bit 11
GPIOA	BSRR	GPIOA_BSRR	BR12	GPIOA_BSRR_BR12	40010810	28	1	rw	Reset bit 12
GPIOA	BSRR	GPIOA_BSRR	BR13	GPIOA_BSRR_BR13	40010810	29	1	rw	Reset bit 13
GPIOA	BSRR	GPIOA_BSRR	BR14	GPIOA_BSRR_BR14	40010810	30	1	rw	Reset bit 14
GPIOA	BSRR	GPIOA_BSRR	BR15	GPIOA_BSRR_BR15	40010810	31	1	rw	Reset bit 15
GPIOA	BRR	GPIOA_BRR	BR0	GPIOA_BRR_BR0	40010814	0	1	rw	Reset bit 0
GPIOA	BRR	GPIOA_BRR	BR1	GPIOA_BRR_BR1	40010814	1	1	rw	Reset bit 1
GPIOA	BRR	GPIOA_BRR	BR2	GPIOA_BRR_BR2	40010814	2	1	rw	Reset bit 1
GPIOA	BRR	GPIOA_BRR	BR3	GPIOA_BRR_BR3	40010814	3	1	rw	Reset bit 3
GPIOA	BRR	GPIOA_BRR	BR4	GPIOA_BRR_BR4	40010814	4	1	rw	Reset bit 4
GPIOA	BRR	GPIOA_BRR	BR5	GPIOA_BRR_BR5	40010814	5	1	rw	Reset bit 5
GPIOA	BRR	GPIOA_BRR	BR6	GPIOA_BRR_BR6	40010814	6	1	rw	Reset bit 6
GPIOA	BRR	GPIOA_BRR	BR7	GPIOA_BRR_BR7	40010814	7	1	rw	Reset bit 7
GPIOA	BRR	GPIOA_BRR	BR8	GPIOA_BRR_BR8	40010814	8	1	rw	Reset bit 8
GPIOA	BRR	GPIOA_BRR	BR9	GPIOA_BRR_BR9	40010814	9	1	rw	Reset bit 9
GPIOA	BRR	GPIOA_BRR	BR10	GPIOA_BRR_BR10	40010814	10	1	rw	Reset bit 10
GPIOA	BRR	GPIOA_BRR	BR11	GPIOA_BRR_BR11	40010814	11	1	rw	Reset bit 11
GPIOA	BRR	GPIOA_BRR	BR12	GPIOA_BRR_BR12	40010814	12	1	rw	Reset bit 12
GPIOA	BRR	GPIOA_BRR	BR13	GPIOA_BRR_BR13	40010814	13	1	rw	Reset bit 13
GPIOA	BRR	GPIOA_BRR	BR14	GPIOA_BRR_BR14	40010814	14	1	rw	Reset bit 14
GPIOA	BRR	GPIOA_BRR	BR15	GPIOA_BRR_BR15	40010814	15	1	rw	Reset bit 15
GPIOA	LCKR	GPIOA_LCKR	LCK0	GPIOA_LCKR_LCK0	40010818	0	1	rw	Port A Lock bit 0
GPIOA	LCKR	GPIOA_LCKR	LCK1	GPIOA_LCKR_LCK1	40010818	1	1	rw	Port A Lock bit 1
GPIOA	LCKR	GPIOA_LCKR	LCK2	GPIOA_LCKR_LCK2	40010818	2	1	rw	Port A Lock bit 2
GPIOA	LCKR	GPIOA_LCKR	LCK3	GPIOA_LCKR_LCK3	40010818	3	1	rw	Port A Lock bit 3
GPIOA	LCKR	GPIOA_LCKR	LCK4	GPIOA_LCKR_LCK4	40010818	4	1	rw	Port A Lock bit 4
GPIOA	LCKR	GPIOA_LCKR	LCK5	GPIOA_LCKR_LCK5	40010818	5	1	rw	Port A Lock bit 5
GPIOA	LCKR	GPIOA_LCKR	LCK6	GPIOA_LCKR_LCK6	40010818	6	1	rw	Port A Lock bit 6
GPIOA	LCKR	GPIOA_LCKR	LCK7	GPIOA_LCKR_LCK7	40010818	7	1	rw	Port A Lock bit 7
GPIOA	LCKR	GPIOA_LCKR	LCK8	GPIOA_LCKR_LCK8	40010818	8	1	rw	Port A Lock bit 8
GPIOA	LCKR	GPIOA_LCKR	LCK9	GPIOA_LCKR_LCK9	40010818	9	1	rw	Port A Lock bit 9
GPIOA	LCKR	GPIOA_LCKR	LCK10	GPIOA_LCKR_LCK10	40010818	10	1	rw	Port A Lock bit 10
GPIOA	LCKR	GPIOA_LCKR	LCK11	GPIOA_LCKR_LCK11	40010818	11	1	rw	Port A Lock bit 11
GPIOA	LCKR	GPIOA_LCKR	LCK12	GPIOA_LCKR_LCK12	40010818	12	1	rw	Port A Lock bit 12
GPIOA	LCKR	GPIOA_LCKR	LCK13	GPIOA_LCKR_LCK13	40010818	13	1	rw	Port A Lock bit 13
GPIOA	LCKR	GPIOA_LCKR	LCK14	GPIOA_LCKR_LCK14	40010818	14	1	rw	Port A Lock bit 14
GPIOA	LCKR	GPIOA_LCKR	LCK15	GPIOA_LCKR_LCK15	40010818	15	1	rw	Port A Lock bit 15
GPIOA	LCKR	GPIOA_LCKR	LCKK	GPIOA_LCKR_LCKK	40010818	16	1	rw	Lock key
GPIOB	CRL	GPIOB_CRL	MODE0	GPIOB_CRL_MODE0	40010C00	0	2	rw	Port n.0 mode bits
GPIOB	CRL	GPIOB_CRL	CNF0	GPIOB_CRL_CNF0	40010C00	2	2	rw	Port n.0 configuration bits
GPIOB	CRL	GPIOB_CRL	MODE1	GPIOB_CRL_MODE1	40010C00	4	2	rw	Port n.1 mode bits
GPIOB	CRL	GPIOB_CRL	CNF1	GPIOB_CRL_CNF1	40010C00	6	2	rw	Port n.1 configuration bits
GPIOB	CRL	GPIOB_CRL	MODE2	GPIOB_CRL_MODE2	40010C00	8	2	rw	Port n.2 mode bits
GPIOB	CRL	GPIOB_CRL	CNF2	GPIOB_CRL_CNF2	40010C00	10	2	rw	Port n.2 configuration bits
GPIOB	CRL	GPIOB_CRL	MODE3	GPIOB_CRL_MODE3	40010C00	12	2	rw	Port n.3 mode bits
GPIOB	CRL	GPIOB_CRL	CNF3	GPIOB_CRL_CNF3	40010C00	14	2	rw	Port n.3 configuration bits
GPIOB	CRL	GPIOB_CRL	MODE4	GPIOB_CRL_MODE4	40010C00	16	2	rw	Port n.4 mode bits
GPIOB	CRL	GPIOB_CRL	CNF4	GPIOB_CRL_CNF4	40010C00	18	2	rw	Port n.4 configuration bits
GPIOB	CRL	GPIOB_CRL	MODE5	GPIOB_CRL_MODE5	40010C00	20	2	rw	Port n.5 mode bits
GPIOB	CRL	GPIOB_CRL	CNF5	GPIOB_CRL_CNF5	40010C00	22	2	rw	Port n.5 configuration bits
GPIOB	CRL	GPIOB_CRL	MODE6	GPIOB_CRL_MODE6	40010C00	24	2	rw	Port n.6 mode bits
GPIOB	CRL	GPIOB_CRL	CNF6	GPIOB_CRL_CNF6	40010C00	26	2	rw	Port n.6 configuration bits
GPIOB	CRL	GPIOB_CRL	MODE7	GPIOB_CRL_MODE7	40010C00	28	2	rw	Port n.7 mode bits
GPIOB	CRL	GPIOB_CRL	CNF7	GPIOB_CRL_CNF7	40010C00	30	2	rw	Port n.7 configuration bits
GPIOB	CRH	GPIOB_CRH	MODE8	GPIOB_CRH_MODE8	40010C04	0	2	rw	Port n.8 mode bits
GPIOB	CRH	GPIOB_CRH	CNF8	GPIOB_CRH_CNF8	40010C04	2	2	rw	Port n.8 configuration bits
GPIOB	CRH	GPIOB_CRH	MODE9	GPIOB_CRH_MODE9	40010C04	4	2	rw	Port n.9 mode bits
GPIOB	CRH	GPIOB_CRH	CNF9	GPIOB_CRH_CNF9	40010C04	6	2	rw	Port n.9 configuration bits
GPIOB	CRH	GPIOB_CRH	MODE10	GPIOB_CRH_MODE10	40010C04	8	2	rw	Port n.10 mode bits
GPIOB	CRH	GPIOB_CRH	CNF10	GPIOB_CRH_CNF10	40010C04	10	2	rw	Port n.10 configuration bits
GPIOB	CRH	GPIOB_CRH	MODE11	GPIOB_CRH_MODE11	40010C04	12	2	rw	Port n.11 mode bits
GPIOB	CRH	GPIOB_CRH	CNF11	GPIOB_CRH_CNF11	40010C04	14	2	rw	Port n.11 configuration bits
GPIOB	CRH	GPIOB_CRH	MODE12	GPIOB_CRH_MODE12	40010C04	16	2	rw	Port n.12 mode bits
GPIOB	CRH	GPIOB_CRH	CNF12	GPIOB_CRH_CNF12	40010C04	18	2	rw	Port n.12 configuration bits
GPIOB	CRH	GPIOB_CRH	MODE13	GPIOB_CRH_MODE13	40010C04	20	2	rw	Port n.13 mode bits
GPIOB	CRH	GPIOB_CRH	CNF13	GPIOB_CRH_CNF13	40010C04	22	2	rw	Port n.13 configuration bits
GPIOB	CRH	GPIOB_CRH	MODE14	GPIOB_CRH_MODE14	40010C04	24	2	rw	Port n.14 mode bits
GPIOB	CRH	GPIOB_CRH	CNF14	GPIOB_CRH_CNF14	40010C04	26	2	rw	Port n.14 configuration bits
GPIOB	CRH	GPIOB_CRH	MODE15	GPIOB_CRH_MODE15	40010C04	28	2	rw	Port n.15 mode bits
GPIOB	CRH	GPIOB_CRH	CNF15	GPIOB_CRH_CNF15	40010C04	30	2	rw	Port n.15 configuration bits
GPIOB	IDR	GPIOB_IDR	IDR0	GPIOB_IDR_IDR0	40010C08	0	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR1	GPIOB_IDR_IDR1	40010C08	1	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR2	GPIOB_IDR_IDR2	40010C08	2	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR3	GPIOB_IDR_IDR3	40010C08	3	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR4	GPIOB_IDR_IDR4	40010C08	4	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR5	GPIOB_IDR_IDR5	40010C08	5	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR6	GPIOB_IDR_IDR6	40010C08	6	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR7	GPIOB_IDR_IDR7	40010C08	7	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR8	GPIOB_IDR_IDR8	40010C08	8	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR9	GPIOB_IDR_IDR9	40010C08	9	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR10	GPIOB_IDR_IDR10	40010C08	10	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR11	GPIOB_IDR_IDR11	40010C08	11	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR12	GPIOB_IDR_IDR12	40010C08	12	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR13	GPIOB_IDR_IDR13	40010C08	13	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR14	GPIOB_IDR_IDR14	40010C08	14	1	rw	Port input data
GPIOB	IDR	GPIOB_IDR	IDR15	GPIOB_IDR_IDR15	40010C08	15	1	rw	Port input data
GPIOB	ODR	GPIOB_ODR	ODR0	GPIOB_ODR_ODR0	40010C0C	0	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR1	GPIOB_ODR_ODR1	40010C0C	1	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR2	GPIOB_ODR_ODR2	40010C0C	2	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR3	GPIOB_ODR_ODR3	40010C0C	3	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR4	GPIOB_ODR_ODR4	40010C0C	4	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR5	GPIOB_ODR_ODR5	40010C0C	5	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR6	GPIOB_ODR_ODR6	40010C0C	6	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR7	GPIOB_ODR_ODR7	40010C0C	7	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR8	GPIOB_ODR_ODR8	40010C0C	8	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR9	GPIOB_ODR_ODR9	40010C0C	9	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR10	GPIOB_ODR_ODR10	40010C0C	10	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR11	GPIOB_ODR_ODR11	40010C0C	11	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR12	GPIOB_ODR_ODR12	40010C0C	12	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR13	GPIOB_ODR_ODR13	40010C0C	13	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR14	GPIOB_ODR_ODR14	40010C0C	14	1	rw	Port output data
GPIOB	ODR	GPIOB_ODR	ODR15	GPIOB_ODR_ODR15	40010C0C	15	1	rw	Port output data
GPIOB	BSRR	GPIOB_BSRR	BS0	GPIOB_BSRR_BS0	40010C10	0	1	rw	Set bit 0
GPIOB	BSRR	GPIOB_BSRR	BS1	GPIOB_BSRR_BS1	40010C10	1	1	rw	Set bit 1
GPIOB	BSRR	GPIOB_BSRR	BS2	GPIOB_BSRR_BS2	40010C10	2	1	rw	Set bit 1
GPIOB	BSRR	GPIOB_BSRR	BS3	GPIOB_BSRR_BS3	40010C10	3	1	rw	Set bit 3
GPIOB	BSRR	GPIOB_BSRR	BS4	GPIOB_BSRR_BS4	40010C10	4	1	rw	Set bit 4
GPIOB	BSRR	GPIOB_BSRR	BS5	GPIOB_BSRR_BS5	40010C10	5	1	rw	Set bit 5
GPIOB	BSRR	GPIOB_BSRR	BS6	GPIOB_BSRR_BS6	40010C10	6	1	rw	Set bit 6
GPIOB	BSRR	GPIOB_BSRR	BS7	GPIOB_BSRR_BS7	40010C10	7	1	rw	Set bit 7
GPIOB	BSRR	GPIOB_BSRR	BS8	GPIOB_BSRR_BS8	40010C10	8	1	rw	Set bit 8
GPIOB	BSRR	GPIOB_BSRR	BS9	GPIOB_BSRR_BS9	40010C10	9	1	rw	Set bit 9
GPIOB	BSRR	GPIOB_BSRR	BS10	GPIOB_BSRR_BS10	40010C10	10	1	rw	Set bit 10
GPIOB	BSRR	GPIOB_BSRR	BS11	GPIOB_BSRR_BS11	40010C10	11	1	rw	Set bit 11
GPIOB	BSRR	GPIOB_BSRR	BS12	GPIOB_BSRR_BS12	40010C10	12	1	rw	Set bit 12
GPIOB	BSRR	GPIOB_BSRR	BS13	GPIOB_BSRR_BS13	40010C10	13	1	rw	Set bit 13
GPIOB	BSRR	GPIOB_BSRR	BS14	GPIOB_BSRR_BS14	40010C10	14	1	rw	Set bit 14
GPIOB	BSRR	GPIOB_BSRR	BS15	GPIOB_BSRR_BS15	40010C10	15	1	rw	Set bit 15
GPIOB	BSRR	GPIOB_BSRR	BR0	GPIOB_BSRR_BR0	40010C10	16	1	rw	Reset bit 0
GPIOB	BSRR	GPIOB_BSRR	BR1	GPIOB_BSRR_BR1	40010C10	17	1	rw	Reset bit 1
GPIOB	BSRR	GPIOB_BSRR	BR2	GPIOB_BSRR_BR2	40010C10	18	1	rw	Reset bit 2
GPIOB	BSRR	GPIOB_BSRR	BR3	GPIOB_BSRR_BR3	40010C10	19	1	rw	Reset bit 3
GPIOB	BSRR	GPIOB_BSRR	BR4	GPIOB_BSRR_BR4	40010C10	20	1	rw	Reset bit 4
GPIOB	BSRR	GPIOB_BSRR	BR5	GPIOB_BSRR_BR5	40010C10	21	1	rw	Reset bit 5
GPIOB	BSRR	GPIOB_BSRR	BR6	GPIOB_BSRR_BR6	40010C10	22	1	rw	Reset bit 6
GPIOB	BSRR	GPIOB_BSRR	BR7	GPIOB_BSRR_BR7	40010C10	23	1	rw	Reset bit 7
GPIOB	BSRR	GPIOB_BSRR	BR8	GPIOB_BSRR_BR8	40010C10	24	1	rw	Reset bit 8
GPIOB	BSRR	GPIOB_BSRR	BR9	GPIOB_BSRR_BR9	40010C10	25	1	rw	Reset bit 9
GPIOB	BSRR	GPIOB_BSRR	BR10	GPIOB_BSRR_BR10	40010C10	26	1	rw	Reset bit 10
GPIOB	BSRR	GPIOB_BSRR	BR11	GPIOB_BSRR_BR11	40010C10	27	1	rw	Reset bit 11
GPIOB	BSRR	GPIOB_BSRR	BR12	GPIOB_BSRR_BR12	40010C10	28	1	rw	Reset bit 12
GPIOB	BSRR	GPIOB_BSRR	BR13	GPIOB_BSRR_BR13	40010C10	29	1	rw	Reset bit 13
GPIOB	BSRR	GPIOB_BSRR	BR14	GPIOB_BSRR_BR14	40010C10	30	1	rw	Reset bit 14
GPIOB	BSRR	GPIOB_BSRR	BR15	GPIOB_BSRR_BR15	40010C10	31	1	rw	Reset bit 15
GPIOB	BRR	GPIOB_BRR	BR0	GPIOB_BRR_BR0	40010C14	0	1	rw	Reset bit 0
GPIOB	BRR	GPIOB_BRR	BR1	GPIOB_BRR_BR1	40010C14	1	1	rw	Reset bit 1
GPIOB	BRR	GPIOB_BRR	BR2	GPIOB_BRR_BR2	40010C14	2	1	rw	Reset bit 1
GPIOB	BRR	GPIOB_BRR	BR3	GPIOB_BRR_BR3	40010C14	3	1	rw	Reset bit 3
GPIOB	BRR	GPIOB_BRR	BR4	GPIOB_BRR_BR4	40010C14	4	1	rw	Reset bit 4
GPIOB	BRR	GPIOB_BRR	BR5	GPIOB_BRR_BR5	40010C14	5	1	rw	Reset bit 5
GPIOB	BRR	GPIOB_BRR	BR6	GPIOB_BRR_BR6	40010C14	6	1	rw	Reset bit 6
GPIOB	BRR	GPIOB_BRR	BR7	GPIOB_BRR_BR7	40010C14	7	1	rw	Reset bit 7
GPIOB	BRR	GPIOB_BRR	BR8	GPIOB_BRR_BR8	40010C14	8	1	rw	Reset bit 8
GPIOB	BRR	GPIOB_BRR	BR9	GPIOB_BRR_BR9	40010C14	9	1	rw	Reset bit 9
GPIOB	BRR	GPIOB_BRR	BR10	GPIOB_BRR_BR10	40010C14	10	1	rw	Reset bit 10
GPIOB	BRR	GPIOB_BRR	BR11	GPIOB_BRR_BR11	40010C14	11	1	rw	Reset bit 11
GPIOB	BRR	GPIOB_BRR	BR12	GPIOB_BRR_BR12	40010C14	12	1	rw	Reset bit 12
GPIOB	BRR	GPIOB_BRR	BR13	GPIOB_BRR_BR13	40010C14	13	1	rw	Reset bit 13
GPIOB	BRR	GPIOB_BRR	BR14	GPIOB_BRR_BR14	40010C14	14	1	rw	Reset bit 14
GPIOB	BRR	GPIOB_BRR	BR15	GPIOB_BRR_BR15	40010C14	15	1	rw	Reset bit 15
GPIOB	LCKR	GPIOB_LCKR	LCK0	GPIOB_LCKR_LCK0	40010C18	0	1	rw	Port A Lock bit 0
GPIOB	LCKR	GPIOB_LCKR	LCK1	GPIOB_LCKR_LCK1	40010C18	1	1	rw	Port A Lock bit 1
GPIOB	LCKR	GPIOB_LCKR	LCK2	GPIOB_LCKR_LCK2	40010C18	2	1	rw	Port A Lock bit 2
GPIOB	LCKR	GPIOB_LCKR	LCK3	GPIOB_LCKR_LCK3	40010C18	3	1	rw	Port A Lock bit 3
GPIOB	LCKR	GPIOB_LCKR	LCK4	GPIOB_LCKR_LCK4	40010C18	4	1	rw	Port A Lock bit 4
GPIOB	LCKR	GPIOB_LCKR	LCK5	GPIOB_LCKR_LCK5	40010C18	5	1	rw	Port A Lock bit 5
GPIOB	LCKR	GPIOB_LCKR	LCK6	GPIOB_LCKR_LCK6	40010C18	6	1	rw	Port A Lock bit 6
GPIOB	LCKR	GPIOB_LCKR	LCK7	GPIOB_LCKR_LCK7	40010C18	7	1	rw	Port A Lock bit 7
GPIOB	LCKR	GPIOB_LCKR	LCK8	GPIOB_LCKR_LCK8	40010C18	8	1	rw	Port A Lock bit 8
GPIOB	LCKR	GPIOB_LCKR	LCK9	GPIOB_LCKR_LCK9	40010C18	9	1	rw	Port A Lock bit 9
GPIOB	LCKR	GPIOB_LCKR	LCK10	GPIOB_LCKR_LCK10	40010C18	10	1	rw	Port A Lock bit 10
GPIOB	LCKR	GPIOB_LCKR	LCK11	GPIOB_LCKR_LCK11	40010C18	11	1	rw	Port A Lock bit 11
GPIOB	LCKR	GPIOB_LCKR	LCK12	GPIOB_LCKR_LCK12	40010C18	12	1	rw	Port A Lock bit 12
GPIOB	LCKR	GPIOB_LCKR	LCK13	GPIOB_LCKR_LCK13	40010C18	13	1	rw	Port A Lock bit 13
GPIOB	LCKR	GPIOB_LCKR	LCK14	GPIOB_LCKR_LCK14	40010C18	14	1	rw	Port A Lock bit 14
GPIOB	LCKR	GPIOB_LCKR	LCK15	GPIOB_LCKR_LCK15	40010C18	15	1	rw	Port A Lock bit 15
GPIOB	LCKR	GPIOB_LCKR	LCKK	GPIOB_LCKR_LCKK	40010C18	16	1	rw	Lock key
GPIOC	CRL	GPIOC_CRL	MODE0	GPIOC_CRL_MODE0	40011000	0	2	rw	Port n.0 mode bits
GPIOC	CRL	GPIOC_CRL	CNF0	GPIOC_CRL_CNF0	40011000	2	2	rw	Port n.0 configuration bits
GPIOC	CRL	GPIOC_CRL	MODE1	GPIOC_CRL_MODE1	40011000	4	2	rw	Port n.1 mode bits
GPIOC	CRL	GPIOC_CRL	CNF1	GPIOC_CRL_CNF1	40011000	6	2	rw	Port n.1 configuration bits
GPIOC	CRL	GPIOC_CRL	MODE2	GPIOC_CRL_MODE2	40011000	8	2	rw	Port n.2 mode bits
GPIOC	CRL	GPIOC_CRL	CNF2	GPIOC_CRL_CNF2	40011000	10	2	rw	Port n.2 configuration bits
GPIOC	CRL	GPIOC_CRL	MODE3	GPIOC_CRL_MODE3	40011000	12	2	rw	Port n.3 mode bits
GPIOC	CRL	GPIOC_CRL	CNF3	GPIOC_CRL_CNF3	40011000	14	2	rw	Port n.3 configuration bits
GPIOC	CRL	GPIOC_CRL	MODE4	GPIOC_CRL_MODE4	40011000	16	2	rw	Port n.4 mode bits
GPIOC	CRL	GPIOC_CRL	CNF4	GPIOC_CRL_CNF4	40011000	18	2	rw	Port n.4 configuration bits
GPIOC	CRL	GPIOC_CRL	MODE5	GPIOC_CRL_MODE5	40011000	20	2	rw	Port n.5 mode bits
GPIOC	CRL	GPIOC_CRL	CNF5	GPIOC_CRL_CNF5	40011000	22	2	rw	Port n.5 configuration bits
GPIOC	CRL	GPIOC_CRL	MODE6	GPIOC_CRL_MODE6	40011000	24	2	rw	Port n.6 mode bits
GPIOC	CRL	GPIOC_CRL	CNF6	GPIOC_CRL_CNF6	40011000	26	2	rw	Port n.6 configuration bits
GPIOC	CRL	GPIOC_CRL	MODE7	GPIOC_CRL_MODE7	40011000	28	2	rw	Port n.7 mode bits
GPIOC	CRL	GPIOC_CRL	CNF7	GPIOC_CRL_CNF7	40011000	30	2	rw	Port n.7 configuration bits
GPIOC	CRH	GPIOC_CRH	MODE8	GPIOC_CRH_MODE8	40011004	0	2	rw	Port n.8 mode bits
GPIOC	CRH	GPIOC_CRH	CNF8	GPIOC_CRH_CNF8	40011004	2	2	rw	Port n.8 configuration bits
GPIOC	CRH	GPIOC_CRH	MODE9	GPIOC_CRH_MODE9	40011004	4	2	rw	Port n.9 mode bits
GPIOC	CRH	GPIOC_CRH	CNF9	GPIOC_CRH_CNF9	40011004	6	2	rw	Port n.9 configuration bits
GPIOC	CRH	GPIOC_CRH	MODE10	GPIOC_CRH_MODE10	40011004	8	2	rw	Port n.10 mode bits
GPIOC	CRH	GPIOC_CRH	CNF10	GPIOC_CRH_CNF10	40011004	10	2	rw	Port n.10 configuration bits
GPIOC	CRH	GPIOC_CRH	MODE11	GPIOC_CRH_MODE11	40011004	12	2	rw	Port n.11 mode bits
GPIOC	CRH	GPIOC_CRH	CNF11	GPIOC_CRH_CNF11	40011004	14	2	rw	Port n.11 configuration bits
GPIOC	CRH	GPIOC_CRH	MODE12	GPIOC_CRH_MODE12	40011004	16	2	rw	Port n.12 mode bits
GPIOC	CRH	GPIOC_CRH	CNF12	GPIOC_CRH_CNF12	40011004	18	2	rw	Port n.12 configuration bits
GPIOC	CRH	GPIOC_CRH	MODE13	GPIOC_CRH_MODE13	40011004	20	2	rw	Port n.13 mode bits
GPIOC	CRH	GPIOC_CRH	CNF13	GPIOC_CRH_CNF13	40011004	22	2	rw	Port n.13 configuration bits
GPIOC	CRH	GPIOC_CRH	MODE14	GPIOC_CRH_MODE14	40011004	24	2	rw	Port n.14 mode bits
GPIOC	CRH	GPIOC_CRH	CNF14	GPIOC_CRH_CNF14	40011004	26	2	rw	Port n.14 configuration bits
GPIOC	CRH	GPIOC_CRH	MODE15	GPIOC_CRH_MODE15	40011004	28	2	rw	Port n.15 mode bits
GPIOC	CRH	GPIOC_CRH	CNF15	GPIOC_CRH_CNF15	40011004	30	2	rw	Port n.15 configuration bits
GPIOC	IDR	GPIOC_IDR	IDR0	GPIOC_IDR_IDR0	40011008	0	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR1	GPIOC_IDR_IDR1	40011008	1	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR2	GPIOC_IDR_IDR2	40011008	2	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR3	GPIOC_IDR_IDR3	40011008	3	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR4	GPIOC_IDR_IDR4	40011008	4	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR5	GPIOC_IDR_IDR5	40011008	5	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR6	GPIOC_IDR_IDR6	40011008	6	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR7	GPIOC_IDR_IDR7	40011008	7	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR8	GPIOC_IDR_IDR8	40011008	8	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR9	GPIOC_IDR_IDR9	40011008	9	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR10	GPIOC_IDR_IDR10	40011008	10	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR11	GPIOC_IDR_IDR11	40011008	11	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR12	GPIOC_IDR_IDR12	40011008	12	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR13	GPIOC_IDR_IDR13	40011008	13	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR14	GPIOC_IDR_IDR14	40011008	14	1	rw	Port input data
GPIOC	IDR	GPIOC_IDR	IDR15	GPIOC_IDR_IDR15	40011008	15	1	rw	Port input data
GPIOC	ODR	GPIOC_ODR	ODR0	GPIOC_ODR_ODR0	4001100C	0	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR1	GPIOC_ODR_ODR1	4001100C	1	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR2	GPIOC_ODR_ODR2	4001100C	2	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR3	GPIOC_ODR_ODR3	4001100C	3	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR4	GPIOC_ODR_ODR4	4001100C	4	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR5	GPIOC_ODR_ODR5	4001100C	5	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR6	GPIOC_ODR_ODR6	4001100C	6	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR7	GPIOC_ODR_ODR7	4001100C	7	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR8	GPIOC_ODR_ODR8	4001100C	8	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR9	GPIOC_ODR_ODR9	4001100C	9	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR10	GPIOC_ODR_ODR10	4001100C	10	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR11	GPIOC_ODR_ODR11	4001100C	11	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR12	GPIOC_ODR_ODR12	4001100C	12	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR13	GPIOC_ODR_ODR13	4001100C	13	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR14	GPIOC_ODR_ODR14	4001100C	14	1	rw	Port output data
GPIOC	ODR	GPIOC_ODR	ODR15	GPIOC_ODR_ODR15	4001100C	15	1	rw	Port output data
GPIOC	BSRR	GPIOC_BSRR	BS0	GPIOC_BSRR_BS0	40011010	0	1	rw	Set bit 0
GPIOC	BSRR	GPIOC_BSRR	BS1	GPIOC_BSRR_BS1	40011010	1	1	rw	Set bit 1
GPIOC	BSRR	GPIOC_BSRR	BS2	GPIOC_BSRR_BS2	40011010	2	1	rw	Set bit 1
GPIOC	BSRR	GPIOC_BSRR	BS3	GPIOC_BSRR_BS3	40011010	3	1	rw	Set bit 3
GPIOC	BSRR	GPIOC_BSRR	BS4	GPIOC_BSRR_BS4	40011010	4	1	rw	Set bit 4
GPIOC	BSRR	GPIOC_BSRR	BS5	GPIOC_BSRR_BS5	40011010	5	1	rw	Set bit 5
GPIOC	BSRR	GPIOC_BSRR	BS6	GPIOC_BSRR_BS6	40011010	6	1	rw	Set bit 6
GPIOC	BSRR	GPIOC_BSRR	BS7	GPIOC_BSRR_BS7	40011010	7	1	rw	Set bit 7
GPIOC	BSRR	GPIOC_BSRR	BS8	GPIOC_BSRR_BS8	40011010	8	1	rw	Set bit 8
GPIOC	BSRR	GPIOC_BSRR	BS9	GPIOC_BSRR_BS9	40011010	9	1	rw	Set bit 9
GPIOC	BSRR	GPIOC_BSRR	BS10	GPIOC_BSRR_BS10	40011010	10	1	rw	Set bit 10
GPIOC	BSRR	GPIOC_BSRR	BS11	GPIOC_BSRR_BS11	40011010	11	1	rw	Set bit 11
GPIOC	BSRR	GPIOC_BSRR	BS12	GPIOC_BSRR_BS12	40011010	12	1	rw	Set bit 12
GPIOC	BSRR	GPIOC_BSRR	BS13	GPIOC_BSRR_BS13	40011010	13	1	rw	Set bit 13
GPIOC	BSRR	GPIOC_BSRR	BS14	GPIOC_BSRR_BS14	40011010	14	1	rw	Set bit 14
GPIOC	BSRR	GPIOC_BSRR	BS15	GPIOC_BSRR_BS15	40011010	15	1	rw	Set bit 15
GPIOC	BSRR	GPIOC_BSRR	BR0	GPIOC_BSRR_BR0	40011010	16	1	rw	Reset bit 0
GPIOC	BSRR	GPIOC_BSRR	BR1	GPIOC_BSRR_BR1	40011010	17	1	rw	Reset bit 1
GPIOC	BSRR	GPIOC_BSRR	BR2	GPIOC_BSRR_BR2	40011010	18	1	rw	Reset bit 2
GPIOC	BSRR	GPIOC_BSRR	BR3	GPIOC_BSRR_BR3	40011010	19	1	rw	Reset bit 3
GPIOC	BSRR	GPIOC_BSRR	BR4	GPIOC_BSRR_BR4	40011010	20	1	rw	Reset bit 4
GPIOC	BSRR	GPIOC_BSRR	BR5	GPIOC_BSRR_BR5	40011010	21	1	rw	Reset bit 5
GPIOC	BSRR	GPIOC_BSRR	BR6	GPIOC_BSRR_BR6	40011010	22	1	rw	Reset bit 6
GPIOC	BSRR	GPIOC_BSRR	BR7	GPIOC_BSRR_BR7	40011010	23	1	rw	Reset bit 7
GPIOC	BSRR	GPIOC_BSRR	BR8	GPIOC_BSRR_BR8	40011010	24	1	rw	Reset bit 8
GPIOC	BSRR	GPIOC_BSRR	BR9	GPIOC_BSRR_BR9	40011010	25	1	rw	Reset bit 9
GPIOC	BSRR	GPIOC_BSRR	BR10	GPIOC_BSRR_BR10	40011010	26	1	rw	Reset bit 10
GPIOC	BSRR	GPIOC_BSRR	BR11	GPIOC_BSRR_BR11	40011010	27	1	rw	Reset bit 11
GPIOC	BSRR	GPIOC_BSRR	BR12	GPIOC_BSRR_BR12	40011010	28	1	rw	Reset bit 12
GPIOC	BSRR	GPIOC_BSRR	BR13	GPIOC_BSRR_BR13	40011010	29	1	rw	Reset bit 13
GPIOC	BSRR	GPIOC_BSRR	BR14	GPIOC_BSRR_BR14	40011010	30	1	rw	Reset bit 14
GPIOC	BSRR	GPIOC_BSRR	BR15	GPIOC_BSRR_BR15	40011010	31	1	rw	Reset bit 15
GPIOC	BRR	GPIOC_BRR	BR0	GPIOC_BRR_BR0	40011014	0	1	rw	Reset bit 0
GPIOC	BRR	GPIOC_BRR	BR1	GPIOC_BRR_BR1	40011014	1	1	rw	Reset bit 1
GPIOC	BRR	GPIOC_BRR	BR2	GPIOC_BRR_BR2	40011014	2	1	rw	Reset bit 1
GPIOC	BRR	GPIOC_BRR	BR3	GPIOC_BRR_BR3	40011014	3	1	rw	Reset bit 3
GPIOC	BRR	GPIOC_BRR	BR4	GPIOC_BRR_BR4	40011014	4	1	rw	Reset bit 4
GPIOC	BRR	GPIOC_BRR	BR5	GPIOC_BRR_BR5	40011014	5	1	rw	Reset bit 5
GPIOC	BRR	GPIOC_BRR	BR6	GPIOC_BRR_BR6	40011014	6	1	rw	Reset bit 6
GPIOC	BRR	GPIOC_BRR	BR7	GPIOC_BRR_BR7	40011014	7	1	rw	Reset bit 7
GPIOC	BRR	GPIOC_BRR	BR8	GPIOC_BRR_BR8	40011014	8	1	rw	Reset bit 8
GPIOC	BRR	GPIOC_BRR	BR9	GPIOC_BRR_BR9	40011014	9	1	rw	Reset bit 9
GPIOC	BRR	GPIOC_BRR	BR10	GPIOC_BRR_BR10	40011014	10	1	rw	Reset bit 10
GPIOC	BRR	GPIOC_BRR	BR11	GPIOC_BRR_BR11	40011014	11	1	rw	Reset bit 11
GPIOC	BRR	GPIOC_BRR	BR12	GPIOC_BRR_BR12	40011014	12	1	rw	Reset bit 12
GPIOC	BRR	GPIOC_BRR	BR13	GPIOC_BRR_BR13	40011014	13	1	rw	Reset bit 13
GPIOC	BRR	GPIOC_BRR	BR14	GPIOC_BRR_BR14	40011014	14	1	rw	Reset bit 14
GPIOC	BRR	GPIOC_BRR	BR15	GPIOC_BRR_BR15	40011014	15	1	rw	Reset bit 15
GPIOC	LCKR	GPIOC_LCKR	LCK0	GPIOC_LCKR_LCK0	40011018	0	1	rw	Port A Lock bit 0
GPIOC	LCKR	GPIOC_LCKR	LCK1	GPIOC_LCKR_LCK1	40011018	1	1	rw	Port A Lock bit 1
GPIOC	LCKR	GPIOC_LCKR	LCK2	GPIOC_LCKR_LCK2	40011018	2	1	rw	Port A Lock bit 2
GPIOC	LCKR	GPIOC_LCKR	LCK3	GPIOC_LCKR_LCK3	40011018	3	1	rw	Port A Lock bit 3
GPIOC	LCKR	GPIOC_LCKR	LCK4	GPIOC_LCKR_LCK4	40011018	4	1	rw	Port A Lock bit 4
GPIOC	LCKR	GPIOC_LCKR	LCK5	GPIOC_LCKR_LCK5	40011018	5	1	rw	Port A Lock bit 5
GPIOC	LCKR	GPIOC_LCKR	LCK6	GPIOC_LCKR_LCK6	40011018	6	1	rw	Port A Lock bit 6
GPIOC	LCKR	GPIOC_LCKR	LCK7	GPIOC_LCKR_LCK7	40011018	7	1	rw	Port A Lock bit 7
GPIOC	LCKR	GPIOC_LCKR	LCK8	GPIOC_LCKR_LCK8	40011018	8	1	rw	Port A Lock bit 8
GPIOC	LCKR	GPIOC_LCKR	LCK9	GPIOC_LCKR_LCK9	40011018	9	1	rw	Port A Lock bit 9
GPIOC	LCKR	GPIOC_LCKR	LCK10	GPIOC_LCKR_LCK10	40011018	10	1	rw	Port A Lock bit 10
GPIOC	LCKR	GPIOC_LCKR	LCK11	GPIOC_LCKR_LCK11	40011018	11	1	rw	Port A Lock bit 11
GPIOC	LCKR	GPIOC_LCKR	LCK12	GPIOC_LCKR_LCK12	40011018	12	1	rw	Port A Lock bit 12
GPIOC	LCKR	GPIOC_LCKR	LCK13	GPIOC_LCKR_LCK13	40011018	13	1	rw	Port A Lock bit 13
GPIOC	LCKR	GPIOC_LCKR	LCK14	GPIOC_LCKR_LCK14	40011018	14	1	rw	Port A Lock bit 14
GPIOC	LCKR	GPIOC_LCKR	LCK15	GPIOC_LCKR_LCK15	40011018	15	1	rw	Port A Lock bit 15
GPIOC	LCKR	GPIOC_LCKR	LCKK	GPIOC_LCKR_LCKK	40011018	16	1	rw	Lock key
GPIOD	CRL	GPIOD_CRL	MODE0	GPIOD_CRL_MODE0	40011400	0	2	rw	Port n.0 mode bits
GPIOD	CRL	GPIOD_CRL	CNF0	GPIOD_CRL_CNF0	40011400	2	2	rw	Port n.0 configuration bits
GPIOD	CRL	GPIOD_CRL	MODE1	GPIOD_CRL_MODE1	40011400	4	2	rw	Port n.1 mode bits
GPIOD	CRL	GPIOD_CRL	CNF1	GPIOD_CRL_CNF1	40011400	6	2	rw	Port n.1 configuration bits
GPIOD	CRL	GPIOD_CRL	MODE2	GPIOD_CRL_MODE2	40011400	8	2	rw	Port n.2 mode bits
GPIOD	CRL	GPIOD_CRL	CNF2	GPIOD_CRL_CNF2	40011400	10	2	rw	Port n.2 configuration bits
GPIOD	CRL	GPIOD_CRL	MODE3	GPIOD_CRL_MODE3	40011400	12	2	rw	Port n.3 mode bits
GPIOD	CRL	GPIOD_CRL	CNF3	GPIOD_CRL_CNF3	40011400	14	2	rw	Port n.3 configuration bits
GPIOD	CRL	GPIOD_CRL	MODE4	GPIOD_CRL_MODE4	40011400	16	2	rw	Port n.4 mode bits
GPIOD	CRL	GPIOD_CRL	CNF4	GPIOD_CRL_CNF4	40011400	18	2	rw	Port n.4 configuration bits
GPIOD	CRL	GPIOD_CRL	MODE5	GPIOD_CRL_MODE5	40011400	20	2	rw	Port n.5 mode bits
GPIOD	CRL	GPIOD_CRL	CNF5	GPIOD_CRL_CNF5	40011400	22	2	rw	Port n.5 configuration bits
GPIOD	CRL	GPIOD_CRL	MODE6	GPIOD_CRL_MODE6	40011400	24	2	rw	Port n.6 mode bits
GPIOD	CRL	GPIOD_CRL	CNF6	GPIOD_CRL_CNF6	40011400	26	2	rw	Port n.6 configuration bits
GPIOD	CRL	GPIOD_CRL	MODE7	GPIOD_CRL_MODE7	40011400	28	2	rw	Port n.7 mode bits
GPIOD	CRL	GPIOD_CRL	CNF7	GPIOD_CRL_CNF7	40011400	30	2	rw	Port n.7 configuration bits
GPIOD	CRH	GPIOD_CRH	MODE8	GPIOD_CRH_MODE8	40011404	0	2	rw	Port n.8 mode bits
GPIOD	CRH	GPIOD_CRH	CNF8	GPIOD_CRH_CNF8	40011404	2	2	rw	Port n.8 configuration bits
GPIOD	CRH	GPIOD_CRH	MODE9	GPIOD_CRH_MODE9	40011404	4	2	rw	Port n.9 mode bits
GPIOD	CRH	GPIOD_CRH	CNF9	GPIOD_CRH_CNF9	40011404	6	2	rw	Port n.9 configuration bits
GPIOD	CRH	GPIOD_CRH	MODE10	GPIOD_CRH_MODE10	40011404	8	2	rw	Port n.10 mode bits
GPIOD	CRH	GPIOD_CRH	CNF10	GPIOD_CRH_CNF10	40011404	10	2	rw	Port n.10 configuration bits
GPIOD	CRH	GPIOD_CRH	MODE11	GPIOD_CRH_MODE11	40011404	12	2	rw	Port n.11 mode bits
GPIOD	CRH	GPIOD_CRH	CNF11	GPIOD_CRH_CNF11	40011404	14	2	rw	Port n.11 configuration bits
GPIOD	CRH	GPIOD_CRH	MODE12	GPIOD_CRH_MODE12	40011404	16	2	rw	Port n.12 mode bits
GPIOD	CRH	GPIOD_CRH	CNF12	GPIOD_CRH_CNF12	40011404	18	2	rw	Port n.12 configuration bits
GPIOD	CRH	GPIOD_CRH	MODE13	GPIOD_CRH_MODE13	40011404	20	2	rw	Port n.13 mode bits
GPIOD	CRH	GPIOD_CRH	CNF13	GPIOD_CRH_CNF13	40011404	22	2	rw	Port n.13 configuration bits
GPIOD	CRH	GPIOD_CRH	MODE14	GPIOD_CRH_MODE14	40011404	24	2	rw	Port n.14 mode bits
GPIOD	CRH	GPIOD_CRH	CNF14	GPIOD_CRH_CNF14	40011404	26	2	rw	Port n.14 configuration bits
GPIOD	CRH	GPIOD_CRH	MODE15	GPIOD_CRH_MODE15	40011404	28	2	rw	Port n.15 mode bits
GPIOD	CRH	GPIOD_CRH	CNF15	GPIOD_CRH_CNF15	40011404	30	2	rw	Port n.15 configuration bits
GPIOD	IDR	GPIOD_IDR	IDR0	GPIOD_IDR_IDR0	40011408	0	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR1	GPIOD_IDR_IDR1	40011408	1	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR2	GPIOD_IDR_IDR2	40011408	2	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR3	GPIOD_IDR_IDR3	40011408	3	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR4	GPIOD_IDR_IDR4	40011408	4	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR5	GPIOD_IDR_IDR5	40011408	5	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR6	GPIOD_IDR_IDR6	40011408	6	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR7	GPIOD_IDR_IDR7	40011408	7	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR8	GPIOD_IDR_IDR8	40011408	8	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR9	GPIOD_IDR_IDR9	40011408	9	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR10	GPIOD_IDR_IDR10	40011408	10	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR11	GPIOD_IDR_IDR11	40011408	11	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR12	GPIOD_IDR_IDR12	40011408	12	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR13	GPIOD_IDR_IDR13	40011408	13	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR14	GPIOD_IDR_IDR14	40011408	14	1	rw	Port input data
GPIOD	IDR	GPIOD_IDR	IDR15	GPIOD_IDR_IDR15	40011408	15	1	rw	Port input data
GPIOD	ODR	GPIOD_ODR	ODR0	GPIOD_ODR_ODR0	4001140C	0	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR1	GPIOD_ODR_ODR1	4001140C	1	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR2	GPIOD_ODR_ODR2	4001140C	2	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR3	GPIOD_ODR_ODR3	4001140C	3	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR4	GPIOD_ODR_ODR4	4001140C	4	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR5	GPIOD_ODR_ODR5	4001140C	5	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR6	GPIOD_ODR_ODR6	4001140C	6	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR7	GPIOD_ODR_ODR7	4001140C	7	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR8	GPIOD_ODR_ODR8	4001140C	8	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR9	GPIOD_ODR_ODR9	4001140C	9	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR10	GPIOD_ODR_ODR10	4001140C	10	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR11	GPIOD_ODR_ODR11	4001140C	11	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR12	GPIOD_ODR_ODR12	4001140C	12	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR13	GPIOD_ODR_ODR13	4001140C	13	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR14	GPIOD_ODR_ODR14	4001140C	14	1	rw	Port output data
GPIOD	ODR	GPIOD_ODR	ODR15	GPIOD_ODR_ODR15	4001140C	15	1	rw	Port output data
GPIOD	BSRR	GPIOD_BSRR	BS0	GPIOD_BSRR_BS0	40011410	0	1	rw	Set bit 0
GPIOD	BSRR	GPIOD_BSRR	BS1	GPIOD_BSRR_BS1	40011410	1	1	rw	Set bit 1
GPIOD	BSRR	GPIOD_BSRR	BS2	GPIOD_BSRR_BS2	40011410	2	1	rw	Set bit 1
GPIOD	BSRR	GPIOD_BSRR	BS3	GPIOD_BSRR_BS3	40011410	3	1	rw	Set bit 3
GPIOD	BSRR	GPIOD_BSRR	BS4	GPIOD_BSRR_BS4	40011410	4	1	rw	Set bit 4
GPIOD	BSRR	GPIOD_BSRR	BS5	GPIOD_BSRR_BS5	40011410	5	1	rw	Set bit 5
GPIOD	BSRR	GPIOD_BSRR	BS6	GPIOD_BSRR_BS6	40011410	6	1	rw	Set bit 6
GPIOD	BSRR	GPIOD_BSRR	BS7	GPIOD_BSRR_BS7	40011410	7	1	rw	Set bit 7
GPIOD	BSRR	GPIOD_BSRR	BS8	GPIOD_BSRR_BS8	40011410	8	1	rw	Set bit 8
GPIOD	BSRR	GPIOD_BSRR	BS9	GPIOD_BSRR_BS9	40011410	9	1	rw	Set bit 9
GPIOD	BSRR	GPIOD_BSRR	BS10	GPIOD_BSRR_BS10	40011410	10	1	rw	Set bit 10
GPIOD	BSRR	GPIOD_BSRR	BS11	GPIOD_BSRR_BS11	40011410	11	1	rw	Set bit 11
GPIOD	BSRR	GPIOD_BSRR	BS12	GPIOD_BSRR_BS12	40011410	12	1	rw	Set bit 12
GPIOD	BSRR	GPIOD_BSRR	BS13	GPIOD_BSRR_BS13	40011410	13	1	rw	Set bit 13
GPIOD	BSRR	GPIOD_BSRR	BS14	GPIOD_BSRR_BS14	40011410	14	1	rw	Set bit 14
GPIOD	BSRR	GPIOD_BSRR	BS15	GPIOD_BSRR_BS15	40011410	15	1	rw	Set bit 15
GPIOD	BSRR	GPIOD_BSRR	BR0	GPIOD_BSRR_BR0	40011410	16	1	rw	Reset bit 0
GPIOD	BSRR	GPIOD_BSRR	BR1	GPIOD_BSRR_BR1	40011410	17	1	rw	Reset bit 1
GPIOD	BSRR	GPIOD_BSRR	BR2	GPIOD_BSRR_BR2	40011410	18	1	rw	Reset bit 2
GPIOD	BSRR	GPIOD_BSRR	BR3	GPIOD_BSRR_BR3	40011410	19	1	rw	Reset bit 3
GPIOD	BSRR	GPIOD_BSRR	BR4	GPIOD_BSRR_BR4	40011410	20	1	rw	Reset bit 4
GPIOD	BSRR	GPIOD_BSRR	BR5	GPIOD_BSRR_BR5	40011410	21	1	rw	Reset bit 5
GPIOD	BSRR	GPIOD_BSRR	BR6	GPIOD_BSRR_BR6	40011410	22	1	rw	Reset bit 6
GPIOD	BSRR	GPIOD_BSRR	BR7	GPIOD_BSRR_BR7	40011410	23	1	rw	Reset bit 7
GPIOD	BSRR	GPIOD_BSRR	BR8	GPIOD_BSRR_BR8	40011410	24	1	rw	Reset bit 8
GPIOD	BSRR	GPIOD_BSRR	BR9	GPIOD_BSRR_BR9	40011410	25	1	rw	Reset bit 9
GPIOD	BSRR	GPIOD_BSRR	BR10	GPIOD_BSRR_BR10	40011410	26	1	rw	Reset bit 10
GPIOD	BSRR	GPIOD_BSRR	BR11	GPIOD_BSRR_BR11	40011410	27	1	rw	Reset bit 11
GPIOD	BSRR	GPIOD_BSRR	BR12	GPIOD_BSRR_BR12	40011410	28	1	rw	Reset bit 12
GPIOD	BSRR	GPIOD_BSRR	BR13	GPIOD_BSRR_BR13	40011410	29	1	rw	Reset bit 13
GPIOD	BSRR	GPIOD_BSRR	BR14	GPIOD_BSRR_BR14	40011410	30	1	rw	Reset bit 14
GPIOD	BSRR	GPIOD_BSRR	BR15	GPIOD_BSRR_BR15	40011410	31	1	rw	Reset bit 15
GPIOD	BRR	GPIOD_BRR	BR0	GPIOD_BRR_BR0	40011414	0	1	rw	Reset bit 0
GPIOD	BRR	GPIOD_BRR	BR1	GPIOD_BRR_BR1	40011414	1	1	rw	Reset bit 1
GPIOD	BRR	GPIOD_BRR	BR2	GPIOD_BRR_BR2	40011414	2	1	rw	Reset bit 1
GPIOD	BRR	GPIOD_BRR	BR3	GPIOD_BRR_BR3	40011414	3	1	rw	Reset bit 3
GPIOD	BRR	GPIOD_BRR	BR4	GPIOD_BRR_BR4	40011414	4	1	rw	Reset bit 4
GPIOD	BRR	GPIOD_BRR	BR5	GPIOD_BRR_BR5	40011414	5	1	rw	Reset bit 5
GPIOD	BRR	GPIOD_BRR	BR6	GPIOD_BRR_BR6	40011414	6	1	rw	Reset bit 6
GPIOD	BRR	GPIOD_BRR	BR7	GPIOD_BRR_BR7	40011414	7	1	rw	Reset bit 7
GPIOD	BRR	GPIOD_BRR	BR8	GPIOD_BRR_BR8	40011414	8	1	rw	Reset bit 8
GPIOD	BRR	GPIOD_BRR	BR9	GPIOD_BRR_BR9	40011414	9	1	rw	Reset bit 9
GPIOD	BRR	GPIOD_BRR	BR10	GPIOD_BRR_BR10	40011414	10	1	rw	Reset bit 10
GPIOD	BRR	GPIOD_BRR	BR11	GPIOD_BRR_BR11	40011414	11	1	rw	Reset bit 11
GPIOD	BRR	GPIOD_BRR	BR12	GPIOD_BRR_BR12	40011414	12	1	rw	Reset bit 12
GPIOD	BRR	GPIOD_BRR	BR13	GPIOD_BRR_BR13	40011414	13	1	rw	Reset bit 13
GPIOD	BRR	GPIOD_BRR	BR14	GPIOD_BRR_BR14	40011414	14	1	rw	Reset bit 14
GPIOD	BRR	GPIOD_BRR	BR15	GPIOD_BRR_BR15	40011414	15	1	rw	Reset bit 15
GPIOD	LCKR	GPIOD_LCKR	LCK0	GPIOD_LCKR_LCK0	40011418	0	1	rw	Port A Lock bit 0
GPIOD	LCKR	GPIOD_LCKR	LCK1	GPIOD_LCKR_LCK1	40011418	1	1	rw	Port A Lock bit 1
GPIOD	LCKR	GPIOD_LCKR	LCK2	GPIOD_LCKR_LCK2	40011418	2	1	rw	Port A Lock bit 2
GPIOD	LCKR	GPIOD_LCKR	LCK3	GPIOD_LCKR_LCK3	40011418	3	1	rw	Port A Lock bit 3
GPIOD	LCKR	GPIOD_LCKR	LCK4	GPIOD_LCKR_LCK4	40011418	4	1	rw	Port A Lock bit 4
GPIOD	LCKR	GPIOD_LCKR	LCK5	GPIOD_LCKR_LCK5	40011418	5	1	rw	Port A Lock bit 5
GPIOD	LCKR	GPIOD_LCKR	LCK6	GPIOD_LCKR_LCK6	40011418	6	1	rw	Port A Lock bit 6
GPIOD	LCKR	GPIOD_LCKR	LCK7	GPIOD_LCKR_LCK7	40011418	7	1	rw	Port A Lock bit 7
GPIOD	LCKR	GPIOD_LCKR	LCK8	GPIOD_LCKR_LCK8	40011418	8	1	rw	Port A Lock bit 8
GPIOD	LCKR	GPIOD_LCKR	LCK9	GPIOD_LCKR_LCK9	40011418	9	1	rw	Port A Lock bit 9
GPIOD	LCKR	GPIOD_LCKR	LCK10	GPIOD_LCKR_LCK10	40011418	10	1	rw	Port A Lock bit 10
GPIOD	LCKR	GPIOD_LCKR	LCK11	GPIOD_LCKR_LCK11	40011418	11	1	rw	Port A Lock bit 11
GPIOD	LCKR	GPIOD_LCKR	LCK12	GPIOD_LCKR_LCK12	40011418	12	1	rw	Port A Lock bit 12
GPIOD	LCKR	GPIOD_LCKR	LCK13	GPIOD_LCKR_LCK13	40011418	13	1	rw	Port A Lock bit 13
GPIOD	LCKR	GPIOD_LCKR	LCK14	GPIOD_LCKR_LCK14	40011418	14	1	rw	Port A Lock bit 14
GPIOD	LCKR	GPIOD_LCKR	LCK15	GPIOD_LCKR_LCK15	40011418	15	1	rw	Port A Lock bit 15
GPIOD	LCKR	GPIOD_LCKR	LCKK	GPIOD_LCKR_LCKK	40011418	16	1	rw	Lock key
GPIOE	CRL	GPIOE_CRL	MODE0	GPIOE_CRL_MODE0	40011800	0	2	rw	Port n.0 mode bits
GPIOE	CRL	GPIOE_CRL	CNF0	GPIOE_CRL_CNF0	40011800	2	2	rw	Port n.0 configuration bits
GPIOE	CRL	GPIOE_CRL	MODE1	GPIOE_CRL_MODE1	40011800	4	2	rw	Port n.1 mode bits
GPIOE	CRL	GPIOE_CRL	CNF1	GPIOE_CRL_CNF1	40011800	6	2	rw	Port n.1 configuration bits
GPIOE	CRL	GPIOE_CRL	MODE2	GPIOE_CRL_MODE2	40011800	8	2	rw	Port n.2 mode bits
GPIOE	CRL	GPIOE_CRL	CNF2	GPIOE_CRL_CNF2	40011800	10	2	rw	Port n.2 configuration bits
GPIOE	CRL	GPIOE_CRL	MODE3	GPIOE_CRL_MODE3	40011800	12	2	rw	Port n.3 mode bits
GPIOE	CRL	GPIOE_CRL	CNF3	GPIOE_CRL_CNF3	40011800	14	2	rw	Port n.3 configuration bits
GPIOE	CRL	GPIOE_CRL	MODE4	GPIOE_CRL_MODE4	40011800	16	2	rw	Port n.4 mode bits
GPIOE	CRL	GPIOE_CRL	CNF4	GPIOE_CRL_CNF4	40011800	18	2	rw	Port n.4 configuration bits
GPIOE	CRL	GPIOE_CRL	MODE5	GPIOE_CRL_MODE5	40011800	20	2	rw	Port n.5 mode bits
GPIOE	CRL	GPIOE_CRL	CNF5	GPIOE_CRL_CNF5	40011800	22	2	rw	Port n.5 configuration bits
GPIOE	CRL	GPIOE_CRL	MODE6	GPIOE_CRL_MODE6	40011800	24	2	rw	Port n.6 mode bits
GPIOE	CRL	GPIOE_CRL	CNF6	GPIOE_CRL_CNF6	40011800	26	2	rw	Port n.6 configuration bits
GPIOE	CRL	GPIOE_CRL	MODE7	GPIOE_CRL_MODE7	40011800	28	2	rw	Port n.7 mode bits
GPIOE	CRL	GPIOE_CRL	CNF7	GPIOE_CRL_CNF7	40011800	30	2	rw	Port n.7 configuration bits
GPIOE	CRH	GPIOE_CRH	MODE8	GPIOE_CRH_MODE8	40011804	0	2	rw	Port n.8 mode bits
GPIOE	CRH	GPIOE_CRH	CNF8	GPIOE_CRH_CNF8	40011804	2	2	rw	Port n.8 configuration bits
GPIOE	CRH	GPIOE_CRH	MODE9	GPIOE_CRH_MODE9	40011804	4	2	rw	Port n.9 mode bits
GPIOE	CRH	GPIOE_CRH	CNF9	GPIOE_CRH_CNF9	40011804	6	2	rw	Port n.9 configuration bits
GPIOE	CRH	GPIOE_CRH	MODE10	GPIOE_CRH_MODE10	40011804	8	2	rw	Port n.10 mode bits
GPIOE	CRH	GPIOE_CRH	CNF10	GPIOE_CRH_CNF10	40011804	10	2	rw	Port n.10 configuration bits
GPIOE	CRH	GPIOE_CRH	MODE11	GPIOE_CRH_MODE11	40011804	12	2	rw	Port n.11 mode bits
GPIOE	CRH	GPIOE_CRH	CNF11	GPIOE_CRH_CNF11	40011804	14	2	rw	Port n.11 configuration bits
GPIOE	CRH	GPIOE_CRH	MODE12	GPIOE_CRH_MODE12	40011804	16	2	rw	Port n.12 mode bits
GPIOE	CRH	GPIOE_CRH	CNF12	GPIOE_CRH_CNF12	40011804	18	2	rw	Port n.12 configuration bits
GPIOE	CRH	GPIOE_CRH	MODE13	GPIOE_CRH_MODE13	40011804	20	2	rw	Port n.13 mode bits
GPIOE	CRH	GPIOE_CRH	CNF13	GPIOE_CRH_CNF13	40011804	22	2	rw	Port n.13 configuration bits
GPIOE	CRH	GPIOE_CRH	MODE14	GPIOE_CRH_MODE14	40011804	24	2	rw	Port n.14 mode bits
GPIOE	CRH	GPIOE_CRH	CNF14	GPIOE_CRH_CNF14	40011804	26	2	rw	Port n.14 configuration bits
GPIOE	CRH	GPIOE_CRH	MODE15	GPIOE_CRH_MODE15	40011804	28	2	rw	Port n.15 mode bits
GPIOE	CRH	GPIOE_CRH	CNF15	GPIOE_CRH_CNF15	40011804	30	2	rw	Port n.15 configuration bits
GPIOE	IDR	GPIOE_IDR	IDR0	GPIOE_IDR_IDR0	40011808	0	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR1	GPIOE_IDR_IDR1	40011808	1	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR2	GPIOE_IDR_IDR2	40011808	2	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR3	GPIOE_IDR_IDR3	40011808	3	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR4	GPIOE_IDR_IDR4	40011808	4	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR5	GPIOE_IDR_IDR5	40011808	5	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR6	GPIOE_IDR_IDR6	40011808	6	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR7	GPIOE_IDR_IDR7	40011808	7	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR8	GPIOE_IDR_IDR8	40011808	8	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR9	GPIOE_IDR_IDR9	40011808	9	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR10	GPIOE_IDR_IDR10	40011808	10	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR11	GPIOE_IDR_IDR11	40011808	11	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR12	GPIOE_IDR_IDR12	40011808	12	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR13	GPIOE_IDR_IDR13	40011808	13	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR14	GPIOE_IDR_IDR14	40011808	14	1	rw	Port input data
GPIOE	IDR	GPIOE_IDR	IDR15	GPIOE_IDR_IDR15	40011808	15	1	rw	Port input data
GPIOE	ODR	GPIOE_ODR	ODR0	GPIOE_ODR_ODR0	4001180C	0	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR1	GPIOE_ODR_ODR1	4001180C	1	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR2	GPIOE_ODR_ODR2	4001180C	2	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR3	GPIOE_ODR_ODR3	4001180C	3	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR4	GPIOE_ODR_ODR4	4001180C	4	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR5	GPIOE_ODR_ODR5	4001180C	5	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR6	GPIOE_ODR_ODR6	4001180C	6	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR7	GPIOE_ODR_ODR7	4001180C	7	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR8	GPIOE_ODR_ODR8	4001180C	8	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR9	GPIOE_ODR_ODR9	4001180C	9	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR10	GPIOE_ODR_ODR10	4001180C	10	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR11	GPIOE_ODR_ODR11	4001180C	11	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR12	GPIOE_ODR_ODR12	4001180C	12	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR13	GPIOE_ODR_ODR13	4001180C	13	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR14	GPIOE_ODR_ODR14	4001180C	14	1	rw	Port output data
GPIOE	ODR	GPIOE_ODR	ODR15	GPIOE_ODR_ODR15	4001180C	15	1	rw	Port output data
GPIOE	BSRR	GPIOE_BSRR	BS0	GPIOE_BSRR_BS0	40011810	0	1	rw	Set bit 0
GPIOE	BSRR	GPIOE_BSRR	BS1	GPIOE_BSRR_BS1	40011810	1	1	rw	Set bit 1
GPIOE	BSRR	GPIOE_BSRR	BS2	GPIOE_BSRR_BS2	40011810	2	1	rw	Set bit 1
GPIOE	BSRR	GPIOE_BSRR	BS3	GPIOE_BSRR_BS3	40011810	3	1	rw	Set bit 3
GPIOE	BSRR	GPIOE_BSRR	BS4	GPIOE_BSRR_BS4	40011810	4	1	rw	Set bit 4
GPIOE	BSRR	GPIOE_BSRR	BS5	GPIOE_BSRR_BS5	40011810	5	1	rw	Set bit 5
GPIOE	BSRR	GPIOE_BSRR	BS6	GPIOE_BSRR_BS6	40011810	6	1	rw	Set bit 6
GPIOE	BSRR	GPIOE_BSRR	BS7	GPIOE_BSRR_BS7	40011810	7	1	rw	Set bit 7
GPIOE	BSRR	GPIOE_BSRR	BS8	GPIOE_BSRR_BS8	40011810	8	1	rw	Set bit 8
GPIOE	BSRR	GPIOE_BSRR	BS9	GPIOE_BSRR_BS9	40011810	9	1	rw	Set bit 9
GPIOE	BSRR	GPIOE_BSRR	BS10	GPIOE_BSRR_BS10	40011810	10	1	rw	Set bit 10
GPIOE	BSRR	GPIOE_BSRR	BS11	GPIOE_BSRR_BS11	40011810	11	1	rw	Set bit 11
GPIOE	BSRR	GPIOE_BSRR	BS12	GPIOE_BSRR_BS12	40011810	12	1	rw	Set bit 12
GPIOE	BSRR	GPIOE_BSRR	BS13	GPIOE_BSRR_BS13	40011810	13	1	rw	Set bit 13
GPIOE	BSRR	GPIOE_BSRR	BS14	GPIOE_BSRR_BS14	40011810	14	1	rw	Set bit 14
GPIOE	BSRR	GPIOE_BSRR	BS15	GPIOE_BSRR_BS15	40011810	15	1	rw	Set bit 15
GPIOE	BSRR	GPIOE_BSRR	BR0	GPIOE_BSRR_BR0	40011810	16	1	rw	Reset bit 0
GPIOE	BSRR	GPIOE_BSRR	BR1	GPIOE_BSRR_BR1	40011810	17	1	rw	Reset bit 1
GPIOE	BSRR	GPIOE_BSRR	BR2	GPIOE_BSRR_BR2	40011810	18	1	rw	Reset bit 2
GPIOE	BSRR	GPIOE_BSRR	BR3	GPIOE_BSRR_BR3	40011810	19	1	rw	Reset bit 3
GPIOE	BSRR	GPIOE_BSRR	BR4	GPIOE_BSRR_BR4	40011810	20	1	rw	Reset bit 4
GPIOE	BSRR	GPIOE_BSRR	BR5	GPIOE_BSRR_BR5	40011810	21	1	rw	Reset bit 5
GPIOE	BSRR	GPIOE_BSRR	BR6	GPIOE_BSRR_BR6	40011810	22	1	rw	Reset bit 6
GPIOE	BSRR	GPIOE_BSRR	BR7	GPIOE_BSRR_BR7	40011810	23	1	rw	Reset bit 7
GPIOE	BSRR	GPIOE_BSRR	BR8	GPIOE_BSRR_BR8	40011810	24	1	rw	Reset bit 8
GPIOE	BSRR	GPIOE_BSRR	BR9	GPIOE_BSRR_BR9	40011810	25	1	rw	Reset bit 9
GPIOE	BSRR	GPIOE_BSRR	BR10	GPIOE_BSRR_BR10	40011810	26	1	rw	Reset bit 10
GPIOE	BSRR	GPIOE_BSRR	BR11	GPIOE_BSRR_BR11	40011810	27	1	rw	Reset bit 11
GPIOE	BSRR	GPIOE_BSRR	BR12	GPIOE_BSRR_BR12	40011810	28	1	rw	Reset bit 12
GPIOE	BSRR	GPIOE_BSRR	BR13	GPIOE_BSRR_BR13	40011810	29	1	rw	Reset bit 13
GPIOE	BSRR	GPIOE_BSRR	BR14	GPIOE_BSRR_BR14	40011810	30	1	rw	Reset bit 14
GPIOE	BSRR	GPIOE_BSRR	BR15	GPIOE_BSRR_BR15	40011810	31	1	rw	Reset bit 15
GPIOE	BRR	GPIOE_BRR	BR0	GPIOE_BRR_BR0	40011814	0	1	rw	Reset bit 0
GPIOE	BRR	GPIOE_BRR	BR1	GPIOE_BRR_BR1	40011814	1	1	rw	Reset bit 1
GPIOE	BRR	GPIOE_BRR	BR2	GPIOE_BRR_BR2	40011814	2	1	rw	Reset bit 1
GPIOE	BRR	GPIOE_BRR	BR3	GPIOE_BRR_BR3	40011814	3	1	rw	Reset bit 3
GPIOE	BRR	GPIOE_BRR	BR4	GPIOE_BRR_BR4	40011814	4	1	rw	Reset bit 4
GPIOE	BRR	GPIOE_BRR	BR5	GPIOE_BRR_BR5	40011814	5	1	rw	Reset bit 5
GPIOE	BRR	GPIOE_BRR	BR6	GPIOE_BRR_BR6	40011814	6	1	rw	Reset bit 6
GPIOE	BRR	GPIOE_BRR	BR7	GPIOE_BRR_BR7	40011814	7	1	rw	Reset bit 7
GPIOE	BRR	GPIOE_BRR	BR8	GPIOE_BRR_BR8	40011814	8	1	rw	Reset bit 8
GPIOE	BRR	GPIOE_BRR	BR9	GPIOE_BRR_BR9	40011814	9	1	rw	Reset bit 9
GPIOE	BRR	GPIOE_BRR	BR10	GPIOE_BRR_BR10	40011814	10	1	rw	Reset bit 10
GPIOE	BRR	GPIOE_BRR	BR11	GPIOE_BRR_BR11	40011814	11	1	rw	Reset bit 11
GPIOE	BRR	GPIOE_BRR	BR12	GPIOE_BRR_BR12	40011814	12	1	rw	Reset bit 12
GPIOE	BRR	GPIOE_BRR	BR13	GPIOE_BRR_BR13	40011814	13	1	rw	Reset bit 13
GPIOE	BRR	GPIOE_BRR	BR14	GPIOE_BRR_BR14	40011814	14	1	rw	Reset bit 14
GPIOE	BRR	GPIOE_BRR	BR15	GPIOE_BRR_BR15	40011814	15	1	rw	Reset bit 15
GPIOE	LCKR	GPIOE_LCKR	LCK0	GPIOE_LCKR_LCK0	40011818	0	1	rw	Port A Lock bit 0
GPIOE	LCKR	GPIOE_LCKR	LCK1	GPIOE_LCKR_LCK1	40011818	1	1	rw	Port A Lock bit 1
GPIOE	LCKR	GPIOE_LCKR	LCK2	GPIOE_LCKR_LCK2	40011818	2	1	rw	Port A Lock bit 2
GPIOE	LCKR	GPIOE_LCKR	LCK3	GPIOE_LCKR_LCK3	40011818	3	1	rw	Port A Lock bit 3
GPIOE	LCKR	GPIOE_LCKR	LCK4	GPIOE_LCKR_LCK4	40011818	4	1	rw	Port A Lock bit 4
GPIOE	LCKR	GPIOE_LCKR	LCK5	GPIOE_LCKR_LCK5	40011818	5	1	rw	Port A Lock bit 5
GPIOE	LCKR	GPIOE_LCKR	LCK6	GPIOE_LCKR_LCK6	40011818	6	1	rw	Port A Lock bit 6
GPIOE	LCKR	GPIOE_LCKR	LCK7	GPIOE_LCKR_LCK7	40011818	7	1	rw	Port A Lock bit 7
GPIOE	LCKR	GPIOE_LCKR	LCK8	GPIOE_LCKR_LCK8	40011818	8	1	rw	Port A Lock bit 8
GPIOE	LCKR	GPIOE_LCKR	LCK9	GPIOE_LCKR_LCK9	40011818	9	1	rw	Port A Lock bit 9
GPIOE	LCKR	GPIOE_LCKR	LCK10	GPIOE_LCKR_LCK10	40011818	10	1	rw	Port A Lock bit 10
GPIOE	LCKR	GPIOE_LCKR	LCK11	GPIOE_LCKR_LCK11	40011818	11	1	rw	Port A Lock bit 11
GPIOE	LCKR	GPIOE_LCKR	LCK12	GPIOE_LCKR_LCK12	40011818	12	1	rw	Port A Lock bit 12
GPIOE	LCKR	GPIOE_LCKR	LCK13	GPIOE_LCKR_LCK13	40011818	13	1	rw	Port A Lock bit 13
GPIOE	LCKR	GPIOE_LCKR	LCK14	GPIOE_LCKR_LCK14	40011818	14	1	rw	Port A Lock bit 14
GPIOE	LCKR	GPIOE_LCKR	LCK15	GPIOE_LCKR_LCK15	40011818	15	1	rw	Port A Lock bit 15
GPIOE	LCKR	GPIOE_LCKR	LCKK	GPIOE_LCKR_LCKK	40011818	16	1	rw	Lock key
GPIOF	CRL	GPIOF_CRL	MODE0	GPIOF_CRL_MODE0	40011C00	0	2	rw	Port n.0 mode bits
GPIOF	CRL	GPIOF_CRL	CNF0	GPIOF_CRL_CNF0	40011C00	2	2	rw	Port n.0 configuration bits
GPIOF	CRL	GPIOF_CRL	MODE1	GPIOF_CRL_MODE1	40011C00	4	2	rw	Port n.1 mode bits
GPIOF	CRL	GPIOF_CRL	CNF1	GPIOF_CRL_CNF1	40011C00	6	2	rw	Port n.1 configuration bits
GPIOF	CRL	GPIOF_CRL	MODE2	GPIOF_CRL_MODE2	40011C00	8	2	rw	Port n.2 mode bits
GPIOF	CRL	GPIOF_CRL	CNF2	GPIOF_CRL_CNF2	40011C00	10	2	rw	Port n.2 configuration bits
GPIOF	CRL	GPIOF_CRL	MODE3	GPIOF_CRL_MODE3	40011C00	12	2	rw	Port n.3 mode bits
GPIOF	CRL	GPIOF_CRL	CNF3	GPIOF_CRL_CNF3	40011C00	14	2	rw	Port n.3 configuration bits
GPIOF	CRL	GPIOF_CRL	MODE4	GPIOF_CRL_MODE4	40011C00	16	2	rw	Port n.4 mode bits
GPIOF	CRL	GPIOF_CRL	CNF4	GPIOF_CRL_CNF4	40011C00	18	2	rw	Port n.4 configuration bits
GPIOF	CRL	GPIOF_CRL	MODE5	GPIOF_CRL_MODE5	40011C00	20	2	rw	Port n.5 mode bits
GPIOF	CRL	GPIOF_CRL	CNF5	GPIOF_CRL_CNF5	40011C00	22	2	rw	Port n.5 configuration bits
GPIOF	CRL	GPIOF_CRL	MODE6	GPIOF_CRL_MODE6	40011C00	24	2	rw	Port n.6 mode bits
GPIOF	CRL	GPIOF_CRL	CNF6	GPIOF_CRL_CNF6	40011C00	26	2	rw	Port n.6 configuration bits
GPIOF	CRL	GPIOF_CRL	MODE7	GPIOF_CRL_MODE7	40011C00	28	2	rw	Port n.7 mode bits
GPIOF	CRL	GPIOF_CRL	CNF7	GPIOF_CRL_CNF7	40011C00	30	2	rw	Port n.7 configuration bits
GPIOF	CRH	GPIOF_CRH	MODE8	GPIOF_CRH_MODE8	40011C04	0	2	rw	Port n.8 mode bits
GPIOF	CRH	GPIOF_CRH	CNF8	GPIOF_CRH_CNF8	40011C04	2	2	rw	Port n.8 configuration bits
GPIOF	CRH	GPIOF_CRH	MODE9	GPIOF_CRH_MODE9	40011C04	4	2	rw	Port n.9 mode bits
GPIOF	CRH	GPIOF_CRH	CNF9	GPIOF_CRH_CNF9	40011C04	6	2	rw	Port n.9 configuration bits
GPIOF	CRH	GPIOF_CRH	MODE10	GPIOF_CRH_MODE10	40011C04	8	2	rw	Port n.10 mode bits
GPIOF	CRH	GPIOF_CRH	CNF10	GPIOF_CRH_CNF10	40011C04	10	2	rw	Port n.10 configuration bits
GPIOF	CRH	GPIOF_CRH	MODE11	GPIOF_CRH_MODE11	40011C04	12	2	rw	Port n.11 mode bits
GPIOF	CRH	GPIOF_CRH	CNF11	GPIOF_CRH_CNF11	40011C04	14	2	rw	Port n.11 configuration bits
GPIOF	CRH	GPIOF_CRH	MODE12	GPIOF_CRH_MODE12	40011C04	16	2	rw	Port n.12 mode bits
GPIOF	CRH	GPIOF_CRH	CNF12	GPIOF_CRH_CNF12	40011C04	18	2	rw	Port n.12 configuration bits
GPIOF	CRH	GPIOF_CRH	MODE13	GPIOF_CRH_MODE13	40011C04	20	2	rw	Port n.13 mode bits
GPIOF	CRH	GPIOF_CRH	CNF13	GPIOF_CRH_CNF13	40011C04	22	2	rw	Port n.13 configuration bits
GPIOF	CRH	GPIOF_CRH	MODE14	GPIOF_CRH_MODE14	40011C04	24	2	rw	Port n.14 mode bits
GPIOF	CRH	GPIOF_CRH	CNF14	GPIOF_CRH_CNF14	40011C04	26	2	rw	Port n.14 configuration bits
GPIOF	CRH	GPIOF_CRH	MODE15	GPIOF_CRH_MODE15	40011C04	28	2	rw	Port n.15 mode bits
GPIOF	CRH	GPIOF_CRH	CNF15	GPIOF_CRH_CNF15	40011C04	30	2	rw	Port n.15 configuration bits
GPIOF	IDR	GPIOF_IDR	IDR0	GPIOF_IDR_IDR0	40011C08	0	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR1	GPIOF_IDR_IDR1	40011C08	1	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR2	GPIOF_IDR_IDR2	40011C08	2	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR3	GPIOF_IDR_IDR3	40011C08	3	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR4	GPIOF_IDR_IDR4	40011C08	4	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR5	GPIOF_IDR_IDR5	40011C08	5	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR6	GPIOF_IDR_IDR6	40011C08	6	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR7	GPIOF_IDR_IDR7	40011C08	7	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR8	GPIOF_IDR_IDR8	40011C08	8	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR9	GPIOF_IDR_IDR9	40011C08	9	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR10	GPIOF_IDR_IDR10	40011C08	10	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR11	GPIOF_IDR_IDR11	40011C08	11	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR12	GPIOF_IDR_IDR12	40011C08	12	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR13	GPIOF_IDR_IDR13	40011C08	13	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR14	GPIOF_IDR_IDR14	40011C08	14	1	rw	Port input data
GPIOF	IDR	GPIOF_IDR	IDR15	GPIOF_IDR_IDR15	40011C08	15	1	rw	Port input data
GPIOF	ODR	GPIOF_ODR	ODR0	GPIOF_ODR_ODR0	40011C0C	0	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR1	GPIOF_ODR_ODR1	40011C0C	1	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR2	GPIOF_ODR_ODR2	40011C0C	2	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR3	GPIOF_ODR_ODR3	40011C0C	3	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR4	GPIOF_ODR_ODR4	40011C0C	4	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR5	GPIOF_ODR_ODR5	40011C0C	5	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR6	GPIOF_ODR_ODR6	40011C0C	6	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR7	GPIOF_ODR_ODR7	40011C0C	7	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR8	GPIOF_ODR_ODR8	40011C0C	8	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR9	GPIOF_ODR_ODR9	40011C0C	9	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR10	GPIOF_ODR_ODR10	40011C0C	10	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR11	GPIOF_ODR_ODR11	40011C0C	11	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR12	GPIOF_ODR_ODR12	40011C0C	12	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR13	GPIOF_ODR_ODR13	40011C0C	13	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR14	GPIOF_ODR_ODR14	40011C0C	14	1	rw	Port output data
GPIOF	ODR	GPIOF_ODR	ODR15	GPIOF_ODR_ODR15	40011C0C	15	1	rw	Port output data
GPIOF	BSRR	GPIOF_BSRR	BS0	GPIOF_BSRR_BS0	40011C10	0	1	rw	Set bit 0
GPIOF	BSRR	GPIOF_BSRR	BS1	GPIOF_BSRR_BS1	40011C10	1	1	rw	Set bit 1
GPIOF	BSRR	GPIOF_BSRR	BS2	GPIOF_BSRR_BS2	40011C10	2	1	rw	Set bit 1
GPIOF	BSRR	GPIOF_BSRR	BS3	GPIOF_BSRR_BS3	40011C10	3	1	rw	Set bit 3
GPIOF	BSRR	GPIOF_BSRR	BS4	GPIOF_BSRR_BS4	40011C10	4	1	rw	Set bit 4
GPIOF	BSRR	GPIOF_BSRR	BS5	GPIOF_BSRR_BS5	40011C10	5	1	rw	Set bit 5
GPIOF	BSRR	GPIOF_BSRR	BS6	GPIOF_BSRR_BS6	40011C10	6	1	rw	Set bit 6
GPIOF	BSRR	GPIOF_BSRR	BS7	GPIOF_BSRR_BS7	40011C10	7	1	rw	Set bit 7
GPIOF	BSRR	GPIOF_BSRR	BS8	GPIOF_BSRR_BS8	40011C10	8	1	rw	Set bit 8
GPIOF	BSRR	GPIOF_BSRR	BS9	GPIOF_BSRR_BS9	40011C10	9	1	rw	Set bit 9
GPIOF	BSRR	GPIOF_BSRR	BS10	GPIOF_BSRR_BS10	40011C10	10	1	rw	Set bit 10
GPIOF	BSRR	GPIOF_BSRR	BS11	GPIOF_BSRR_BS11	40011C10	11	1	rw	Set bit 11
GPIOF	BSRR	GPIOF_BSRR	BS12	GPIOF_BSRR_BS12	40011C10	12	1	rw	Set bit 12
GPIOF	BSRR	GPIOF_BSRR	BS13	GPIOF_BSRR_BS13	40011C10	13	1	rw	Set bit 13
GPIOF	BSRR	GPIOF_BSRR	BS14	GPIOF_BSRR_BS14	40011C10	14	1	rw	Set bit 14
GPIOF	BSRR	GPIOF_BSRR	BS15	GPIOF_BSRR_BS15	40011C10	15	1	rw	Set bit 15
GPIOF	BSRR	GPIOF_BSRR	BR0	GPIOF_BSRR_BR0	40011C10	16	1	rw	Reset bit 0
GPIOF	BSRR	GPIOF_BSRR	BR1	GPIOF_BSRR_BR1	40011C10	17	1	rw	Reset bit 1
GPIOF	BSRR	GPIOF_BSRR	BR2	GPIOF_BSRR_BR2	40011C10	18	1	rw	Reset bit 2
GPIOF	BSRR	GPIOF_BSRR	BR3	GPIOF_BSRR_BR3	40011C10	19	1	rw	Reset bit 3
GPIOF	BSRR	GPIOF_BSRR	BR4	GPIOF_BSRR_BR4	40011C10	20	1	rw	Reset bit 4
GPIOF	BSRR	GPIOF_BSRR	BR5	GPIOF_BSRR_BR5	40011C10	21	1	rw	Reset bit 5
GPIOF	BSRR	GPIOF_BSRR	BR6	GPIOF_BSRR_BR6	40011C10	22	1	rw	Reset bit 6
GPIOF	BSRR	GPIOF_BSRR	BR7	GPIOF_BSRR_BR7	40011C10	23	1	rw	Reset bit 7
GPIOF	BSRR	GPIOF_BSRR	BR8	GPIOF_BSRR_BR8	40011C10	24	1	rw	Reset bit 8
GPIOF	BSRR	GPIOF_BSRR	BR9	GPIOF_BSRR_BR9	40011C10	25	1	rw	Reset bit 9
GPIOF	BSRR	GPIOF_BSRR	BR10	GPIOF_BSRR_BR10	40011C10	26	1	rw	Reset bit 10
GPIOF	BSRR	GPIOF_BSRR	BR11	GPIOF_BSRR_BR11	40011C10	27	1	rw	Reset bit 11
GPIOF	BSRR	GPIOF_BSRR	BR12	GPIOF_BSRR_BR12	40011C10	28	1	rw	Reset bit 12
GPIOF	BSRR	GPIOF_BSRR	BR13	GPIOF_BSRR_BR13	40011C10	29	1	rw	Reset bit 13
GPIOF	BSRR	GPIOF_BSRR	BR14	GPIOF_BSRR_BR14	40011C10	30	1	rw	Reset bit 14
GPIOF	BSRR	GPIOF_BSRR	BR15	GPIOF_BSRR_BR15	40011C10	31	1	rw	Reset bit 15
GPIOF	BRR	GPIOF_BRR	BR0	GPIOF_BRR_BR0	40011C14	0	1	rw	Reset bit 0
GPIOF	BRR	GPIOF_BRR	BR1	GPIOF_BRR_BR1	40011C14	1	1	rw	Reset bit 1
GPIOF	BRR	GPIOF_BRR	BR2	GPIOF_BRR_BR2	40011C14	2	1	rw	Reset bit 1
GPIOF	BRR	GPIOF_BRR	BR3	GPIOF_BRR_BR3	40011C14	3	1	rw	Reset bit 3
GPIOF	BRR	GPIOF_BRR	BR4	GPIOF_BRR_BR4	40011C14	4	1	rw	Reset bit 4
GPIOF	BRR	GPIOF_BRR	BR5	GPIOF_BRR_BR5	40011C14	5	1	rw	Reset bit 5
GPIOF	BRR	GPIOF_BRR	BR6	GPIOF_BRR_BR6	40011C14	6	1	rw	Reset bit 6
GPIOF	BRR	GPIOF_BRR	BR7	GPIOF_BRR_BR7	40011C14	7	1	rw	Reset bit 7
GPIOF	BRR	GPIOF_BRR	BR8	GPIOF_BRR_BR8	40011C14	8	1	rw	Reset bit 8
GPIOF	BRR	GPIOF_BRR	BR9	GPIOF_BRR_BR9	40011C14	9	1	rw	Reset bit 9
GPIOF	BRR	GPIOF_BRR	BR10	GPIOF_BRR_BR10	40011C14	10	1	rw	Reset bit 10
GPIOF	BRR	GPIOF_BRR	BR11	GPIOF_BRR_BR11	40011C14	11	1	rw	Reset bit 11
GPIOF	BRR	GPIOF_BRR	BR12	GPIOF_BRR_BR12	40011C14	12	1	rw	Reset bit 12
GPIOF	BRR	GPIOF_BRR	BR13	GPIOF_BRR_BR13	40011C14	13	1	rw	Reset bit 13
GPIOF	BRR	GPIOF_BRR	BR14	GPIOF_BRR_BR14	40011C14	14	1	rw	Reset bit 14
GPIOF	BRR	GPIOF_BRR	BR15	GPIOF_BRR_BR15	40011C14	15	1	rw	Reset bit 15
GPIOF	LCKR	GPIOF_LCKR	LCK0	GPIOF_LCKR_LCK0	40011C18	0	1	rw	Port A Lock bit 0
GPIOF	LCKR	GPIOF_LCKR	LCK1	GPIOF_LCKR_LCK1	40011C18	1	1	rw	Port A Lock bit 1
GPIOF	LCKR	GPIOF_LCKR	LCK2	GPIOF_LCKR_LCK2	40011C18	2	1	rw	Port A Lock bit 2
GPIOF	LCKR	GPIOF_LCKR	LCK3	GPIOF_LCKR_LCK3	40011C18	3	1	rw	Port A Lock bit 3
GPIOF	LCKR	GPIOF_LCKR	LCK4	GPIOF_LCKR_LCK4	40011C18	4	1	rw	Port A Lock bit 4
GPIOF	LCKR	GPIOF_LCKR	LCK5	GPIOF_LCKR_LCK5	40011C18	5	1	rw	Port A Lock bit 5
GPIOF	LCKR	GPIOF_LCKR	LCK6	GPIOF_LCKR_LCK6	40011C18	6	1	rw	Port A Lock bit 6
GPIOF	LCKR	GPIOF_LCKR	LCK7	GPIOF_LCKR_LCK7	40011C18	7	1	rw	Port A Lock bit 7
GPIOF	LCKR	GPIOF_LCKR	LCK8	GPIOF_LCKR_LCK8	40011C18	8	1	rw	Port A Lock bit 8
GPIOF	LCKR	GPIOF_LCKR	LCK9	GPIOF_LCKR_LCK9	40011C18	9	1	rw	Port A Lock bit 9
GPIOF	LCKR	GPIOF_LCKR	LCK10	GPIOF_LCKR_LCK10	40011C18	10	1	rw	Port A Lock bit 10
GPIOF	LCKR	GPIOF_LCKR	LCK11	GPIOF_LCKR_LCK11	40011C18	11	1	rw	Port A Lock bit 11
GPIOF	LCKR	GPIOF_LCKR	LCK12	GPIOF_LCKR_LCK12	40011C18	12	1	rw	Port A Lock bit 12
GPIOF	LCKR	GPIOF_LCKR	LCK13	GPIOF_LCKR_LCK13	40011C18	13	1	rw	Port A Lock bit 13
GPIOF	LCKR	GPIOF_LCKR	LCK14	GPIOF_LCKR_LCK14	40011C18	14	1	rw	Port A Lock bit 14
GPIOF	LCKR	GPIOF_LCKR	LCK15	GPIOF_LCKR_LCK15	40011C18	15	1	rw	Port A Lock bit 15
GPIOF	LCKR	GPIOF_LCKR	LCKK	GPIOF_LCKR_LCKK	40011C18	16	1	rw	Lock key
GPIOG	CRL	GPIOG_CRL	MODE0	GPIOG_CRL_MODE0	40012000	0	2	rw	Port n.0 mode bits
GPIOG	CRL	GPIOG_CRL	CNF0	GPIOG_CRL_CNF0	40012000	2	2	rw	Port n.0 configuration bits
GPIOG	CRL	GPIOG_CRL	MODE1	GPIOG_CRL_MODE1	40012000	4	2	rw	Port n.1 mode bits
GPIOG	CRL	GPIOG_CRL	CNF1	GPIOG_CRL_CNF1	40012000	6	2	rw	Port n.1 configuration bits
GPIOG	CRL	GPIOG_CRL	MODE2	GPIOG_CRL_MODE2	40012000	8	2	rw	Port n.2 mode bits
GPIOG	CRL	GPIOG_CRL	CNF2	GPIOG_CRL_CNF2	40012000	10	2	rw	Port n.2 configuration bits
GPIOG	CRL	GPIOG_CRL	MODE3	GPIOG_CRL_MODE3	40012000	12	2	rw	Port n.3 mode bits
GPIOG	CRL	GPIOG_CRL	CNF3	GPIOG_CRL_CNF3	40012000	14	2	rw	Port n.3 configuration bits
GPIOG	CRL	GPIOG_CRL	MODE4	GPIOG_CRL_MODE4	40012000	16	2	rw	Port n.4 mode bits
GPIOG	CRL	GPIOG_CRL	CNF4	GPIOG_CRL_CNF4	40012000	18	2	rw	Port n.4 configuration bits
GPIOG	CRL	GPIOG_CRL	MODE5	GPIOG_CRL_MODE5	40012000	20	2	rw	Port n.5 mode bits
GPIOG	CRL	GPIOG_CRL	CNF5	GPIOG_CRL_CNF5	40012000	22	2	rw	Port n.5 configuration bits
GPIOG	CRL	GPIOG_CRL	MODE6	GPIOG_CRL_MODE6	40012000	24	2	rw	Port n.6 mode bits
GPIOG	CRL	GPIOG_CRL	CNF6	GPIOG_CRL_CNF6	40012000	26	2	rw	Port n.6 configuration bits
GPIOG	CRL	GPIOG_CRL	MODE7	GPIOG_CRL_MODE7	40012000	28	2	rw	Port n.7 mode bits
GPIOG	CRL	GPIOG_CRL	CNF7	GPIOG_CRL_CNF7	40012000	30	2	rw	Port n.7 configuration bits
GPIOG	CRH	GPIOG_CRH	MODE8	GPIOG_CRH_MODE8	40012004	0	2	rw	Port n.8 mode bits
GPIOG	CRH	GPIOG_CRH	CNF8	GPIOG_CRH_CNF8	40012004	2	2	rw	Port n.8 configuration bits
GPIOG	CRH	GPIOG_CRH	MODE9	GPIOG_CRH_MODE9	40012004	4	2	rw	Port n.9 mode bits
GPIOG	CRH	GPIOG_CRH	CNF9	GPIOG_CRH_CNF9	40012004	6	2	rw	Port n.9 configuration bits
GPIOG	CRH	GPIOG_CRH	MODE10	GPIOG_CRH_MODE10	40012004	8	2	rw	Port n.10 mode bits
GPIOG	CRH	GPIOG_CRH	CNF10	GPIOG_CRH_CNF10	40012004	10	2	rw	Port n.10 configuration bits
GPIOG	CRH	GPIOG_CRH	MODE11	GPIOG_CRH_MODE11	40012004	12	2	rw	Port n.11 mode bits
GPIOG	CRH	GPIOG_CRH	CNF11	GPIOG_CRH_CNF11	40012004	14	2	rw	Port n.11 configuration bits
GPIOG	CRH	GPIOG_CRH	MODE12	GPIOG_CRH_MODE12	40012004	16	2	rw	Port n.12 mode bits
GPIOG	CRH	GPIOG_CRH	CNF12	GPIOG_CRH_CNF12	40012004	18	2	rw	Port n.12 configuration bits
GPIOG	CRH	GPIOG_CRH	MODE13	GPIOG_CRH_MODE13	40012004	20	2	rw	Port n.13 mode bits
GPIOG	CRH	GPIOG_CRH	CNF13	GPIOG_CRH_CNF13	40012004	22	2	rw	Port n.13 configuration bits
GPIOG	CRH	GPIOG_CRH	MODE14	GPIOG_CRH_MODE14	40012004	24	2	rw	Port n.14 mode bits
GPIOG	CRH	GPIOG_CRH	CNF14	GPIOG_CRH_CNF14	40012004	26	2	rw	Port n.14 configuration bits
GPIOG	CRH	GPIOG_CRH	MODE15	GPIOG_CRH_MODE15	40012004	28	2	rw	Port n.15 mode bits
GPIOG	CRH	GPIOG_CRH	CNF15	GPIOG_CRH_CNF15	40012004	30	2	rw	Port n.15 configuration bits
GPIOG	IDR	GPIOG_IDR	IDR0	GPIOG_IDR_IDR0	40012008	0	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR1	GPIOG_IDR_IDR1	40012008	1	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR2	GPIOG_IDR_IDR2	40012008	2	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR3	GPIOG_IDR_IDR3	40012008	3	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR4	GPIOG_IDR_IDR4	40012008	4	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR5	GPIOG_IDR_IDR5	40012008	5	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR6	GPIOG_IDR_IDR6	40012008	6	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR7	GPIOG_IDR_IDR7	40012008	7	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR8	GPIOG_IDR_IDR8	40012008	8	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR9	GPIOG_IDR_IDR9	40012008	9	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR10	GPIOG_IDR_IDR10	40012008	10	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR11	GPIOG_IDR_IDR11	40012008	11	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR12	GPIOG_IDR_IDR12	40012008	12	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR13	GPIOG_IDR_IDR13	40012008	13	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR14	GPIOG_IDR_IDR14	40012008	14	1	rw	Port input data
GPIOG	IDR	GPIOG_IDR	IDR15	GPIOG_IDR_IDR15	40012008	15	1	rw	Port input data
GPIOG	ODR	GPIOG_ODR	ODR0	GPIOG_ODR_ODR0	4001200C	0	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR1	GPIOG_ODR_ODR1	4001200C	1	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR2	GPIOG_ODR_ODR2	4001200C	2	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR3	GPIOG_ODR_ODR3	4001200C	3	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR4	GPIOG_ODR_ODR4	4001200C	4	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR5	GPIOG_ODR_ODR5	4001200C	5	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR6	GPIOG_ODR_ODR6	4001200C	6	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR7	GPIOG_ODR_ODR7	4001200C	7	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR8	GPIOG_ODR_ODR8	4001200C	8	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR9	GPIOG_ODR_ODR9	4001200C	9	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR10	GPIOG_ODR_ODR10	4001200C	10	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR11	GPIOG_ODR_ODR11	4001200C	11	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR12	GPIOG_ODR_ODR12	4001200C	12	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR13	GPIOG_ODR_ODR13	4001200C	13	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR14	GPIOG_ODR_ODR14	4001200C	14	1	rw	Port output data
GPIOG	ODR	GPIOG_ODR	ODR15	GPIOG_ODR_ODR15	4001200C	15	1	rw	Port output data
GPIOG	BSRR	GPIOG_BSRR	BS0	GPIOG_BSRR_BS0	40012010	0	1	rw	Set bit 0
GPIOG	BSRR	GPIOG_BSRR	BS1	GPIOG_BSRR_BS1	40012010	1	1	rw	Set bit 1
GPIOG	BSRR	GPIOG_BSRR	BS2	GPIOG_BSRR_BS2	40012010	2	1	rw	Set bit 1
GPIOG	BSRR	GPIOG_BSRR	BS3	GPIOG_BSRR_BS3	40012010	3	1	rw	Set bit 3
GPIOG	BSRR	GPIOG_BSRR	BS4	GPIOG_BSRR_BS4	40012010	4	1	rw	Set bit 4
GPIOG	BSRR	GPIOG_BSRR	BS5	GPIOG_BSRR_BS5	40012010	5	1	rw	Set bit 5
GPIOG	BSRR	GPIOG_BSRR	BS6	GPIOG_BSRR_BS6	40012010	6	1	rw	Set bit 6
GPIOG	BSRR	GPIOG_BSRR	BS7	GPIOG_BSRR_BS7	40012010	7	1	rw	Set bit 7
GPIOG	BSRR	GPIOG_BSRR	BS8	GPIOG_BSRR_BS8	40012010	8	1	rw	Set bit 8
GPIOG	BSRR	GPIOG_BSRR	BS9	GPIOG_BSRR_BS9	40012010	9	1	rw	Set bit 9
GPIOG	BSRR	GPIOG_BSRR	BS10	GPIOG_BSRR_BS10	40012010	10	1	rw	Set bit 10
GPIOG	BSRR	GPIOG_BSRR	BS11	GPIOG_BSRR_BS11	40012010	11	1	rw	Set bit 11
GPIOG	BSRR	GPIOG_BSRR	BS12	GPIOG_BSRR_BS12	40012010	12	1	rw	Set bit 12
GPIOG	BSRR	GPIOG_BSRR	BS13	GPIOG_BSRR_BS13	40012010	13	1	rw	Set bit 13
GPIOG	BSRR	GPIOG_BSRR	BS14	GPIOG_BSRR_BS14	40012010	14	1	rw	Set bit 14
GPIOG	BSRR	GPIOG_BSRR	BS15	GPIOG_BSRR_BS15	40012010	15	1	rw	Set bit 15
GPIOG	BSRR	GPIOG_BSRR	BR0	GPIOG_BSRR_BR0	40012010	16	1	rw	Reset bit 0
GPIOG	BSRR	GPIOG_BSRR	BR1	GPIOG_BSRR_BR1	40012010	17	1	rw	Reset bit 1
GPIOG	BSRR	GPIOG_BSRR	BR2	GPIOG_BSRR_BR2	40012010	18	1	rw	Reset bit 2
GPIOG	BSRR	GPIOG_BSRR	BR3	GPIOG_BSRR_BR3	40012010	19	1	rw	Reset bit 3
GPIOG	BSRR	GPIOG_BSRR	BR4	GPIOG_BSRR_BR4	40012010	20	1	rw	Reset bit 4
GPIOG	BSRR	GPIOG_BSRR	BR5	GPIOG_BSRR_BR5	40012010	21	1	rw	Reset bit 5
GPIOG	BSRR	GPIOG_BSRR	BR6	GPIOG_BSRR_BR6	40012010	22	1	rw	Reset bit 6
GPIOG	BSRR	GPIOG_BSRR	BR7	GPIOG_BSRR_BR7	40012010	23	1	rw	Reset bit 7
GPIOG	BSRR	GPIOG_BSRR	BR8	GPIOG_BSRR_BR8	40012010	24	1	rw	Reset bit 8
GPIOG	BSRR	GPIOG_BSRR	BR9	GPIOG_BSRR_BR9	40012010	25	1	rw	Reset bit 9
GPIOG	BSRR	GPIOG_BSRR	BR10	GPIOG_BSRR_BR10	40012010	26	1	rw	Reset bit 10
GPIOG	BSRR	GPIOG_BSRR	BR11	GPIOG_BSRR_BR11	40012010	27	1	rw	Reset bit 11
GPIOG	BSRR	GPIOG_BSRR	BR12	GPIOG_BSRR_BR12	40012010	28	1	rw	Reset bit 12
GPIOG	BSRR	GPIOG_BSRR	BR13	GPIOG_BSRR_BR13	40012010	29	1	rw	Reset bit 13
GPIOG	BSRR	GPIOG_BSRR	BR14	GPIOG_BSRR_BR14	40012010	30	1	rw	Reset bit 14
GPIOG	BSRR	GPIOG_BSRR	BR15	GPIOG_BSRR_BR15	40012010	31	1	rw	Reset bit 15
GPIOG	BRR	GPIOG_BRR	BR0	GPIOG_BRR_BR0	40012014	0	1	rw	Reset bit 0
GPIOG	BRR	GPIOG_BRR	BR1	GPIOG_BRR_BR1	40012014	1	1	rw	Reset bit 1
GPIOG	BRR	GPIOG_BRR	BR2	GPIOG_BRR_BR2	40012014	2	1	rw	Reset bit 1
GPIOG	BRR	GPIOG_BRR	BR3	GPIOG_BRR_BR3	40012014	3	1	rw	Reset bit 3
GPIOG	BRR	GPIOG_BRR	BR4	GPIOG_BRR_BR4	40012014	4	1	rw	Reset bit 4
GPIOG	BRR	GPIOG_BRR	BR5	GPIOG_BRR_BR5	40012014	5	1	rw	Reset bit 5
GPIOG	BRR	GPIOG_BRR	BR6	GPIOG_BRR_BR6	40012014	6	1	rw	Reset bit 6
GPIOG	BRR	GPIOG_BRR	BR7	GPIOG_BRR_BR7	40012014	7	1	rw	Reset bit 7
GPIOG	BRR	GPIOG_BRR	BR8	GPIOG_BRR_BR8	40012014	8	1	rw	Reset bit 8
GPIOG	BRR	GPIOG_BRR	BR9	GPIOG_BRR_BR9	40012014	9	1	rw	Reset bit 9
GPIOG	BRR	GPIOG_BRR	BR10	GPIOG_BRR_BR10	40012014	10	1	rw	Reset bit 10
GPIOG	BRR	GPIOG_BRR	BR11	GPIOG_BRR_BR11	40012014	11	1	rw	Reset bit 11
GPIOG	BRR	GPIOG_BRR	BR12	GPIOG_BRR_BR12	40012014	12	1	rw	Reset bit 12
GPIOG	BRR	GPIOG_BRR	BR13	GPIOG_BRR_BR13	40012014	13	1	rw	Reset bit 13
GPIOG	BRR	GPIOG_BRR	BR14	GPIOG_BRR_BR14	40012014	14	1	rw	Reset bit 14
GPIOG	BRR	GPIOG_BRR	BR15	GPIOG_BRR_BR15	40012014	15	1	rw	Reset bit 15
GPIOG	LCKR	GPIOG_LCKR	LCK0	GPIOG_LCKR_LCK0	40012018	0	1	rw	Port A Lock bit 0
GPIOG	LCKR	GPIOG_LCKR	LCK1	GPIOG_LCKR_LCK1	40012018	1	1	rw	Port A Lock bit 1
GPIOG	LCKR	GPIOG_LCKR	LCK2	GPIOG_LCKR_LCK2	40012018	2	1	rw	Port A Lock bit 2
GPIOG	LCKR	GPIOG_LCKR	LCK3	GPIOG_LCKR_LCK3	40012018	3	1	rw	Port A Lock bit 3
GPIOG	LCKR	GPIOG_LCKR	LCK4	GPIOG_LCKR_LCK4	40012018	4	1	rw	Port A Lock bit 4
GPIOG	LCKR	GPIOG_LCKR	LCK5	GPIOG_LCKR_LCK5	40012018	5	1	rw	Port A Lock bit 5
GPIOG	LCKR	GPIOG_LCKR	LCK6	GPIOG_LCKR_LCK6	40012018	6	1	rw	Port A Lock bit 6
GPIOG	LCKR	GPIOG_LCKR	LCK7	GPIOG_LCKR_LCK7	40012018	7	1	rw	Port A Lock bit 7
GPIOG	LCKR	GPIOG_LCKR	LCK8	GPIOG_LCKR_LCK8	40012018	8	1	rw	Port A Lock bit 8
GPIOG	LCKR	GPIOG_LCKR	LCK9	GPIOG_LCKR_LCK9	40012018	9	1	rw	Port A Lock bit 9
GPIOG	LCKR	GPIOG_LCKR	LCK10	GPIOG_LCKR_LCK10	40012018	10	1	rw	Port A Lock bit 10
GPIOG	LCKR	GPIOG_LCKR	LCK11	GPIOG_LCKR_LCK11	40012018	11	1	rw	Port A Lock bit 11
GPIOG	LCKR	GPIOG_LCKR	LCK12	GPIOG_LCKR_LCK12	40012018	12	1	rw	Port A Lock bit 12
GPIOG	LCKR	GPIOG_LCKR	LCK13	GPIOG_LCKR_LCK13	40012018	13	1	rw	Port A Lock bit 13
GPIOG	LCKR	GPIOG_LCKR	LCK14	GPIOG_LCKR_LCK14	40012018	14	1	rw	Port A Lock bit 14
GPIOG	LCKR	GPIOG_LCKR	LCK15	GPIOG_LCKR_LCK15	40012018	15	1	rw	Port A Lock bit 15
GPIOG	LCKR	GPIOG_LCKR	LCKK	GPIOG_LCKR_LCKK	40012018	16	1	rw	Lock key
AFIO	EVCR	AFIO_EVCR	PIN	AFIO_EVCR_PIN	40010000	0	4	rw	Pin selection
AFIO	EVCR	AFIO_EVCR	PORT	AFIO_EVCR_PORT	40010000	4	3	rw	Port selection
AFIO	EVCR	AFIO_EVCR	EVOE	AFIO_EVCR_EVOE	40010000	7	1	rw	Event Output Enable
AFIO	MAPR	AFIO_MAPR	SPI1_REMAP	AFIO_MAPR_SPI1_REMAP	40010004	0	1	rw	SPI1 remapping
AFIO	MAPR	AFIO_MAPR	I2C1_REMAP	AFIO_MAPR_I2C1_REMAP	40010004	1	1	rw	I2C1 remapping
AFIO	MAPR	AFIO_MAPR	USART1_REMAP	AFIO_MAPR_USART1_REMAP	40010004	2	1	rw	USART1 remapping
AFIO	MAPR	AFIO_MAPR	USART2_REMAP	AFIO_MAPR_USART2_REMAP	40010004	3	1	rw	USART2 remapping
AFIO	MAPR	AFIO_MAPR	USART3_REMAP	AFIO_MAPR_USART3_REMAP	40010004	4	2	rw	USART3 remapping
AFIO	MAPR	AFIO_MAPR	TIM1_REMAP	AFIO_MAPR_TIM1_REMAP	40010004	6	2	rw	TIM1 remapping
AFIO	MAPR	AFIO_MAPR	TIM2_REMAP	AFIO_MAPR_TIM2_REMAP	40010004	8	2	rw	TIM2 remapping
AFIO	MAPR	AFIO_MAPR	TIM3_REMAP	AFIO_MAPR_TIM3_REMAP	40010004	10	2	rw	TIM3 remapping
AFIO	MAPR	AFIO_MAPR	TIM4_REMAP	AFIO_MAPR_TIM4_REMAP	40010004	12	1	rw	TIM4 remapping
AFIO	MAPR	AFIO_MAPR	CAN_REMAP	AFIO_MAPR_CAN_REMAP	40010004	13	2	rw	CAN1 remapping
AFIO	MAPR	AFIO_MAPR	PD01_REMAP	AFIO_MAPR_PD01_REMAP	40010004	15	1	rw	Port D0/Port D1 mapping on OSCIN/OSCOUT
AFIO	MAPR	AFIO_MAPR	TIM5CH4_IREMAP	AFIO_MAPR_TIM5CH4_IREMAP	40010004	16	1	rw	Set and cleared by software
AFIO	MAPR	AFIO_MAPR	ADC1_ETRGINJ_REMAP	AFIO_MAPR_ADC1_ETRGINJ_REMAP	40010004	17	1	rw	ADC 1 External trigger injected conversion remapping
AFIO	MAPR	AFIO_MAPR	ADC1_ETRGREG_REMAP	AFIO_MAPR_ADC1_ETRGREG_REMAP	40010004	18	1	rw	ADC 1 external trigger regular conversion remapping
AFIO	MAPR	AFIO_MAPR	ADC2_ETRGINJ_REMAP	AFIO_MAPR_ADC2_ETRGINJ_REMAP	40010004	19	1	rw	ADC 2 external trigger injected conversion remapping
AFIO	MAPR	AFIO_MAPR	ADC2_ETRGREG_REMAP	AFIO_MAPR_ADC2_ETRGREG_REMAP	40010004	20	1	rw	ADC 2 external trigger regular conversion remapping
AFIO	MAPR	AFIO_MAPR	SWJ_CFG	AFIO_MAPR_SWJ_CFG	40010004	24	3	wo	Serial wire JTAG configuration
AFIO	EXTICR1	AFIO_EXTICR1	EXTI0	AFIO_EXTICR1_EXTI0	40010008	0	4	rw	EXTI0 configuration
AFIO	EXTICR1	AFIO_EXTICR1	EXTI1	AFIO_EXTICR1_EXTI1	40010008	4	4	rw	EXTI1 configuration
AFIO	EXTICR1	AFIO_EXTICR1	EXTI2	AFIO_EXTICR1_EXTI2	40010008	8	4	rw	EXTI2 configuration
AFIO	EXTICR1	AFIO_EXTICR1	EXTI3	AFIO_EXTICR1_EXTI3	40010008	12	4	rw	EXTI3 configuration
AFIO	EXTICR2	AFIO_EXTICR2	EXTI4	AFIO_EXTICR2_EXTI4	4001000C	0	4	rw	EXTI4 configuration
AFIO	EXTICR2	AFIO_EXTICR2	EXTI5	AFIO_EXTICR2_EXTI5	4001000C	4	4	rw	EXTI5 configuration
AFIO	EXTICR2	AFIO_EXTICR2	EXTI6	AFIO_EXTICR2_EXTI6	4001000C	8	4	rw	EXTI6 configuration
AFIO	EXTICR2	AFIO_EXTICR2	EXTI7	AFIO_EXTICR2_EXTI7	4001000C	12	4	rw	EXTI7 configuration
AFIO	EXTICR3	AFIO_EXTICR3	EXTI8	AFIO_EXTICR3_EXTI8	40010010	0	4	rw	EXTI8 configuration
AFIO	EXTICR3	AFIO_EXTICR3	EXTI9	AFIO_EXTICR3_EXTI9	40010010	4	4	rw	EXTI9 configuration
AFIO	EXTICR3	AFIO_EXTICR3	EXTI10	AFIO_EXTICR3_EXTI10	40010010	8	4	rw	EXTI10 configuration
AFIO	EXTICR3	AFIO_EXTICR3	EXTI11	AFIO_EXTICR3_EXTI11	40010010	12	4	rw	EXTI11 configuration
AFIO	EXTICR4	AFIO_EXTICR4	EXTI12	AFIO_EXTICR4_EXTI12	40010014	0	4	rw	EXTI12 configuration
AFIO	EXTICR4	AFIO_EXTICR4	EXTI13	AFIO_EXTICR4_EXTI13	40010014	4	4	rw	EXTI13 configuration
AFIO	EXTICR4	AFIO_EXTICR4	EXTI14	AFIO_EXTICR4_EXTI14	40010014	8	4	rw	EXTI14 configuration
AFIO	EXTICR4	AFIO_EXTICR4	EXTI15	AFIO_EXTICR4_EXTI15	40010014	12	4	rw	EXTI15 configuration
AFIO	MAPR2	AFIO_MAPR2	TIM9_REMAP	AFIO_MAPR2_TIM9_REMAP	4001001C	5	1	rw	TIM9 remapping
AFIO	MAPR2	AFIO_MAPR2	TIM10_REMAP	AFIO_MAPR2_TIM10_REMAP	4001001C	6	1	rw	TIM10 remapping
AFIO	MAPR2	AFIO_MAPR2	TIM11_REMAP	AFIO_MAPR2_TIM11_REMAP	4001001C	7	1	rw	TIM11 remapping
AFIO	MAPR2	AFIO_MAPR2	TIM13_REMAP	AFIO_MAPR2_TIM13_REMAP	4001001C	8	1	rw	TIM13 remapping
AFIO	MAPR2	AFIO_MAPR2	TIM14_REMAP	AFIO_MAPR2_TIM14_REMAP	4001001C	9	1	rw	TIM14 remapping
AFIO	MAPR2	AFIO_MAPR2	FSMC_NADV	AFIO_MAPR2_FSMC_NADV	4001001C	10	1	rw	NADV connect/disconnect
EXTI	IMR	EXTI_IMR	MR0	EXTI_IMR_MR0	40010400	0	1	rw	Interrupt Mask on line 0
EXTI	IMR	EXTI_IMR	MR1	EXTI_IMR_MR1	40010400	1	1	rw	Interrupt Mask on line 1
EXTI	IMR	EXTI_IMR	MR2	EXTI_IMR_MR2	40010400	2	1	rw	Interrupt Mask on line 2
EXTI	IMR	EXTI_IMR	MR3	EXTI_IMR_MR3	40010400	3	1	rw	Interrupt Mask on line 3
EXTI	IMR	EXTI_IMR	MR4	EXTI_IMR_MR4	40010400	4	1	rw	Interrupt Mask on line 4
EXTI	IMR	EXTI_IMR	MR5	EXTI_IMR_MR5	40010400	5	1	rw	Interrupt Mask on line 5
EXTI	IMR	EXTI_IMR	MR6	EXTI_IMR_MR6	40010400	6	1	rw	Interrupt Mask on line 6
EXTI	IMR	EXTI_IMR	MR7	EXTI_IMR_MR7	40010400	7	1	rw	Interrupt Mask on line 7
EXTI	IMR	EXTI_IMR	MR8	EXTI_IMR_MR8	40010400	8	1	rw	Interrupt Mask on line 8
EXTI	IMR	EXTI_IMR	MR9	EXTI_IMR_MR9	40010400	9	1	rw	Interrupt Mask on line 9
EXTI	IMR	EXTI_IMR	MR10	EXTI_IMR_MR10	40010400	10	1	rw	Interrupt Mask on line 10
EXTI	IMR	EXTI_IMR	MR11	EXTI_IMR_MR11	40010400	11	1	rw	Interrupt Mask on line 11
EXTI	IMR	EXTI_IMR	MR12	EXTI_IMR_MR12	40010400	12	1	rw	Interrupt Mask on line 12
EXTI	IMR	EXTI_IMR	MR13	EXTI_IMR_MR13	40010400	13	1	rw	Interrupt Mask on line 13
EXTI	IMR	EXTI_IMR	MR14	EXTI_IMR_MR14	40010400	14	1	rw	Interrupt Mask on line 14
EXTI	IMR	EXTI_IMR	MR15	EXTI_IMR_MR15	40010400	15	1	rw	Interrupt Mask on line 15
EXTI	IMR	EXTI_IMR	MR16	EXTI_IMR_MR16	40010400	16	1	rw	Interrupt Mask on line 16
EXTI	IMR	EXTI_IMR	MR17	EXTI_IMR_MR17	40010400	17	1	rw	Interrupt Mask on line 17
EXTI	IMR	EXTI_IMR	MR18	EXTI_IMR_MR18	40010400	18	1	rw	Interrupt Mask on line 18
EXTI	EMR	EXTI_EMR	MR0	EXTI_EMR_MR0	40010404	0	1	rw	Event Mask on line 0
EXTI	EMR	EXTI_EMR	MR1	EXTI_EMR_MR1	40010404	1	1	rw	Event Mask on line 1
EXTI	EMR	EXTI_EMR	MR2	EXTI_EMR_MR2	40010404	2	1	rw	Event Mask on line 2
EXTI	EMR	EXTI_EMR	MR3	EXTI_EMR_MR3	40010404	3	1	rw	Event Mask on line 3
EXTI	EMR	EXTI_EMR	MR4	EXTI_EMR_MR4	40010404	4	1	rw	Event Mask on line 4
EXTI	EMR	EXTI_EMR	MR5	EXTI_EMR_MR5	40010404	5	1	rw	Event Mask on line 5
EXTI	EMR	EXTI_EMR	MR6	EXTI_EMR_MR6	40010404	6	1	rw	Event Mask on line 6
EXTI	EMR	EXTI_EMR	MR7	EXTI_EMR_MR7	40010404	7	1	rw	Event Mask on line 7
EXTI	EMR	EXTI_EMR	MR8	EXTI_EMR_MR8	40010404	8	1	rw	Event Mask on line 8
EXTI	EMR	EXTI_EMR	MR9	EXTI_EMR_MR9	40010404	9	1	rw	Event Mask on line 9
EXTI	EMR	EXTI_EMR	MR10	EXTI_EMR_MR10	40010404	10	1	rw	Event Mask on line 10
EXTI	EMR	EXTI_EMR	MR11	EXTI_EMR_MR11	40010404	11	1	rw	Event Mask on line 11
EXTI	EMR	EXTI_EMR	MR12	EXTI_EMR_MR12	40010404	12	1	rw	Event Mask on line 12
EXTI	EMR	EXTI_EMR	MR13	EXTI_EMR_MR13	40010404	13	1	rw	Event Mask on line 13
EXTI	EMR	EXTI_EMR	MR14	EXTI_EMR_MR14	40010404	14	1	rw	Event Mask on line 14
EXTI	EMR	EXTI_EMR	MR15	EXTI_EMR_MR15	40010404	15	1	rw	Event Mask on line 15
EXTI	EMR	EXTI_EMR	MR16	EXTI_EMR_MR16	40010404	16	1	rw	Event Mask on line 16
EXTI	EMR	EXTI_EMR	MR17	EXTI_EMR_MR17	40010404	17	1	rw	Event Mask on line 17
EXTI	EMR	EXTI_EMR	MR18	EXTI_EMR_MR18	40010404	18	1	rw	Event Mask on line 18
EXTI	RTSR	EXTI_RTSR	TR0	EXTI_RTSR_TR0	40010408	0	1	rw	Rising trigger event configuration of line 0
EXTI	RTSR	EXTI_RTSR	TR1	EXTI_RTSR_TR1	40010408	1	1	rw	Rising trigger event configuration of line 1
EXTI	RTSR	EXTI_RTSR	TR2	EXTI_RTSR_TR2	40010408	2	1	rw	Rising trigger event configuration of line 2
EXTI	RTSR	EXTI_RTSR	TR3	EXTI_RTSR_TR3	40010408	3	1	rw	Rising trigger event configuration of line 3
EXTI	RTSR	EXTI_RTSR	TR4	EXTI_RTSR_TR4	40010408	4	1	rw	Rising trigger event configuration of line 4
EXTI	RTSR	EXTI_RTSR	TR5	EXTI_RTSR_TR5	40010408	5	1	rw	Rising trigger event configuration of line 5
EXTI	RTSR	EXTI_RTSR	TR6	EXTI_RTSR_TR6	40010408	6	1	rw	Rising trigger event configuration of line 6
EXTI	RTSR	EXTI_RTSR	TR7	EXTI_RTSR_TR7	40010408	7	1	rw	Rising trigger event configuration of line 7
EXTI	RTSR	EXTI_RTSR	TR8	EXTI_RTSR_TR8	40010408	8	1	rw	Rising trigger event configuration of line 8
EXTI	RTSR	EXTI_RTSR	TR9	EXTI_RTSR_TR9	40010408	9	1	rw	Rising trigger event configuration of line 9
EXTI	RTSR	EXTI_RTSR	TR10	EXTI_RTSR_TR10	40010408	10	1	rw	Rising trigger event configuration of line 10
EXTI	RTSR	EXTI_RTSR	TR11	EXTI_RTSR_TR11	40010408	11	1	rw	Rising trigger event configuration of line 11
EXTI	RTSR	EXTI_RTSR	TR12	EXTI_RTSR_TR12	40010408	12	1	rw	Rising trigger event configuration of line 12
EXTI	RTSR	EXTI_RTSR	TR13	EXTI_RTSR_TR13	40010408	13	1	rw	Rising trigger event configuration of line 13
EXTI	RTSR	EXTI_RTSR	TR14	EXTI_RTSR_TR14	40010408	14	1	rw	Rising trigger event configuration of line 14
EXTI	RTSR	EXTI_RTSR	TR15	EXTI_RTSR_TR15	40010408	15	1	rw	Rising trigger event configuration of line 15
EXTI	RTSR	EXTI_RTSR	TR16	EXTI_RTSR_TR16	40010408	16	1	rw	Rising trigger event configuration of line 16
EXTI	RTSR	EXTI_RTSR	TR17	EXTI_RTSR_TR17	40010408	17	1	rw	Rising trigger event configuration of line 17
EXTI	RTSR	EXTI_RTSR	TR18	EXTI_RTSR_TR18	40010408	18	1	rw	Rising trigger event configuration of line 18
EXTI	FTSR	EXTI_FTSR	TR0	EXTI_FTSR_TR0	4001040C	0	1	rw	Falling trigger event configuration of line 0
EXTI	FTSR	EXTI_FTSR	TR1	EXTI_FTSR_TR1	4001040C	1	1	rw	Falling trigger event configuration of line 1
EXTI	FTSR	EXTI_FTSR	TR2	EXTI_FTSR_TR2	4001040C	2	1	rw	Falling trigger event configuration of line 2
EXTI	FTSR	EXTI_FTSR	TR3	EXTI_FTSR_TR3	4001040C	3	1	rw	Falling trigger event configuration of line 3
EXTI	FTSR	EXTI_FTSR	TR4	EXTI_FTSR_TR4	4001040C	4	1	rw	Falling trigger event configuration of line 4
EXTI	FTSR	EXTI_FTSR	TR5	EXTI_FTSR_TR5	4001040C	5	1	rw	Falling trigger event configuration of line 5
EXTI	FTSR	EXTI_FTSR	TR6	EXTI_FTSR_TR6	4001040C	6	1	rw	Falling trigger event configuration of line 6
EXTI	FTSR	EXTI_FTSR	TR7	EXTI_FTSR_TR7	4001040C	7	1	rw	Falling trigger event configuration of line 7
EXTI	FTSR	EXTI_FTSR	TR8	EXTI_FTSR_TR8	4001040C	8	1	rw	Falling trigger event configuration of line 8
EXTI	FTSR	EXTI_FTSR	TR9	EXTI_FTSR_TR9	4001040C	9	1	rw	Falling trigger event configuration of line 9
EXTI	FTSR	EXTI_FTSR	TR10	EXTI_FTSR_TR10	4001040C	10	1	rw	Falling trigger event configuration of line 10
EXTI	FTSR	EXTI_FTSR	TR11	EXTI_FTSR_TR11	4001040C	11	1	rw	Falling trigger event configuration of line 11
EXTI	FTSR	EXTI_FTSR	TR12	EXTI_FTSR_TR12	4001040C	12	1	rw	Falling trigger event configuration of line 12
EXTI	FTSR	EXTI_FTSR	TR13	EXTI_FTSR_TR13	4001040C	13	1	rw	Falling trigger event configuration of line 13
EXTI	FTSR	EXTI_FTSR	TR14	EXTI_FTSR_TR14	4001040C	14	1	rw	Falling trigger event configuration of line 14
EXTI	FTSR	EXTI_FTSR	TR15	EXTI_FTSR_TR15	4001040C	15	1	rw	Falling trigger event configuration of line 15
EXTI	FTSR	EXTI_FTSR	TR16	EXTI_FTSR_TR16	4001040C	16	1	rw	Falling trigger event configuration of line 16
EXTI	FTSR	EXTI_FTSR	TR17	EXTI_FTSR_TR17	4001040C	17	1	rw	Falling trigger event configuration of line 17
EXTI	FTSR	EXTI_FTSR	TR18	EXTI_FTSR_TR18	4001040C	18	1	rw	Falling trigger event configuration of line 18
EXTI	SWIER	EXTI_SWIER	SWIER0	EXTI_SWIER_SWIER0	40010410	0	1	rw	Software Interrupt on line 0
EXTI	SWIER	EXTI_SWIER	SWIER1	EXTI_SWIER_SWIER1	40010410	1	1	rw	Software Interrupt on line 1
EXTI	SWIER	EXTI_SWIER	SWIER2	EXTI_SWIER_SWIER2	40010410	2	1	rw	Software Interrupt on line 2
EXTI	SWIER	EXTI_SWIER	SWIER3	EXTI_SWIER_SWIER3	40010410	3	1	rw	Software Interrupt on line 3
EXTI	SWIER	EXTI_SWIER	SWIER4	EXTI_SWIER_SWIER4	40010410	4	1	rw	Software Interrupt on line 4
EXTI	SWIER	EXTI_SWIER	SWIER5	EXTI_SWIER_SWIER5	40010410	5	1	rw	Software Interrupt on line 5
EXTI	SWIER	EXTI_SWIER	SWIER6	EXTI_SWIER_SWIER6	40010410	6	1	rw	Software Interrupt on line 6
EXTI	SWIER	EXTI_SWIER	SWIER7	EXTI_SWIER_SWIER7	40010410	7	1	rw	Software Interrupt on line 7
EXTI	SWIER	EXTI_SWIER	SWIER8	EXTI_SWIER_SWIER8	40010410	8	1	rw	Software Interrupt on line 8
EXTI	SWIER	EXTI_SWIER	SWIER9	EXTI_SWIER_SWIER9	40010410	9	1	rw	Software Interrupt on line 9
EXTI	SWIER	EXTI_SWIER	SWIER10	EXTI_SWIER_SWIER10	40010410	10	1	rw	Software Interrupt on line 10
EXTI	SWIER	EXTI_SWIER	SWIER11	EXTI_SWIER_SWIER11	40010410	11	1	rw	Software Interrupt on line 11
EXTI	SWIER	EXTI_SWIER	SWIER12	EXTI_SWIER_SWIER12	40010410	12	1	rw	Software Interrupt on line 12
EXTI	SWIER	EXTI_SWIER	SWIER13	EXTI_SWIER_SWIER13	40010410	13	1	rw	Software Interrupt on line 13
EXTI	SWIER	EXTI_SWIER	SWIER14	EXTI_SWIER_SWIER14	40010410	14	1	rw	Software Interrupt on line 14
EXTI	SWIER	EXTI_SWIER	SWIER15	EXTI_SWIER_SWIER15	40010410	15	1	rw	Software Interrupt on line 15
EXTI	SWIER	EXTI_SWIER	SWIER16	EXTI_SWIER_SWIER16	40010410	16	1	rw	Software Interrupt on line 16
EXTI	SWIER	EXTI_SWIER	SWIER17	EXTI_SWIER_SWIER17	40010410	17	1	rw	Software Interrupt on line 17
EXTI	SWIER	EXTI_SWIER	SWIER18	EXTI_SWIER_SWIER18	40010410	18	1	rw	Software Interrupt on line 18
EXTI	PR	EXTI_PR	PR0	EXTI_PR_PR0	40010414	0	1	rw	Pending bit 0
EXTI	PR	EXTI_PR	PR1	EXTI_PR_PR1	40010414	1	1	rw	Pending bit 1
EXTI	PR	EXTI_PR	PR2	EXTI_PR_PR2	40010414	2	1	rw	Pending bit 2
EXTI	PR	EXTI_PR	PR3	EXTI_PR_PR3	40010414	3	1	rw	Pending bit 3
EXTI	PR	EXTI_PR	PR4	EXTI_PR_PR4	40010414	4	1	rw	Pending bit 4
EXTI	PR	EXTI_PR	PR5	EXTI_PR_PR5	40010414	5	1	rw	Pending bit 5
EXTI	PR	EXTI_PR	PR6	EXTI_PR_PR6	40010414	6	1	rw	Pending bit 6
EXTI	PR	EXTI_PR	PR7	EXTI_PR_PR7	40010414	7	1	rw	Pending bit 7
EXTI	PR	EXTI_PR	PR8	EXTI_PR_PR8	40010414	8	1	rw	Pending bit 8
EXTI	PR	EXTI_PR	PR9	EXTI_PR_PR9	40010414	9	1	rw	Pending bit 9
EXTI	PR	EXTI_PR	PR10	EXTI_PR_PR10	40010414	10	1	rw	Pending bit 10
EXTI	PR	EXTI_PR	PR11	EXTI_PR_PR11	40010414	11	1	rw	Pending bit 11
EXTI	PR	EXTI_PR	PR12	EXTI_PR_PR12	40010414	12	1	rw	Pending bit 12
EXTI	PR	EXTI_PR	PR13	EXTI_PR_PR13	40010414	13	1	rw	Pending bit 13
EXTI	PR	EXTI_PR	PR14	EXTI_PR_PR14	40010414	14	1	rw	Pending bit 14
EXTI	PR	EXTI_PR	PR15	EXTI_PR_PR15	40010414	15	1	rw	Pending bit 15
EXTI	PR	EXTI_PR	PR16	EXTI_PR_PR16	40010414	16	1	rw	Pending bit 16
EXTI	PR	EXTI_PR	PR17	EXTI_PR_PR17	40010414	17	1	rw	Pending bit 17
EXTI	PR	EXTI_PR	PR18	EXTI_PR_PR18	40010414	18	1	rw	Pending bit 18
DMA1	ISR	DMA1_ISR	GIF1	DMA1_ISR_GIF1	40020000	0	1	rw	Channel 1 Global interrupt flag
DMA1	ISR	DMA1_ISR	TCIF1	DMA1_ISR_TCIF1	40020000	1	1	rw	Channel 1 Transfer Complete flag
DMA1	ISR	DMA1_ISR	HTIF1	DMA1_ISR_HTIF1	40020000	2	1	rw	Channel 1 Half Transfer Complete flag
DMA1	ISR	DMA1_ISR	TEIF1	DMA1_ISR_TEIF1	40020000	3	1	rw	Channel 1 Transfer Error flag
DMA1	ISR	DMA1_ISR	GIF2	DMA1_ISR_GIF2	40020000	4	1	rw	Channel 2 Global interrupt flag
DMA1	ISR	DMA1_ISR	TCIF2	DMA1_ISR_TCIF2	40020000	5	1	rw	Channel 2 Transfer Complete flag
DMA1	ISR	DMA1_ISR	HTIF2	DMA1_ISR_HTIF2	40020000	6	1	rw	Channel 2 Half Transfer Complete flag
DMA1	ISR	DMA1_ISR	TEIF2	DMA1_ISR_TEIF2	40020000	7	1	rw	Channel 2 Transfer Error flag
DMA1	ISR	DMA1_ISR	GIF3	DMA1_ISR_GIF3	40020000	8	1	rw	Channel 3 Global interrupt flag
DMA1	ISR	DMA1_ISR	TCIF3	DMA1_ISR_TCIF3	40020000	9	1	rw	Channel 3 Transfer Complete flag
DMA1	ISR	DMA1_ISR	HTIF3	DMA1_ISR_HTIF3	40020000	10	1	rw	Channel 3 Half Transfer Complete flag
DMA1	ISR	DMA1_ISR	TEIF3	DMA1_ISR_TEIF3	40020000	11	1	rw	Channel 3 Transfer Error flag
DMA1	ISR	DMA1_ISR	GIF4	DMA1_ISR_GIF4	40020000	12	1	rw	Channel 4 Global interrupt flag
DMA1	ISR	DMA1_ISR	TCIF4	DMA1_ISR_TCIF4	40020000	13	1	rw	Channel 4 Transfer Complete flag
DMA1	ISR	DMA1_ISR	HTIF4	DMA1_ISR_HTIF4	40020000	14	1	rw	Channel 4 Half Transfer Complete flag
DMA1	ISR	DMA1_ISR	TEIF4	DMA1_ISR_TEIF4	40020000	15	1	rw	Channel 4 Transfer Error flag
DMA1	ISR	DMA1_ISR	GIF5	DMA1_ISR_GIF5	40020000	16	1	rw	Channel 5 Global interrupt flag
DMA1	ISR	DMA1_ISR	TCIF5	DMA1_ISR_TCIF5	40020000	17	1	rw	Channel 5 Transfer Complete flag
DMA1	ISR	DMA1_ISR	HTIF5	DMA1_ISR_HTIF5	40020000	18	1	rw	Channel 5 Half Transfer Complete flag
DMA1	ISR	DMA1_ISR	TEIF5	DMA1_ISR_TEIF5	40020000	19	1	rw	Channel 5 Transfer Error flag
DMA1	ISR	DMA1_ISR	GIF6	DMA1_ISR_GIF6	40020000	20	1	rw	Channel 6 Global interrupt flag
DMA1	ISR	DMA1_ISR	TCIF6	DMA1_ISR_TCIF6	40020000	21	1	rw	Channel 6 Transfer Complete flag
DMA1	ISR	DMA1_ISR	HTIF6	DMA1_ISR_HTIF6	40020000	22	1	rw	Channel 6 Half Transfer Complete flag
DMA1	ISR	DMA1_ISR	TEIF6	DMA1_ISR_TEIF6	40020000	23	1	rw	Channel 6 Transfer Error flag
DMA1	ISR	DMA1_ISR	GIF7	DMA1_ISR_GIF7	40020000	24	1	rw	Channel 7 Global interrupt flag
DMA1	ISR	DMA1_ISR	TCIF7	DMA1_ISR_TCIF7	40020000	25	1	rw	Channel 7 Transfer Complete flag
DMA1	ISR	DMA1_ISR	HTIF7	DMA1_ISR_HTIF7	40020000	26	1	rw	Channel 7 Half Transfer Complete flag
DMA1	ISR	DMA1_ISR	TEIF7	DMA1_ISR_TEIF7	40020000	27	1	rw	Channel 7 Transfer Error flag
DMA1	IFCR	DMA1_IFCR	CGIF1	DMA1_IFCR_CGIF1	40020004	0	1	rw	Channel 1 Global interrupt clear
DMA1	IFCR	DMA1_IFCR	CGIF2	DMA1_IFCR_CGIF2	40020004	4	1	rw	Channel 2 Global interrupt clear
DMA1	IFCR	DMA1_IFCR	CGIF3	DMA1_IFCR_CGIF3	40020004	8	1	rw	Channel 3 Global interrupt clear
DMA1	IFCR	DMA1_IFCR	CGIF4	DMA1_IFCR_CGIF4	40020004	12	1	rw	Channel 4 Global interrupt clear
DMA1	IFCR	DMA1_IFCR	CGIF5	DMA1_IFCR_CGIF5	40020004	16	1	rw	Channel 5 Global interrupt clear
DMA1	IFCR	DMA1_IFCR	CGIF6	DMA1_IFCR_CGIF6	40020004	20	1	rw	Channel 6 Global interrupt clear
DMA1	IFCR	DMA1_IFCR	CGIF7	DMA1_IFCR_CGIF7	40020004	24	1	rw	Channel 7 Global interrupt clear
DMA1	IFCR	DMA1_IFCR	CTCIF1	DMA1_IFCR_CTCIF1	40020004	1	1	rw	Channel 1 Transfer Complete clear
DMA1	IFCR	DMA1_IFCR	CTCIF2	DMA1_IFCR_CTCIF2	40020004	5	1	rw	Channel 2 Transfer Complete clear
DMA1	IFCR	DMA1_IFCR	CTCIF3	DMA1_IFCR_CTCIF3	40020004	9	1	rw	Channel 3 Transfer Complete clear
DMA1	IFCR	DMA1_IFCR	CTCIF4	DMA1_IFCR_CTCIF4	40020004	13	1	rw	Channel 4 Transfer Complete clear
DMA1	IFCR	DMA1_IFCR	CTCIF5	DMA1_IFCR_CTCIF5	40020004	17	1	rw	Channel 5 Transfer Complete clear
DMA1	IFCR	DMA1_IFCR	CTCIF6	DMA1_IFCR_CTCIF6	40020004	21	1	rw	Channel 6 Transfer Complete clear
DMA1	IFCR	DMA1_IFCR	CTCIF7	DMA1_IFCR_CTCIF7	40020004	25	1	rw	Channel 7 Transfer Complete clear
DMA1	IFCR	DMA1_IFCR	CHTIF1	DMA1_IFCR_CHTIF1	40020004	2	1	rw	Channel 1 Half Transfer clear
DMA1	IFCR	DMA1_IFCR	CHTIF2	DMA1_IFCR_CHTIF2	40020004	6	1	rw	Channel 2 Half Transfer clear
DMA1	IFCR	DMA1_IFCR	CHTIF3	DMA1_IFCR_CHTIF3	40020004	10	1	rw	Channel 3 Half Transfer clear
DMA1	IFCR	DMA1_IFCR	CHTIF4	DMA1_IFCR_CHTIF4	40020004	14	1	rw	Channel 4 Half Transfer clear
DMA1	IFCR	DMA1_IFCR	CHTIF5	DMA1_IFCR_CHTIF5	40020004	18	1	rw	Channel 5 Half Transfer clear
DMA1	IFCR	DMA1_IFCR	CHTIF6	DMA1_IFCR_CHTIF6	40020004	22	1	rw	Channel 6 Half Transfer clear
DMA1	IFCR	DMA1_IFCR	CHTIF7	DMA1_IFCR_CHTIF7	40020004	26	1	rw	Channel 7 Half Transfer clear
DMA1	IFCR	DMA1_IFCR	CTEIF1	DMA1_IFCR_CTEIF1	40020004	3	1	rw	Channel 1 Transfer Error clear
DMA1	IFCR	DMA1_IFCR	CTEIF2	DMA1_IFCR_CTEIF2	40020004	7	1	rw	Channel 2 Transfer Error clear
DMA1	IFCR	DMA1_IFCR	CTEIF3	DMA1_IFCR_CTEIF3	40020004	11	1	rw	Channel 3 Transfer Error clear
DMA1	IFCR	DMA1_IFCR	CTEIF4	DMA1_IFCR_CTEIF4	40020004	15	1	rw	Channel 4 Transfer Error clear
DMA1	IFCR	DMA1_IFCR	CTEIF5	DMA1_IFCR_CTEIF5	40020004	19	1	rw	Channel 5 Transfer Error clear
DMA1	IFCR	DMA1_IFCR	CTEIF6	DMA1_IFCR_CTEIF6	40020004	23	1	rw	Channel 6 Transfer Error clear
DMA1	IFCR	DMA1_IFCR	CTEIF7	DMA1_IFCR_CTEIF7	40020004	27	1	rw	Channel 7 Transfer Error clear
DMA1	CCR1	DMA1_CCR1	EN	DMA1_CCR1_EN	40020008	0	1	rw	Channel enable
DMA1	CCR1	DMA1_CCR1	TCIE	DMA1_CCR1_TCIE	40020008	1	1	rw	Transfer complete interrupt enable
DMA1	CCR1	DMA1_CCR1	HTIE	DMA1_CCR1_HTIE	40020008	2	1	rw	Half Transfer interrupt enable
DMA1	CCR1	DMA1_CCR1	TEIE	DMA1_CCR1_TEIE	40020008	3	1	rw	Transfer error interrupt enable
DMA1	CCR1	DMA1_CCR1	DIR	DMA1_CCR1_DIR	40020008	4	1	rw	Data transfer direction
DMA1	CCR1	DMA1_CCR1	CIRC	DMA1_CCR1_CIRC	40020008	5	1	rw	Circular mode
DMA1	CCR1	DMA1_CCR1	PINC	DMA1_CCR1_PINC	40020008	6	1	rw	Peripheral increment mode
DMA1	CCR1	DMA1_CCR1	MINC	DMA1_CCR1_MINC	40020008	7	1	rw	Memory increment mode
DMA1	CCR1	DMA1_CCR1	PSIZE	DMA1_CCR1_PSIZE	40020008	8	2	rw	Peripheral size
DMA1	CCR1	DMA1_CCR1	MSIZE	DMA1_CCR1_MSIZE	40020008	10	2	rw	Memory size
DMA1	CCR1	DMA1_CCR1	PL	DMA1_CCR1_PL	40020008	12	2	rw	Channel Priority level
DMA1	CCR1	DMA1_CCR1	MEM2MEM	DMA1_CCR1_MEM2MEM	40020008	14	1	rw	Memory to memory mode
DMA1	CNDTR1	DMA1_CNDTR1	NDT	DMA1_CNDTR1_NDT	4002000C	0	16	rw	Number of data to transfer
DMA1	CPAR1	DMA1_CPAR1	PA	DMA1_CPAR1_PA	40020010	0	32	rw	Peripheral address
DMA1	CMAR1	DMA1_CMAR1	MA	DMA1_CMAR1_MA	40020014	0	32	rw	Memory address
DMA1	CCR2	DMA1_CCR2	EN	DMA1_CCR2_EN	4002001C	0	1	rw	Channel enable
DMA1	CCR2	DMA1_CCR2	TCIE	DMA1_CCR2_TCIE	4002001C	1	1	rw	Transfer complete interrupt enable
DMA1	CCR2	DMA1_CCR2	HTIE	DMA1_CCR2_HTIE	4002001C	2	1	rw	Half Transfer interrupt enable
DMA1	CCR2	DMA1_CCR2	TEIE	DMA1_CCR2_TEIE	4002001C	3	1	rw	Transfer error interrupt enable
DMA1	CCR2	DMA1_CCR2	DIR	DMA1_CCR2_DIR	4002001C	4	1	rw	Data transfer direction
DMA1	CCR2	DMA1_CCR2	CIRC	DMA1_CCR2_CIRC	4002001C	5	1	rw	Circular mode
DMA1	CCR2	DMA1_CCR2	PINC	DMA1_CCR2_PINC	4002001C	6	1	rw	Peripheral increment mode
DMA1	CCR2	DMA1_CCR2	MINC	DMA1_CCR2_MINC	4002001C	7	1	rw	Memory increment mode
DMA1	CCR2	DMA1_CCR2	PSIZE	DMA1_CCR2_PSIZE	4002001C	8	2	rw	Peripheral size
DMA1	CCR2	DMA1_CCR2	MSIZE	DMA1_CCR2_MSIZE	4002001C	10	2	rw	Memory size
DMA1	CCR2	DMA1_CCR2	PL	DMA1_CCR2_PL	4002001C	12	2	rw	Channel Priority level
DMA1	CCR2	DMA1_CCR2	MEM2MEM	DMA1_CCR2_MEM2MEM	4002001C	14	1	rw	Memory to memory mode
DMA1	CNDTR2	DMA1_CNDTR2	NDT	DMA1_CNDTR2_NDT	40020020	0	16	rw	Number of data to transfer
DMA1	CPAR2	DMA1_CPAR2	PA	DMA1_CPAR2_PA	40020024	0	32	rw	Peripheral address
DMA1	CMAR2	DMA1_CMAR2	MA	DMA1_CMAR2_MA	40020028	0	32	rw	Memory address
DMA1	CCR3	DMA1_CCR3	EN	DMA1_CCR3_EN	40020030	0	1	rw	Channel enable
DMA1	CCR3	DMA1_CCR3	TCIE	DMA1_CCR3_TCIE	40020030	1	1	rw	Transfer complete interrupt enable
DMA1	CCR3	DMA1_CCR3	HTIE	DMA1_CCR3_HTIE	40020030	2	1	rw	Half Transfer interrupt enable
DMA1	CCR3	DMA1_CCR3	TEIE	DMA1_CCR3_TEIE	40020030	3	1	rw	Transfer error interrupt enable
DMA1	CCR3	DMA1_CCR3	DIR	DMA1_CCR3_DIR	40020030	4	1	rw	Data transfer direction
DMA1	CCR3	DMA1_CCR3	CIRC	DMA1_CCR3_CIRC	40020030	5	1	rw	Circular mode
DMA1	CCR3	DMA1_CCR3	PINC	DMA1_CCR3_PINC	40020030	6	1	rw	Peripheral increment mode
DMA1	CCR3	DMA1_CCR3	MINC	DMA1_CCR3_MINC	40020030	7	1	rw	Memory increment mode
DMA1	CCR3	DMA1_CCR3	PSIZE	DMA1_CCR3_PSIZE	40020030	8	2	rw	Peripheral size
DMA1	CCR3	DMA1_CCR3	MSIZE	DMA1_CCR3_MSIZE	40020030	10	2	rw	Memory size
DMA1	CCR3	DMA1_CCR3	PL	DMA1_CCR3_PL	40020030	12	2	rw	Channel Priority level
DMA1	CCR3	DMA1_CCR3	MEM2MEM	DMA1_CCR3_MEM2MEM	40020030	14	1	rw	Memory to memory mode
DMA1	CNDTR3	DMA1_CNDTR3	NDT	DMA1_CNDTR3_NDT	40020034	0	16	rw	Number of data to transfer
DMA1	CPAR3	DMA1_CPAR3	PA	DMA1_CPAR3_PA	40020038	0	32	rw	Peripheral address
DMA1	CMAR3	DMA1_CMAR3	MA	DMA1_CMAR3_MA	4002003C	0	32	rw	Memory address
DMA1	CCR4	DMA1_CCR4	EN	DMA1_CCR4_EN	40020044	0	1	rw	Channel enable
DMA1	CCR4	DMA1_CCR4	TCIE	DMA1_CCR4_TCIE	40020044	1	1	rw	Transfer complete interrupt enable
DMA1	CCR4	DMA1_CCR4	HTIE	DMA1_CCR4_HTIE	40020044	2	1	rw	Half Transfer interrupt enable
DMA1	CCR4	DMA1_CCR4	TEIE	DMA1_CCR4_TEIE	40020044	3	1	rw	Transfer error interrupt enable
DMA1	CCR4	DMA1_CCR4	DIR	DMA1_CCR4_DIR	40020044	4	1	rw	Data transfer direction
DMA1	CCR4	DMA1_CCR4	CIRC	DMA1_CCR4_CIRC	40020044	5	1	rw	Circular mode
DMA1	CCR4	DMA1_CCR4	PINC	DMA1_CCR4_PINC	40020044	6	1	rw	Peripheral increment mode
DMA1	CCR4	DMA1_CCR4	MINC	DMA1_CCR4_MINC	40020044	7	1	rw	Memory increment mode
DMA1	CCR4	DMA1_CCR4	PSIZE	DMA1_CCR4_PSIZE	40020044	8	2	rw	Peripheral size
DMA1	CCR4	DMA1_CCR4	MSIZE	DMA1_CCR4_MSIZE	40020044	10	2	rw	Memory size
DMA1	CCR4	DMA1_CCR4	PL	DMA1_CCR4_PL	40020044	12	2	rw	Channel Priority level
DMA1	CCR4	DMA1_CCR4	MEM2MEM	DMA1_CCR4_MEM2MEM	40020044	14	1	rw	Memory to memory mode
DMA1	CNDTR4	DMA1_CNDTR4	NDT	DMA1_CNDTR4_NDT	40020048	0	16	rw	Number of data to transfer
DMA1	CPAR4	DMA1_CPAR4	PA	DMA1_CPAR4_PA	4002004C	0	32	rw	Peripheral address
DMA1	CMAR4	DMA1_CMAR4	MA	DMA1_CMAR4_MA	40020050	0	32	rw	Memory address
DMA1	CCR5	DMA1_CCR5	EN	DMA1_CCR5_EN	40020058	0	1	rw	Channel enable
DMA1	CCR5	DMA1_CCR5	TCIE	DMA1_CCR5_TCIE	40020058	1	1	rw	Transfer complete interrupt enable
DMA1	CCR5	DMA1_CCR5	HTIE	DMA1_CCR5_HTIE	40020058	2	1	rw	Half Transfer interrupt enable
DMA1	CCR5	DMA1_CCR5	TEIE	DMA1_CCR5_TEIE	40020058	3	1	rw	Transfer error interrupt enable
DMA1	CCR5	DMA1_CCR5	DIR	DMA1_CCR5_DIR	40020058	4	1	rw	Data transfer direction
DMA1	CCR5	DMA1_CCR5	CIRC	DMA1_CCR5_CIRC	40020058	5	1	rw	Circular mode
DMA1	CCR5	DMA1_CCR5	PINC	DMA1_CCR5_PINC	40020058	6	1	rw	Peripheral increment mode
DMA1	CCR5	DMA1_CCR5	MINC	DMA1_CCR5_MINC	40020058	7	1	rw	Memory increment mode
DMA1	CCR5	DMA1_CCR5	PSIZE	DMA1_CCR5_PSIZE	40020058	8	2	rw	Peripheral size
DMA1	CCR5	DMA1_CCR5	MSIZE	DMA1_CCR5_MSIZE	40020058	10	2	rw	Memory size
DMA1	CCR5	DMA1_CCR5	PL	DMA1_CCR5_PL	40020058	12	2	rw	Channel Priority level
DMA1	CCR5	DMA1_CCR5	MEM2MEM	DMA1_CCR5_MEM2MEM	40020058	14	1	rw	Memory to memory mode
DMA1	CNDTR5	DMA1_CNDTR5	NDT	DMA1_CNDTR5_NDT	4002005C	0	16	rw	Number of data to transfer
DMA1	CPAR5	DMA1_CPAR5	PA	DMA1_CPAR5_PA	40020060	0	32	rw	Peripheral address
DMA1	CMAR5	DMA1_CMAR5	MA	DMA1_CMAR5_MA	40020064	0	32	rw	Memory address
DMA1	CCR6	DMA1_CCR6	EN	DMA1_CCR6_EN	4002006C	0	1	rw	Channel enable
DMA1	CCR6	DMA1_CCR6	TCIE	DMA1_CCR6_TCIE	4002006C	1	1	rw	Transfer complete interrupt enable
DMA1	CCR6	DMA1_CCR6	HTIE	DMA1_CCR6_HTIE	4002006C	2	1	rw	Half Transfer interrupt enable
DMA1	CCR6	DMA1_CCR6	TEIE	DMA1_CCR6_TEIE	4002006C	3	1	rw	Transfer error interrupt enable
DMA1	CCR6	DMA1_CCR6	DIR	DMA1_CCR6_DIR	4002006C	4	1	rw	Data transfer direction
DMA1	CCR6	DMA1_CCR6	CIRC	DMA1_CCR6_CIRC	4002006C	5	1	rw	Circular mode
DMA1	CCR6	DMA1_CCR6	PINC	DMA1_CCR6_PINC	4002006C	6	1	rw	Peripheral increment mode
DMA1	CCR6	DMA1_CCR6	MINC	DMA1_CCR6_MINC	4002006C	7	1	rw	Memory increment mode
DMA1	CCR6	DMA1_CCR6	PSIZE	DMA1_CCR6_PSIZE	4002006C	8	2	rw	Peripheral size
DMA1	CCR6	DMA1_CCR6	MSIZE	DMA1_CCR6_MSIZE	4002006C	10	2	rw	Memory size
DMA1	CCR6	DMA1_CCR6	PL	DMA1_CCR6_PL	4002006C	12	2	rw	Channel Priority level
DMA1	CCR6	DMA1_CCR6	MEM2MEM	DMA1_CCR6_MEM2MEM	4002006C	14	1	rw	Memory to memory mode
DMA1	CNDTR6	DMA1_CNDTR6	NDT	DMA1_CNDTR6_NDT	40020070	0	16	rw	Number of data to transfer
DMA1	CPAR6	DMA1_CPAR6	PA	DMA1_CPAR6_PA	40020074	0	32	rw	Peripheral address
DMA1	CMAR6	DMA1_CMAR6	MA	DMA1_CMAR6_MA	40020078	0	32	rw	Memory address
DMA1	CCR7	DMA1_CCR7	EN	DMA1_CCR7_EN	40020080	0	1	rw	Channel enable
DMA1	CCR7	DMA1_CCR7	TCIE	DMA1_CCR7_TCIE	40020080	1	1	rw	Transfer complete interrupt enable
DMA1	CCR7	DMA1_CCR7	HTIE	DMA1_CCR7_HTIE	40020080	2	1	rw	Half Transfer interrupt enable
DMA1	CCR7	DMA1_CCR7	TEIE	DMA1_CCR7_TEIE	40020080	3	1	rw	Transfer error interrupt enable
DMA1	CCR7	DMA1_CCR7	DIR	DMA1_CCR7_DIR	40020080	4	1	rw	Data transfer direction
DMA1	CCR7	DMA1_CCR7	CIRC	DMA1_CCR7_CIRC	40020080	5	1	rw	Circular mode
DMA1	CCR7	DMA1_CCR7	PINC	DMA1_CCR7_PINC	40020080	6	1	rw	Peripheral increment mode
DMA1	CCR7	DMA1_CCR7	MINC	DMA1_CCR7_MINC	40020080	7	1	rw	Memory increment mode
DMA1	CCR7	DMA1_CCR7	PSIZE	DMA1_CCR7_PSIZE	40020080	8	2	rw	Peripheral size
DMA1	CCR7	DMA1_CCR7	MSIZE	DMA1_CCR7_MSIZE	40020080	10	2	rw	Memory size
DMA1	CCR7	DMA1_CCR7	PL	DMA1_CCR7_PL	40020080	12	2	rw	Channel Priority level
DMA1	CCR7	DMA1_CCR7	MEM2MEM	DMA1_CCR7_MEM2MEM	40020080	14	1	rw	Memory to memory mode
DMA1	CNDTR7	DMA1_CNDTR7	NDT	DMA1_CNDTR7_NDT	40020084	0	16	rw	Number of data to transfer
DMA1	CPAR7	DMA1_CPAR7	PA	DMA1_CPAR7_PA	40020088	0	32	rw	Peripheral address
DMA1	CMAR7	DMA1_CMAR7	MA	DMA1_CMAR7_MA	4002008C	0	32	rw	Memory address
DMA2	ISR	DMA2_ISR	GIF1	DMA2_ISR_GIF1	40020400	0	1	rw	Channel 1 Global interrupt flag
DMA2	ISR	DMA2_ISR	TCIF1	DMA2_ISR_TCIF1	40020400	1	1	rw	Channel 1 Transfer Complete flag
DMA2	ISR	DMA2_ISR	HTIF1	DMA2_ISR_HTIF1	40020400	2	1	rw	Channel 1 Half Transfer Complete flag
DMA2	ISR	DMA2_ISR	TEIF1	DMA2_ISR_TEIF1	40020400	3	1	rw	Channel 1 Transfer Error flag
DMA2	ISR	DMA2_ISR	GIF2	DMA2_ISR_GIF2	40020400	4	1	rw	Channel 2 Global interrupt flag
DMA2	ISR	DMA2_ISR	TCIF2	DMA2_ISR_TCIF2	40020400	5	1	rw	Channel 2 Transfer Complete flag
DMA2	ISR	DMA2_ISR	HTIF2	DMA2_ISR_HTIF2	40020400	6	1	rw	Channel 2 Half Transfer Complete flag
DMA2	ISR	DMA2_ISR	TEIF2	DMA2_ISR_TEIF2	40020400	7	1	rw	Channel 2 Transfer Error flag
DMA2	ISR	DMA2_ISR	GIF3	DMA2_ISR_GIF3	40020400	8	1	rw	Channel 3 Global interrupt flag
DMA2	ISR	DMA2_ISR	TCIF3	DMA2_ISR_TCIF3	40020400	9	1	rw	Channel 3 Transfer Complete flag
DMA2	ISR	DMA2_ISR	HTIF3	DMA2_ISR_HTIF3	40020400	10	1	rw	Channel 3 Half Transfer Complete flag
DMA2	ISR	DMA2_ISR	TEIF3	DMA2_ISR_TEIF3	40020400	11	1	rw	Channel 3 Transfer Error flag
DMA2	ISR	DMA2_ISR	GIF4	DMA2_ISR_GIF4	40020400	12	1	rw	Channel 4 Global interrupt flag
DMA2	ISR	DMA2_ISR	TCIF4	DMA2_ISR_TCIF4	40020400	13	1	rw	Channel 4 Transfer Complete flag
DMA2	ISR	DMA2_ISR	HTIF4	DMA2_ISR_HTIF4	40020400	14	1	rw	Channel 4 Half Transfer Complete flag
DMA2	ISR	DMA2_ISR	TEIF4	DMA2_ISR_TEIF4	40020400	15	1	rw	Channel 4 Transfer Error flag
DMA2	ISR	DMA2_ISR	GIF5	DMA2_ISR_GIF5	40020400	16	1	rw	Channel 5 Global interrupt flag
DMA2	ISR	DMA2_ISR	TCIF5	DMA2_ISR_TCIF5	40020400	17	1	rw	Channel 5 Transfer Complete flag
DMA2	ISR	DMA2_ISR	HTIF5	DMA2_ISR_HTIF5	40020400	18	1	rw	Channel 5 Half Transfer Complete flag
DMA2	ISR	DMA2_ISR	TEIF5	DMA2_ISR_TEIF5	40020400	19	1	rw	Channel 5 Transfer Error flag
DMA2	ISR	DMA2_ISR	GIF6	DMA2_ISR_GIF6	40020400	20	1	rw	Channel 6 Global interrupt flag
DMA2	ISR	DMA2_ISR	TCIF6	DMA2_ISR_TCIF6	40020400	21	1	rw	Channel 6 Transfer Complete flag
DMA2	ISR	DMA2_ISR	HTIF6	DMA2_ISR_HTIF6	40020400	22	1	rw	Channel 6 Half Transfer Complete flag
DMA2	ISR	DMA2_ISR	TEIF6	DMA2_ISR_TEIF6	40020400	23	1	rw	Channel 6 Transfer Error flag
DMA2	ISR	DMA2_ISR	GIF7	DMA2_ISR_GIF7	40020400	24	1	rw	Channel 7 Global interrupt flag
DMA2	ISR	DMA2_ISR	TCIF7	DMA2_ISR_TCIF7	40020400	25	1	rw	Channel 7 Transfer Complete flag
DMA2	ISR	DMA2_ISR	HTIF7	DMA2_ISR_HTIF7	40020400	26	1	rw	Channel 7 Half Transfer Complete flag
DMA2	ISR	DMA2_ISR	TEIF7	DMA2_ISR_TEIF7	40020400	27	1	rw	Channel 7 Transfer Error flag
DMA2	IFCR	DMA2_IFCR	CGIF1	DMA2_IFCR_CGIF1	40020404	0	1	rw	Channel 1 Global interrupt clear
DMA2	IFCR	DMA2_IFCR	CGIF2	DMA2_IFCR_CGIF2	40020404	4	1	rw	Channel 2 Global interrupt clear
DMA2	IFCR	DMA2_IFCR	CGIF3	DMA2_IFCR_CGIF3	40020404	8	1	rw	Channel 3 Global interrupt clear
DMA2	IFCR	DMA2_IFCR	CGIF4	DMA2_IFCR_CGIF4	40020404	12	1	rw	Channel 4 Global interrupt clear
DMA2	IFCR	DMA2_IFCR	CGIF5	DMA2_IFCR_CGIF5	40020404	16	1	rw	Channel 5 Global interrupt clear
DMA2	IFCR	DMA2_IFCR	CGIF6	DMA2_IFCR_CGIF6	40020404	20	1	rw	Channel 6 Global interrupt clear
DMA2	IFCR	DMA2_IFCR	CGIF7	DMA2_IFCR_CGIF7	40020404	24	1	rw	Channel 7 Global interrupt clear
DMA2	IFCR	DMA2_IFCR	CTCIF1	DMA2_IFCR_CTCIF1	40020404	1	1	rw	Channel 1 Transfer Complete clear
DMA2	IFCR	DMA2_IFCR	CTCIF2	DMA2_IFCR_CTCIF2	40020404	5	1	rw	Channel 2 Transfer Complete clear
DMA2	IFCR	DMA2_IFCR	CTCIF3	DMA2_IFCR_CTCIF3	40020404	9	1	rw	Channel 3 Transfer Complete clear
DMA2	IFCR	DMA2_IFCR	CTCIF4	DMA2_IFCR_CTCIF4	40020404	13	1	rw	Channel 4 Transfer Complete clear
DMA2	IFCR	DMA2_IFCR	CTCIF5	DMA2_IFCR_CTCIF5	40020404	17	1	rw	Channel 5 Transfer Complete clear
DMA2	IFCR	DMA2_IFCR	CTCIF6	DMA2_IFCR_CTCIF6	40020404	21	1	rw	Channel 6 Transfer Complete clear
DMA2	IFCR	DMA2_IFCR	CTCIF7	DMA2_IFCR_CTCIF7	40020404	25	1	rw	Channel 7 Transfer Complete clear
DMA2	IFCR	DMA2_IFCR	CHTIF1	DMA2_IFCR_CHTIF1	40020404	2	1	rw	Channel 1 Half Transfer clear
DMA2	IFCR	DMA2_IFCR	CHTIF2	DMA2_IFCR_CHTIF2	40020404	6	1	rw	Channel 2 Half Transfer clear
DMA2	IFCR	DMA2_IFCR	CHTIF3	DMA2_IFCR_CHTIF3	40020404	10	1	rw	Channel 3 Half Transfer clear
DMA2	IFCR	DMA2_IFCR	CHTIF4	DMA2_IFCR_CHTIF4	40020404	14	1	rw	Channel 4 Half Transfer clear
DMA2	IFCR	DMA2_IFCR	CHTIF5	DMA2_IFCR_CHTIF5	40020404	18	1	rw	Channel 5 Half Transfer clear
DMA2	IFCR	DMA2_IFCR	CHTIF6	DMA2_IFCR_CHTIF6	40020404	22	1	rw	Channel 6 Half Transfer clear
DMA2	IFCR	DMA2_IFCR	CHTIF7	DMA2_IFCR_CHTIF7	40020404	26	1	rw	Channel 7 Half Transfer clear
DMA2	IFCR	DMA2_IFCR	CTEIF1	DMA2_IFCR_CTEIF1	40020404	3	1	rw	Channel 1 Transfer Error clear
DMA2	IFCR	DMA2_IFCR	CTEIF2	DMA2_IFCR_CTEIF2	40020404	7	1	rw	Channel 2 Transfer Error clear
DMA2	IFCR	DMA2_IFCR	CTEIF3	DMA2_IFCR_CTEIF3	40020404	11	1	rw	Channel 3 Transfer Error clear
DMA2	IFCR	DMA2_IFCR	CTEIF4	DMA2_IFCR_CTEIF4	40020404	15	1	rw	Channel 4 Transfer Error clear
DMA2	IFCR	DMA2_IFCR	CTEIF5	DMA2_IFCR_CTEIF5	40020404	19	1	rw	Channel 5 Transfer Error clear
DMA2	IFCR	DMA2_IFCR	CTEIF6	DMA2_IFCR_CTEIF6	40020404	23	1	rw	Channel 6 Transfer Error clear
DMA2	IFCR	DMA2_IFCR	CTEIF7	DMA2_IFCR_CTEIF7	40020404	27	1	rw	Channel 7 Transfer Error clear
DMA2	CCR1	DMA2_CCR1	EN	DMA2_CCR1_EN	40020408	0	1	rw	Channel enable
DMA2	CCR1	DMA2_CCR1	TCIE	DMA2_CCR1_TCIE	40020408	1	1	rw	Transfer complete interrupt enable
DMA2	CCR1	DMA2_CCR1	HTIE	DMA2_CCR1_HTIE	40020408	2	1	rw	Half Transfer interrupt enable
DMA2	CCR1	DMA2_CCR1	TEIE	DMA2_CCR1_TEIE	40020408	3	1	rw	Transfer error interrupt enable
DMA2	CCR1	DMA2_CCR1	DIR	DMA2_CCR1_DIR	40020408	4	1	rw	Data transfer direction
DMA2	CCR1	DMA2_CCR1	CIRC	DMA2_CCR1_CIRC	40020408	5	1	rw	Circular mode
DMA2	CCR1	DMA2_CCR1	PINC	DMA2_CCR1_PINC	40020408	6	1	rw	Peripheral increment mode
DMA2	CCR1	DMA2_CCR1	MINC	DMA2_CCR1_MINC	40020408	7	1	rw	Memory increment mode
DMA2	CCR1	DMA2_CCR1	PSIZE	DMA2_CCR1_PSIZE	40020408	8	2	rw	Peripheral size
DMA2	CCR1	DMA2_CCR1	MSIZE	DMA2_CCR1_MSIZE	40020408	10	2	rw	Memory size
DMA2	CCR1	DMA2_CCR1	PL	DMA2_CCR1_PL	40020408	12	2	rw	Channel Priority level
DMA2	CCR1	DMA2_CCR1	MEM2MEM	DMA2_CCR1_MEM2MEM	40020408	14	1	rw	Memory to memory mode
DMA2	CNDTR1	DMA2_CNDTR1	NDT	DMA2_CNDTR1_NDT	4002040C	0	16	rw	Number of data to transfer
DMA2	CPAR1	DMA2_CPAR1	PA	DMA2_CPAR1_PA	40020410	0	32	rw	Peripheral address
DMA2	CMAR1	DMA2_CMAR1	MA	DMA2_CMAR1_MA	40020414	0	32	rw	Memory address
DMA2	CCR2	DMA2_CCR2	EN	DMA2_CCR2_EN	4002041C	0	1	rw	Channel enable
DMA2	CCR2	DMA2_CCR2	TCIE	DMA2_CCR2_TCIE	4002041C	1	1	rw	Transfer complete interrupt enable
DMA2	CCR2	DMA2_CCR2	HTIE	DMA2_CCR2_HTIE	4002041C	2	1	rw	Half Transfer interrupt enable
DMA2	CCR2	DMA2_CCR2	TEIE	DMA2_CCR2_TEIE	4002041C	3	1	rw	Transfer error interrupt enable
DMA2	CCR2	DMA2_CCR2	DIR	DMA2_CCR2_DIR	4002041C	4	1	rw	Data transfer direction
DMA2	CCR2	DMA2_CCR2	CIRC	DMA2_CCR2_CIRC	4002041C	5	1	rw	Circular mode
DMA2	CCR2	DMA2_CCR2	PINC	DMA2_CCR2_PINC	4002041C	6	1	rw	Peripheral increment mode
DMA2	CCR2	DMA2_CCR2	MINC	DMA2_CCR2_MINC	4002041C	7	1	rw	Memory increment mode
DMA2	CCR2	DMA2_CCR2	PSIZE	DMA2_CCR2_PSIZE	4002041C	8	2	rw	Peripheral size
DMA2	CCR2	DMA2_CCR2	MSIZE	DMA2_CCR2_MSIZE	4002041C	10	2	rw	Memory size
DMA2	CCR2	DMA2_CCR2	PL	DMA2_CCR2_PL	4002041C	12	2	rw	Channel Priority level
DMA2	CCR2	DMA2_CCR2	MEM2MEM	DMA2_CCR2_MEM2MEM	4002041C	14	1	rw	Memory to memory mode
DMA2	CNDTR2	DMA2_CNDTR2	NDT	DMA2_CNDTR2_NDT	40020420	0	16	rw	Number of data to transfer
DMA2	CPAR2	DMA2_CPAR2	PA	DMA2_CPAR2_PA	40020424	0	32	rw	Peripheral address
DMA2	CMAR2	DMA2_CMAR2	MA	DMA2_CMAR2_MA	40020428	0	32	rw	Memory address
DMA2	CCR3	DMA2_CCR3	EN	DMA2_CCR3_EN	40020430	0	1	rw	Channel enable
DMA2	CCR3	DMA2_CCR3	TCIE	DMA2_CCR3_TCIE	40020430	1	1	rw	Transfer complete interrupt enable
DMA2	CCR3	DMA2_CCR3	HTIE	DMA2_CCR3_HTIE	40020430	2	1	rw	Half Transfer interrupt enable
DMA2	CCR3	DMA2_CCR3	TEIE	DMA2_CCR3_TEIE	40020430	3	1	rw	Transfer error interrupt enable
DMA2	CCR3	DMA2_CCR3	DIR	DMA2_CCR3_DIR	40020430	4	1	rw	Data transfer direction
DMA2	CCR3	DMA2_CCR3	CIRC	DMA2_CCR3_CIRC	40020430	5	1	rw	Circular mode
DMA2	CCR3	DMA2_CCR3	PINC	DMA2_CCR3_PINC	40020430	6	1	rw	Peripheral increment mode
DMA2	CCR3	DMA2_CCR3	MINC	DMA2_CCR3_MINC	40020430	7	1	rw	Memory increment mode
DMA2	CCR3	DMA2_CCR3	PSIZE	DMA2_CCR3_PSIZE	40020430	8	2	rw	Peripheral size
DMA2	CCR3	DMA2_CCR3	MSIZE	DMA2_CCR3_MSIZE	40020430	10	2	rw	Memory size
DMA2	CCR3	DMA2_CCR3	PL	DMA2_CCR3_PL	40020430	12	2	rw	Channel Priority level
DMA2	CCR3	DMA2_CCR3	MEM2MEM	DMA2_CCR3_MEM2MEM	40020430	14	1	rw	Memory to memory mode
DMA2	CNDTR3	DMA2_CNDTR3	NDT	DMA2_CNDTR3_NDT	40020434	0	16	rw	Number of data to transfer
DMA2	CPAR3	DMA2_CPAR3	PA	DMA2_CPAR3_PA	40020438	0	32	rw	Peripheral address
DMA2	CMAR3	DMA2_CMAR3	MA	DMA2_CMAR3_MA	4002043C	0	32	rw	Memory address
DMA2	CCR4	DMA2_CCR4	EN	DMA2_CCR4_EN	40020444	0	1	rw	Channel enable
DMA2	CCR4	DMA2_CCR4	TCIE	DMA2_CCR4_TCIE	40020444	1	1	rw	Transfer complete interrupt enable
DMA2	CCR4	DMA2_CCR4	HTIE	DMA2_CCR4_HTIE	40020444	2	1	rw	Half Transfer interrupt enable
DMA2	CCR4	DMA2_CCR4	TEIE	DMA2_CCR4_TEIE	40020444	3	1	rw	Transfer error interrupt enable
DMA2	CCR4	DMA2_CCR4	DIR	DMA2_CCR4_DIR	40020444	4	1	rw	Data transfer direction
DMA2	CCR4	DMA2_CCR4	CIRC	DMA2_CCR4_CIRC	40020444	5	1	rw	Circular mode
DMA2	CCR4	DMA2_CCR4	PINC	DMA2_CCR4_PINC	40020444	6	1	rw	Peripheral increment mode
DMA2	CCR4	DMA2_CCR4	MINC	DMA2_CCR4_MINC	40020444	7	1	rw	Memory increment mode
DMA2	CCR4	DMA2_CCR4	PSIZE	DMA2_CCR4_PSIZE	40020444	8	2	rw	Peripheral size
DMA2	CCR4	DMA2_CCR4	MSIZE	DMA2_CCR4_MSIZE	40020444	10	2	rw	Memory size
DMA2	CCR4	DMA2_CCR4	PL	DMA2_CCR4_PL	40020444	12	2	rw	Channel Priority level
DMA2	CCR4	DMA2_CCR4	MEM2MEM	DMA2_CCR4_MEM2MEM	40020444	14	1	rw	Memory to memory mode
DMA2	CNDTR4	DMA2_CNDTR4	NDT	DMA2_CNDTR4_NDT	40020448	0	16	rw	Number of data to transfer
DMA2	CPAR4	DMA2_CPAR4	PA	DMA2_CPAR4_PA	4002044C	0	32	rw	Peripheral address
DMA2	CMAR4	DMA2_CMAR4	MA	DMA2_CMAR4_MA	40020450	0	32	rw	Memory address
DMA2	CCR5	DMA2_CCR5	EN	DMA2_CCR5_EN	40020458	0	1	rw	Channel enable
DMA2	CCR5	DMA2_CCR5	TCIE	DMA2_CCR5_TCIE	40020458	1	1	rw	Transfer complete interrupt enable
DMA2	CCR5	DMA2_CCR5	HTIE	DMA2_CCR5_HTIE	40020458	2	1	rw	Half Transfer interrupt enable
DMA2	CCR5	DMA2_CCR5	TEIE	DMA2_CCR5_TEIE	40020458	3	1	rw	Transfer error interrupt enable
DMA2	CCR5	DMA2_CCR5	DIR	DMA2_CCR5_DIR	40020458	4	1	rw	Data transfer direction
DMA2	CCR5	DMA2_CCR5	CIRC	DMA2_CCR5_CIRC	40020458	5	1	rw	Circular mode
DMA2	CCR5	DMA2_CCR5	PINC	DMA2_CCR5_PINC	40020458	6	1	rw	Peripheral increment mode
DMA2	CCR5	DMA2_CCR5	MINC	DMA2_CCR5_MINC	40020458	7	1	rw	Memory increment mode
DMA2	CCR5	DMA2_CCR5	PSIZE	DMA2_CCR5_PSIZE	40020458	8	2	rw	Peripheral size
DMA2	CCR5	DMA2_CCR5	MSIZE	DMA2_CCR5_MSIZE	40020458	10	2	rw	Memory size
DMA2	CCR5	DMA2_CCR5	PL	DMA2_CCR5_PL	40020458	12	2	rw	Channel Priority level
DMA2	CCR5	DMA2_CCR5	MEM2MEM	DMA2_CCR5_MEM2MEM	40020458	14	1	rw	Memory to memory mode
DMA2	CNDTR5	DMA2_CNDTR5	NDT	DMA2_CNDTR5_NDT	4002045C	0	16	rw	Number of data to transfer
DMA2	CPAR5	DMA2_CPAR5	PA	DMA2_CPAR5_PA	40020460	0	32	rw	Peripheral address
DMA2	CMAR5	DMA2_CMAR5	MA	DMA2_CMAR5_MA	40020464	0	32	rw	Memory address
DMA2	CCR6	DMA2_CCR6	EN	DMA2_CCR6_EN	4002046C	0	1	rw	Channel enable
DMA2	CCR6	DMA2_CCR6	TCIE	DMA2_CCR6_TCIE	4002046C	1	1	rw	Transfer complete interrupt enable
DMA2	CCR6	DMA2_CCR6	HTIE	DMA2_CCR6_HTIE	4002046C	2	1	rw	Half Transfer interrupt enable
DMA2	CCR6	DMA2_CCR6	TEIE	DMA2_CCR6_TEIE	4002046C	3	1	rw	Transfer error interrupt enable
DMA2	CCR6	DMA2_CCR6	DIR	DMA2_CCR6_DIR	4002046C	4	1	rw	Data transfer direction
DMA2	CCR6	DMA2_CCR6	CIRC	DMA2_CCR6_CIRC	4002046C	5	1	rw	Circular mode
DMA2	CCR6	DMA2_CCR6	PINC	DMA2_CCR6_PINC	4002046C	6	1	rw	Peripheral increment mode
DMA2	CCR6	DMA2_CCR6	MINC	DMA2_CCR6_MINC	4002046C	7	1	rw	Memory increment mode
DMA2	CCR6	DMA2_CCR6	PSIZE	DMA2_CCR6_PSIZE	4002046C	8	2	rw	Peripheral size
DMA2	CCR6	DMA2_CCR6	MSIZE	DMA2_CCR6_MSIZE	4002046C	10	2	rw	Memory size
DMA2	CCR6	DMA2_CCR6	PL	DMA2_CCR6_PL	4002046C	12	2	rw	Channel Priority level
DMA2	CCR6	DMA2_CCR6	MEM2MEM	DMA2_CCR6_MEM2MEM	4002046C	14	1	rw	Memory to memory mode
DMA2	CNDTR6	DMA2_CNDTR6	NDT	DMA2_CNDTR6_NDT	40020470	0	16	rw	Number of data to transfer
DMA2	CPAR6	DMA2_CPAR6	PA	DMA2_CPAR6_PA	40020474	0	32	rw	Peripheral address
DMA2	CMAR6	DMA2_CMAR6	MA	DMA2_CMAR6_MA	40020478	0	32	rw	Memory address
DMA2	CCR7	DMA2_CCR7	EN	DMA2_CCR7_EN	40020480	0	1	rw	Channel enable
DMA2	CCR7	DMA2_CCR7	TCIE	DMA2_CCR7_TCIE	40020480	1	1	rw	Transfer complete interrupt enable
DMA2	CCR7	DMA2_CCR7	HTIE	DMA2_CCR7_HTIE	40020480	2	1	rw	Half Transfer interrupt enable
DMA2	CCR7	DMA2_CCR7	TEIE	DMA2_CCR7_TEIE	40020480	3	1	rw	Transfer error interrupt enable
DMA2	CCR7	DMA2_CCR7	DIR	DMA2_CCR7_DIR	40020480	4	1	rw	Data transfer direction
DMA2	CCR7	DMA2_CCR7	CIRC	DMA2_CCR7_CIRC	40020480	5	1	rw	Circular mode
DMA2	CCR7	DMA2_CCR7	PINC	DMA2_CCR7_PINC	40020480	6	1	rw	Peripheral increment mode
DMA2	CCR7	DMA2_CCR7	MINC	DMA2_CCR7_MINC	40020480	7	1	rw	Memory increment mode
DMA2	CCR7	DMA2_CCR7	PSIZE	DMA2_CCR7_PSIZE	40020480	8	2	rw	Peripheral size
DMA2	CCR7	DMA2_CCR7	MSIZE	DMA2_CCR7_MSIZE	40020480	10	2	rw	Memory size
DMA2	CCR7	DMA2_CCR7	PL	DMA2_CCR7_PL	40020480	12	2	rw	Channel Priority level
DMA2	CCR7	DMA2_CCR7	MEM2MEM	DMA2_CCR7_MEM2MEM	40020480	14	1	rw	Memory to memory mode
DMA2	CNDTR7	DMA2_CNDTR7	NDT	DMA2_CNDTR7_NDT	40020484	0	16	rw	Number of data to transfer
DMA2	CPAR7	DMA2_CPAR7	PA	DMA2_CPAR7_PA	40020488	0	32	rw	Peripheral address
DMA2	CMAR7	DMA2_CMAR7	MA	DMA2_CMAR7_MA	4002048C	0	32	rw	Memory address
SDIO	POWER	SDIO_POWER	PWRCTRL	SDIO_POWER_PWRCTRL	40018000	0	2	rw	PWRCTRL
SDIO	CLKCR	SDIO_CLKCR	CLKDIV	SDIO_CLKCR_CLKDIV	40018004	0	8	rw	Clock divide factor
SDIO	CLKCR	SDIO_CLKCR	CLKEN	SDIO_CLKCR_CLKEN	40018004	8	1	rw	Clock enable bit
SDIO	CLKCR	SDIO_CLKCR	PWRSAV	SDIO_CLKCR_PWRSAV	40018004	9	1	rw	Power saving configuration bit
SDIO	CLKCR	SDIO_CLKCR	BYPASS	SDIO_CLKCR_BYPASS	40018004	10	1	rw	Clock divider bypass enable bit
SDIO	CLKCR	SDIO_CLKCR	WIDBUS	SDIO_CLKCR_WIDBUS	40018004	11	2	rw	Wide bus mode enable bit
SDIO	CLKCR	SDIO_CLKCR	NEGEDGE	SDIO_CLKCR_NEGEDGE	40018004	13	1	rw	SDIO_CK dephasing selection bit
SDIO	CLKCR	SDIO_CLKCR	HWFC_EN	SDIO_CLKCR_HWFC_EN	40018004	14	1	rw	HW Flow Control enable
SDIO	ARG	SDIO_ARG	CMDARG	SDIO_ARG_CMDARG	40018008	0	32	rw	Command argument
SDIO	CMD	SDIO_CMD	CMDINDEX	SDIO_CMD_CMDINDEX	4001800C	0	6	rw	CMDINDEX
SDIO	CMD	SDIO_CMD	WAITRESP	SDIO_CMD_WAITRESP	4001800C	6	2	rw	WAITRESP
SDIO	CMD	SDIO_CMD	WAITINT	SDIO_CMD_WAITINT	4001800C	8	1	rw	WAITINT
SDIO	CMD	SDIO_CMD	WAITPEND	SDIO_CMD_WAITPEND	4001800C	9	1	rw	WAITPEND
SDIO	CMD	SDIO_CMD	CPSMEN	SDIO_CMD_CPSMEN	4001800C	10	1	rw	CPSMEN
SDIO	CMD	SDIO_CMD	SDIOSuspend	SDIO_CMD_SDIOSuspend	4001800C	11	1	rw	SDIOSuspend
SDIO	CMD	SDIO_CMD	ENCMDcompl	SDIO_CMD_ENCMDcompl	4001800C	12	1	rw	ENCMDcompl
SDIO	CMD	SDIO_CMD	nIEN	SDIO_CMD_nIEN	4001800C	13	1	rw	nIEN
SDIO	CMD	SDIO_CMD	CE_ATACMD	SDIO_CMD_CE_ATACMD	4001800C	14	1	rw	CE_ATACMD
SDIO	RESPCMD	SDIO_RESPCMD	RESPCMD	SDIO_RESPCMD_RESPCMD	40018010	0	6	rw	RESPCMD
SDIO	RESPI1	SDIO_RESPI1	CARDSTATUS1	SDIO_RESPI1_CARDSTATUS1	40018014	0	32	rw	CARDSTATUS1
SDIO	RESP2	SDIO_RESP2	CARDSTATUS2	SDIO_RESP2_CARDSTATUS2	40018018	0	32	rw	CARDSTATUS2
SDIO	RESP3	SDIO_RESP3	CARDSTATUS3	SDIO_RESP3_CARDSTATUS3	4001801C	0	32	rw	CARDSTATUS3
SDIO	RESP4	SDIO_RESP4	CARDSTATUS4	SDIO_RESP4_CARDSTATUS4	40018020	0	32	rw	CARDSTATUS4
SDIO	DTIMER	SDIO_DTIMER	DATATIME	SDIO_DTIMER_DATATIME	40018024	0	32	rw	Data timeout period
SDIO	DLEN	SDIO_DLEN	DATALENGTH	SDIO_DLEN_DATALENGTH	40018028	0	25	rw	Data length value
SDIO	DCTRL	SDIO_DCTRL	DTEN	SDIO_DCTRL_DTEN	4001802C	0	1	rw	DTEN
SDIO	DCTRL	SDIO_DCTRL	DTDIR	SDIO_DCTRL_DTDIR	4001802C	1	1	rw	DTDIR
SDIO	DCTRL	SDIO_DCTRL	DTMODE	SDIO_DCTRL_DTMODE	4001802C	2	1	rw	DTMODE
SDIO	DCTRL	SDIO_DCTRL	DMAEN	SDIO_DCTRL_DMAEN	4001802C	3	1	rw	DMAEN
SDIO	DCTRL	SDIO_DCTRL	DBLOCKSIZE	SDIO_DCTRL_DBLOCKSIZE	4001802C	4	4	rw	DBLOCKSIZE
SDIO	DCTRL	SDIO_DCTRL	PWSTART	SDIO_DCTRL_PWSTART	4001802C	8	1	rw	PWSTART
SDIO	DCTRL	SDIO_DCTRL	PWSTOP	SDIO_DCTRL_PWSTOP	4001802C	9	1	rw	PWSTOP
SDIO	DCTRL	SDIO_DCTRL	RWMOD	SDIO_DCTRL_RWMOD	4001802C	10	1	rw	RWMOD
SDIO	DCTRL	SDIO_DCTRL	SDIOEN	SDIO_DCTRL_SDIOEN	4001802C	11	1	rw	SDIOEN
SDIO	DCOUNT	SDIO_DCOUNT	DATACOUNT	SDIO_DCOUNT_DATACOUNT	40018030	0	25	rw	Data count value
SDIO	STA	SDIO_STA	CCRCFAIL	SDIO_STA_CCRCFAIL	40018034	0	1	rw	CCRCFAIL
SDIO	STA	SDIO_STA	DCRCFAIL	SDIO_STA_DCRCFAIL	40018034	1	1	rw	DCRCFAIL
SDIO	STA	SDIO_STA	CTIMEOUT	SDIO_STA_CTIMEOUT	40018034	2	1	rw	CTIMEOUT
SDIO	STA	SDIO_STA	DTIMEOUT	SDIO_STA_DTIMEOUT	40018034	3	1	rw	DTIMEOUT
SDIO	STA	SDIO_STA	TXUNDERR	SDIO_STA_TXUNDERR	40018034	4	1	rw	TXUNDERR
SDIO	STA	SDIO_STA	RXOVERR	SDIO_STA_RXOVERR	40018034	5	1	rw	RXOVERR
SDIO	STA	SDIO_STA	CMDREND	SDIO_STA_CMDREND	40018034	6	1	rw	CMDREND
SDIO	STA	SDIO_STA	CMDSENT	SDIO_STA_CMDSENT	40018034	7	1	rw	CMDSENT
SDIO	STA	SDIO_STA	DATAEND	SDIO_STA_DATAEND	40018034	8	1	rw	DATAEND
SDIO	STA	SDIO_STA	STBITERR	SDIO_STA_STBITERR	40018034	9	1	rw	STBITERR
SDIO	STA	SDIO_STA	DBCKEND	SDIO_STA_DBCKEND	40018034	10	1	rw	DBCKEND
SDIO	STA	SDIO_STA	CMDACT	SDIO_STA_CMDACT	40018034	11	1	rw	CMDACT
SDIO	STA	SDIO_STA	TXACT	SDIO_STA_TXACT	40018034	12	1	rw	TXACT
SDIO	STA	SDIO_STA	RXACT	SDIO_STA_RXACT	40018034	13	1	rw	RXACT
SDIO	STA	SDIO_STA	TXFIFOHE	SDIO_STA_TXFIFOHE	40018034	14	1	rw	TXFIFOHE
SDIO	STA	SDIO_STA	RXFIFOHF	SDIO_STA_RXFIFOHF	40018034	15	1	rw	RXFIFOHF
SDIO	STA	SDIO_STA	TXFIFOF	SDIO_STA_TXFIFOF	40018034	16	1	rw	TXFIFOF
SDIO	STA	SDIO_STA	RXFIFOF	SDIO_STA_RXFIFOF	40018034	17	1	rw	RXFIFOF
SDIO	STA	SDIO_STA	TXFIFOE	SDIO_STA_TXFIFOE	40018034	18	1	rw	TXFIFOE
SDIO	STA	SDIO_STA	RXFIFOE	SDIO_STA_RXFIFOE	40018034	19	1	rw	RXFIFOE
SDIO	STA	SDIO_STA	TXDAVL	SDIO_STA_TXDAVL	40018034	20	1	rw	TXDAVL
SDIO	STA	SDIO_STA	RXDAVL	SDIO_STA_RXDAVL	40018034	21	1	rw	RXDAVL
SDIO	STA	SDIO_STA	SDIOIT	SDIO_STA_SDIOIT	40018034	22	1	rw	SDIOIT
SDIO	STA	SDIO_STA	CEATAEND	SDIO_STA_CEATAEND	40018034	23	1	rw	CEATAEND
SDIO	ICR	SDIO_ICR	CCRCFAILC	SDIO_ICR_CCRCFAILC	40018038	0	1	rw	CCRCFAILC
SDIO	ICR	SDIO_ICR	DCRCFAILC	SDIO_ICR_DCRCFAILC	40018038	1	1	rw	DCRCFAILC
SDIO	ICR	SDIO_ICR	CTIMEOUTC	SDIO_ICR_CTIMEOUTC	40018038	2	1	rw	CTIMEOUTC
SDIO	ICR	SDIO_ICR	DTIMEOUTC	SDIO_ICR_DTIMEOUTC	40018038	3	1	rw	DTIMEOUTC
SDIO	ICR	SDIO_ICR	TXUNDERRC	SDIO_ICR_TXUNDERRC	40018038	4	1	rw	TXUNDERRC
SDIO	ICR	SDIO_ICR	RXOVERRC	SDIO_ICR_RXOVERRC	40018038	5	1	rw	RXOVERRC
SDIO	ICR	SDIO_ICR	CMDRENDC	SDIO_ICR_CMDRENDC	40018038	6	1	rw	CMDRENDC
SDIO	ICR	SDIO_ICR	CMDSENTC	SDIO_ICR_CMDSENTC	40018038	7	1	rw	CMDSENTC
SDIO	ICR	SDIO_ICR	DATAENDC	SDIO_ICR_DATAENDC	40018038	8	1	rw	DATAENDC
SDIO	ICR	SDIO_ICR	STBITERRC	SDIO_ICR_STBITERRC	40018038	9	1	rw	STBITERRC
SDIO	ICR	SDIO_ICR	DBCKENDC	SDIO_ICR_DBCKENDC	40018038	10	1	rw	DBCKENDC
SDIO	ICR	SDIO_ICR	SDIOITC	SDIO_ICR_SDIOITC	40018038	22	1	rw	SDIOITC
SDIO	ICR	SDIO_ICR	CEATAENDC	SDIO_ICR_CEATAENDC	40018038	23	1	rw	CEATAENDC
SDIO	MASK	SDIO_MASK	CCRCFAILIE	SDIO_MASK_CCRCFAILIE	4001803C	0	1	rw	CCRCFAILIE
SDIO	MASK	SDIO_MASK	DCRCFAILIE	SDIO_MASK_DCRCFAILIE	4001803C	1	1	rw	DCRCFAILIE
SDIO	MASK	SDIO_MASK	CTIMEOUTIE	SDIO_MASK_CTIMEOUTIE	4001803C	2	1	rw	CTIMEOUTIE
SDIO	MASK	SDIO_MASK	DTIMEOUTIE	SDIO_MASK_DTIMEOUTIE	4001803C	3	1	rw	DTIMEOUTIE
SDIO	MASK	SDIO_MASK	TXUNDERRIE	SDIO_MASK_TXUNDERRIE	4001803C	4	1	rw	TXUNDERRIE
SDIO	MASK	SDIO_MASK	RXOVERRIE	SDIO_MASK_RXOVERRIE	4001803C	5	1	rw	RXOVERRIE
SDIO	MASK	SDIO_MASK	CMDRENDIE	SDIO_MASK_CMDRENDIE	4001803C	6	1	rw	CMDRENDIE
SDIO	MASK	SDIO_MASK	CMDSENTIE	SDIO_MASK_CMDSENTIE	4001803C	7	1	rw	CMDSENTIE
SDIO	MASK	SDIO_MASK	DATAENDIE	SDIO_MASK_DATAENDIE	4001803C	8	1	rw	DATAENDIE
SDIO	MASK	SDIO_MASK	STBITERRIE	SDIO_MASK_STBITERRIE	4001803C	9	1	rw	STBITERRIE
SDIO	MASK	SDIO_MASK	DBACKENDIE	SDIO_MASK_DBACKENDIE	4001803C	10	1	rw	DBACKENDIE
SDIO	MASK	SDIO_MASK	CMDACTIE	SDIO_MASK_CMDACTIE	4001803C	11	1	rw	CMDACTIE
SDIO	MASK	SDIO_MASK	TXACTIE	SDIO_MASK_TXACTIE	4001803C	12	1	rw	TXACTIE
SDIO	MASK	SDIO_MASK	RXACTIE	SDIO_MASK_RXACTIE	4001803C	13	1	rw	RXACTIE
SDIO	MASK	SDIO_MASK	TXFIFOHEIE	SDIO_MASK_TXFIFOHEIE	4001803C	14	1	rw	TXFIFOHEIE
SDIO	MASK	SDIO_MASK	RXFIFOHFIE	SDIO_MASK_RXFIFOHFIE	4001803C	15	1	rw	RXFIFOHFIE
SDIO	MASK	SDIO_MASK	TXFIFOFIE	SDIO_MASK_TXFIFOFIE	4001803C	16	1	rw	TXFIFOFIE
SDIO	MASK	SDIO_MASK	RXFIFOFIE	SDIO_MASK_RXFIFOFIE	4001803C	17	1	rw	RXFIFOFIE
SDIO	MASK	SDIO_MASK	TXFIFOEIE	SDIO_MASK_TXFIFOEIE	4001803C	18	1	rw	TXFIFOEIE
SDIO	MASK	SDIO_MASK	RXFIFOEIE	SDIO_MASK_RXFIFOEIE	4001803C	19	1	rw	RXFIFOEIE
SDIO	MASK	SDIO_MASK	TXDAVLIE	SDIO_MASK_TXDAVLIE	4001803C	20	1	rw	TXDAVLIE
SDIO	MASK	SDIO_MASK	RXDAVLIE	SDIO_MASK_RXDAVLIE	4001803C	21	1	rw	RXDAVLIE
SDIO	MASK	SDIO_MASK	SDIOITIE	SDIO_MASK_SDIOITIE	4001803C	22	1	rw	SDIOITIE
SDIO	MASK	SDIO_MASK	CEATENDIE	SDIO_MASK_CEATENDIE	4001803C	23	1	rw	CEATENDIE
SDIO	FIFOCNT	SDIO_FIFOCNT	FIF0COUNT	SDIO_FIFOCNT_FIF0COUNT	40018048	0	24	rw	FIF0COUNT
SDIO	FIFO	SDIO_FIFO	FIFOData	SDIO_FIFO_FIFOData	40018080	0	32	rw	FIFOData
RTC	CRH	RTC_CRH	SECIE	RTC_CRH_SECIE	40002800	0	1	rw	Second interrupt Enable
RTC	CRH	RTC_CRH	ALRIE	RTC_CRH_ALRIE	40002800	1	1	rw	Alarm interrupt Enable
RTC	CRH	RTC_CRH	OWIE	RTC_CRH_OWIE	40002800	2	1	rw	Overflow interrupt Enable
RTC	CRL	RTC_CRL	SECF	RTC_CRL_SECF	40002804	0	1	rw	Second Flag
RTC	CRL	RTC_CRL	ALRF	RTC_CRL_ALRF	40002804	1	1	rw	Alarm Flag
RTC	CRL	RTC_CRL	OWF	RTC_CRL_OWF	40002804	2	1	rw	Overflow Flag
RTC	CRL	RTC_CRL	RSF	RTC_CRL_RSF	40002804	3	1	rw	Registers Synchronized Flag
RTC	CRL	RTC_CRL	CNF	RTC_CRL_CNF	40002804	4	1	rw	Configuration Flag
RTC	CRL	RTC_CRL	RTOFF	RTC_CRL_RTOFF	40002804	5	1	ro	RTC operation OFF
RTC	PRLH	RTC_PRLH	PRLH	RTC_PRLH_PRLH	40002808	0	4	rw	RTC Prescaler Load Register High
RTC	PRLL	RTC_PRLL	PRLL	RTC_PRLL_PRLL	4000280C	0	16	rw	RTC Prescaler Divider Register Low
RTC	DIVH	RTC_DIVH	DIVH	RTC_DIVH_DIVH	40002810	0	4	rw	RTC prescaler divider register high
RTC	DIVL	RTC_DIVL	DIVL	RTC_DIVL_DIVL	40002814	0	16	rw	RTC prescaler divider register Low
RTC	CNTH	RTC_CNTH	CNTH	RTC_CNTH_CNTH	40002818	0	16	rw	RTC counter register high
RTC	CNTL	RTC_CNTL	CNTL	RTC_CNTL_CNTL	4000281C	0	16	rw	RTC counter register Low
RTC	ALRH	RTC_ALRH	ALRH	RTC_ALRH_ALRH	40002820	0	16	rw	RTC alarm register high
RTC	ALRL	RTC_ALRL	ALRL	RTC_ALRL_ALRL	40002824	0	16	rw	RTC alarm register low
BKP	DR1	BKP_DR1	D1	BKP_DR1_D1	40006C00	0	16	rw	Backup data
BKP	DR2	BKP_DR2	D2	BKP_DR2_D2	40006C04	0	16	rw	Backup data
BKP	DR3	BKP_DR3	D3	BKP_DR3_D3	40006C08	0	16	rw	Backup data
BKP	DR4	BKP_DR4	D4	BKP_DR4_D4	40006C0C	0	16	rw	Backup data
BKP	DR5	BKP_DR5	D5	BKP_DR5_D5	40006C10	0	16	rw	Backup data
BKP	DR6	BKP_DR6	D6	BKP_DR6_D6	40006C14	0	16	rw	Backup data
BKP	DR7	BKP_DR7	D7	BKP_DR7_D7	40006C18	0	16	rw	Backup data
BKP	DR8	BKP_DR8	D8	BKP_DR8_D8	40006C1C	0	16	rw	Backup data
BKP	DR9	BKP_DR9	D9	BKP_DR9_D9	40006C20	0	16	rw	Backup data
BKP	DR10	BKP_DR10	D10	BKP_DR10_D10	40006C24	0	16	rw	Backup data
BKP	DR11	BKP_DR11	DR11	BKP_DR11_DR11	40006C3C	0	16	rw	Backup data
BKP	DR12	BKP_DR12	DR12	BKP_DR12_DR12	40006C40	0	16	rw	Backup data
BKP	DR13	BKP_DR13	DR13	BKP_DR13_DR13	40006C44	0	16	rw	Backup data
BKP	DR14	BKP_DR14	D14	BKP_DR14_D14	40006C48	0	16	rw	Backup data
BKP	DR15	BKP_DR15	D15	BKP_DR15_D15	40006C4C	0	16	rw	Backup data
BKP	DR16	BKP_DR16	D16	BKP_DR16_D16	40006C50	0	16	rw	Backup data
BKP	DR17	BKP_DR17	D17	BKP_DR17_D17	40006C54	0	16	rw	Backup data
BKP	DR18	BKP_DR18	D18	BKP_DR18_D18	40006C58	0	16	rw	Backup data
BKP	DR19	BKP_DR19	D19	BKP_DR19_D19	40006C5C	0	16	rw	Backup data
BKP	DR20	BKP_DR20	D20	BKP_DR20_D20	40006C60	0	16	rw	Backup data
BKP	DR21	BKP_DR21	D21	BKP_DR21_D21	40006C64	0	16	rw	Backup data
BKP	DR22	BKP_DR22	D22	BKP_DR22_D22	40006C68	0	16	rw	Backup data
BKP	DR23	BKP_DR23	D23	BKP_DR23_D23	40006C6C	0	16	rw	Backup data
BKP	DR24	BKP_DR24	D24	BKP_DR24_D24	40006C70	0	16	rw	Backup data
BKP	DR25	BKP_DR25	D25	BKP_DR25_D25	40006C74	0	16	rw	Backup data
BKP	DR26	BKP_DR26	D26	BKP_DR26_D26	40006C78	0	16	rw	Backup data
BKP	DR27	BKP_DR27	D27	BKP_DR27_D27	40006C7C	0	16	rw	Backup data
BKP	DR28	BKP_DR28	D28	BKP_DR28_D28	40006C80	0	16	rw	Backup data
BKP	DR29	BKP_DR29	D29	BKP_DR29_D29	40006C84	0	16	rw	Backup data
BKP	DR30	BKP_DR30	D30	BKP_DR30_D30	40006C88	0	16	rw	Backup data
BKP	DR31	BKP_DR31	D31	BKP_DR31_D31	40006C8C	0	16	rw	Backup data
BKP	DR32	BKP_DR32	D32	BKP_DR32_D32	40006C90	0	16	rw	Backup data
BKP	DR33	BKP_DR33	D33	BKP_DR33_D33	40006C94	0	16	rw	Backup data
BKP	DR34	BKP_DR34	D34	BKP_DR34_D34	40006C98	0	16	rw	Backup data
BKP	DR35	BKP_DR35	D35	BKP_DR35_D35	40006C9C	0	16	rw	Backup data
BKP	DR36	BKP_DR36	D36	BKP_DR36_D36	40006CA0	0	16	rw	Backup data
BKP	DR37	BKP_DR37	D37	BKP_DR37_D37	40006CA4	0	16	rw	Backup data
BKP	DR38	BKP_DR38	D38	BKP_DR38_D38	40006CA8	0	16	rw	Backup data
BKP	DR39	BKP_DR39	D39	BKP_DR39_D39	40006CAC	0	16	rw	Backup data
BKP	DR40	BKP_DR40	D40	BKP_DR40_D40	40006CB0	0	16	rw	Backup data
BKP	DR41	BKP_DR41	D41	BKP_DR41_D41	40006CB4	0	16	rw	Backup data
BKP	DR42	BKP_DR42	D42	BKP_DR42_D42	40006CB8	0	16	rw	Backup data
BKP	RTCCR	BKP_RTCCR	CAL	BKP_RTCCR_CAL	40006C28	0	7	rw	Calibration value
BKP	RTCCR	BKP_RTCCR	CCO	BKP_RTCCR_CCO	40006C28	7	1	rw	Calibration Clock Output
BKP	RTCCR	BKP_RTCCR	ASOE	BKP_RTCCR_ASOE	40006C28	8	1	rw	Alarm or second output enable
BKP	RTCCR	BKP_RTCCR	ASOS	BKP_RTCCR_ASOS	40006C28	9	1	rw	Alarm or second output selection
BKP	CR	BKP_CR	TPE	BKP_CR_TPE	40006C2C	0	1	rw	Tamper pin enable
BKP	CR	BKP_CR	TPAL	BKP_CR_TPAL	40006C2C	1	1	rw	Tamper pin active level
BKP	CSR	BKP_CSR	CTE	BKP_CSR_CTE	40006C30	0	1	wo	Clear Tamper event
BKP	CSR	BKP_CSR	CTI	BKP_CSR_CTI	40006C30	1	1	wo	Clear Tamper Interrupt
BKP	CSR	BKP_CSR	TPIE	BKP_CSR_TPIE	40006C30	2	1	rw	Tamper Pin interrupt enable
BKP	CSR	BKP_CSR	TEF	BKP_CSR_TEF	40006C30	8	1	ro	Tamper Event Flag
BKP	CSR	BKP_CSR	TIF	BKP_CSR_TIF	40006C30	9	1	ro	Tamper Interrupt Flag
IWDG	KR	IWDG_KR	KEY	IWDG_KR_KEY	40003000	0	16	rw	Key value
IWDG	PR	IWDG_PR	PR	IWDG_PR_PR	40003004	0	3	rw	Prescaler divider
IWDG	RLR	IWDG_RLR	RL	IWDG_RLR_RL	40003008	0	12	rw	Watchdog counter reload value
IWDG	SR	IWDG_SR	PVU	IWDG_SR_PVU	4000300C	0	1	rw	Watchdog prescaler value update
IWDG	SR	IWDG_SR	RVU	IWDG_SR_RVU	4000300C	1	1	rw	Watchdog counter reload value update
WWDG	CR	WWDG_CR	T	WWDG_CR_T	40002C00	0	7	rw	7-bit counter (MSB to LSB)
WWDG	CR	WWDG_CR	WDGA	WWDG_CR_WDGA	40002C00	7	1	rw	Activation bit
WWDG	CFR	WWDG_CFR	W	WWDG_CFR_W	40002C04	0	7	rw	7-bit window value
WWDG	CFR	WWDG_CFR	WDGTB	WWDG_CFR_WDGTB	40002C04	7	2	rw	Timer Base
WWDG	CFR	WWDG_CFR	EWI	WWDG_CFR_EWI	40002C04	9	1	rw	Early Wakeup Interrupt
WWDG	SR	WWDG_SR	EWI	WWDG_SR_EWI	40002C08	0	1	rw	Early Wakeup Interrupt
TIM1	CR1	TIM1_CR1	CKD	TIM1_CR1_CKD	40012C00	8	2	rw	Clock division
TIM1	CR1	TIM1_CR1	ARPE	TIM1_CR1_ARPE	40012C00	7	1	rw	Auto-reload preload enable
TIM1	CR1	TIM1_CR1	CMS	TIM1_CR1_CMS	40012C00	5	2	rw	Center-aligned mode selection
TIM1	CR1	TIM1_CR1	DIR	TIM1_CR1_DIR	40012C00	4	1	rw	Direction
TIM1	CR1	TIM1_CR1	OPM	TIM1_CR1_OPM	40012C00	3	1	rw	One-pulse mode
TIM1	CR1	TIM1_CR1	URS	TIM1_CR1_URS	40012C00	2	1	rw	Update request source
TIM1	CR1	TIM1_CR1	UDIS	TIM1_CR1_UDIS	40012C00	1	1	rw	Update disable
TIM1	CR1	TIM1_CR1	CEN	TIM1_CR1_CEN	40012C00	0	1	rw	Counter enable
TIM1	CR2	TIM1_CR2	OIS4	TIM1_CR2_OIS4	40012C04	14	1	rw	Output Idle state 4
TIM1	CR2	TIM1_CR2	OIS3N	TIM1_CR2_OIS3N	40012C04	13	1	rw	Output Idle state 3
TIM1	CR2	TIM1_CR2	OIS3	TIM1_CR2_OIS3	40012C04	12	1	rw	Output Idle state 3
TIM1	CR2	TIM1_CR2	OIS2N	TIM1_CR2_OIS2N	40012C04	11	1	rw	Output Idle state 2
TIM1	CR2	TIM1_CR2	OIS2	TIM1_CR2_OIS2	40012C04	10	1	rw	Output Idle state 2
TIM1	CR2	TIM1_CR2	OIS1N	TIM1_CR2_OIS1N	40012C04	9	1	rw	Output Idle state 1
TIM1	CR2	TIM1_CR2	OIS1	TIM1_CR2_OIS1	40012C04	8	1	rw	Output Idle state 1
TIM1	CR2	TIM1_CR2	TI1S	TIM1_CR2_TI1S	40012C04	7	1	rw	TI1 selection
TIM1	CR2	TIM1_CR2	MMS	TIM1_CR2_MMS	40012C04	4	3	rw	Master mode selection
TIM1	CR2	TIM1_CR2	CCDS	TIM1_CR2_CCDS	40012C04	3	1	rw	Capture/compare DMA selection
TIM1	CR2	TIM1_CR2	CCUS	TIM1_CR2_CCUS	40012C04	2	1	rw	Capture/compare control update selection
TIM1	CR2	TIM1_CR2	CCPC	TIM1_CR2_CCPC	40012C04	0	1	rw	Capture/compare preloaded control
TIM1	SMCR	TIM1_SMCR	ETP	TIM1_SMCR_ETP	40012C08	15	1	rw	External trigger polarity
TIM1	SMCR	TIM1_SMCR	ECE	TIM1_SMCR_ECE	40012C08	14	1	rw	External clock enable
TIM1	SMCR	TIM1_SMCR	ETPS	TIM1_SMCR_ETPS	40012C08	12	2	rw	External trigger prescaler
TIM1	SMCR	TIM1_SMCR	ETF	TIM1_SMCR_ETF	40012C08	8	4	rw	External trigger filter
TIM1	SMCR	TIM1_SMCR	MSM	TIM1_SMCR_MSM	40012C08	7	1	rw	Master/Slave mode
TIM1	SMCR	TIM1_SMCR	TS	TIM1_SMCR_TS	40012C08	4	3	rw	Trigger selection
TIM1	SMCR	TIM1_SMCR	SMS	TIM1_SMCR_SMS	40012C08	0	3	rw	Slave mode selection
TIM1	DIER	TIM1_DIER	TDE	TIM1_DIER_TDE	40012C0C	14	1	rw	Trigger DMA request enable
TIM1	DIER	TIM1_DIER	COMDE	TIM1_DIER_COMDE	40012C0C	13	1	rw	COM DMA request enable
TIM1	DIER	TIM1_DIER	CC4DE	TIM1_DIER_CC4DE	40012C0C	12	1	rw	Capture/Compare 4 DMA request enable
TIM1	DIER	TIM1_DIER	CC3DE	TIM1_DIER_CC3DE	40012C0C	11	1	rw	Capture/Compare 3 DMA request enable
TIM1	DIER	TIM1_DIER	CC2DE	TIM1_DIER_CC2DE	40012C0C	10	1	rw	Capture/Compare 2 DMA request enable
TIM1	DIER	TIM1_DIER	CC1DE	TIM1_DIER_CC1DE	40012C0C	9	1	rw	Capture/Compare 1 DMA request enable
TIM1	DIER	TIM1_DIER	UDE	TIM1_DIER_UDE	40012C0C	8	1	rw	Update DMA request enable
TIM1	DIER	TIM1_DIER	TIE	TIM1_DIER_TIE	40012C0C	6	1	rw	Trigger interrupt enable
TIM1	DIER	TIM1_DIER	CC4IE	TIM1_DIER_CC4IE	40012C0C	4	1	rw	Capture/Compare 4 interrupt enable
TIM1	DIER	TIM1_DIER	CC3IE	TIM1_DIER_CC3IE	40012C0C	3	1	rw	Capture/Compare 3 interrupt enable
TIM1	DIER	TIM1_DIER	CC2IE	TIM1_DIER_CC2IE	40012C0C	2	1	rw	Capture/Compare 2 interrupt enable
TIM1	DIER	TIM1_DIER	CC1IE	TIM1_DIER_CC1IE	40012C0C	1	1	rw	Capture/Compare 1 interrupt enable
TIM1	DIER	TIM1_DIER	UIE	TIM1_DIER_UIE	40012C0C	0	1	rw	Update interrupt enable
TIM1	DIER	TIM1_DIER	BIE	TIM1_DIER_BIE	40012C0C	7	1	rw	Break interrupt enable
TIM1	DIER	TIM1_DIER	COMIE	TIM1_DIER_COMIE	40012C0C	5	1	rw	COM interrupt enable
TIM1	SR	TIM1_SR	CC4OF	TIM1_SR_CC4OF	40012C10	12	1	rw	Capture/Compare 4 overcapture flag
TIM1	SR	TIM1_SR	CC3OF	TIM1_SR_CC3OF	40012C10	11	1	rw	Capture/Compare 3 overcapture flag
TIM1	SR	TIM1_SR	CC2OF	TIM1_SR_CC2OF	40012C10	10	1	rw	Capture/compare 2 overcapture flag
TIM1	SR	TIM1_SR	CC1OF	TIM1_SR_CC1OF	40012C10	9	1	rw	Capture/Compare 1 overcapture flag
TIM1	SR	TIM1_SR	BIF	TIM1_SR_BIF	40012C10	7	1	rw	Break interrupt flag
TIM1	SR	TIM1_SR	TIF	TIM1_SR_TIF	40012C10	6	1	rw	Trigger interrupt flag
TIM1	SR	TIM1_SR	COMIF	TIM1_SR_COMIF	40012C10	5	1	rw	COM interrupt flag
TIM1	SR	TIM1_SR	CC4IF	TIM1_SR_CC4IF	40012C10	4	1	rw	Capture/Compare 4 interrupt flag
TIM1	SR	TIM1_SR	CC3IF	TIM1_SR_CC3IF	40012C10	3	1	rw	Capture/Compare 3 interrupt flag
TIM1	SR	TIM1_SR	CC2IF	TIM1_SR_CC2IF	40012C10	2	1	rw	Capture/Compare 2 interrupt flag
TIM1	SR	TIM1_SR	CC1IF	TIM1_SR_CC1IF	40012C10	1	1	rw	Capture/compare 1 interrupt flag
TIM1	SR	TIM1_SR	UIF	TIM1_SR_UIF	40012C10	0	1	rw	Update interrupt flag
TIM1	EGR	TIM1_EGR	BG	TIM1_EGR_BG	40012C14	7	1	rw	Break generation
TIM1	EGR	TIM1_EGR	TG	TIM1_EGR_TG	40012C14	6	1	rw	Trigger generation
TIM1	EGR	TIM1_EGR	COMG	TIM1_EGR_COMG	40012C14	5	1	rw	Capture/Compare control update generation
TIM1	EGR	TIM1_EGR	CC4G	TIM1_EGR_CC4G	40012C14	4	1	rw	Capture/compare 4 generation
TIM1	EGR	TIM1_EGR	CC3G	TIM1_EGR_CC3G	40012C14	3	1	rw	Capture/compare 3 generation
TIM1	EGR	TIM1_EGR	CC2G	TIM1_EGR_CC2G	40012C14	2	1	rw	Capture/compare 2 generation
TIM1	EGR	TIM1_EGR	CC1G	TIM1_EGR_CC1G	40012C14	1	1	rw	Capture/compare 1 generation
TIM1	EGR	TIM1_EGR	UG	TIM1_EGR_UG	40012C14	0	1	rw	Update generation
TIM1	CCMR1_Output	TIM1_CCMR1_Output	OC2CE	TIM1_CCMR1_Output_OC2CE	40012C18	15	1	rw	Output Compare 2 clear enable
TIM1	CCMR1_Output	TIM1_CCMR1_Output	OC2M	TIM1_CCMR1_Output_OC2M	40012C18	12	3	rw	Output Compare 2 mode
TIM1	CCMR1_Output	TIM1_CCMR1_Output	OC2PE	TIM1_CCMR1_Output_OC2PE	40012C18	11	1	rw	Output Compare 2 preload enable
TIM1	CCMR1_Output	TIM1_CCMR1_Output	OC2FE	TIM1_CCMR1_Output_OC2FE	40012C18	10	1	rw	Output Compare 2 fast enable
TIM1	CCMR1_Output	TIM1_CCMR1_Output	CC2S	TIM1_CCMR1_Output_CC2S	40012C18	8	2	rw	Capture/Compare 2 selection
TIM1	CCMR1_Output	TIM1_CCMR1_Output	OC1CE	TIM1_CCMR1_Output_OC1CE	40012C18	7	1	rw	Output Compare 1 clear enable
TIM1	CCMR1_Output	TIM1_CCMR1_Output	OC1M	TIM1_CCMR1_Output_OC1M	40012C18	4	3	rw	Output Compare 1 mode
TIM1	CCMR1_Output	TIM1_CCMR1_Output	OC1PE	TIM1_CCMR1_Output_OC1PE	40012C18	3	1	rw	Output Compare 1 preload enable
TIM1	CCMR1_Output	TIM1_CCMR1_Output	OC1FE	TIM1_CCMR1_Output_OC1FE	40012C18	2	1	rw	Output Compare 1 fast enable
TIM1	CCMR1_Output	TIM1_CCMR1_Output	CC1S	TIM1_CCMR1_Output_CC1S	40012C18	0	2	rw	Capture/Compare 1 selection
TIM1	CCMR1_Input	TIM1_CCMR1_Input	IC2F	TIM1_CCMR1_Input_IC2F	40012C18	12	4	rw	Input capture 2 filter
TIM1	CCMR1_Input	TIM1_CCMR1_Input	IC2PCS	TIM1_CCMR1_Input_IC2PCS	40012C18	10	2	rw	Input capture 2 prescaler
TIM1	CCMR1_Input	TIM1_CCMR1_Input	CC2S	TIM1_CCMR1_Input_CC2S	40012C18	8	2	rw	Capture/Compare 2 selection
TIM1	CCMR1_Input	TIM1_CCMR1_Input	IC1F	TIM1_CCMR1_Input_IC1F	40012C18	4	4	rw	Input capture 1 filter
TIM1	CCMR1_Input	TIM1_CCMR1_Input	ICPCS	TIM1_CCMR1_Input_ICPCS	40012C18	2	2	rw	Input capture 1 prescaler
TIM1	CCMR1_Input	TIM1_CCMR1_Input	CC1S	TIM1_CCMR1_Input_CC1S	40012C18	0	2	rw	Capture/Compare 1 selection
TIM1	CCMR2_Output	TIM1_CCMR2_Output	OC4CE	TIM1_CCMR2_Output_OC4CE	40012C1C	15	1	rw	Output compare 4 clear enable
TIM1	CCMR2_Output	TIM1_CCMR2_Output	OC4M	TIM1_CCMR2_Output_OC4M	40012C1C	12	3	rw	Output compare 4 mode
TIM1	CCMR2_Output	TIM1_CCMR2_Output	OC4PE	TIM1_CCMR2_Output_OC4PE	40012C1C	11	1	rw	Output compare 4 preload enable
TIM1	CCMR2_Output	TIM1_CCMR2_Output	OC4FE	TIM1_CCMR2_Output_OC4FE	40012C1C	10	1	rw	Output compare 4 fast enable
TIM1	CCMR2_Output	TIM1_CCMR2_Output	CC4S	TIM1_CCMR2_Output_CC4S	40012C1C	8	2	rw	Capture/Compare 4 selection
TIM1	CCMR2_Output	TIM1_CCMR2_Output	OC3CE	TIM1_CCMR2_Output_OC3CE	40012C1C	7	1	rw	Output compare 3 clear enable
TIM1	CCMR2_Output	TIM1_CCMR2_Output	OC3M	TIM1_CCMR2_Output_OC3M	40012C1C	4	3	rw	Output compare 3 mode
TIM1	CCMR2_Output	TIM1_CCMR2_Output	OC3PE	TIM1_CCMR2_Output_OC3PE	40012C1C	3	1	rw	Output compare 3 preload enable
TIM1	CCMR2_Output	TIM1_CCMR2_Output	OC3FE	TIM1_CCMR2_Output_OC3FE	40012C1C	2	1	rw	Output compare 3 fast enable
TIM1	CCMR2_Output	TIM1_CCMR2_Output	CC3S	TIM1_CCMR2_Output_CC3S	40012C1C	0	2	rw	Capture/Compare 3 selection
TIM1	CCMR2_Input	TIM1_CCMR2_Input	IC4F	TIM1_CCMR2_Input_IC4F	40012C1C	12	4	rw	Input capture 4 filter
TIM1	CCMR2_Input	TIM1_CCMR2_Input	IC4PSC	TIM1_CCMR2_Input_IC4PSC	40012C1C	10	2	rw	Input capture 4 prescaler
TIM1	CCMR2_Input	TIM1_CCMR2_Input	CC4S	TIM1_CCMR2_Input_CC4S	40012C1C	8	2	rw	Capture/Compare 4 selection
TIM1	CCMR2_Input	TIM1_CCMR2_Input	IC3F	TIM1_CCMR2_Input_IC3F	40012C1C	4	4	rw	Input capture 3 filter
TIM1	CCMR2_Input	TIM1_CCMR2_Input	IC3PSC	TIM1_CCMR2_Input_IC3PSC	40012C1C	2	2	rw	Input capture 3 prescaler
TIM1	CCMR2_Input	TIM1_CCMR2_Input	CC3S	TIM1_CCMR2_Input_CC3S	40012C1C	0	2	rw	Capture/compare 3 selection
TIM1	CCER	TIM1_CCER	CC4P	TIM1_CCER_CC4P	40012C20	13	1	rw	Capture/Compare 3 output Polarity
TIM1	CCER	TIM1_CCER	CC4E	TIM1_CCER_CC4E	40012C20	12	1	rw	Capture/Compare 4 output enable
TIM1	CCER	TIM1_CCER	CC3NP	TIM1_CCER_CC3NP	40012C20	11	1	rw	Capture/Compare 3 output Polarity
TIM1	CCER	TIM1_CCER	CC3NE	TIM1_CCER_CC3NE	40012C20	10	1	rw	Capture/Compare 3 complementary output enable
TIM1	CCER	TIM1_CCER	CC3P	TIM1_CCER_CC3P	40012C20	9	1	rw	Capture/Compare 3 output Polarity
TIM1	CCER	TIM1_CCER	CC3E	TIM1_CCER_CC3E	40012C20	8	1	rw	Capture/Compare 3 output enable
TIM1	CCER	TIM1_CCER	CC2NP	TIM1_CCER_CC2NP	40012C20	7	1	rw	Capture/Compare 2 output Polarity
TIM1	CCER	TIM1_CCER	CC2NE	TIM1_CCER_CC2NE	40012C20	6	1	rw	Capture/Compare 2 complementary output enable
TIM1	CCER	TIM1_CCER	CC2P	TIM1_CCER_CC2P	40012C20	5	1	rw	Capture/Compare 2 output Polarity
TIM1	CCER	TIM1_CCER	CC2E	TIM1_CCER_CC2E	40012C20	4	1	rw	Capture/Compare 2 output enable
TIM1	CCER	TIM1_CCER	CC1NP	TIM1_CCER_CC1NP	40012C20	3	1	rw	Capture/Compare 1 output Polarity
TIM1	CCER	TIM1_CCER	CC1NE	TIM1_CCER_CC1NE	40012C20	2	1	rw	Capture/Compare 1 complementary output enable
TIM1	CCER	TIM1_CCER	CC1P	TIM1_CCER_CC1P	40012C20	1	1	rw	Capture/Compare 1 output Polarity
TIM1	CCER	TIM1_CCER	CC1E	TIM1_CCER_CC1E	40012C20	0	1	rw	Capture/Compare 1 output enable
TIM1	CNT	TIM1_CNT	CNT	TIM1_CNT_CNT	40012C24	0	16	rw	counter value
TIM1	PSC	TIM1_PSC	PSC	TIM1_PSC_PSC	40012C28	0	16	rw	Prescaler value
TIM1	ARR	TIM1_ARR	ARR	TIM1_ARR_ARR	40012C2C	0	16	rw	Auto-reload value
TIM1	CCR1	TIM1_CCR1	CCR1	TIM1_CCR1_CCR1	40012C34	0	16	rw	Capture/Compare 1 value
TIM1	CCR2	TIM1_CCR2	CCR2	TIM1_CCR2_CCR2	40012C38	0	16	rw	Capture/Compare 2 value
TIM1	CCR3	TIM1_CCR3	CCR3	TIM1_CCR3_CCR3	40012C3C	0	16	rw	Capture/Compare value
TIM1	CCR4	TIM1_CCR4	CCR4	TIM1_CCR4_CCR4	40012C40	0	16	rw	Capture/Compare value
TIM1	DCR	TIM1_DCR	DBL	TIM1_DCR_DBL	40012C48	8	5	rw	DMA burst length
TIM1	DCR	TIM1_DCR	DBA	TIM1_DCR_DBA	40012C48	0	5	rw	DMA base address
TIM1	DMAR	TIM1_DMAR	DMAB	TIM1_DMAR_DMAB	40012C4C	0	16	rw	DMA register for burst accesses
TIM1	RCR	TIM1_RCR	REP	TIM1_RCR_REP	40012C30	0	8	rw	Repetition counter value
TIM1	BDTR	TIM1_BDTR	MOE	TIM1_BDTR_MOE	40012C44	15	1	rw	Main output enable
TIM1	BDTR	TIM1_BDTR	AOE	TIM1_BDTR_AOE	40012C44	14	1	rw	Automatic output enable
TIM1	BDTR	TIM1_BDTR	BKP	TIM1_BDTR_BKP	40012C44	13	1	rw	Break polarity
TIM1	BDTR	TIM1_BDTR	BKE	TIM1_BDTR_BKE	40012C44	12	1	rw	Break enable
TIM1	BDTR	TIM1_BDTR	OSSR	TIM1_BDTR_OSSR	40012C44	11	1	rw	Off-state selection for Run mode
TIM1	BDTR	TIM1_BDTR	OSSI	TIM1_BDTR_OSSI	40012C44	10	1	rw	Off-state selection for Idle mode
TIM1	BDTR	TIM1_BDTR	LOCK	TIM1_BDTR_LOCK	40012C44	8	2	rw	Lock configuration
TIM1	BDTR	TIM1_BDTR	DTG	TIM1_BDTR_DTG	40012C44	0	8	rw	Dead-time generator setup
TIM8	CR1	TIM8_CR1	CKD	TIM8_CR1_CKD	40013400	8	2	rw	Clock division
TIM8	CR1	TIM8_CR1	ARPE	TIM8_CR1_ARPE	40013400	7	1	rw	Auto-reload preload enable
TIM8	CR1	TIM8_CR1	CMS	TIM8_CR1_CMS	40013400	5	2	rw	Center-aligned mode selection
TIM8	CR1	TIM8_CR1	DIR	TIM8_CR1_DIR	40013400	4	1	rw	Direction
TIM8	CR1	TIM8_CR1	OPM	TIM8_CR1_OPM	40013400	3	1	rw	One-pulse mode
TIM8	CR1	TIM8_CR1	URS	TIM8_CR1_URS	40013400	2	1	rw	Update request source
TIM8	CR1	TIM8_CR1	UDIS	TIM8_CR1_UDIS	40013400	1	1	rw	Update disable
TIM8	CR1	TIM8_CR1	CEN	TIM8_CR1_CEN	40013400	0	1	rw	Counter enable
TIM8	CR2	TIM8_CR2	OIS4	TIM8_CR2_OIS4	40013404	14	1	rw	Output Idle state 4
TIM8	CR2	TIM8_CR2	OIS3N	TIM8_CR2_OIS3N	40013404	13	1	rw	Output Idle state 3
TIM8	CR2	TIM8_CR2	OIS3	TIM8_CR2_OIS3	40013404	12	1	rw	Output Idle state 3
TIM8	CR2	TIM8_CR2	OIS2N	TIM8_CR2_OIS2N	40013404	11	1	rw	Output Idle state 2
TIM8	CR2	TIM8_CR2	OIS2	TIM8_CR2_OIS2	40013404	10	1	rw	Output Idle state 2
TIM8	CR2	TIM8_CR2	OIS1N	TIM8_CR2_OIS1N	40013404	9	1	rw	Output Idle state 1
TIM8	CR2	TIM8_CR2	OIS1	TIM8_CR2_OIS1	40013404	8	1	rw	Output Idle state 1
TIM8	CR2	TIM8_CR2	TI1S	TIM8_CR2_TI1S	40013404	7	1	rw	TI1 selection
TIM8	CR2	TIM8_CR2	MMS	TIM8_CR2_MMS	40013404	4	3	rw	Master mode selection
TIM8	CR2	TIM8_CR2	CCDS	TIM8_CR2_CCDS	40013404	3	1	rw	Capture/compare DMA selection
TIM8	CR2	TIM8_CR2	CCUS	TIM8_CR2_CCUS	40013404	2	1	rw	Capture/compare control update selection
TIM8	CR2	TIM8_CR2	CCPC	TIM8_CR2_CCPC	40013404	0	1	rw	Capture/compare preloaded control
TIM8	SMCR	TIM8_SMCR	ETP	TIM8_SMCR_ETP	40013408	15	1	rw	External trigger polarity
TIM8	SMCR	TIM8_SMCR	ECE	TIM8_SMCR_ECE	40013408	14	1	rw	External clock enable
TIM8	SMCR	TIM8_SMCR	ETPS	TIM8_SMCR_ETPS	40013408	12	2	rw	External trigger prescaler
TIM8	SMCR	TIM8_SMCR	ETF	TIM8_SMCR_ETF	40013408	8	4	rw	External trigger filter
TIM8	SMCR	TIM8_SMCR	MSM	TIM8_SMCR_MSM	40013408	7	1	rw	Master/Slave mode
TIM8	SMCR	TIM8_SMCR	TS	TIM8_SMCR_TS	40013408	4	3	rw	Trigger selection
TIM8	SMCR	TIM8_SMCR	SMS	TIM8_SMCR_SMS	40013408	0	3	rw	Slave mode selection
TIM8	DIER	TIM8_DIER	TDE	TIM8_DIER_TDE	4001340C	14	1	rw	Trigger DMA request enable
TIM8	DIER	TIM8_DIER	COMDE	TIM8_DIER_COMDE	4001340C	13	1	rw	COM DMA request enable
TIM8	DIER	TIM8_DIER	CC4DE	TIM8_DIER_CC4DE	4001340C	12	1	rw	Capture/Compare 4 DMA request enable
TIM8	DIER	TIM8_DIER	CC3DE	TIM8_DIER_CC3DE	4001340C	11	1	rw	Capture/Compare 3 DMA request enable
TIM8	DIER	TIM8_DIER	CC2DE	TIM8_DIER_CC2DE	4001340C	10	1	rw	Capture/Compare 2 DMA request enable
TIM8	DIER	TIM8_DIER	CC1DE	TIM8_DIER_CC1DE	4001340C	9	1	rw	Capture/Compare 1 DMA request enable
TIM8	DIER	TIM8_DIER	UDE	TIM8_DIER_UDE	4001340C	8	1	rw	Update DMA request enable
TIM8	DIER	TIM8_DIER	TIE	TIM8_DIER_TIE	4001340C	6	1	rw	Trigger interrupt enable
TIM8	DIER	TIM8_DIER	CC4IE	TIM8_DIER_CC4IE	4001340C	4	1	rw	Capture/Compare 4 interrupt enable
TIM8	DIER	TIM8_DIER	CC3IE	TIM8_DIER_CC3IE	4001340C	3	1	rw	Capture/Compare 3 interrupt enable
TIM8	DIER	TIM8_DIER	CC2IE	TIM8_DIER_CC2IE	4001340C	2	1	rw	Capture/Compare 2 interrupt enable
TIM8	DIER	TIM8_DIER	CC1IE	TIM8_DIER_CC1IE	4001340C	1	1	rw	Capture/Compare 1 interrupt enable
TIM8	DIER	TIM8_DIER	UIE	TIM8_DIER_UIE	4001340C	0	1	rw	Update interrupt enable
TIM8	DIER	TIM8_DIER	BIE	TIM8_DIER_BIE	4001340C	7	1	rw	Break interrupt enable
TIM8	DIER	TIM8_DIER	COMIE	TIM8_DIER_COMIE	4001340C	5	1	rw	COM interrupt enable
TIM8	SR	TIM8_SR	CC4OF	TIM8_SR_CC4OF	40013410	12	1	rw	Capture/Compare 4 overcapture flag
TIM8	SR	TIM8_SR	CC3OF	TIM8_SR_CC3OF	40013410	11	1	rw	Capture/Compare 3 overcapture flag
TIM8	SR	TIM8_SR	CC2OF	TIM8_SR_CC2OF	40013410	10	1	rw	Capture/compare 2 overcapture flag
TIM8	SR	TIM8_SR	CC1OF	TIM8_SR_CC1OF	40013410	9	1	rw	Capture/Compare 1 overcapture flag
TIM8	SR	TIM8_SR	BIF	TIM8_SR_BIF	40013410	7	1	rw	Break interrupt flag
TIM8	SR	TIM8_SR	TIF	TIM8_SR_TIF	40013410	6	1	rw	Trigger interrupt flag
TIM8	SR	TIM8_SR	COMIF	TIM8_SR_COMIF	40013410	5	1	rw	COM interrupt flag
TIM8	SR	TIM8_SR	CC4IF	TIM8_SR_CC4IF	40013410	4	1	rw	Capture/Compare 4 interrupt flag
TIM8	SR	TIM8_SR	CC3IF	TIM8_SR_CC3IF	40013410	3	1	rw	Capture/Compare 3 interrupt flag
TIM8	SR	TIM8_SR	CC2IF	TIM8_SR_CC2IF	40013410	2	1	rw	Capture/Compare 2 interrupt flag
TIM8	SR	TIM8_SR	CC1IF	TIM8_SR_CC1IF	40013410	1	1	rw	Capture/compare 1 interrupt flag
TIM8	SR	TIM8_SR	UIF	TIM8_SR_UIF	40013410	0	1	rw	Update interrupt flag
TIM8	EGR	TIM8_EGR	BG	TIM8_EGR_BG	40013414	7	1	rw	Break generation
TIM8	EGR	TIM8_EGR	TG	TIM8_EGR_TG	40013414	6	1	rw	Trigger generation
TIM8	EGR	TIM8_EGR	COMG	TIM8_EGR_COMG	40013414	5	1	rw	Capture/Compare control update generation
TIM8	EGR	TIM8_EGR	CC4G	TIM8_EGR_CC4G	40013414	4	1	rw	Capture/compare 4 generation
TIM8	EGR	TIM8_EGR	CC3G	TIM8_EGR_CC3G	40013414	3	1	rw	Capture/compare 3 generation
TIM8	EGR	TIM8_EGR	CC2G	TIM8_EGR_CC2G	40013414	2	1	rw	Capture/compare 2 generation
TIM8	EGR	TIM8_EGR	CC1G	TIM8_EGR_CC1G	40013414	1	1	rw	Capture/compare 1 generation
TIM8	EGR	TIM8_EGR	UG	TIM8_EGR_UG	40013414	0	1	rw	Update generation
TIM8	CCMR1_Output	TIM8_CCMR1_Output	OC2CE	TIM8_CCMR1_Output_OC2CE	40013418	15	1	rw	Output Compare 2 clear enable
TIM8	CCMR1_Output	TIM8_CCMR1_Output	OC2M	TIM8_CCMR1_Output_OC2M	40013418	12	3	rw	Output Compare 2 mode
TIM8	CCMR1_Output	TIM8_CCMR1_Output	OC2PE	TIM8_CCMR1_Output_OC2PE	40013418	11	1	rw	Output Compare 2 preload enable
TIM8	CCMR1_Output	TIM8_CCMR1_Output	OC2FE	TIM8_CCMR1_Output_OC2FE	40013418	10	1	rw	Output Compare 2 fast enable
TIM8	CCMR1_Output	TIM8_CCMR1_Output	CC2S	TIM8_CCMR1_Output_CC2S	40013418	8	2	rw	Capture/Compare 2 selection
TIM8	CCMR1_Output	TIM8_CCMR1_Output	OC1CE	TIM8_CCMR1_Output_OC1CE	40013418	7	1	rw	Output Compare 1 clear enable
TIM8	CCMR1_Output	TIM8_CCMR1_Output	OC1M	TIM8_CCMR1_Output_OC1M	40013418	4	3	rw	Output Compare 1 mode
TIM8	CCMR1_Output	TIM8_CCMR1_Output	OC1PE	TIM8_CCMR1_Output_OC1PE	40013418	3	1	rw	Output Compare 1 preload enable
TIM8	CCMR1_Output	TIM8_CCMR1_Output	OC1FE	TIM8_CCMR1_Output_OC1FE	40013418	2	1	rw	Output Compare 1 fast enable
TIM8	CCMR1_Output	TIM8_CCMR1_Output	CC1S	TIM8_CCMR1_Output_CC1S	40013418	0	2	rw	Capture/Compare 1 selection
TIM8	CCMR1_Input	TIM8_CCMR1_Input	IC2F	TIM8_CCMR1_Input_IC2F	40013418	12	4	rw	Input capture 2 filter
TIM8	CCMR1_Input	TIM8_CCMR1_Input	IC2PCS	TIM8_CCMR1_Input_IC2PCS	40013418	10	2	rw	Input capture 2 prescaler
TIM8	CCMR1_Input	TIM8_CCMR1_Input	CC2S	TIM8_CCMR1_Input_CC2S	40013418	8	2	rw	Capture/Compare 2 selection
TIM8	CCMR1_Input	TIM8_CCMR1_Input	IC1F	TIM8_CCMR1_Input_IC1F	40013418	4	4	rw	Input capture 1 filter
TIM8	CCMR1_Input	TIM8_CCMR1_Input	ICPCS	TIM8_CCMR1_Input_ICPCS	40013418	2	2	rw	Input capture 1 prescaler
TIM8	CCMR1_Input	TIM8_CCMR1_Input	CC1S	TIM8_CCMR1_Input_CC1S	40013418	0	2	rw	Capture/Compare 1 selection
TIM8	CCMR2_Output	TIM8_CCMR2_Output	OC4CE	TIM8_CCMR2_Output_OC4CE	4001341C	15	1	rw	Output compare 4 clear enable
TIM8	CCMR2_Output	TIM8_CCMR2_Output	OC4M	TIM8_CCMR2_Output_OC4M	4001341C	12	3	rw	Output compare 4 mode
TIM8	CCMR2_Output	TIM8_CCMR2_Output	OC4PE	TIM8_CCMR2_Output_OC4PE	4001341C	11	1	rw	Output compare 4 preload enable
TIM8	CCMR2_Output	TIM8_CCMR2_Output	OC4FE	TIM8_CCMR2_Output_OC4FE	4001341C	10	1	rw	Output compare 4 fast enable
TIM8	CCMR2_Output	TIM8_CCMR2_Output	CC4S	TIM8_CCMR2_Output_CC4S	4001341C	8	2	rw	Capture/Compare 4 selection
TIM8	CCMR2_Output	TIM8_CCMR2_Output	OC3CE	TIM8_CCMR2_Output_OC3CE	4001341C	7	1	rw	Output compare 3 clear enable
TIM8	CCMR2_Output	TIM8_CCMR2_Output	OC3M	TIM8_CCMR2_Output_OC3M	4001341C	4	3	rw	Output compare 3 mode
TIM8	CCMR2_Output	TIM8_CCMR2_Output	OC3PE	TIM8_CCMR2_Output_OC3PE	4001341C	3	1	rw	Output compare 3 preload enable
TIM8	CCMR2_Output	TIM8_CCMR2_Output	OC3FE	TIM8_CCMR2_Output_OC3FE	4001341C	2	1	rw	Output compare 3 fast enable
TIM8	CCMR2_Output	TIM8_CCMR2_Output	CC3S	TIM8_CCMR2_Output_CC3S	4001341C	0	2	rw	Capture/Compare 3 selection
TIM8	CCMR2_Input	TIM8_CCMR2_Input	IC4F	TIM8_CCMR2_Input_IC4F	4001341C	12	4	rw	Input capture 4 filter
TIM8	CCMR2_Input	TIM8_CCMR2_Input	IC4PSC	TIM8_CCMR2_Input_IC4PSC	4001341C	10	2	rw	Input capture 4 prescaler
TIM8	CCMR2_Input	TIM8_CCMR2_Input	CC4S	TIM8_CCMR2_Input_CC4S	4001341C	8	2	rw	Capture/Compare 4 selection
TIM8	CCMR2_Input	TIM8_CCMR2_Input	IC3F	TIM8_CCMR2_Input_IC3F	4001341C	4	4	rw	Input capture 3 filter
TIM8	CCMR2_Input	TIM8_CCMR2_Input	IC3PSC	TIM8_CCMR2_Input_IC3PSC	4001341C	2	2	rw	Input capture 3 prescaler
TIM8	CCMR2_Input	TIM8_CCMR2_Input	CC3S	TIM8_CCMR2_Input_CC3S	4001341C	0	2	rw	Capture/compare 3 selection
TIM8	CCER	TIM8_CCER	CC4P	TIM8_CCER_CC4P	40013420	13	1	rw	Capture/Compare 3 output Polarity
TIM8	CCER	TIM8_CCER	CC4E	TIM8_CCER_CC4E	40013420	12	1	rw	Capture/Compare 4 output enable
TIM8	CCER	TIM8_CCER	CC3NP	TIM8_CCER_CC3NP	40013420	11	1	rw	Capture/Compare 3 output Polarity
TIM8	CCER	TIM8_CCER	CC3NE	TIM8_CCER_CC3NE	40013420	10	1	rw	Capture/Compare 3 complementary output enable
TIM8	CCER	TIM8_CCER	CC3P	TIM8_CCER_CC3P	40013420	9	1	rw	Capture/Compare 3 output Polarity
TIM8	CCER	TIM8_CCER	CC3E	TIM8_CCER_CC3E	40013420	8	1	rw	Capture/Compare 3 output enable
TIM8	CCER	TIM8_CCER	CC2NP	TIM8_CCER_CC2NP	40013420	7	1	rw	Capture/Compare 2 output Polarity
TIM8	CCER	TIM8_CCER	CC2NE	TIM8_CCER_CC2NE	40013420	6	1	rw	Capture/Compare 2 complementary output enable
TIM8	CCER	TIM8_CCER	CC2P	TIM8_CCER_CC2P	40013420	5	1	rw	Capture/Compare 2 output Polarity
TIM8	CCER	TIM8_CCER	CC2E	TIM8_CCER_CC2E	40013420	4	1	rw	Capture/Compare 2 output enable
TIM8	CCER	TIM8_CCER	CC1NP	TIM8_CCER_CC1NP	40013420	3	1	rw	Capture/Compare 1 output Polarity
TIM8	CCER	TIM8_CCER	CC1NE	TIM8_CCER_CC1NE	40013420	2	1	rw	Capture/Compare 1 complementary output enable
TIM8	CCER	TIM8_CCER	CC1P	TIM8_CCER_CC1P	40013420	1	1	rw	Capture/Compare 1 output Polarity
TIM8	CCER	TIM8_CCER	CC1E	TIM8_CCER_CC1E	40013420	0	1	rw	Capture/Compare 1 output enable
TIM8	CNT	TIM8_CNT	CNT	TIM8_CNT_CNT	40013424	0	16	rw	counter value
TIM8	PSC	TIM8_PSC	PSC	TIM8_PSC_PSC	40013428	0	16	rw	Prescaler value
TIM8	ARR	TIM8_ARR	ARR	TIM8_ARR_ARR	4001342C	0	16	rw	Auto-reload value
TIM8	CCR1	TIM8_CCR1	CCR1	TIM8_CCR1_CCR1	40013434	0	16	rw	Capture/Compare 1 value
TIM8	CCR2	TIM8_CCR2	CCR2	TIM8_CCR2_CCR2	40013438	0	16	rw	Capture/Compare 2 value
TIM8	CCR3	TIM8_CCR3	CCR3	TIM8_CCR3_CCR3	4001343C	0	16	rw	Capture/Compare value
TIM8	CCR4	TIM8_CCR4	CCR4	TIM8_CCR4_CCR4	40013440	0	16	rw	Capture/Compare value
TIM8	DCR	TIM8_DCR	DBL	TIM8_DCR_DBL	40013448	8	5	rw	DMA burst length
TIM8	DCR	TIM8_DCR	DBA	TIM8_DCR_DBA	40013448	0	5	rw	DMA base address
TIM8	DMAR	TIM8_DMAR	DMAB	TIM8_DMAR_DMAB	4001344C	0	16	rw	DMA register for burst accesses
TIM8	RCR	TIM8_RCR	REP	TIM8_RCR_REP	40013430	0	8	rw	Repetition counter value
TIM8	BDTR	TIM8_BDTR	MOE	TIM8_BDTR_MOE	40013444	15	1	rw	Main output enable
TIM8	BDTR	TIM8_BDTR	AOE	TIM8_BDTR_AOE	40013444	14	1	rw	Automatic output enable
TIM8	BDTR	TIM8_BDTR	BKP	TIM8_BDTR_BKP	40013444	13	1	rw	Break polarity
TIM8	BDTR	TIM8_BDTR	BKE	TIM8_BDTR_BKE	40013444	12	1	rw	Break enable
TIM8	BDTR	TIM8_BDTR	OSSR	TIM8_BDTR_OSSR	40013444	11	1	rw	Off-state selection for Run mode
TIM8	BDTR	TIM8_BDTR	OSSI	TIM8_BDTR_OSSI	40013444	10	1	rw	Off-state selection for Idle mode
TIM8	BDTR	TIM8_BDTR	LOCK	TIM8_BDTR_LOCK	40013444	8	2	rw	Lock configuration
TIM8	BDTR	TIM8_BDTR	DTG	TIM8_BDTR_DTG	40013444	0	8	rw	Dead-time generator setup
TIM2	CR1	TIM2_CR1	CKD	TIM2_CR1_CKD	40000000	8	2	rw	Clock division
TIM2	CR1	TIM2_CR1	ARPE	TIM2_CR1_ARPE	40000000	7	1	rw	Auto-reload preload enable
TIM2	CR1	TIM2_CR1	CMS	TIM2_CR1_CMS	40000000	5	2	rw	Center-aligned mode selection
TIM2	CR1	TIM2_CR1	DIR	TIM2_CR1_DIR	40000000	4	1	rw	Direction
TIM2	CR1	TIM2_CR1	OPM	TIM2_CR1_OPM	40000000	3	1	rw	One-pulse mode
TIM2	CR1	TIM2_CR1	URS	TIM2_CR1_URS	40000000	2	1	rw	Update request source
TIM2	CR1	TIM2_CR1	UDIS	TIM2_CR1_UDIS	40000000	1	1	rw	Update disable
TIM2	CR1	TIM2_CR1	CEN	TIM2_CR1_CEN	40000000	0	1	rw	Counter enable
TIM2	CR2	TIM2_CR2	TI1S	TIM2_CR2_TI1S	40000004	7	1	rw	TI1 selection
TIM2	CR2	TIM2_CR2	MMS	TIM2_CR2_MMS	40000004	4	3	rw	Master mode selection
TIM2	CR2	TIM2_CR2	CCDS	TIM2_CR2_CCDS	40000004	3	1	rw	Capture/compare DMA selection
TIM2	SMCR	TIM2_SMCR	ETP	TIM2_SMCR_ETP	40000008	15	1	rw	External trigger polarity
TIM2	SMCR	TIM2_SMCR	ECE	TIM2_SMCR_ECE	40000008	14	1	rw	External clock enable
TIM2	SMCR	TIM2_SMCR	ETPS	TIM2_SMCR_ETPS	40000008	12	2	rw	External trigger prescaler
TIM2	SMCR	TIM2_SMCR	ETF	TIM2_SMCR_ETF	40000008	8	4	rw	External trigger filter
TIM2	SMCR	TIM2_SMCR	MSM	TIM2_SMCR_MSM	40000008	7	1	rw	Master/Slave mode
TIM2	SMCR	TIM2_SMCR	TS	TIM2_SMCR_TS	40000008	4	3	rw	Trigger selection
TIM2	SMCR	TIM2_SMCR	SMS	TIM2_SMCR_SMS	40000008	0	3	rw	Slave mode selection
TIM2	DIER	TIM2_DIER	TDE	TIM2_DIER_TDE	4000000C	14	1	rw	Trigger DMA request enable
TIM2	DIER	TIM2_DIER	CC4DE	TIM2_DIER_CC4DE	4000000C	12	1	rw	Capture/Compare 4 DMA request enable
TIM2	DIER	TIM2_DIER	CC3DE	TIM2_DIER_CC3DE	4000000C	11	1	rw	Capture/Compare 3 DMA request enable
TIM2	DIER	TIM2_DIER	CC2DE	TIM2_DIER_CC2DE	4000000C	10	1	rw	Capture/Compare 2 DMA request enable
TIM2	DIER	TIM2_DIER	CC1DE	TIM2_DIER_CC1DE	4000000C	9	1	rw	Capture/Compare 1 DMA request enable
TIM2	DIER	TIM2_DIER	UDE	TIM2_DIER_UDE	4000000C	8	1	rw	Update DMA request enable
TIM2	DIER	TIM2_DIER	TIE	TIM2_DIER_TIE	4000000C	6	1	rw	Trigger interrupt enable
TIM2	DIER	TIM2_DIER	CC4IE	TIM2_DIER_CC4IE	4000000C	4	1	rw	Capture/Compare 4 interrupt enable
TIM2	DIER	TIM2_DIER	CC3IE	TIM2_DIER_CC3IE	4000000C	3	1	rw	Capture/Compare 3 interrupt enable
TIM2	DIER	TIM2_DIER	CC2IE	TIM2_DIER_CC2IE	4000000C	2	1	rw	Capture/Compare 2 interrupt enable
TIM2	DIER	TIM2_DIER	CC1IE	TIM2_DIER_CC1IE	4000000C	1	1	rw	Capture/Compare 1 interrupt enable
TIM2	DIER	TIM2_DIER	UIE	TIM2_DIER_UIE	4000000C	0	1	rw	Update interrupt enable
TIM2	SR	TIM2_SR	CC4OF	TIM2_SR_CC4OF	40000010	12	1	rw	Capture/Compare 4 overcapture flag
TIM2	SR	TIM2_SR	CC3OF	TIM2_SR_CC3OF	40000010	11	1	rw	Capture/Compare 3 overcapture flag
TIM2	SR	TIM2_SR	CC2OF	TIM2_SR_CC2OF	40000010	10	1	rw	Capture/compare 2 overcapture flag
TIM2	SR	TIM2_SR	CC1OF	TIM2_SR_CC1OF	40000010	9	1	rw	Capture/Compare 1 overcapture flag
TIM2	SR	TIM2_SR	TIF	TIM2_SR_TIF	40000010	6	1	rw	Trigger interrupt flag
TIM2	SR	TIM2_SR	CC4IF	TIM2_SR_CC4IF	40000010	4	1	rw	Capture/Compare 4 interrupt flag
TIM2	SR	TIM2_SR	CC3IF	TIM2_SR_CC3IF	40000010	3	1	rw	Capture/Compare 3 interrupt flag
TIM2	SR	TIM2_SR	CC2IF	TIM2_SR_CC2IF	40000010	2	1	rw	Capture/Compare 2 interrupt flag
TIM2	SR	TIM2_SR	CC1IF	TIM2_SR_CC1IF	40000010	1	1	rw	Capture/compare 1 interrupt flag
TIM2	SR	TIM2_SR	UIF	TIM2_SR_UIF	40000010	0	1	rw	Update interrupt flag
TIM2	EGR	TIM2_EGR	TG	TIM2_EGR_TG	40000014	6	1	rw	Trigger generation
TIM2	EGR	TIM2_EGR	CC4G	TIM2_EGR_CC4G	40000014	4	1	rw	Capture/compare 4 generation
TIM2	EGR	TIM2_EGR	CC3G	TIM2_EGR_CC3G	40000014	3	1	rw	Capture/compare 3 generation
TIM2	EGR	TIM2_EGR	CC2G	TIM2_EGR_CC2G	40000014	2	1	rw	Capture/compare 2 generation
TIM2	EGR	TIM2_EGR	CC1G	TIM2_EGR_CC1G	40000014	1	1	rw	Capture/compare 1 generation
TIM2	EGR	TIM2_EGR	UG	TIM2_EGR_UG	40000014	0	1	rw	Update generation
TIM2	CCMR1_Output	TIM2_CCMR1_Output	OC2CE	TIM2_CCMR1_Output_OC2CE	40000018	15	1	rw	Output compare 2 clear enable
TIM2	CCMR1_Output	TIM2_CCMR1_Output	OC2M	TIM2_CCMR1_Output_OC2M	40000018	12	3	rw	Output compare 2 mode
TIM2	CCMR1_Output	TIM2_CCMR1_Output	OC2PE	TIM2_CCMR1_Output_OC2PE	40000018	11	1	rw	Output compare 2 preload enable
TIM2	CCMR1_Output	TIM2_CCMR1_Output	OC2FE	TIM2_CCMR1_Output_OC2FE	40000018	10	1	rw	Output compare 2 fast enable
TIM2	CCMR1_Output	TIM2_CCMR1_Output	CC2S	TIM2_CCMR1_Output_CC2S	40000018	8	2	rw	Capture/Compare 2 selection
TIM2	CCMR1_Output	TIM2_CCMR1_Output	OC1CE	TIM2_CCMR1_Output_OC1CE	40000018	7	1	rw	Output compare 1 clear enable
TIM2	CCMR1_Output	TIM2_CCMR1_Output	OC1M	TIM2_CCMR1_Output_OC1M	40000018	4	3	rw	Output compare 1 mode
TIM2	CCMR1_Output	TIM2_CCMR1_Output	OC1PE	TIM2_CCMR1_Output_OC1PE	40000018	3	1	rw	Output compare 1 preload enable
TIM2	CCMR1_Output	TIM2_CCMR1_Output	OC1FE	TIM2_CCMR1_Output_OC1FE	40000018	2	1	rw	Output compare 1 fast enable
TIM2	CCMR1_Output	TIM2_CCMR1_Output	CC1S	TIM2_CCMR1_Output_CC1S	40000018	0	2	rw	Capture/Compare 1 selection
TIM2	CCMR1_Input	TIM2_CCMR1_Input	IC2F	TIM2_CCMR1_Input_IC2F	40000018	12	4	rw	Input capture 2 filter
TIM2	CCMR1_Input	TIM2_CCMR1_Input	IC2PSC	TIM2_CCMR1_Input_IC2PSC	40000018	10	2	rw	Input capture 2 prescaler
TIM2	CCMR1_Input	TIM2_CCMR1_Input	CC2S	TIM2_CCMR1_Input_CC2S	40000018	8	2	rw	Capture/compare 2 selection
TIM2	CCMR1_Input	TIM2_CCMR1_Input	IC1F	TIM2_CCMR1_Input_IC1F	40000018	4	4	rw	Input capture 1 filter
TIM2	CCMR1_Input	TIM2_CCMR1_Input	IC1PSC	TIM2_CCMR1_Input_IC1PSC	40000018	2	2	rw	Input capture 1 prescaler
TIM2	CCMR1_Input	TIM2_CCMR1_Input	CC1S	TIM2_CCMR1_Input_CC1S	40000018	0	2	rw	Capture/Compare 1 selection
TIM2	CCMR2_Output	TIM2_CCMR2_Output	O24CE	TIM2_CCMR2_Output_O24CE	4000001C	15	1	rw	Output compare 4 clear enable
TIM2	CCMR2_Output	TIM2_CCMR2_Output	OC4M	TIM2_CCMR2_Output_OC4M	4000001C	12	3	rw	Output compare 4 mode
TIM2	CCMR2_Output	TIM2_CCMR2_Output	OC4PE	TIM2_CCMR2_Output_OC4PE	4000001C	11	1	rw	Output compare 4 preload enable
TIM2	CCMR2_Output	TIM2_CCMR2_Output	OC4FE	TIM2_CCMR2_Output_OC4FE	4000001C	10	1	rw	Output compare 4 fast enable
TIM2	CCMR2_Output	TIM2_CCMR2_Output	CC4S	TIM2_CCMR2_Output_CC4S	4000001C	8	2	rw	Capture/Compare 4 selection
TIM2	CCMR2_Output	TIM2_CCMR2_Output	OC3CE	TIM2_CCMR2_Output_OC3CE	4000001C	7	1	rw	Output compare 3 clear enable
TIM2	CCMR2_Output	TIM2_CCMR2_Output	OC3M	TIM2_CCMR2_Output_OC3M	4000001C	4	3	rw	Output compare 3 mode
TIM2	CCMR2_Output	TIM2_CCMR2_Output	OC3PE	TIM2_CCMR2_Output_OC3PE	4000001C	3	1	rw	Output compare 3 preload enable
TIM2	CCMR2_Output	TIM2_CCMR2_Output	OC3FE	TIM2_CCMR2_Output_OC3FE	4000001C	2	1	rw	Output compare 3 fast enable
TIM2	CCMR2_Output	TIM2_CCMR2_Output	CC3S	TIM2_CCMR2_Output_CC3S	4000001C	0	2	rw	Capture/Compare 3 selection
TIM2	CCMR2_Input	TIM2_CCMR2_Input	IC4F	TIM2_CCMR2_Input_IC4F	4000001C	12	4	rw	Input capture 4 filter
TIM2	CCMR2_Input	TIM2_CCMR2_Input	IC4PSC	TIM2_CCMR2_Input_IC4PSC	4000001C	10	2	rw	Input capture 4 prescaler
TIM2	CCMR2_Input	TIM2_CCMR2_Input	CC4S	TIM2_CCMR2_Input_CC4S	4000001C	8	2	rw	Capture/Compare 4 selection
TIM2	CCMR2_Input	TIM2_CCMR2_Input	IC3F	TIM2_CCMR2_Input_IC3F	4000001C	4	4	rw	Input capture 3 filter
TIM2	CCMR2_Input	TIM2_CCMR2_Input	IC3PSC	TIM2_CCMR2_Input_IC3PSC	4000001C	2	2	rw	Input capture 3 prescaler
TIM2	CCMR2_Input	TIM2_CCMR2_Input	CC3S	TIM2_CCMR2_Input_CC3S	4000001C	0	2	rw	Capture/Compare 3 selection
TIM2	CCER	TIM2_CCER	CC4P	TIM2_CCER_CC4P	40000020	13	1	rw	Capture/Compare 3 output Polarity
TIM2	CCER	TIM2_CCER	CC4E	TIM2_CCER_CC4E	40000020	12	1	rw	Capture/Compare 4 output enable
TIM2	CCER	TIM2_CCER	CC3P	TIM2_CCER_CC3P	40000020	9	1	rw	Capture/Compare 3 output Polarity
TIM2	CCER	TIM2_CCER	CC3E	TIM2_CCER_CC3E	40000020	8	1	rw	Capture/Compare 3 output enable
TIM2	CCER	TIM2_CCER	CC2P	TIM2_CCER_CC2P	40000020	5	1	rw	Capture/Compare 2 output Polarity
TIM2	CCER	TIM2_CCER	CC2E	TIM2_CCER_CC2E	40000020	4	1	rw	Capture/Compare 2 output enable
TIM2	CCER	TIM2_CCER	CC1P	TIM2_CCER_CC1P	40000020	1	1	rw	Capture/Compare 1 output Polarity
TIM2	CCER	TIM2_CCER	CC1E	TIM2_CCER_CC1E	40000020	0	1	rw	Capture/Compare 1 output enable
TIM2	CNT	TIM2_CNT	CNT	TIM2_CNT_CNT	40000024	0	16	rw	counter value
TIM2	PSC	TIM2_PSC	PSC	TIM2_PSC_PSC	40000028	0	16	rw	Prescaler value
TIM2	ARR	TIM2_ARR	ARR	TIM2_ARR_ARR	4000002C	0	16	rw	Auto-reload value
TIM2	CCR1	TIM2_CCR1	CCR1	TIM2_CCR1_CCR1	40000034	0	16	rw	Capture/Compare 1 value
TIM2	CCR2	TIM2_CCR2	CCR2	TIM2_CCR2_CCR2	40000038	0	16	rw	Capture/Compare 2 value
TIM2	CCR3	TIM2_CCR3	CCR3	TIM2_CCR3_CCR3	4000003C	0	16	rw	Capture/Compare value
TIM2	CCR4	TIM2_CCR4	CCR4	TIM2_CCR4_CCR4	40000040	0	16	rw	Capture/Compare value
TIM2	DCR	TIM2_DCR	DBL	TIM2_DCR_DBL	40000048	8	5	rw	DMA burst length
TIM2	DCR	TIM2_DCR	DBA	TIM2_DCR_DBA	40000048	0	5	rw	DMA base address
TIM2	DMAR	TIM2_DMAR	DMAB	TIM2_DMAR_DMAB	4000004C	0	16	rw	DMA register for burst accesses
TIM3	CR1	TIM3_CR1	CKD	TIM3_CR1_CKD	40000400	8	2	rw	Clock division
TIM3	CR1	TIM3_CR1	ARPE	TIM3_CR1_ARPE	40000400	7	1	rw	Auto-reload preload enable
TIM3	CR1	TIM3_CR1	CMS	TIM3_CR1_CMS	40000400	5	2	rw	Center-aligned mode selection
TIM3	CR1	TIM3_CR1	DIR	TIM3_CR1_DIR	40000400	4	1	rw	Direction
TIM3	CR1	TIM3_CR1	OPM	TIM3_CR1_OPM	40000400	3	1	rw	One-pulse mode
TIM3	CR1	TIM3_CR1	URS	TIM3_CR1_URS	40000400	2	1	rw	Update request source
TIM3	CR1	TIM3_CR1	UDIS	TIM3_CR1_UDIS	40000400	1	1	rw	Update disable
TIM3	CR1	TIM3_CR1	CEN	TIM3_CR1_CEN	40000400	0	1	rw	Counter enable
TIM3	CR2	TIM3_CR2	TI1S	TIM3_CR2_TI1S	40000404	7	1	rw	TI1 selection
TIM3	CR2	TIM3_CR2	MMS	TIM3_CR2_MMS	40000404	4	3	rw	Master mode selection
TIM3	CR2	TIM3_CR2	CCDS	TIM3_CR2_CCDS	40000404	3	1	rw	Capture/compare DMA selection
TIM3	SMCR	TIM3_SMCR	ETP	TIM3_SMCR_ETP	40000408	15	1	rw	External trigger polarity
TIM3	SMCR	TIM3_SMCR	ECE	TIM3_SMCR_ECE	40000408	14	1	rw	External clock enable
TIM3	SMCR	TIM3_SMCR	ETPS	TIM3_SMCR_ETPS	40000408	12	2	rw	External trigger prescaler
TIM3	SMCR	TIM3_SMCR	ETF	TIM3_SMCR_ETF	40000408	8	4	rw	External trigger filter
TIM3	SMCR	TIM3_SMCR	MSM	TIM3_SMCR_MSM	40000408	7	1	rw	Master/Slave mode
TIM3	SMCR	TIM3_SMCR	TS	TIM3_SMCR_TS	40000408	4	3	rw	Trigger selection
TIM3	SMCR	TIM3_SMCR	SMS	TIM3_SMCR_SMS	40000408	0	3	rw	Slave mode selection
TIM3	DIER	TIM3_DIER	TDE	TIM3_DIER_TDE	4000040C	14	1	rw	Trigger DMA request enable
TIM3	DIER	TIM3_DIER	CC4DE	TIM3_DIER_CC4DE	4000040C	12	1	rw	Capture/Compare 4 DMA request enable
TIM3	DIER	TIM3_DIER	CC3DE	TIM3_DIER_CC3DE	4000040C	11	1	rw	Capture/Compare 3 DMA request enable
TIM3	DIER	TIM3_DIER	CC2DE	TIM3_DIER_CC2DE	4000040C	10	1	rw	Capture/Compare 2 DMA request enable
TIM3	DIER	TIM3_DIER	CC1DE	TIM3_DIER_CC1DE	4000040C	9	1	rw	Capture/Compare 1 DMA request enable
TIM3	DIER	TIM3_DIER	UDE	TIM3_DIER_UDE	4000040C	8	1	rw	Update DMA request enable
TIM3	DIER	TIM3_DIER	TIE	TIM3_DIER_TIE	4000040C	6	1	rw	Trigger interrupt enable
TIM3	DIER	TIM3_DIER	CC4IE	TIM3_DIER_CC4IE	4000040C	4	1	rw	Capture/Compare 4 interrupt enable
TIM3	DIER	TIM3_DIER	CC3IE	TIM3_DIER_CC3IE	4000040C	3	1	rw	Capture/Compare 3 interrupt enable
TIM3	DIER	TIM3_DIER	CC2IE	TIM3_DIER_CC2IE	4000040C	2	1	rw	Capture/Compare 2 interrupt enable
TIM3	DIER	TIM3_DIER	CC1IE	TIM3_DIER_CC1IE	4000040C	1	1	rw	Capture/Compare 1 interrupt enable
TIM3	DIER	TIM3_DIER	UIE	TIM3_DIER_UIE	4000040C	0	1	rw	Update interrupt enable
TIM3	SR	TIM3_SR	CC4OF	TIM3_SR_CC4OF	40000410	12	1	rw	Capture/Compare 4 overcapture flag
TIM3	SR	TIM3_SR	CC3OF	TIM3_SR_CC3OF	40000410	11	1	rw	Capture/Compare 3 overcapture flag
TIM3	SR	TIM3_SR	CC2OF	TIM3_SR_CC2OF	40000410	10	1	rw	Capture/compare 2 overcapture flag
TIM3	SR	TIM3_SR	CC1OF	TIM3_SR_CC1OF	40000410	9	1	rw	Capture/Compare 1 overcapture flag
TIM3	SR	TIM3_SR	TIF	TIM3_SR_TIF	40000410	6	1	rw	Trigger interrupt flag
TIM3	SR	TIM3_SR	CC4IF	TIM3_SR_CC4IF	40000410	4	1	rw	Capture/Compare 4 interrupt flag
TIM3	SR	TIM3_SR	CC3IF	TIM3_SR_CC3IF	40000410	3	1	rw	Capture/Compare 3 interrupt flag
TIM3	SR	TIM3_SR	CC2IF	TIM3_SR_CC2IF	40000410	2	1	rw	Capture/Compare 2 interrupt flag
TIM3	SR	TIM3_SR	CC1IF	TIM3_SR_CC1IF	40000410	1	1	rw	Capture/compare 1 interrupt flag
TIM3	SR	TIM3_SR	UIF	TIM3_SR_UIF	40000410	0	1	rw	Update interrupt flag
TIM3	EGR	TIM3_EGR	TG	TIM3_EGR_TG	40000414	6	1	rw	Trigger generation
TIM3	EGR	TIM3_EGR	CC4G	TIM3_EGR_CC4G	40000414	4	1	rw	Capture/compare 4 generation
TIM3	EGR	TIM3_EGR	CC3G	TIM3_EGR_CC3G	40000414	3	1	rw	Capture/compare 3 generation
TIM3	EGR	TIM3_EGR	CC2G	TIM3_EGR_CC2G	40000414	2	1	rw	Capture/compare 2 generation
TIM3	EGR	TIM3_EGR	CC1G	TIM3_EGR_CC1G	40000414	1	1	rw	Capture/compare 1 generation
TIM3	EGR	TIM3_EGR	UG	TIM3_EGR_UG	40000414	0	1	rw	Update generation
TIM3	CCMR1_Output	TIM3_CCMR1_Output	OC2CE	TIM3_CCMR1_Output_OC2CE	40000418	15	1	rw	Output compare 2 clear enable
TIM3	CCMR1_Output	TIM3_CCMR1_Output	OC2M	TIM3_CCMR1_Output_OC2M	40000418	12	3	rw	Output compare 2 mode
TIM3	CCMR1_Output	TIM3_CCMR1_Output	OC2PE	TIM3_CCMR1_Output_OC2PE	40000418	11	1	rw	Output compare 2 preload enable
TIM3	CCMR1_Output	TIM3_CCMR1_Output	OC2FE	TIM3_CCMR1_Output_OC2FE	40000418	10	1	rw	Output compare 2 fast enable
TIM3	CCMR1_Output	TIM3_CCMR1_Output	CC2S	TIM3_CCMR1_Output_CC2S	40000418	8	2	rw	Capture/Compare 2 selection
TIM3	CCMR1_Output	TIM3_CCMR1_Output	OC1CE	TIM3_CCMR1_Output_OC1CE	40000418	7	1	rw	Output compare 1 clear enable
TIM3	CCMR1_Output	TIM3_CCMR1_Output	OC1M	TIM3_CCMR1_Output_OC1M	40000418	4	3	rw	Output compare 1 mode
TIM3	CCMR1_Output	TIM3_CCMR1_Output	OC1PE	TIM3_CCMR1_Output_OC1PE	40000418	3	1	rw	Output compare 1 preload enable
TIM3	CCMR1_Output	TIM3_CCMR1_Output	OC1FE	TIM3_CCMR1_Output_OC1FE	40000418	2	1	rw	Output compare 1 fast enable
TIM3	CCMR1_Output	TIM3_CCMR1_Output	CC1S	TIM3_CCMR1_Output_CC1S	40000418	0	2	rw	Capture/Compare 1 selection
TIM3	CCMR1_Input	TIM3_CCMR1_Input	IC2F	TIM3_CCMR1_Input_IC2F	40000418	12	4	rw	Input capture 2 filter
TIM3	CCMR1_Input	TIM3_CCMR1_Input	IC2PSC	TIM3_CCMR1_Input_IC2PSC	40000418	10	2	rw	Input capture 2 prescaler
TIM3	CCMR1_Input	TIM3_CCMR1_Input	CC2S	TIM3_CCMR1_Input_CC2S	40000418	8	2	rw	Capture/compare 2 selection
TIM3	CCMR1_Input	TIM3_CCMR1_Input	IC1F	TIM3_CCMR1_Input_IC1F	40000418	4	4	rw	Input capture 1 filter
TIM3	CCMR1_Input	TIM3_CCMR1_Input	IC1PSC	TIM3_CCMR1_Input_IC1PSC	40000418	2	2	rw	Input capture 1 prescaler
TIM3	CCMR1_Input	TIM3_CCMR1_Input	CC1S	TIM3_CCMR1_Input_CC1S	40000418	0	2	rw	Capture/Compare 1 selection
TIM3	CCMR2_Output	TIM3_CCMR2_Output	O24CE	TIM3_CCMR2_Output_O24CE	4000041C	15	1	rw	Output compare 4 clear enable
TIM3	CCMR2_Output	TIM3_CCMR2_Output	OC4M	TIM3_CCMR2_Output_OC4M	4000041C	12	3	rw	Output compare 4 mode
TIM3	CCMR2_Output	TIM3_CCMR2_Output	OC4PE	TIM3_CCMR2_Output_OC4PE	4000041C	11	1	rw	Output compare 4 preload enable
TIM3	CCMR2_Output	TIM3_CCMR2_Output	OC4FE	TIM3_CCMR2_Output_OC4FE	4000041C	10	1	rw	Output compare 4 fast enable
TIM3	CCMR2_Output	TIM3_CCMR2_Output	CC4S	TIM3_CCMR2_Output_CC4S	4000041C	8	2	rw	Capture/Compare 4 selection
TIM3	CCMR2_Output	TIM3_CCMR2_Output	OC3CE	TIM3_CCMR2_Output_OC3CE	4000041C	7	1	rw	Output compare 3 clear enable
TIM3	CCMR2_Output	TIM3_CCMR2_Output	OC3M	TIM3_CCMR2_Output_OC3M	4000041C	4	3	rw	Output compare 3 mode
TIM3	CCMR2_Output	TIM3_CCMR2_Output	OC3PE	TIM3_CCMR2_Output_OC3PE	4000041C	3	1	rw	Output compare 3 preload enable
TIM3	CCMR2_Output	TIM3_CCMR2_Output	OC3FE	TIM3_CCMR2_Output_OC3FE	4000041C	2	1	rw	Output compare 3 fast enable
TIM3	CCMR2_Output	TIM3_CCMR2_Output	CC3S	TIM3_CCMR2_Output_CC3S	4000041C	0	2	rw	Capture/Compare 3 selection
TIM3	CCMR2_Input	TIM3_CCMR2_Input	IC4F	TIM3_CCMR2_Input_IC4F	4000041C	12	4	rw	Input capture 4 filter
TIM3	CCMR2_Input	TIM3_CCMR2_Input	IC4PSC	TIM3_CCMR2_Input_IC4PSC	4000041C	10	2	rw	Input capture 4 prescaler
TIM3	CCMR2_Input	TIM3_CCMR2_Input	CC4S	TIM3_CCMR2_Input_CC4S	4000041C	8	2	rw	Capture/Compare 4 selection
TIM3	CCMR2_Input	TIM3_CCMR2_Input	IC3F	TIM3_CCMR2_Input_IC3F	4000041C	4	4	rw	Input capture 3 filter
TIM3	CCMR2_Input	TIM3_CCMR2_Input	IC3PSC	TIM3_CCMR2_Input_IC3PSC	4000041C	2	2	rw	Input capture 3 prescaler
TIM3	CCMR2_Input	TIM3_CCMR2_Input	CC3S	TIM3_CCMR2_Input_CC3S	4000041C	0	2	rw	Capture/Compare 3 selection
TIM3	CCER	TIM3_CCER	CC4P	TIM3_CCER_CC4P	40000420	13	1	rw	Capture/Compare 3 output Polarity
TIM3	CCER	TIM3_CCER	CC4E	TIM3_CCER_CC4E	40000420	12	1	rw	Capture/Compare 4 output enable
TIM3	CCER	TIM3_CCER	CC3P	TIM3_CCER_CC3P	40000420	9	1	rw	Capture/Compare 3 output Polarity
TIM3	CCER	TIM3_CCER	CC3E	TIM3_CCER_CC3E	40000420	8	1	rw	Capture/Compare 3 output enable
TIM3	CCER	TIM3_CCER	CC2P	TIM3_CCER_CC2P	40000420	5	1	rw	Capture/Compare 2 output Polarity
TIM3	CCER	TIM3_CCER	CC2E	TIM3_CCER_CC2E	40000420	4	1	rw	Capture/Compare 2 output enable
TIM3	CCER	TIM3_CCER	CC1P	TIM3_CCER_CC1P	40000420	1	1	rw	Capture/Compare 1 output Polarity
TIM3	CCER	TIM3_CCER	CC1E	TIM3_CCER_CC1E	40000420	0	1	rw	Capture/Compare 1 output enable
TIM3	CNT	TIM3_CNT	CNT	TIM3_CNT_CNT	40000424	0	16	rw	counter value
TIM3	PSC	TIM3_PSC	PSC	TIM3_PSC_PSC	40000428	0	16	rw	Prescaler value
TIM3	ARR	TIM3_ARR	ARR	TIM3_ARR_ARR	4000042C	0	16	rw	Auto-reload value
TIM3	CCR1	TIM3_CCR1	CCR1	TIM3_CCR1_CCR1	40000434	0	16	rw	Capture/Compare 1 value
TIM3	CCR2	TIM3_CCR2	CCR2	TIM3_CCR2_CCR2	40000438	0	16	rw	Capture/Compare 2 value
TIM3	CCR3	TIM3_CCR3	CCR3	TIM3_CCR3_CCR3	4000043C	0	16	rw	Capture/Compare value
TIM3	CCR4	TIM3_CCR4	CCR4	TIM3_CCR4_CCR4	40000440	0	16	rw	Capture/Compare value
TIM3	DCR	TIM3_DCR	DBL	TIM3_DCR_DBL	40000448	8	5	rw	DMA burst length
TIM3	DCR	TIM3_DCR	DBA	TIM3_DCR_DBA	40000448	0	5	rw	DMA base address
TIM3	DMAR	TIM3_DMAR	DMAB	TIM3_DMAR_DMAB	4000044C	0	16	rw	DMA register for burst accesses
TIM4	CR1	TIM4_CR1	CKD	TIM4_CR1_CKD	40000800	8	2	rw	Clock division
TIM4	CR1	TIM4_CR1	ARPE	TIM4_CR1_ARPE	40000800	7	1	rw	Auto-reload preload enable
TIM4	CR1	TIM4_CR1	CMS	TIM4_CR1_CMS	40000800	5	2	rw	Center-aligned mode selection
TIM4	CR1	TIM4_CR1	DIR	TIM4_CR1_DIR	40000800	4	1	rw	Direction
TIM4	CR1	TIM4_CR1	OPM	TIM4_CR1_OPM	40000800	3	1	rw	One-pulse mode
TIM4	CR1	TIM4_CR1	URS	TIM4_CR1_URS	40000800	2	1	rw	Update request source
TIM4	CR1	TIM4_CR1	UDIS	TIM4_CR1_UDIS	40000800	1	1	rw	Update disable
TIM4	CR1	TIM4_CR1	CEN	TIM4_CR1_CEN	40000800	0	1	rw	Counter enable
TIM4	CR2	TIM4_CR2	TI1S	TIM4_CR2_TI1S	40000804	7	1	rw	TI1 selection
TIM4	CR2	TIM4_CR2	MMS	TIM4_CR2_MMS	40000804	4	3	rw	Master mode selection
TIM4	CR2	TIM4_CR2	CCDS	TIM4_CR2_CCDS	40000804	3	1	rw	Capture/compare DMA selection
TIM4	SMCR	TIM4_SMCR	ETP	TIM4_SMCR_ETP	40000808	15	1	rw	External trigger polarity
TIM4	SMCR	TIM4_SMCR	ECE	TIM4_SMCR_ECE	40000808	14	1	rw	External clock enable
TIM4	SMCR	TIM4_SMCR	ETPS	TIM4_SMCR_ETPS	40000808	12	2	rw	External trigger prescaler
TIM4	SMCR	TIM4_SMCR	ETF	TIM4_SMCR_ETF	40000808	8	4	rw	External trigger filter
TIM4	SMCR	TIM4_SMCR	MSM	TIM4_SMCR_MSM	40000808	7	1	rw	Master/Slave mode
TIM4	SMCR	TIM4_SMCR	TS	TIM4_SMCR_TS	40000808	4	3	rw	Trigger selection
TIM4	SMCR	TIM4_SMCR	SMS	TIM4_SMCR_SMS	40000808	0	3	rw	Slave mode selection
TIM4	DIER	TIM4_DIER	TDE	TIM4_DIER_TDE	4000080C	14	1	rw	Trigger DMA request enable
TIM4	DIER	TIM4_DIER	CC4DE	TIM4_DIER_CC4DE	4000080C	12	1	rw	Capture/Compare 4 DMA request enable
TIM4	DIER	TIM4_DIER	CC3DE	TIM4_DIER_CC3DE	4000080C	11	1	rw	Capture/Compare 3 DMA request enable
TIM4	DIER	TIM4_DIER	CC2DE	TIM4_DIER_CC2DE	4000080C	10	1	rw	Capture/Compare 2 DMA request enable
TIM4	DIER	TIM4_DIER	CC1DE	TIM4_DIER_CC1DE	4000080C	9	1	rw	Capture/Compare 1 DMA request enable
TIM4	DIER	TIM4_DIER	UDE	TIM4_DIER_UDE	4000080C	8	1	rw	Update DMA request enable
TIM4	DIER	TIM4_DIER	TIE	TIM4_DIER_TIE	4000080C	6	1	rw	Trigger interrupt enable
TIM4	DIER	TIM4_DIER	CC4IE	TIM4_DIER_CC4IE	4000080C	4	1	rw	Capture/Compare 4 interrupt enable
TIM4	DIER	TIM4_DIER	CC3IE	TIM4_DIER_CC3IE	4000080C	3	1	rw	Capture/Compare 3 interrupt enable
TIM4	DIER	TIM4_DIER	CC2IE	TIM4_DIER_CC2IE	4000080C	2	1	rw	Capture/Compare 2 interrupt enable
TIM4	DIER	TIM4_DIER	CC1IE	TIM4_DIER_CC1IE	4000080C	1	1	rw	Capture/Compare 1 interrupt enable
TIM4	DIER	TIM4_DIER	UIE	TIM4_DIER_UIE	4000080C	0	1	rw	Update interrupt enable
TIM4	SR	TIM4_SR	CC4OF	TIM4_SR_CC4OF	40000810	12	1	rw	Capture/Compare 4 overcapture flag
TIM4	SR	TIM4_SR	CC3OF	TIM4_SR_CC3OF	40000810	11	1	rw	Capture/Compare 3 overcapture flag
TIM4	SR	TIM4_SR	CC2OF	TIM4_SR_CC2OF	40000810	10	1	rw	Capture/compare 2 overcapture flag
TIM4	SR	TIM4_SR	CC1OF	TIM4_SR_CC1OF	40000810	9	1	rw	Capture/Compare 1 overcapture flag
TIM4	SR	TIM4_SR	TIF	TIM4_SR_TIF	40000810	6	1	rw	Trigger interrupt flag
TIM4	SR	TIM4_SR	CC4IF	TIM4_SR_CC4IF	40000810	4	1	rw	Capture/Compare 4 interrupt flag
TIM4	SR	TIM4_SR	CC3IF	TIM4_SR_CC3IF	40000810	3	1	rw	Capture/Compare 3 interrupt flag
TIM4	SR	TIM4_SR	CC2IF	TIM4_SR_CC2IF	40000810	2	1	rw	Capture/Compare 2 interrupt flag
TIM4	SR	TIM4_SR	CC1IF	TIM4_SR_CC1IF	40000810	1	1	rw	Capture/compare 1 interrupt flag
TIM4	SR	TIM4_SR	UIF	TIM4_SR_UIF	40000810	0	1	rw	Update interrupt flag
TIM4	EGR	TIM4_EGR	TG	TIM4_EGR_TG	40000814	6	1	rw	Trigger generation
TIM4	EGR	TIM4_EGR	CC4G	TIM4_EGR_CC4G	40000814	4	1	rw	Capture/compare 4 generation
TIM4	EGR	TIM4_EGR	CC3G	TIM4_EGR_CC3G	40000814	3	1	rw	Capture/compare 3 generation
TIM4	EGR	TIM4_EGR	CC2G	TIM4_EGR_CC2G	40000814	2	1	rw	Capture/compare 2 generation
TIM4	EGR	TIM4_EGR	CC1G	TIM4_EGR_CC1G	40000814	1	1	rw	Capture/compare 1 generation
TIM4	EGR	TIM4_EGR	UG	TIM4_EGR_UG	40000814	0	1	rw	Update generation
TIM4	CCMR1_Output	TIM4_CCMR1_Output	OC2CE	TIM4_CCMR1_Output_OC2CE	40000818	15	1	rw	Output compare 2 clear enable
TIM4	CCMR1_Output	TIM4_CCMR1_Output	OC2M	TIM4_CCMR1_Output_OC2M	40000818	12	3	rw	Output compare 2 mode
TIM4	CCMR1_Output	TIM4_CCMR1_Output	OC2PE	TIM4_CCMR1_Output_OC2PE	40000818	11	1	rw	Output compare 2 preload enable
TIM4	CCMR1_Output	TIM4_CCMR1_Output	OC2FE	TIM4_CCMR1_Output_OC2FE	40000818	10	1	rw	Output compare 2 fast enable
TIM4	CCMR1_Output	TIM4_CCMR1_Output	CC2S	TIM4_CCMR1_Output_CC2S	40000818	8	2	rw	Capture/Compare 2 selection
TIM4	CCMR1_Output	TIM4_CCMR1_Output	OC1CE	TIM4_CCMR1_Output_OC1CE	40000818	7	1	rw	Output compare 1 clear enable
TIM4	CCMR1_Output	TIM4_CCMR1_Output	OC1M	TIM4_CCMR1_Output_OC1M	40000818	4	3	rw	Output compare 1 mode
TIM4	CCMR1_Output	TIM4_CCMR1_Output	OC1PE	TIM4_CCMR1_Output_OC1PE	40000818	3	1	rw	Output compare 1 preload enable
TIM4	CCMR1_Output	TIM4_CCMR1_Output	OC1FE	TIM4_CCMR1_Output_OC1FE	40000818	2	1	rw	Output compare 1 fast enable
TIM4	CCMR1_Output	TIM4_CCMR1_Output	CC1S	TIM4_CCMR1_Output_CC1S	40000818	0	2	rw	Capture/Compare 1 selection
TIM4	CCMR1_Input	TIM4_CCMR1_Input	IC2F	TIM4_CCMR1_Input_IC2F	40000818	12	4	rw	Input capture 2 filter
TIM4	CCMR1_Input	TIM4_CCMR1_Input	IC2PSC	TIM4_CCMR1_Input_IC2PSC	40000818	10	2	rw	Input capture 2 prescaler
TIM4	CCMR1_Input	TIM4_CCMR1_Input	CC2S	TIM4_CCMR1_Input_CC2S	40000818	8	2	rw	Capture/compare 2 selection
TIM4	CCMR1_Input	TIM4_CCMR1_Input	IC1F	TIM4_CCMR1_Input_IC1F	40000818	4	4	rw	Input capture 1 filter
TIM4	CCMR1_Input	TIM4_CCMR1_Input	IC1PSC	TIM4_CCMR1_Input_IC1PSC	40000818	2	2	rw	Input capture 1 prescaler
TIM4	CCMR1_Input	TIM4_CCMR1_Input	CC1S	TIM4_CCMR1_Input_CC1S	40000818	0	2	rw	Capture/Compare 1 selection
TIM4	CCMR2_Output	TIM4_CCMR2_Output	O24CE	TIM4_CCMR2_Output_O24CE	4000081C	15	1	rw	Output compare 4 clear enable
TIM4	CCMR2_Output	TIM4_CCMR2_Output	OC4M	TIM4_CCMR2_Output_OC4M	4000081C	12	3	rw	Output compare 4 mode
TIM4	CCMR2_Output	TIM4_CCMR2_Output	OC4PE	TIM4_CCMR2_Output_OC4PE	4000081C	11	1	rw	Output compare 4 preload enable
TIM4	CCMR2_Output	TIM4_CCMR2_Output	OC4FE	TIM4_CCMR2_Output_OC4FE	4000081C	10	1	rw	Output compare 4 fast enable
TIM4	CCMR2_Output	TIM4_CCMR2_Output	CC4S	TIM4_CCMR2_Output_CC4S	4000081C	8	2	rw	Capture/Compare 4 selection
TIM4	CCMR2_Output	TIM4_CCMR2_Output	OC3CE	TIM4_CCMR2_Output_OC3CE	4000081C	7	1	rw	Output compare 3 clear enable
TIM4	CCMR2_Output	TIM4_CCMR2_Output	OC3M	TIM4_CCMR2_Output_OC3M	4000081C	4	3	rw	Output compare 3 mode
TIM4	CCMR2_Output	TIM4_CCMR2_Output	OC3PE	TIM4_CCMR2_Output_OC3PE	4000081C	3	1	rw	Output compare 3 preload enable
TIM4	CCMR2_Output	TIM4_CCMR2_Output	OC3FE	TIM4_CCMR2_Output_OC3FE	4000081C	2	1	rw	Output compare 3 fast enable
TIM4	CCMR2_Output	TIM4_CCMR2_Output	CC3S	TIM4_CCMR2_Output_CC3S	4000081C	0	2	rw	Capture/Compare 3 selection
TIM4	CCMR2_Input	TIM4_CCMR2_Input	IC4F	TIM4_CCMR2_Input_IC4F	4000081C	12	4	rw	Input capture 4 filter
TIM4	CCMR2_Input	TIM4_CCMR2_Input	IC4PSC	TIM4_CCMR2_Input_IC4PSC	4000081C	10	2	rw	Input capture 4 prescaler
TIM4	CCMR2_Input	TIM4_CCMR2_Input	CC4S	TIM4_CCMR2_Input_CC4S	4000081C	8	2	rw	Capture/Compare 4 selection
TIM4	CCMR2_Input	TIM4_CCMR2_Input	IC3F	TIM4_CCMR2_Input_IC3F	4000081C	4	4	rw	Input capture 3 filter
TIM4	CCMR2_Input	TIM4_CCMR2_Input	IC3PSC	TIM4_CCMR2_Input_IC3PSC	4000081C	2	2	rw	Input capture 3 prescaler
TIM4	CCMR2_Input	TIM4_CCMR2_Input	CC3S	TIM4_CCMR2_Input_CC3S	4000081C	0	2	rw	Capture/Compare 3 selection
TIM4	CCER	TIM4_CCER	CC4P	TIM4_CCER_CC4P	40000820	13	1	rw	Capture/Compare 3 output Polarity
TIM4	CCER	TIM4_CCER	CC4E	TIM4_CCER_CC4E	40000820	12	1	rw	Capture/Compare 4 output enable
TIM4	CCER	TIM4_CCER	CC3P	TIM4_CCER_CC3P	40000820	9	1	rw	Capture/Compare 3 output Polarity
TIM4	CCER	TIM4_CCER	CC3E	TIM4_CCER_CC3E	40000820	8	1	rw	Capture/Compare 3 output enable
TIM4	CCER	TIM4_CCER	CC2P	TIM4_CCER_CC2P	40000820	5	1	rw	Capture/Compare 2 output Polarity
TIM4	CCER	TIM4_CCER	CC2E	TIM4_CCER_CC2E	40000820	4	1	rw	Capture/Compare 2 output enable
TIM4	CCER	TIM4_CCER	CC1P	TIM4_CCER_CC1P	40000820	1	1	rw	Capture/Compare 1 output Polarity
TIM4	CCER	TIM4_CCER	CC1E	TIM4_CCER_CC1E	40000820	0	1	rw	Capture/Compare 1 output enable
TIM4	CNT	TIM4_CNT	CNT	TIM4_CNT_CNT	40000824	0	16	rw	counter value
TIM4	PSC	TIM4_PSC	PSC	TIM4_PSC_PSC	40000828	0	16	rw	Prescaler value
TIM4	ARR	TIM4_ARR	ARR	TIM4_ARR_ARR	4000082C	0	16	rw	Auto-reload value
TIM4	CCR1	TIM4_CCR1	CCR1	TIM4_CCR1_CCR1	40000834	0	16	rw	Capture/Compare 1 value
TIM4	CCR2	TIM4_CCR2	CCR2	TIM4_CCR2_CCR2	40000838	0	16	rw	Capture/Compare 2 value
TIM4	CCR3	TIM4_CCR3	CCR3	TIM4_CCR3_CCR3	4000083C	0	16	rw	Capture/Compare value
TIM4	CCR4	TIM4_CCR4	CCR4	TIM4_CCR4_CCR4	40000840	0	16	rw	Capture/Compare value
TIM4	DCR	TIM4_DCR	DBL	TIM4_DCR_DBL	40000848	8	5	rw	DMA burst length
TIM4	DCR	TIM4_DCR	DBA	TIM4_DCR_DBA	40000848	0	5	rw	DMA base address
TIM4	DMAR	TIM4_DMAR	DMAB	TIM4_DMAR_DMAB	4000084C	0	16	rw	DMA register for burst accesses
TIM5	CR1	TIM5_CR1	CKD	TIM5_CR1_CKD	40000C00	8	2	rw	Clock division
TIM5	CR1	TIM5_CR1	ARPE	TIM5_CR1_ARPE	40000C00	7	1	rw	Auto-reload preload enable
TIM5	CR1	TIM5_CR1	CMS	TIM5_CR1_CMS	40000C00	5	2	rw	Center-aligned mode selection
TIM5	CR1	TIM5_CR1	DIR	TIM5_CR1_DIR	40000C00	4	1	rw	Direction
TIM5	CR1	TIM5_CR1	OPM	TIM5_CR1_OPM	40000C00	3	1	rw	One-pulse mode
TIM5	CR1	TIM5_CR1	URS	TIM5_CR1_URS	40000C00	2	1	rw	Update request source
TIM5	CR1	TIM5_CR1	UDIS	TIM5_CR1_UDIS	40000C00	1	1	rw	Update disable
TIM5	CR1	TIM5_CR1	CEN	TIM5_CR1_CEN	40000C00	0	1	rw	Counter enable
TIM5	CR2	TIM5_CR2	TI1S	TIM5_CR2_TI1S	40000C04	7	1	rw	TI1 selection
TIM5	CR2	TIM5_CR2	MMS	TIM5_CR2_MMS	40000C04	4	3	rw	Master mode selection
TIM5	CR2	TIM5_CR2	CCDS	TIM5_CR2_CCDS	40000C04	3	1	rw	Capture/compare DMA selection
TIM5	SMCR	TIM5_SMCR	ETP	TIM5_SMCR_ETP	40000C08	15	1	rw	External trigger polarity
TIM5	SMCR	TIM5_SMCR	ECE	TIM5_SMCR_ECE	40000C08	14	1	rw	External clock enable
TIM5	SMCR	TIM5_SMCR	ETPS	TIM5_SMCR_ETPS	40000C08	12	2	rw	External trigger prescaler
TIM5	SMCR	TIM5_SMCR	ETF	TIM5_SMCR_ETF	40000C08	8	4	rw	External trigger filter
TIM5	SMCR	TIM5_SMCR	MSM	TIM5_SMCR_MSM	40000C08	7	1	rw	Master/Slave mode
TIM5	SMCR	TIM5_SMCR	TS	TIM5_SMCR_TS	40000C08	4	3	rw	Trigger selection
TIM5	SMCR	TIM5_SMCR	SMS	TIM5_SMCR_SMS	40000C08	0	3	rw	Slave mode selection
TIM5	DIER	TIM5_DIER	TDE	TIM5_DIER_TDE	40000C0C	14	1	rw	Trigger DMA request enable
TIM5	DIER	TIM5_DIER	CC4DE	TIM5_DIER_CC4DE	40000C0C	12	1	rw	Capture/Compare 4 DMA request enable
TIM5	DIER	TIM5_DIER	CC3DE	TIM5_DIER_CC3DE	40000C0C	11	1	rw	Capture/Compare 3 DMA request enable
TIM5	DIER	TIM5_DIER	CC2DE	TIM5_DIER_CC2DE	40000C0C	10	1	rw	Capture/Compare 2 DMA request enable
TIM5	DIER	TIM5_DIER	CC1DE	TIM5_DIER_CC1DE	40000C0C	9	1	rw	Capture/Compare 1 DMA request enable
TIM5	DIER	TIM5_DIER	UDE	TIM5_DIER_UDE	40000C0C	8	1	rw	Update DMA request enable
TIM5	DIER	TIM5_DIER	TIE	TIM5_DIER_TIE	40000C0C	6	1	rw	Trigger interrupt enable
TIM5	DIER	TIM5_DIER	CC4IE	TIM5_DIER_CC4IE	40000C0C	4	1	rw	Capture/Compare 4 interrupt enable
TIM5	DIER	TIM5_DIER	CC3IE	TIM5_DIER_CC3IE	40000C0C	3	1	rw	Capture/Compare 3 interrupt enable
TIM5	DIER	TIM5_DIER	CC2IE	TIM5_DIER_CC2IE	40000C0C	2	1	rw	Capture/Compare 2 interrupt enable
TIM5	DIER	TIM5_DIER	CC1IE	TIM5_DIER_CC1IE	40000C0C	1	1	rw	Capture/Compare 1 interrupt enable
TIM5	DIER	TIM5_DIER	UIE	TIM5_DIER_UIE	40000C0C	0	1	rw	Update interrupt enable
TIM5	SR	TIM5_SR	CC4OF	TIM5_SR_CC4OF	40000C10	12	1	rw	Capture/Compare 4 overcapture flag
TIM5	SR	TIM5_SR	CC3OF	TIM5_SR_CC3OF	40000C10	11	1	rw	Capture/Compare 3 overcapture flag
TIM5	SR	TIM5_SR	CC2OF	TIM5_SR_CC2OF	40000C10	10	1	rw	Capture/compare 2 overcapture flag
TIM5	SR	TIM5_SR	CC1OF	TIM5_SR_CC1OF	40000C10	9	1	rw	Capture/Compare 1 overcapture flag
TIM5	SR	TIM5_SR	TIF	TIM5_SR_TIF	40000C10	6	1	rw	Trigger interrupt flag
TIM5	SR	TIM5_SR	CC4IF	TIM5_SR_CC4IF	40000C10	4	1	rw	Capture/Compare 4 interrupt flag
TIM5	SR	TIM5_SR	CC3IF	TIM5_SR_CC3IF	40000C10	3	1	rw	Capture/Compare 3 interrupt flag
TIM5	SR	TIM5_SR	CC2IF	TIM5_SR_CC2IF	40000C10	2	1	rw	Capture/Compare 2 interrupt flag
TIM5	SR	TIM5_SR	CC1IF	TIM5_SR_CC1IF	40000C10	1	1	rw	Capture/compare 1 interrupt flag
TIM5	SR	TIM5_SR	UIF	TIM5_SR_UIF	40000C10	0	1	rw	Update interrupt flag
TIM5	EGR	TIM5_EGR	TG	TIM5_EGR_TG	40000C14	6	1	rw	Trigger generation
TIM5	EGR	TIM5_EGR	CC4G	TIM5_EGR_CC4G	40000C14	4	1	rw	Capture/compare 4 generation
TIM5	EGR	TIM5_EGR	CC3G	TIM5_EGR_CC3G	40000C14	3	1	rw	Capture/compare 3 generation
TIM5	EGR	TIM5_EGR	CC2G	TIM5_EGR_CC2G	40000C14	2	1	rw	Capture/compare 2 generation
TIM5	EGR	TIM5_EGR	CC1G	TIM5_EGR_CC1G	40000C14	1	1	rw	Capture/compare 1 generation
TIM5	EGR	TIM5_EGR	UG	TIM5_EGR_UG	40000C14	0	1	rw	Update generation
TIM5	CCMR1_Output	TIM5_CCMR1_Output	OC2CE	TIM5_CCMR1_Output_OC2CE	40000C18	15	1	rw	Output compare 2 clear enable
TIM5	CCMR1_Output	TIM5_CCMR1_Output	OC2M	TIM5_CCMR1_Output_OC2M	40000C18	12	3	rw	Output compare 2 mode
TIM5	CCMR1_Output	TIM5_CCMR1_Output	OC2PE	TIM5_CCMR1_Output_OC2PE	40000C18	11	1	rw	Output compare 2 preload enable
TIM5	CCMR1_Output	TIM5_CCMR1_Output	OC2FE	TIM5_CCMR1_Output_OC2FE	40000C18	10	1	rw	Output compare 2 fast enable
TIM5	CCMR1_Output	TIM5_CCMR1_Output	CC2S	TIM5_CCMR1_Output_CC2S	40000C18	8	2	rw	Capture/Compare 2 selection
TIM5	CCMR1_Output	TIM5_CCMR1_Output	OC1CE	TIM5_CCMR1_Output_OC1CE	40000C18	7	1	rw	Output compare 1 clear enable
TIM5	CCMR1_Output	TIM5_CCMR1_Output	OC1M	TIM5_CCMR1_Output_OC1M	40000C18	4	3	rw	Output compare 1 mode
TIM5	CCMR1_Output	TIM5_CCMR1_Output	OC1PE	TIM5_CCMR1_Output_OC1PE	40000C18	3	1	rw	Output compare 1 preload enable
TIM5	CCMR1_Output	TIM5_CCMR1_Output	OC1FE	TIM5_CCMR1_Output_OC1FE	40000C18	2	1	rw	Output compare 1 fast enable
TIM5	CCMR1_Output	TIM5_CCMR1_Output	CC1S	TIM5_CCMR1_Output_CC1S	40000C18	0	2	rw	Capture/Compare 1 selection
TIM5	CCMR1_Input	TIM5_CCMR1_Input	IC2F	TIM5_CCMR1_Input_IC2F	40000C18	12	4	rw	Input capture 2 filter
TIM5	CCMR1_Input	TIM5_CCMR1_Input	IC2PSC	TIM5_CCMR1_Input_IC2PSC	40000C18	10	2	rw	Input capture 2 prescaler
TIM5	CCMR1_Input	TIM5_CCMR1_Input	CC2S	TIM5_CCMR1_Input_CC2S	40000C18	8	2	rw	Capture/compare 2 selection
TIM5	CCMR1_Input	TIM5_CCMR1_Input	IC1F	TIM5_CCMR1_Input_IC1F	40000C18	4	4	rw	Input capture 1 filter
TIM5	CCMR1_Input	TIM5_CCMR1_Input	IC1PSC	TIM5_CCMR1_Input_IC1PSC	40000C18	2	2	rw	Input capture 1 prescaler
TIM5	CCMR1_Input	TIM5_CCMR1_Input	CC1S	TIM5_CCMR1_Input_CC1S	40000C18	0	2	rw	Capture/Compare 1 selection
TIM5	CCMR2_Output	TIM5_CCMR2_Output	O24CE	TIM5_CCMR2_Output_O24CE	40000C1C	15	1	rw	Output compare 4 clear enable
TIM5	CCMR2_Output	TIM5_CCMR2_Output	OC4M	TIM5_CCMR2_Output_OC4M	40000C1C	12	3	rw	Output compare 4 mode
TIM5	CCMR2_Output	TIM5_CCMR2_Output	OC4PE	TIM5_CCMR2_Output_OC4PE	40000C1C	11	1	rw	Output compare 4 preload enable
TIM5	CCMR2_Output	TIM5_CCMR2_Output	OC4FE	TIM5_CCMR2_Output_OC4FE	40000C1C	10	1	rw	Output compare 4 fast enable
TIM5	CCMR2_Output	TIM5_CCMR2_Output	CC4S	TIM5_CCMR2_Output_CC4S	40000C1C	8	2	rw	Capture/Compare 4 selection
TIM5	CCMR2_Output	TIM5_CCMR2_Output	OC3CE	TIM5_CCMR2_Output_OC3CE	40000C1C	7	1	rw	Output compare 3 clear enable
TIM5	CCMR2_Output	TIM5_CCMR2_Output	OC3M	TIM5_CCMR2_Output_OC3M	40000C1C	4	3	rw	Output compare 3 mode
TIM5	CCMR2_Output	TIM5_CCMR2_Output	OC3PE	TIM5_CCMR2_Output_OC3PE	40000C1C	3	1	rw	Output compare 3 preload enable
TIM5	CCMR2_Output	TIM5_CCMR2_Output	OC3FE	TIM5_CCMR2_Output_OC3FE	40000C1C	2	1	rw	Output compare 3 fast enable
TIM5	CCMR2_Output	TIM5_CCMR2_Output	CC3S	TIM5_CCMR2_Output_CC3S	40000C1C	0	2	rw	Capture/Compare 3 selection
TIM5	CCMR2_Input	TIM5_CCMR2_Input	IC4F	TIM5_CCMR2_Input_IC4F	40000C1C	12	4	rw	Input capture 4 filter
TIM5	CCMR2_Input	TIM5_CCMR2_Input	IC4PSC	TIM5_CCMR2_Input_IC4PSC	40000C1C	10	2	rw	Input capture 4 prescaler
TIM5	CCMR2_Input	TIM5_CCMR2_Input	CC4S	TIM5_CCMR2_Input_CC4S	40000C1C	8	2	rw	Capture/Compare 4 selection
TIM5	CCMR2_Input	TIM5_CCMR2_Input	IC3F	TIM5_CCMR2_Input_IC3F	40000C1C	4	4	rw	Input capture 3 filter
TIM5	CCMR2_Input	TIM5_CCMR2_Input	IC3PSC	TIM5_CCMR2_Input_IC3PSC	40000C1C	2	2	rw	Input capture 3 prescaler
TIM5	CCMR2_Input	TIM5_CCMR2_Input	CC3S	TIM5_CCMR2_Input_CC3S	40000C1C	0	2	rw	Capture/Compare 3 selection
TIM5	CCER	TIM5_CCER	CC4P	TIM5_CCER_CC4P	40000C20	13	1	rw	Capture/Compare 3 output Polarity
TIM5	CCER	TIM5_CCER	CC4E	TIM5_CCER_CC4E	40000C20	12	1	rw	Capture/Compare 4 output enable
TIM5	CCER	TIM5_CCER	CC3P	TIM5_CCER_CC3P	40000C20	9	1	rw	Capture/Compare 3 output Polarity
TIM5	CCER	TIM5_CCER	CC3E	TIM5_CCER_CC3E	40000C20	8	1	rw	Capture/Compare 3 output enable
TIM5	CCER	TIM5_CCER	CC2P	TIM5_CCER_CC2P	40000C20	5	1	rw	Capture/Compare 2 output Polarity
TIM5	CCER	TIM5_CCER	CC2E	TIM5_CCER_CC2E	40000C20	4	1	rw	Capture/Compare 2 output enable
TIM5	CCER	TIM5_CCER	CC1P	TIM5_CCER_CC1P	40000C20	1	1	rw	Capture/Compare 1 output Polarity
TIM5	CCER	TIM5_CCER	CC1E	TIM5_CCER_CC1E	40000C20	0	1	rw	Capture/Compare 1 output enable
TIM5	CNT	TIM5_CNT	CNT	TIM5_CNT_CNT	40000C24	0	16	rw	counter value
TIM5	PSC	TIM5_PSC	PSC	TIM5_PSC_PSC	40000C28	0	16	rw	Prescaler value
TIM5	ARR	TIM5_ARR	ARR	TIM5_ARR_ARR	40000C2C	0	16	rw	Auto-reload value
TIM5	CCR1	TIM5_CCR1	CCR1	TIM5_CCR1_CCR1	40000C34	0	16	rw	Capture/Compare 1 value
TIM5	CCR2	TIM5_CCR2	CCR2	TIM5_CCR2_CCR2	40000C38	0	16	rw	Capture/Compare 2 value
TIM5	CCR3	TIM5_CCR3	CCR3	TIM5_CCR3_CCR3	40000C3C	0	16	rw	Capture/Compare value
TIM5	CCR4	TIM5_CCR4	CCR4	TIM5_CCR4_CCR4	40000C40	0	16	rw	Capture/Compare value
TIM5	DCR	TIM5_DCR	DBL	TIM5_DCR_DBL	40000C48	8	5	rw	DMA burst length
TIM5	DCR	TIM5_DCR	DBA	TIM5_DCR_DBA	40000C48	0	5	rw	DMA base address
TIM5	DMAR	TIM5_DMAR	DMAB	TIM5_DMAR_DMAB	40000C4C	0	16	rw	DMA register for burst accesses
TIM9	CR1	TIM9_CR1	CKD	TIM9_CR1_CKD	40014C00	8	2	rw	Clock division
TIM9	CR1	TIM9_CR1	ARPE	TIM9_CR1_ARPE	40014C00	7	1	rw	Auto-reload preload enable
TIM9	CR1	TIM9_CR1	OPM	TIM9_CR1_OPM	40014C00	3	1	rw	One-pulse mode
TIM9	CR1	TIM9_CR1	URS	TIM9_CR1_URS	40014C00	2	1	rw	Update request source
TIM9	CR1	TIM9_CR1	UDIS	TIM9_CR1_UDIS	40014C00	1	1	rw	Update disable
TIM9	CR1	TIM9_CR1	CEN	TIM9_CR1_CEN	40014C00	0	1	rw	Counter enable
TIM9	CR2	TIM9_CR2	MMS	TIM9_CR2_MMS	40014C04	4	3	rw	Master mode selection
TIM9	SMCR	TIM9_SMCR	MSM	TIM9_SMCR_MSM	40014C08	7	1	rw	Master/Slave mode
TIM9	SMCR	TIM9_SMCR	TS	TIM9_SMCR_TS	40014C08	4	3	rw	Trigger selection
TIM9	SMCR	TIM9_SMCR	SMS	TIM9_SMCR_SMS	40014C08	0	3	rw	Slave mode selection
TIM9	DIER	TIM9_DIER	TIE	TIM9_DIER_TIE	40014C0C	6	1	rw	Trigger interrupt enable
TIM9	DIER	TIM9_DIER	CC2IE	TIM9_DIER_CC2IE	40014C0C	2	1	rw	Capture/Compare 2 interrupt enable
TIM9	DIER	TIM9_DIER	CC1IE	TIM9_DIER_CC1IE	40014C0C	1	1	rw	Capture/Compare 1 interrupt enable
TIM9	DIER	TIM9_DIER	UIE	TIM9_DIER_UIE	40014C0C	0	1	rw	Update interrupt enable
TIM9	SR	TIM9_SR	CC2OF	TIM9_SR_CC2OF	40014C10	10	1	rw	Capture/compare 2 overcapture flag
TIM9	SR	TIM9_SR	CC1OF	TIM9_SR_CC1OF	40014C10	9	1	rw	Capture/Compare 1 overcapture flag
TIM9	SR	TIM9_SR	TIF	TIM9_SR_TIF	40014C10	6	1	rw	Trigger interrupt flag
TIM9	SR	TIM9_SR	CC2IF	TIM9_SR_CC2IF	40014C10	2	1	rw	Capture/Compare 2 interrupt flag
TIM9	SR	TIM9_SR	CC1IF	TIM9_SR_CC1IF	40014C10	1	1	rw	Capture/compare 1 interrupt flag
TIM9	SR	TIM9_SR	UIF	TIM9_SR_UIF	40014C10	0	1	rw	Update interrupt flag
TIM9	EGR	TIM9_EGR	TG	TIM9_EGR_TG	40014C14	6	1	rw	Trigger generation
TIM9	EGR	TIM9_EGR	CC2G	TIM9_EGR_CC2G	40014C14	2	1	rw	Capture/compare 2 generation
TIM9	EGR	TIM9_EGR	CC1G	TIM9_EGR_CC1G	40014C14	1	1	rw	Capture/compare 1 generation
TIM9	EGR	TIM9_EGR	UG	TIM9_EGR_UG	40014C14	0	1	rw	Update generation
TIM9	CCMR1_Output	TIM9_CCMR1_Output	OC2M	TIM9_CCMR1_Output_OC2M	40014C18	12	3	rw	Output Compare 2 mode
TIM9	CCMR1_Output	TIM9_CCMR1_Output	OC2PE	TIM9_CCMR1_Output_OC2PE	40014C18	11	1	rw	Output Compare 2 preload enable
TIM9	CCMR1_Output	TIM9_CCMR1_Output	OC2FE	TIM9_CCMR1_Output_OC2FE	40014C18	10	1	rw	Output Compare 2 fast enable
TIM9	CCMR1_Output	TIM9_CCMR1_Output	CC2S	TIM9_CCMR1_Output_CC2S	40014C18	8	2	rw	Capture/Compare 2 selection
TIM9	CCMR1_Output	TIM9_CCMR1_Output	OC1M	TIM9_CCMR1_Output_OC1M	40014C18	4	3	rw	Output Compare 1 mode
TIM9	CCMR1_Output	TIM9_CCMR1_Output	OC1PE	TIM9_CCMR1_Output_OC1PE	40014C18	3	1	rw	Output Compare 1 preload enable
TIM9	CCMR1_Output	TIM9_CCMR1_Output	OC1FE	TIM9_CCMR1_Output_OC1FE	40014C18	2	1	rw	Output Compare 1 fast enable
TIM9	CCMR1_Output	TIM9_CCMR1_Output	CC1S	TIM9_CCMR1_Output_CC1S	40014C18	0	2	rw	Capture/Compare 1 selection
TIM9	CCMR1_Input	TIM9_CCMR1_Input	IC2F	TIM9_CCMR1_Input_IC2F	40014C18	12	4	rw	Input capture 2 filter
TIM9	CCMR1_Input	TIM9_CCMR1_Input	IC2PSC	TIM9_CCMR1_Input_IC2PSC	40014C18	10	2	rw	Input capture 2 prescaler
TIM9	CCMR1_Input	TIM9_CCMR1_Input	CC2S	TIM9_CCMR1_Input_CC2S	40014C18	8	2	rw	Capture/Compare 2 selection
TIM9	CCMR1_Input	TIM9_CCMR1_Input	IC1F	TIM9_CCMR1_Input_IC1F	40014C18	4	4	rw	Input capture 1 filter
TIM9	CCMR1_Input	TIM9_CCMR1_Input	IC1PSC	TIM9_CCMR1_Input_IC1PSC	40014C18	2	2	rw	Input capture 1 prescaler
TIM9	CCMR1_Input	TIM9_CCMR1_Input	CC1S	TIM9_CCMR1_Input_CC1S	40014C18	0	2	rw	Capture/Compare 1 selection
TIM9	CCER	TIM9_CCER	CC2NP	TIM9_CCER_CC2NP	40014C20	7	1	rw	Capture/Compare 2 output Polarity
TIM9	CCER	TIM9_CCER	CC2P	TIM9_CCER_CC2P	40014C20	5	1	rw	Capture/Compare 2 output Polarity
TIM9	CCER	TIM9_CCER	CC2E	TIM9_CCER_CC2E	40014C20	4	1	rw	Capture/Compare 2 output enable
TIM9	CCER	TIM9_CCER	CC1NP	TIM9_CCER_CC1NP	40014C20	3	1	rw	Capture/Compare 1 output Polarity
TIM9	CCER	TIM9_CCER	CC1P	TIM9_CCER_CC1P	40014C20	1	1	rw	Capture/Compare 1 output Polarity
TIM9	CCER	TIM9_CCER	CC1E	TIM9_CCER_CC1E	40014C20	0	1	rw	Capture/Compare 1 output enable
TIM9	CNT	TIM9_CNT	CNT	TIM9_CNT_CNT	40014C24	0	16	rw	counter value
TIM9	PSC	TIM9_PSC	PSC	TIM9_PSC_PSC	40014C28	0	16	rw	Prescaler value
TIM9	ARR	TIM9_ARR	ARR	TIM9_ARR_ARR	40014C2C	0	16	rw	Auto-reload value
TIM9	CCR1	TIM9_CCR1	CCR1	TIM9_CCR1_CCR1	40014C34	0	16	rw	Capture/Compare 1 value
TIM9	CCR2	TIM9_CCR2	CCR2	TIM9_CCR2_CCR2	40014C38	0	16	rw	Capture/Compare 2 value
TIM12	CR1	TIM12_CR1	CKD	TIM12_CR1_CKD	40001800	8	2	rw	Clock division
TIM12	CR1	TIM12_CR1	ARPE	TIM12_CR1_ARPE	40001800	7	1	rw	Auto-reload preload enable
TIM12	CR1	TIM12_CR1	OPM	TIM12_CR1_OPM	40001800	3	1	rw	One-pulse mode
TIM12	CR1	TIM12_CR1	URS	TIM12_CR1_URS	40001800	2	1	rw	Update request source
TIM12	CR1	TIM12_CR1	UDIS	TIM12_CR1_UDIS	40001800	1	1	rw	Update disable
TIM12	CR1	TIM12_CR1	CEN	TIM12_CR1_CEN	40001800	0	1	rw	Counter enable
TIM12	CR2	TIM12_CR2	MMS	TIM12_CR2_MMS	40001804	4	3	rw	Master mode selection
TIM12	SMCR	TIM12_SMCR	MSM	TIM12_SMCR_MSM	40001808	7	1	rw	Master/Slave mode
TIM12	SMCR	TIM12_SMCR	TS	TIM12_SMCR_TS	40001808	4	3	rw	Trigger selection
TIM12	SMCR	TIM12_SMCR	SMS	TIM12_SMCR_SMS	40001808	0	3	rw	Slave mode selection
TIM12	DIER	TIM12_DIER	TIE	TIM12_DIER_TIE	4000180C	6	1	rw	Trigger interrupt enable
TIM12	DIER	TIM12_DIER	CC2IE	TIM12_DIER_CC2IE	4000180C	2	1	rw	Capture/Compare 2 interrupt enable
TIM12	DIER	TIM12_DIER	CC1IE	TIM12_DIER_CC1IE	4000180C	1	1	rw	Capture/Compare 1 interrupt enable
TIM12	DIER	TIM12_DIER	UIE	TIM12_DIER_UIE	4000180C	0	1	rw	Update interrupt enable
TIM12	SR	TIM12_SR	CC2OF	TIM12_SR_CC2OF	40001810	10	1	rw	Capture/compare 2 overcapture flag
TIM12	SR	TIM12_SR	CC1OF	TIM12_SR_CC1OF	40001810	9	1	rw	Capture/Compare 1 overcapture flag
TIM12	SR	TIM12_SR	TIF	TIM12_SR_TIF	40001810	6	1	rw	Trigger interrupt flag
TIM12	SR	TIM12_SR	CC2IF	TIM12_SR_CC2IF	40001810	2	1	rw	Capture/Compare 2 interrupt flag
TIM12	SR	TIM12_SR	CC1IF	TIM12_SR_CC1IF	40001810	1	1	rw	Capture/compare 1 interrupt flag
TIM12	SR	TIM12_SR	UIF	TIM12_SR_UIF	40001810	0	1	rw	Update interrupt flag
TIM12	EGR	TIM12_EGR	TG	TIM12_EGR_TG	40001814	6	1	rw	Trigger generation
TIM12	EGR	TIM12_EGR	CC2G	TIM12_EGR_CC2G	40001814	2	1	rw	Capture/compare 2 generation
TIM12	EGR	TIM12_EGR	CC1G	TIM12_EGR_CC1G	40001814	1	1	rw	Capture/compare 1 generation
TIM12	EGR	TIM12_EGR	UG	TIM12_EGR_UG	40001814	0	1	rw	Update generation
TIM12	CCMR1_Output	TIM12_CCMR1_Output	OC2M	TIM12_CCMR1_Output_OC2M	40001818	12	3	rw	Output Compare 2 mode
TIM12	CCMR1_Output	TIM12_CCMR1_Output	OC2PE	TIM12_CCMR1_Output_OC2PE	40001818	11	1	rw	Output Compare 2 preload enable
TIM12	CCMR1_Output	TIM12_CCMR1_Output	OC2FE	TIM12_CCMR1_Output_OC2FE	40001818	10	1	rw	Output Compare 2 fast enable
TIM12	CCMR1_Output	TIM12_CCMR1_Output	CC2S	TIM12_CCMR1_Output_CC2S	40001818	8	2	rw	Capture/Compare 2 selection
TIM12	CCMR1_Output	TIM12_CCMR1_Output	OC1M	TIM12_CCMR1_Output_OC1M	40001818	4	3	rw	Output Compare 1 mode
TIM12	CCMR1_Output	TIM12_CCMR1_Output	OC1PE	TIM12_CCMR1_Output_OC1PE	40001818	3	1	rw	Output Compare 1 preload enable
TIM12	CCMR1_Output	TIM12_CCMR1_Output	OC1FE	TIM12_CCMR1_Output_OC1FE	40001818	2	1	rw	Output Compare 1 fast enable
TIM12	CCMR1_Output	TIM12_CCMR1_Output	CC1S	TIM12_CCMR1_Output_CC1S	40001818	0	2	rw	Capture/Compare 1 selection
TIM12	CCMR1_Input	TIM12_CCMR1_Input	IC2F	TIM12_CCMR1_Input_IC2F	40001818	12	4	rw	Input capture 2 filter
TIM12	CCMR1_Input	TIM12_CCMR1_Input	IC2PSC	TIM12_CCMR1_Input_IC2PSC	40001818	10	2	rw	Input capture 2 prescaler
TIM12	CCMR1_Input	TIM12_CCMR1_Input	CC2S	TIM12_CCMR1_Input_CC2S	40001818	8	2	rw	Capture/Compare 2 selection
TIM12	CCMR1_Input	TIM12_CCMR1_Input	IC1F	TIM12_CCMR1_Input_IC1F	40001818	4	4	rw	Input capture 1 filter
TIM12	CCMR1_Input	TIM12_CCMR1_Input	IC1PSC	TIM12_CCMR1_Input_IC1PSC	40001818	2	2	rw	Input capture 1 prescaler
TIM12	CCMR1_Input	TIM12_CCMR1_Input	CC1S	TIM12_CCMR1_Input_CC1S	40001818	0	2	rw	Capture/Compare 1 selection
TIM12	CCER	TIM12_CCER	CC2NP	TIM12_CCER_CC2NP	40001820	7	1	rw	Capture/Compare 2 output Polarity
TIM12	CCER	TIM12_CCER	CC2P	TIM12_CCER_CC2P	40001820	5	1	rw	Capture/Compare 2 output Polarity
TIM12	CCER	TIM12_CCER	CC2E	TIM12_CCER_CC2E	40001820	4	1	rw	Capture/Compare 2 output enable
TIM12	CCER	TIM12_CCER	CC1NP	TIM12_CCER_CC1NP	40001820	3	1	rw	Capture/Compare 1 output Polarity
TIM12	CCER	TIM12_CCER	CC1P	TIM12_CCER_CC1P	40001820	1	1	rw	Capture/Compare 1 output Polarity
TIM12	CCER	TIM12_CCER	CC1E	TIM12_CCER_CC1E	40001820	0	1	rw	Capture/Compare 1 output enable
TIM12	CNT	TIM12_CNT	CNT	TIM12_CNT_CNT	40001824	0	16	rw	counter value
TIM12	PSC	TIM12_PSC	PSC	TIM12_PSC_PSC	40001828	0	16	rw	Prescaler value
TIM12	ARR	TIM12_ARR	ARR	TIM12_ARR_ARR	4000182C	0	16	rw	Auto-reload value
TIM12	CCR1	TIM12_CCR1	CCR1	TIM12_CCR1_CCR1	40001834	0	16	rw	Capture/Compare 1 value
TIM12	CCR2	TIM12_CCR2	CCR2	TIM12_CCR2_CCR2	40001838	0	16	rw	Capture/Compare 2 value
TIM10	CR1	TIM10_CR1	CKD	TIM10_CR1_CKD	40015000	8	2	rw	Clock division
TIM10	CR1	TIM10_CR1	ARPE	TIM10_CR1_ARPE	40015000	7	1	rw	Auto-reload preload enable
TIM10	CR1	TIM10_CR1	URS	TIM10_CR1_URS	40015000	2	1	rw	Update request source
TIM10	CR1	TIM10_CR1	UDIS	TIM10_CR1_UDIS	40015000	1	1	rw	Update disable
TIM10	CR1	TIM10_CR1	CEN	TIM10_CR1_CEN	40015000	0	1	rw	Counter enable
TIM10	CR2	TIM10_CR2	MMS	TIM10_CR2_MMS	40015004	4	3	rw	Master mode selection
TIM10	DIER	TIM10_DIER	CC1IE	TIM10_DIER_CC1IE	4001500C	1	1	rw	Capture/Compare 1 interrupt enable
TIM10	DIER	TIM10_DIER	UIE	TIM10_DIER_UIE	4001500C	0	1	rw	Update interrupt enable
TIM10	SR	TIM10_SR	CC1OF	TIM10_SR_CC1OF	40015010	9	1	rw	Capture/Compare 1 overcapture flag
TIM10	SR	TIM10_SR	CC1IF	TIM10_SR_CC1IF	40015010	1	1	rw	Capture/compare 1 interrupt flag
TIM10	SR	TIM10_SR	UIF	TIM10_SR_UIF	40015010	0	1	rw	Update interrupt flag
TIM10	EGR	TIM10_EGR	CC1G	TIM10_EGR_CC1G	40015014	1	1	rw	Capture/compare 1 generation
TIM10	EGR	TIM10_EGR	UG	TIM10_EGR_UG	40015014	0	1	rw	Update generation
TIM10	CCMR1_Output	TIM10_CCMR1_Output	OC1M	TIM10_CCMR1_Output_OC1M	40015018	4	3	rw	Output Compare 1 mode
TIM10	CCMR1_Output	TIM10_CCMR1_Output	OC1PE	TIM10_CCMR1_Output_OC1PE	40015018	3	1	rw	Output Compare 1 preload enable
TIM10	CCMR1_Output	TIM10_CCMR1_Output	CC1S	TIM10_CCMR1_Output_CC1S	40015018	0	2	rw	Capture/Compare 1 selection
TIM10	CCMR1_Input	TIM10_CCMR1_Input	IC1F	TIM10_CCMR1_Input_IC1F	40015018	4	4	rw	Input capture 1 filter
TIM10	CCMR1_Input	TIM10_CCMR1_Input	IC1PSC	TIM10_CCMR1_Input_IC1PSC	40015018	2	2	rw	Input capture 1 prescaler
TIM10	CCMR1_Input	TIM10_CCMR1_Input	CC1S	TIM10_CCMR1_Input_CC1S	40015018	0	2	rw	Capture/Compare 1 selection
TIM10	CCER	TIM10_CCER	CC1NP	TIM10_CCER_CC1NP	40015020	3	1	rw	Capture/Compare 1 output Polarity
TIM10	CCER	TIM10_CCER	CC1P	TIM10_CCER_CC1P	40015020	1	1	rw	Capture/Compare 1 output Polarity
TIM10	CCER	TIM10_CCER	CC1E	TIM10_CCER_CC1E	40015020	0	1	rw	Capture/Compare 1 output enable
TIM10	CNT	TIM10_CNT	CNT	TIM10_CNT_CNT	40015024	0	16	rw	counter value
TIM10	PSC	TIM10_PSC	PSC	TIM10_PSC_PSC	40015028	0	16	rw	Prescaler value
TIM10	ARR	TIM10_ARR	ARR	TIM10_ARR_ARR	4001502C	0	16	rw	Auto-reload value
TIM10	CCR1	TIM10_CCR1	CCR1	TIM10_CCR1_CCR1	40015034	0	16	rw	Capture/Compare 1 value
TIM11	CR1	TIM11_CR1	CKD	TIM11_CR1_CKD	40015400	8	2	rw	Clock division
TIM11	CR1	TIM11_CR1	ARPE	TIM11_CR1_ARPE	40015400	7	1	rw	Auto-reload preload enable
TIM11	CR1	TIM11_CR1	URS	TIM11_CR1_URS	40015400	2	1	rw	Update request source
TIM11	CR1	TIM11_CR1	UDIS	TIM11_CR1_UDIS	40015400	1	1	rw	Update disable
TIM11	CR1	TIM11_CR1	CEN	TIM11_CR1_CEN	40015400	0	1	rw	Counter enable
TIM11	CR2	TIM11_CR2	MMS	TIM11_CR2_MMS	40015404	4	3	rw	Master mode selection
TIM11	DIER	TIM11_DIER	CC1IE	TIM11_DIER_CC1IE	4001540C	1	1	rw	Capture/Compare 1 interrupt enable
TIM11	DIER	TIM11_DIER	UIE	TIM11_DIER_UIE	4001540C	0	1	rw	Update interrupt enable
TIM11	SR	TIM11_SR	CC1OF	TIM11_SR_CC1OF	40015410	9	1	rw	Capture/Compare 1 overcapture flag
TIM11	SR	TIM11_SR	CC1IF	TIM11_SR_CC1IF	40015410	1	1	rw	Capture/compare 1 interrupt flag
TIM11	SR	TIM11_SR	UIF	TIM11_SR_UIF	40015410	0	1	rw	Update interrupt flag
TIM11	EGR	TIM11_EGR	CC1G	TIM11_EGR_CC1G	40015414	1	1	rw	Capture/compare 1 generation
TIM11	EGR	TIM11_EGR	UG	TIM11_EGR_UG	40015414	0	1	rw	Update generation
TIM11	CCMR1_Output	TIM11_CCMR1_Output	OC1M	TIM11_CCMR1_Output_OC1M	40015418	4	3	rw	Output Compare 1 mode
TIM11	CCMR1_Output	TIM11_CCMR1_Output	OC1PE	TIM11_CCMR1_Output_OC1PE	40015418	3	1	rw	Output Compare 1 preload enable
TIM11	CCMR1_Output	TIM11_CCMR1_Output	CC1S	TIM11_CCMR1_Output_CC1S	40015418	0	2	rw	Capture/Compare 1 selection
TIM11	CCMR1_Input	TIM11_CCMR1_Input	IC1F	TIM11_CCMR1_Input_IC1F	40015418	4	4	rw	Input capture 1 filter
TIM11	CCMR1_Input	TIM11_CCMR1_Input	IC1PSC	TIM11_CCMR1_Input_IC1PSC	40015418	2	2	rw	Input capture 1 prescaler
TIM11	CCMR1_Input	TIM11_CCMR1_Input	CC1S	TIM11_CCMR1_Input_CC1S	40015418	0	2	rw	Capture/Compare 1 selection
TIM11	CCER	TIM11_CCER	CC1NP	TIM11_CCER_CC1NP	40015420	3	1	rw	Capture/Compare 1 output Polarity
TIM11	CCER	TIM11_CCER	CC1P	TIM11_CCER_CC1P	40015420	1	1	rw	Capture/Compare 1 output Polarity
TIM11	CCER	TIM11_CCER	CC1E	TIM11_CCER_CC1E	40015420	0	1	rw	Capture/Compare 1 output enable
TIM11	CNT	TIM11_CNT	CNT	TIM11_CNT_CNT	40015424	0	16	rw	counter value
TIM11	PSC	TIM11_PSC	PSC	TIM11_PSC_PSC	40015428	0	16	rw	Prescaler value
TIM11	ARR	TIM11_ARR	ARR	TIM11_ARR_ARR	4001542C	0	16	rw	Auto-reload value
TIM11	CCR1	TIM11_CCR1	CCR1	TIM11_CCR1_CCR1	40015434	0	16	rw	Capture/Compare 1 value
TIM13	CR1	TIM13_CR1	CKD	TIM13_CR1_CKD	40001C00	8	2	rw	Clock division
TIM13	CR1	TIM13_CR1	ARPE	TIM13_CR1_ARPE	40001C00	7	1	rw	Auto-reload preload enable
TIM13	CR1	TIM13_CR1	URS	TIM13_CR1_URS	40001C00	2	1	rw	Update request source
TIM13	CR1	TIM13_CR1	UDIS	TIM13_CR1_UDIS	40001C00	1	1	rw	Update disable
TIM13	CR1	TIM13_CR1	CEN	TIM13_CR1_CEN	40001C00	0	1	rw	Counter enable
TIM13	CR2	TIM13_CR2	MMS	TIM13_CR2_MMS	40001C04	4	3	rw	Master mode selection
TIM13	DIER	TIM13_DIER	CC1IE	TIM13_DIER_CC1IE	40001C0C	1	1	rw	Capture/Compare 1 interrupt enable
TIM13	DIER	TIM13_DIER	UIE	TIM13_DIER_UIE	40001C0C	0	1	rw	Update interrupt enable
TIM13	SR	TIM13_SR	CC1OF	TIM13_SR_CC1OF	40001C10	9	1	rw	Capture/Compare 1 overcapture flag
TIM13	SR	TIM13_SR	CC1IF	TIM13_SR_CC1IF	40001C10	1	1	rw	Capture/compare 1 interrupt flag
TIM13	SR	TIM13_SR	UIF	TIM13_SR_UIF	40001C10	0	1	rw	Update interrupt flag
TIM13	EGR	TIM13_EGR	CC1G	TIM13_EGR_CC1G	40001C14	1	1	rw	Capture/compare 1 generation
TIM13	EGR	TIM13_EGR	UG	TIM13_EGR_UG	40001C14	0	1	rw	Update generation
TIM13	CCMR1_Output	TIM13_CCMR1_Output	OC1M	TIM13_CCMR1_Output_OC1M	40001C18	4	3	rw	Output Compare 1 mode
TIM13	CCMR1_Output	TIM13_CCMR1_Output	OC1PE	TIM13_CCMR1_Output_OC1PE	40001C18	3	1	rw	Output Compare 1 preload enable
TIM13	CCMR1_Output	TIM13_CCMR1_Output	CC1S	TIM13_CCMR1_Output_CC1S	40001C18	0	2	rw	Capture/Compare 1 selection
TIM13	CCMR1_Input	TIM13_CCMR1_Input	IC1F	TIM13_CCMR1_Input_IC1F	40001C18	4	4	rw	Input capture 1 filter
TIM13	CCMR1_Input	TIM13_CCMR1_Input	IC1PSC	TIM13_CCMR1_Input_IC1PSC	40001C18	2	2	rw	Input capture 1 prescaler
TIM13	CCMR1_Input	TIM13_CCMR1_Input	CC1S	TIM13_CCMR1_Input_CC1S	40001C18	0	2	rw	Capture/Compare 1 selection
TIM13	CCER	TIM13_CCER	CC1NP	TIM13_CCER_CC1NP	40001C20	3	1	rw	Capture/Compare 1 output Polarity
TIM13	CCER	TIM13_CCER	CC1P	TIM13_CCER_CC1P	40001C20	1	1	rw	Capture/Compare 1 output Polarity
TIM13	CCER	TIM13_CCER	CC1E	TIM13_CCER_CC1E	40001C20	0	1	rw	Capture/Compare 1 output enable
TIM13	CNT	TIM13_CNT	CNT	TIM13_CNT_CNT	40001C24	0	16	rw	counter value
TIM13	PSC	TIM13_PSC	PSC	TIM13_PSC_PSC	40001C28	0	16	rw	Prescaler value
TIM13	ARR	TIM13_ARR	ARR	TIM13_ARR_ARR	40001C2C	0	16	rw	Auto-reload value
TIM13	CCR1	TIM13_CCR1	CCR1	TIM13_CCR1_CCR1	40001C34	0	16	rw	Capture/Compare 1 value
TIM14	CR1	TIM14_CR1	CKD	TIM14_CR1_CKD	40002000	8	2	rw	Clock division
TIM14	CR1	TIM14_CR1	ARPE	TIM14_CR1_ARPE	40002000	7	1	rw	Auto-reload preload enable
TIM14	CR1	TIM14_CR1	URS	TIM14_CR1_URS	40002000	2	1	rw	Update request source
TIM14	CR1	TIM14_CR1	UDIS	TIM14_CR1_UDIS	40002000	1	1	rw	Update disable
TIM14	CR1	TIM14_CR1	CEN	TIM14_CR1_CEN	40002000	0	1	rw	Counter enable
TIM14	CR2	TIM14_CR2	MMS	TIM14_CR2_MMS	40002004	4	3	rw	Master mode selection
TIM14	DIER	TIM14_DIER	CC1IE	TIM14_DIER_CC1IE	4000200C	1	1	rw	Capture/Compare 1 interrupt enable
TIM14	DIER	TIM14_DIER	UIE	TIM14_DIER_UIE	4000200C	0	1	rw	Update interrupt enable
TIM14	SR	TIM14_SR	CC1OF	TIM14_SR_CC1OF	40002010	9	1	rw	Capture/Compare 1 overcapture flag
TIM14	SR	TIM14_SR	CC1IF	TIM14_SR_CC1IF	40002010	1	1	rw	Capture/compare 1 interrupt flag
TIM14	SR	TIM14_SR	UIF	TIM14_SR_UIF	40002010	0	1	rw	Update interrupt flag
TIM14	EGR	TIM14_EGR	CC1G	TIM14_EGR_CC1G	40002014	1	1	rw	Capture/compare 1 generation
TIM14	EGR	TIM14_EGR	UG	TIM14_EGR_UG	40002014	0	1	rw	Update generation
TIM14	CCMR1_Output	TIM14_CCMR1_Output	OC1M	TIM14_CCMR1_Output_OC1M	40002018	4	3	rw	Output Compare 1 mode
TIM14	CCMR1_Output	TIM14_CCMR1_Output	OC1PE	TIM14_CCMR1_Output_OC1PE	40002018	3	1	rw	Output Compare 1 preload enable
TIM14	CCMR1_Output	TIM14_CCMR1_Output	CC1S	TIM14_CCMR1_Output_CC1S	40002018	0	2	rw	Capture/Compare 1 selection
TIM14	CCMR1_Input	TIM14_CCMR1_Input	IC1F	TIM14_CCMR1_Input_IC1F	40002018	4	4	rw	Input capture 1 filter
TIM14	CCMR1_Input	TIM14_CCMR1_Input	IC1PSC	TIM14_CCMR1_Input_IC1PSC	40002018	2	2	rw	Input capture 1 prescaler
TIM14	CCMR1_Input	TIM14_CCMR1_Input	CC1S	TIM14_CCMR1_Input_CC1S	40002018	0	2	rw	Capture/Compare 1 selection
TIM14	CCER	TIM14_CCER	CC1NP	TIM14_CCER_CC1NP	40002020	3	1	rw	Capture/Compare 1 output Polarity
TIM14	CCER	TIM14_CCER	CC1P	TIM14_CCER_CC1P	40002020	1	1	rw	Capture/Compare 1 output Polarity
TIM14	CCER	TIM14_CCER	CC1E	TIM14_CCER_CC1E	40002020	0	1	rw	Capture/Compare 1 output enable
TIM14	CNT	TIM14_CNT	CNT	TIM14_CNT_CNT	40002024	0	16	rw	counter value
TIM14	PSC	TIM14_PSC	PSC	TIM14_PSC_PSC	40002028	0	16	rw	Prescaler value
TIM14	ARR	TIM14_ARR	ARR	TIM14_ARR_ARR	4000202C	0	16	rw	Auto-reload value
TIM14	CCR1	TIM14_CCR1	CCR1	TIM14_CCR1_CCR1	40002034	0	16	rw	Capture/Compare 1 value
TIM6	CR1	TIM6_CR1	ARPE	TIM6_CR1_ARPE	40001000	7	1	rw	Auto-reload preload enable
TIM6	CR1	TIM6_CR1	OPM	TIM6_CR1_OPM	40001000	3	1	rw	One-pulse mode
TIM6	CR1	TIM6_CR1	URS	TIM6_CR1_URS	40001000	2	1	rw	Update request source
TIM6	CR1	TIM6_CR1	UDIS	TIM6_CR1_UDIS	40001000	1	1	rw	Update disable
TIM6	CR1	TIM6_CR1	CEN	TIM6_CR1_CEN	40001000	0	1	rw	Counter enable
TIM6	CR2	TIM6_CR2	MMS	TIM6_CR2_MMS	40001004	4	3	rw	Master mode selection
TIM6	DIER	TIM6_DIER	UDE	TIM6_DIER_UDE	4000100C	8	1	rw	Update DMA request enable
TIM6	DIER	TIM6_DIER	UIE	TIM6_DIER_UIE	4000100C	0	1	rw	Update interrupt enable
TIM6	SR	TIM6_SR	UIF	TIM6_SR_UIF	40001010	0	1	rw	Update interrupt flag
TIM6	EGR	TIM6_EGR	UG	TIM6_EGR_UG	40001014	0	1	rw	Update generation
TIM6	CNT	TIM6_CNT	CNT	TIM6_CNT_CNT	40001024	0	16	rw	Low counter value
TIM6	PSC	TIM6_PSC	PSC	TIM6_PSC_PSC	40001028	0	16	rw	Prescaler value
TIM6	ARR	TIM6_ARR	ARR	TIM6_ARR_ARR	4000102C	0	16	rw	Low Auto-reload value
TIM7	CR1	TIM7_CR1	ARPE	TIM7_CR1_ARPE	40001400	7	1	rw	Auto-reload preload enable
TIM7	CR1	TIM7_CR1	OPM	TIM7_CR1_OPM	40001400	3	1	rw	One-pulse mode
TIM7	CR1	TIM7_CR1	URS	TIM7_CR1_URS	40001400	2	1	rw	Update request source
TIM7	CR1	TIM7_CR1	UDIS	TIM7_CR1_UDIS	40001400	1	1	rw	Update disable
TIM7	CR1	TIM7_CR1	CEN	TIM7_CR1_CEN	40001400	0	1	rw	Counter enable
TIM7	CR2	TIM7_CR2	MMS	TIM7_CR2_MMS	40001404	4	3	rw	Master mode selection
TIM7	DIER	TIM7_DIER	UDE	TIM7_DIER_UDE	4000140C	8	1	rw	Update DMA request enable
TIM7	DIER	TIM7_DIER	UIE	TIM7_DIER_UIE	4000140C	0	1	rw	Update interrupt enable
TIM7	SR	TIM7_SR	UIF	TIM7_SR_UIF	40001410	0	1	rw	Update interrupt flag
TIM7	EGR	TIM7_EGR	UG	TIM7_EGR_UG	40001414	0	1	rw	Update generation
TIM7	CNT	TIM7_CNT	CNT	TIM7_CNT_CNT	40001424	0	16	rw	Low counter value
TIM7	PSC	TIM7_PSC	PSC	TIM7_PSC_PSC	40001428	0	16	rw	Prescaler value
TIM7	ARR	TIM7_ARR	ARR	TIM7_ARR_ARR	4000142C	0	16	rw	Low Auto-reload value
I2C1	CR1	I2C1_CR1	SWRST	I2C1_CR1_SWRST	40005400	15	1	rw	Software reset
I2C1	CR1	I2C1_CR1	ALERT	I2C1_CR1_ALERT	40005400	13	1	rw	SMBus alert
I2C1	CR1	I2C1_CR1	PEC	I2C1_CR1_PEC	40005400	12	1	rw	Packet error checking
I2C1	CR1	I2C1_CR1	POS	I2C1_CR1_POS	40005400	11	1	rw	Acknowledge/PEC Position (for data reception)
I2C1	CR1	I2C1_CR1	ACK	I2C1_CR1_ACK	40005400	10	1	rw	Acknowledge enable
I2C1	CR1	I2C1_CR1	STOP	I2C1_CR1_STOP	40005400	9	1	rw	Stop generation
I2C1	CR1	I2C1_CR1	START	I2C1_CR1_START	40005400	8	1	rw	Start generation
I2C1	CR1	I2C1_CR1	NOSTRETCH	I2C1_CR1_NOSTRETCH	40005400	7	1	rw	Clock stretching disable (Slave mode)
I2C1	CR1	I2C1_CR1	ENGC	I2C1_CR1_ENGC	40005400	6	1	rw	General call enable
I2C1	CR1	I2C1_CR1	ENPEC	I2C1_CR1_ENPEC	40005400	5	1	rw	PEC enable
I2C1	CR1	I2C1_CR1	ENARP	I2C1_CR1_ENARP	40005400	4	1	rw	ARP enable
I2C1	CR1	I2C1_CR1	SMBTYPE	I2C1_CR1_SMBTYPE	40005400	3	1	rw	SMBus type
I2C1	CR1	I2C1_CR1	SMBUS	I2C1_CR1_SMBUS	40005400	1	1	rw	SMBus mode
I2C1	CR1	I2C1_CR1	PE	I2C1_CR1_PE	40005400	0	1	rw	Peripheral enable
I2C1	CR2	I2C1_CR2	LAST	I2C1_CR2_LAST	40005404	12	1	rw	DMA last transfer
I2C1	CR2	I2C1_CR2	DMAEN	I2C1_CR2_DMAEN	40005404	11	1	rw	DMA requests enable
I2C1	CR2	I2C1_CR2	ITBUFEN	I2C1_CR2_ITBUFEN	40005404	10	1	rw	Buffer interrupt enable
I2C1	CR2	I2C1_CR2	ITEVTEN	I2C1_CR2_ITEVTEN	40005404	9	1	rw	Event interrupt enable
I2C1	CR2	I2C1_CR2	ITERREN	I2C1_CR2_ITERREN	40005404	8	1	rw	Error interrupt enable
I2C1	CR2	I2C1_CR2	FREQ	I2C1_CR2_FREQ	40005404	0	6	rw	Peripheral clock frequency
I2C1	OAR1	I2C1_OAR1	ADDMODE	I2C1_OAR1_ADDMODE	40005408	15	1	rw	Addressing mode (slave mode)
I2C1	OAR1	I2C1_OAR1	ADD10	I2C1_OAR1_ADD10	40005408	8	2	rw	Interface address
I2C1	OAR1	I2C1_OAR1	ADD7	I2C1_OAR1_ADD7	40005408	1	7	rw	Interface address
I2C1	OAR1	I2C1_OAR1	ADD0	I2C1_OAR1_ADD0	40005408	0	1	rw	Interface address
I2C1	OAR2	I2C1_OAR2	ADD2	I2C1_OAR2_ADD2	4000540C	1	7	rw	Interface address
I2C1	OAR2	I2C1_OAR2	ENDUAL	I2C1_OAR2_ENDUAL	4000540C	0	1	rw	Dual addressing mode enable
I2C1	DR	I2C1_DR	DR	I2C1_DR_DR	40005410	0	8	rw	8-bit data register
I2C1	SR1	I2C1_SR1	SMBALERT	I2C1_SR1_SMBALERT	40005414	15	1	rw	SMBus alert
I2C1	SR1	I2C1_SR1	TIMEOUT	I2C1_SR1_TIMEOUT	40005414	14	1	rw	Timeout or Tlow error
I2C1	SR1	I2C1_SR1	PECERR	I2C1_SR1_PECERR	40005414	12	1	rw	PEC Error in reception
I2C1	SR1	I2C1_SR1	OVR	I2C1_SR1_OVR	40005414	11	1	rw	Overrun/Underrun
I2C1	SR1	I2C1_SR1	AF	I2C1_SR1_AF	40005414	10	1	rw	Acknowledge failure
I2C1	SR1	I2C1_SR1	ARLO	I2C1_SR1_ARLO	40005414	9	1	rw	Arbitration lost (master mode)
I2C1	SR1	I2C1_SR1	BERR	I2C1_SR1_BERR	40005414	8	1	rw	Bus error
I2C1	SR1	I2C1_SR1	TxE	I2C1_SR1_TxE	40005414	7	1	ro	Data register empty (transmitters)
I2C1	SR1	I2C1_SR1	RxNE	I2C1_SR1_RxNE	40005414	6	1	ro	Data register not empty (receivers)
I2C1	SR1	I2C1_SR1	STOPF	I2C1_SR1_STOPF	40005414	4	1	ro	Stop detection (slave mode)
I2C1	SR1	I2C1_SR1	ADD10	I2C1_SR1_ADD10	40005414	3	1	ro	10-bit header sent (Master mode)
I2C1	SR1	I2C1_SR1	BTF	I2C1_SR1_BTF	40005414	2	1	ro	Byte transfer finished
I2C1	SR1	I2C1_SR1	ADDR	I2C1_SR1_ADDR	40005414	1	1	ro	Address sent (master mode)/matched (slave mode)
I2C1	SR1	I2C1_SR1	SB	I2C1_SR1_SB	40005414	0	1	ro	Start bit (Master mode)
I2C1	SR2	I2C1_SR2	PEC	I2C1_SR2_PEC	40005418	8	8	rw	acket error checking register
I2C1	SR2	I2C1_SR2	DUALF	I2C1_SR2_DUALF	40005418	7	1	rw	Dual flag (Slave mode)
I2C1	SR2	I2C1_SR2	SMBHOST	I2C1_SR2_SMBHOST	40005418	6	1	rw	SMBus host header (Slave mode)
I2C1	SR2	I2C1_SR2	SMBDEFAULT	I2C1_SR2_SMBDEFAULT	40005418	5	1	rw	SMBus device default address (Slave mode)
I2C1	SR2	I2C1_SR2	GENCALL	I2C1_SR2_GENCALL	40005418	4	1	rw	General call address (Slave mode)
I2C1	SR2	I2C1_SR2	TRA	I2C1_SR2_TRA	40005418	2	1	rw	Transmitter/receiver
I2C1	SR2	I2C1_SR2	BUSY	I2C1_SR2_BUSY	40005418	1	1	rw	Bus busy
I2C1	SR2	I2C1_SR2	MSL	I2C1_SR2_MSL	40005418	0	1	rw	Master/slave
I2C1	CCR	I2C1_CCR	F_S	I2C1_CCR_F_S	4000541C	15	1	rw	I2C master mode selection
I2C1	CCR	I2C1_CCR	DUTY	I2C1_CCR_DUTY	4000541C	14	1	rw	Fast mode duty cycle
I2C1	CCR	I2C1_CCR	CCR	I2C1_CCR_CCR	4000541C	0	12	rw	Clock control register in Fast/Standard mode (Master mode)
I2C1	TRISE	I2C1_TRISE	TRISE	I2C1_TRISE_TRISE	40005420	0	6	rw	Maximum rise time in Fast/Standard mode (Master mode)
I2C2	CR1	I2C2_CR1	SWRST	I2C2_CR1_SWRST	40005800	15	1	rw	Software reset
I2C2	CR1	I2C2_CR1	ALERT	I2C2_CR1_ALERT	40005800	13	1	rw	SMBus alert
I2C2	CR1	I2C2_CR1	PEC	I2C2_CR1_PEC	40005800	12	1	rw	Packet error checking
I2C2	CR1	I2C2_CR1	POS	I2C2_CR1_POS	40005800	11	1	rw	Acknowledge/PEC Position (for data reception)
I2C2	CR1	I2C2_CR1	ACK	I2C2_CR1_ACK	40005800	10	1	rw	Acknowledge enable
I2C2	CR1	I2C2_CR1	STOP	I2C2_CR1_STOP	40005800	9	1	rw	Stop generation
I2C2	CR1	I2C2_CR1	START	I2C2_CR1_START	40005800	8	1	rw	Start generation
I2C2	CR1	I2C2_CR1	NOSTRETCH	I2C2_CR1_NOSTRETCH	40005800	7	1	rw	Clock stretching disable (Slave mode)
I2C2	CR1	I2C2_CR1	ENGC	I2C2_CR1_ENGC	40005800	6	1	rw	General call enable
I2C2	CR1	I2C2_CR1	ENPEC	I2C2_CR1_ENPEC	40005800	5	1	rw	PEC enable
I2C2	CR1	I2C2_CR1	ENARP	I2C2_CR1_ENARP	40005800	4	1	rw	ARP enable
I2C2	CR1	I2C2_CR1	SMBTYPE	I2C2_CR1_SMBTYPE	40005800	3	1	rw	SMBus type
I2C2	CR1	I2C2_CR1	SMBUS	I2C2_CR1_SMBUS	40005800	1	1	rw	SMBus mode
I2C2	CR1	I2C2_CR1	PE	I2C2_CR1_PE	40005800	0	1	rw	Peripheral enable
I2C2	CR2	I2C2_CR2	LAST	I2C2_CR2_LAST	40005804	12	1	rw	DMA last transfer
I2C2	CR2	I2C2_CR2	DMAEN	I2C2_CR2_DMAEN	40005804	11	1	rw	DMA requests enable
I2C2	CR2	I2C2_CR2	ITBUFEN	I2C2_CR2_ITBUFEN	40005804	10	1	rw	Buffer interrupt enable
I2C2	CR2	I2C2_CR2	ITEVTEN	I2C2_CR2_ITEVTEN	40005804	9	1	rw	Event interrupt enable
I2C2	CR2	I2C2_CR2	ITERREN	I2C2_CR2_ITERREN	40005804	8	1	rw	Error interrupt enable
I2C2	CR2	I2C2_CR2	FREQ	I2C2_CR2_FREQ	40005804	0	6	rw	Peripheral clock frequency
I2C2	OAR1	I2C2_OAR1	ADDMODE	I2C2_OAR1_ADDMODE	40005808	15	1	rw	Addressing mode (slave mode)
I2C2	OAR1	I2C2_OAR1	ADD10	I2C2_OAR1_ADD10	40005808	8	2	rw	Interface address
I2C2	OAR1	I2C2_OAR1	ADD7	I2C2_OAR1_ADD7	40005808	1	7	rw	Interface address
I2C2	OAR1	I2C2_OAR1	ADD0	I2C2_OAR1_ADD0	40005808	0	1	rw	Interface address
I2C2	OAR2	I2C2_OAR2	ADD2	I2C2_OAR2_ADD2	4000580C	1	7	rw	Interface address
I2C2	OAR2	I2C2_OAR2	ENDUAL	I2C2_OAR2_ENDUAL	4000580C	0	1	rw	Dual addressing mode enable
I2C2	DR	I2C2_DR	DR	I2C2_DR_DR	40005810	0	8	rw	8-bit data register
I2C2	SR1	I2C2_SR1	SMBALERT	I2C2_SR1_SMBALERT	40005814	15	1	rw	SMBus alert
I2C2	SR1	I2C2_SR1	TIMEOUT	I2C2_SR1_TIMEOUT	40005814	14	1	rw	Timeout or Tlow error
I2C2	SR1	I2C2_SR1	PECERR	I2C2_SR1_PECERR	40005814	12	1	rw	PEC Error in reception
I2C2	SR1	I2C2_SR1	OVR	I2C2_SR1_OVR	40005814	11	1	rw	Overrun/Underrun
I2C2	SR1	I2C2_SR1	AF	I2C2_SR1_AF	40005814	10	1	rw	Acknowledge failure
I2C2	SR1	I2C2_SR1	ARLO	I2C2_SR1_ARLO	40005814	9	1	rw	Arbitration lost (master mode)
I2C2	SR1	I2C2_SR1	BERR	I2C2_SR1_BERR	40005814	8	1	rw	Bus error
I2C2	SR1	I2C2_SR1	TxE	I2C2_SR1_TxE	40005814	7	1	ro	Data register empty (transmitters)
I2C2	SR1	I2C2_SR1	RxNE	I2C2_SR1_RxNE	40005814	6	1	ro	Data register not empty (receivers)
I2C2	SR1	I2C2_SR1	STOPF	I2C2_SR1_STOPF	40005814	4	1	ro	Stop detection (slave mode)
I2C2	SR1	I2C2_SR1	ADD10	I2C2_SR1_ADD10	40005814	3	1	ro	10-bit header sent (Master mode)
I2C2	SR1	I2C2_SR1	BTF	I2C2_SR1_BTF	40005814	2	1	ro	Byte transfer finished
I2C2	SR1	I2C2_SR1	ADDR	I2C2_SR1_ADDR	40005814	1	1	ro	Address sent (master mode)/matched (slave mode)
I2C2	SR1	I2C2_SR1	SB	I2C2_SR1_SB	40005814	0	1	ro	Start bit (Master mode)
I2C2	SR2	I2C2_SR2	PEC	I2C2_SR2_PEC	40005818	8	8	rw	acket error checking register
I2C2	SR2	I2C2_SR2	DUALF	I2C2_SR2_DUALF	40005818	7	1	rw	Dual flag (Slave mode)
I2C2	SR2	I2C2_SR2	SMBHOST	I2C2_SR2_SMBHOST	40005818	6	1	rw	SMBus host header (Slave mode)
I2C2	SR2	I2C2_SR2	SMBDEFAULT	I2C2_SR2_SMBDEFAULT	40005818	5	1	rw	SMBus device default address (Slave mode)
I2C2	SR2	I2C2_SR2	GENCALL	I2C2_SR2_GENCALL	40005818	4	1	rw	General call address (Slave mode)
I2C2	SR2	I2C2_SR2	TRA	I2C2_SR2_TRA	40005818	2	1	rw	Transmitter/receiver
I2C2	SR2	I2C2_SR2	BUSY	I2C2_SR2_BUSY	40005818	1	1	rw	Bus busy
I2C2	SR2	I2C2_SR2	MSL	I2C2_SR2_MSL	40005818	0	1	rw	Master/slave
I2C2	CCR	I2C2_CCR	F_S	I2C2_CCR_F_S	4000581C	15	1	rw	I2C master mode selection
I2C2	CCR	I2C2_CCR	DUTY	I2C2_CCR_DUTY	4000581C	14	1	rw	Fast mode duty cycle
I2C2	CCR	I2C2_CCR	CCR	I2C2_CCR_CCR	4000581C	0	12	rw	Clock control register in Fast/Standard mode (Master mode)
I2C2	TRISE	I2C2_TRISE	TRISE	I2C2_TRISE_TRISE	40005820	0	6	rw	Maximum rise time in Fast/Standard mode (Master mode)
SPI1	CR1	SPI1_CR1	BIDIMODE	SPI1_CR1_BIDIMODE	40013000	15	1	rw	Bidirectional data mode enable
SPI1	CR1	SPI1_CR1	BIDIOE	SPI1_CR1_BIDIOE	40013000	14	1	rw	Output enable in bidirectional mode
SPI1	CR1	SPI1_CR1	CRCEN	SPI1_CR1_CRCEN	40013000	13	1	rw	Hardware CRC calculation enable
SPI1	CR1	SPI1_CR1	CRCNEXT	SPI1_CR1_CRCNEXT	40013000	12	1	rw	CRC transfer next
SPI1	CR1	SPI1_CR1	DFF	SPI1_CR1_DFF	40013000	11	1	rw	Data frame format
SPI1	CR1	SPI1_CR1	RXONLY	SPI1_CR1_RXONLY	40013000	10	1	rw	Receive only
SPI1	CR1	SPI1_CR1	SSM	SPI1_CR1_SSM	40013000	9	1	rw	Software slave management
SPI1	CR1	SPI1_CR1	SSI	SPI1_CR1_SSI	40013000	8	1	rw	Internal slave select
SPI1	CR1	SPI1_CR1	LSBFIRST	SPI1_CR1_LSBFIRST	40013000	7	1	rw	Frame format
SPI1	CR1	SPI1_CR1	SPE	SPI1_CR1_SPE	40013000	6	1	rw	SPI enable
SPI1	CR1	SPI1_CR1	BR	SPI1_CR1_BR	40013000	3	3	rw	Baud rate control
SPI1	CR1	SPI1_CR1	MSTR	SPI1_CR1_MSTR	40013000	2	1	rw	Master selection
SPI1	CR1	SPI1_CR1	CPOL	SPI1_CR1_CPOL	40013000	1	1	rw	Clock polarity
SPI1	CR1	SPI1_CR1	CPHA	SPI1_CR1_CPHA	40013000	0	1	rw	Clock phase
SPI1	CR2	SPI1_CR2	TXEIE	SPI1_CR2_TXEIE	40013004	7	1	rw	Tx buffer empty interrupt enable
SPI1	CR2	SPI1_CR2	RXNEIE	SPI1_CR2_RXNEIE	40013004	6	1	rw	RX buffer not empty interrupt enable
SPI1	CR2	SPI1_CR2	ERRIE	SPI1_CR2_ERRIE	40013004	5	1	rw	Error interrupt enable
SPI1	CR2	SPI1_CR2	SSOE	SPI1_CR2_SSOE	40013004	2	1	rw	SS output enable
SPI1	CR2	SPI1_CR2	TXDMAEN	SPI1_CR2_TXDMAEN	40013004	1	1	rw	Tx buffer DMA enable
SPI1	CR2	SPI1_CR2	RXDMAEN	SPI1_CR2_RXDMAEN	40013004	0	1	rw	Rx buffer DMA enable
SPI1	SR	SPI1_SR	BSY	SPI1_SR_BSY	40013008	7	1	ro	Busy flag
SPI1	SR	SPI1_SR	OVR	SPI1_SR_OVR	40013008	6	1	ro	Overrun flag
SPI1	SR	SPI1_SR	MODF	SPI1_SR_MODF	40013008	5	1	ro	Mode fault
SPI1	SR	SPI1_SR	CRCERR	SPI1_SR_CRCERR	40013008	4	1	rw	CRC error flag
SPI1	SR	SPI1_SR	UDR	SPI1_SR_UDR	40013008	3	1	ro	Underrun flag
SPI1	SR	SPI1_SR	CHSIDE	SPI1_SR_CHSIDE	40013008	2	1	ro	Channel side
SPI1	SR	SPI1_SR	TXE	SPI1_SR_TXE	40013008	1	1	ro	Transmit buffer empty
SPI1	SR	SPI1_SR	RXNE	SPI1_SR_RXNE	40013008	0	1	ro	Receive buffer not empty
SPI1	DR	SPI1_DR	DR	SPI1_DR_DR	4001300C	0	16	rw	Data register
SPI1	CRCPR	SPI1_CRCPR	CRCPOLY	SPI1_CRCPR_CRCPOLY	40013010	0	16	rw	CRC polynomial register
SPI1	RXCRCR	SPI1_RXCRCR	RxCRC	SPI1_RXCRCR_RxCRC	40013014	0	16	rw	Rx CRC register
SPI1	TXCRCR	SPI1_TXCRCR	TxCRC	SPI1_TXCRCR_TxCRC	40013018	0	16	rw	Tx CRC register
SPI1	I2SCFGR	SPI1_I2SCFGR	I2SMOD	SPI1_I2SCFGR_I2SMOD	4001301C	11	1	rw	I2S mode selection
SPI1	I2SCFGR	SPI1_I2SCFGR	I2SE	SPI1_I2SCFGR_I2SE	4001301C	10	1	rw	I2S Enable
SPI1	I2SCFGR	SPI1_I2SCFGR	I2SCFG	SPI1_I2SCFGR_I2SCFG	4001301C	8	2	rw	I2S configuration mode
SPI1	I2SCFGR	SPI1_I2SCFGR	PCMSYNC	SPI1_I2SCFGR_PCMSYNC	4001301C	7	1	rw	PCM frame synchronization
SPI1	I2SCFGR	SPI1_I2SCFGR	I2SSTD	SPI1_I2SCFGR_I2SSTD	4001301C	4	2	rw	I2S standard selection
SPI1	I2SCFGR	SPI1_I2SCFGR	CKPOL	SPI1_I2SCFGR_CKPOL	4001301C	3	1	rw	Steady state clock polarity
SPI1	I2SCFGR	SPI1_I2SCFGR	DATLEN	SPI1_I2SCFGR_DATLEN	4001301C	1	2	rw	Data length to be transferred
SPI1	I2SCFGR	SPI1_I2SCFGR	CHLEN	SPI1_I2SCFGR_CHLEN	4001301C	0	1	rw	Channel length (number of bits per audio channel)
SPI1	I2SPR	SPI1_I2SPR	MCKOE	SPI1_I2SPR_MCKOE	40013020	9	1	rw	Master clock output enable
SPI1	I2SPR	SPI1_I2SPR	ODD	SPI1_I2SPR_ODD	40013020	8	1	rw	Odd factor for the prescaler
SPI1	I2SPR	SPI1_I2SPR	I2SDIV	SPI1_I2SPR_I2SDIV	40013020	0	8	rw	I2S Linear prescaler
SPI2	CR1	SPI2_CR1	BIDIMODE	SPI2_CR1_BIDIMODE	40003800	15	1	rw	Bidirectional data mode enable
SPI2	CR1	SPI2_CR1	BIDIOE	SPI2_CR1_BIDIOE	40003800	14	1	rw	Output enable in bidirectional mode
SPI2	CR1	SPI2_CR1	CRCEN	SPI2_CR1_CRCEN	40003800	13	1	rw	Hardware CRC calculation enable
SPI2	CR1	SPI2_CR1	CRCNEXT	SPI2_CR1_CRCNEXT	40003800	12	1	rw	CRC transfer next
SPI2	CR1	SPI2_CR1	DFF	SPI2_CR1_DFF	40003800	11	1	rw	Data frame format
SPI2	CR1	SPI2_CR1	RXONLY	SPI2_CR1_RXONLY	40003800	10	1	rw	Receive only
SPI2	CR1	SPI2_CR1	SSM	SPI2_CR1_SSM	40003800	9	1	rw	Software slave management
SPI2	CR1	SPI2_CR1	SSI	SPI2_CR1_SSI	40003800	8	1	rw	Internal slave select
SPI2	CR1	SPI2_CR1	LSBFIRST	SPI2_CR1_LSBFIRST	40003800	7	1	rw	Frame format
SPI2	CR1	SPI2_CR1	SPE	SPI2_CR1_SPE	40003800	6	1	rw	SPI enable
SPI2	CR1	SPI2_CR1	BR	SPI2_CR1_BR	40003800	3	3	rw	Baud rate control
SPI2	CR1	SPI2_CR1	MSTR	SPI2_CR1_MSTR	40003800	2	1	rw	Master selection
SPI2	CR1	SPI2_CR1	CPOL	SPI2_CR1_CPOL	40003800	1	1	rw	Clock polarity
SPI2	CR1	SPI2_CR1	CPHA	SPI2_CR1_CPHA	40003800	0	1	rw	Clock phase
SPI2	CR2	SPI2_CR2	TXEIE	SPI2_CR2_TXEIE	40003804	7	1	rw	Tx buffer empty interrupt enable
SPI2	CR2	SPI2_CR2	RXNEIE	SPI2_CR2_RXNEIE	40003804	6	1	rw	RX buffer not empty interrupt enable
SPI2	CR2	SPI2_CR2	ERRIE	SPI2_CR2_ERRIE	40003804	5	1	rw	Error interrupt enable
SPI2	CR2	SPI2_CR2	SSOE	SPI2_CR2_SSOE	40003804	2	1	rw	SS output enable
SPI2	CR2	SPI2_CR2	TXDMAEN	SPI2_CR2_TXDMAEN	40003804	1	1	rw	Tx buffer DMA enable
SPI2	CR2	SPI2_CR2	RXDMAEN	SPI2_CR2_RXDMAEN	40003804	0	1	rw	Rx buffer DMA enable
SPI2	SR	SPI2_SR	BSY	SPI2_SR_BSY	40003808	7	1	ro	Busy flag
SPI2	SR	SPI2_SR	OVR	SPI2_SR_OVR	40003808	6	1	ro	Overrun flag
SPI2	SR	SPI2_SR	MODF	SPI2_SR_MODF	40003808	5	1	ro	Mode fault
SPI2	SR	SPI2_SR	CRCERR	SPI2_SR_CRCERR	40003808	4	1	rw	CRC error flag
SPI2	SR	SPI2_SR	UDR	SPI2_SR_UDR	40003808	3	1	ro	Underrun flag
SPI2	SR	SPI2_SR	CHSIDE	SPI2_SR_CHSIDE	40003808	2	1	ro	Channel side
SPI2	SR	SPI2_SR	TXE	SPI2_SR_TXE	40003808	1	1	ro	Transmit buffer empty
SPI2	SR	SPI2_SR	RXNE	SPI2_SR_RXNE	40003808	0	1	ro	Receive buffer not empty
SPI2	DR	SPI2_DR	DR	SPI2_DR_DR	4000380C	0	16	rw	Data register
SPI2	CRCPR	SPI2_CRCPR	CRCPOLY	SPI2_CRCPR_CRCPOLY	40003810	0	16	rw	CRC polynomial register
SPI2	RXCRCR	SPI2_RXCRCR	RxCRC	SPI2_RXCRCR_RxCRC	40003814	0	16	rw	Rx CRC register
SPI2	TXCRCR	SPI2_TXCRCR	TxCRC	SPI2_TXCRCR_TxCRC	40003818	0	16	rw	Tx CRC register
SPI2	I2SCFGR	SPI2_I2SCFGR	I2SMOD	SPI2_I2SCFGR_I2SMOD	4000381C	11	1	rw	I2S mode selection
SPI2	I2SCFGR	SPI2_I2SCFGR	I2SE	SPI2_I2SCFGR_I2SE	4000381C	10	1	rw	I2S Enable
SPI2	I2SCFGR	SPI2_I2SCFGR	I2SCFG	SPI2_I2SCFGR_I2SCFG	4000381C	8	2	rw	I2S configuration mode
SPI2	I2SCFGR	SPI2_I2SCFGR	PCMSYNC	SPI2_I2SCFGR_PCMSYNC	4000381C	7	1	rw	PCM frame synchronization
SPI2	I2SCFGR	SPI2_I2SCFGR	I2SSTD	SPI2_I2SCFGR_I2SSTD	4000381C	4	2	rw	I2S standard selection
SPI2	I2SCFGR	SPI2_I2SCFGR	CKPOL	SPI2_I2SCFGR_CKPOL	4000381C	3	1	rw	Steady state clock polarity
SPI2	I2SCFGR	SPI2_I2SCFGR	DATLEN	SPI2_I2SCFGR_DATLEN	4000381C	1	2	rw	Data length to be transferred
SPI2	I2SCFGR	SPI2_I2SCFGR	CHLEN	SPI2_I2SCFGR_CHLEN	4000381C	0	1	rw	Channel length (number of bits per audio channel)
SPI2	I2SPR	SPI2_I2SPR	MCKOE	SPI2_I2SPR_MCKOE	40003820	9	1	rw	Master clock output enable
SPI2	I2SPR	SPI2_I2SPR	ODD	SPI2_I2SPR_ODD	40003820	8	1	rw	Odd factor for the prescaler
SPI2	I2SPR	SPI2_I2SPR	I2SDIV	SPI2_I2SPR_I2SDIV	40003820	0	8	rw	I2S Linear prescaler
SPI3	CR1	SPI3_CR1	BIDIMODE	SPI3_CR1_BIDIMODE	40003C00	15	1	rw	Bidirectional data mode enable
SPI3	CR1	SPI3_CR1	BIDIOE	SPI3_CR1_BIDIOE	40003C00	14	1	rw	Output enable in bidirectional mode
SPI3	CR1	SPI3_CR1	CRCEN	SPI3_CR1_CRCEN	40003C00	13	1	rw	Hardware CRC calculation enable
SPI3	CR1	SPI3_CR1	CRCNEXT	SPI3_CR1_CRCNEXT	40003C00	12	1	rw	CRC transfer next
SPI3	CR1	SPI3_CR1	DFF	SPI3_CR1_DFF	40003C00	11	1	rw	Data frame format
SPI3	CR1	SPI3_CR1	RXONLY	SPI3_CR1_RXONLY	40003C00	10	1	rw	Receive only
SPI3	CR1	SPI3_CR1	SSM	SPI3_CR1_SSM	40003C00	9	1	rw	Software slave management
SPI3	CR1	SPI3_CR1	SSI	SPI3_CR1_SSI	40003C00	8	1	rw	Internal slave select
SPI3	CR1	SPI3_CR1	LSBFIRST	SPI3_CR1_LSBFIRST	40003C00	7	1	rw	Frame format
SPI3	CR1	SPI3_CR1	SPE	SPI3_CR1_SPE	40003C00	6	1	rw	SPI enable
SPI3	CR1	SPI3_CR1	BR	SPI3_CR1_BR	40003C00	3	3	rw	Baud rate control
SPI3	CR1	SPI3_CR1	MSTR	SPI3_CR1_MSTR	40003C00	2	1	rw	Master selection
SPI3	CR1	SPI3_CR1	CPOL	SPI3_CR1_CPOL	40003C00	1	1	rw	Clock polarity
SPI3	CR1	SPI3_CR1	CPHA	SPI3_CR1_CPHA	40003C00	0	1	rw	Clock phase
SPI3	CR2	SPI3_CR2	TXEIE	SPI3_CR2_TXEIE	40003C04	7	1	rw	Tx buffer empty interrupt enable
SPI3	CR2	SPI3_CR2	RXNEIE	SPI3_CR2_RXNEIE	40003C04	6	1	rw	RX buffer not empty interrupt enable
SPI3	CR2	SPI3_CR2	ERRIE	SPI3_CR2_ERRIE	40003C04	5	1	rw	Error interrupt enable
SPI3	CR2	SPI3_CR2	SSOE	SPI3_CR2_SSOE	40003C04	2	1	rw	SS output enable
SPI3	CR2	SPI3_CR2	TXDMAEN	SPI3_CR2_TXDMAEN	40003C04	1	1	rw	Tx buffer DMA enable
SPI3	CR2	SPI3_CR2	RXDMAEN	SPI3_CR2_RXDMAEN	40003C04	0	1	rw	Rx buffer DMA enable
SPI3	SR	SPI3_SR	BSY	SPI3_SR_BSY	40003C08	7	1	ro	Busy flag
SPI3	SR	SPI3_SR	OVR	SPI3_SR_OVR	40003C08	6	1	ro	Overrun flag
SPI3	SR	SPI3_SR	MODF	SPI3_SR_MODF	40003C08	5	1	ro	Mode fault
SPI3	SR	SPI3_SR	CRCERR	SPI3_SR_CRCERR	40003C08	4	1	rw	CRC error flag
SPI3	SR	SPI3_SR	UDR	SPI3_SR_UDR	40003C08	3	1	ro	Underrun flag
SPI3	SR	SPI3_SR	CHSIDE	SPI3_SR_CHSIDE	40003C08	2	1	ro	Channel side
SPI3	SR	SPI3_SR	TXE	SPI3_SR_TXE	40003C08	1	1	ro	Transmit buffer empty
SPI3	SR	SPI3_SR	RXNE	SPI3_SR_RXNE	40003C08	0	1	ro	Receive buffer not empty
SPI3	DR	SPI3_DR	DR	SPI3_DR_DR	40003C0C	0	16	rw	Data register
SPI3	CRCPR	SPI3_CRCPR	CRCPOLY	SPI3_CRCPR_CRCPOLY	40003C10	0	16	rw	CRC polynomial register
SPI3	RXCRCR	SPI3_RXCRCR	RxCRC	SPI3_RXCRCR_RxCRC	40003C14	0	16	rw	Rx CRC register
SPI3	TXCRCR	SPI3_TXCRCR	TxCRC	SPI3_TXCRCR_TxCRC	40003C18	0	16	rw	Tx CRC register
SPI3	I2SCFGR	SPI3_I2SCFGR	I2SMOD	SPI3_I2SCFGR_I2SMOD	40003C1C	11	1	rw	I2S mode selection
SPI3	I2SCFGR	SPI3_I2SCFGR	I2SE	SPI3_I2SCFGR_I2SE	40003C1C	10	1	rw	I2S Enable
SPI3	I2SCFGR	SPI3_I2SCFGR	I2SCFG	SPI3_I2SCFGR_I2SCFG	40003C1C	8	2	rw	I2S configuration mode
SPI3	I2SCFGR	SPI3_I2SCFGR	PCMSYNC	SPI3_I2SCFGR_PCMSYNC	40003C1C	7	1	rw	PCM frame synchronization
SPI3	I2SCFGR	SPI3_I2SCFGR	I2SSTD	SPI3_I2SCFGR_I2SSTD	40003C1C	4	2	rw	I2S standard selection
SPI3	I2SCFGR	SPI3_I2SCFGR	CKPOL	SPI3_I2SCFGR_CKPOL	40003C1C	3	1	rw	Steady state clock polarity
SPI3	I2SCFGR	SPI3_I2SCFGR	DATLEN	SPI3_I2SCFGR_DATLEN	40003C1C	1	2	rw	Data length to be transferred
SPI3	I2SCFGR	SPI3_I2SCFGR	CHLEN	SPI3_I2SCFGR_CHLEN	40003C1C	0	1	rw	Channel length (number of bits per audio channel)
SPI3	I2SPR	SPI3_I2SPR	MCKOE	SPI3_I2SPR_MCKOE	40003C20	9	1	rw	Master clock output enable
SPI3	I2SPR	SPI3_I2SPR	ODD	SPI3_I2SPR_ODD	40003C20	8	1	rw	Odd factor for the prescaler
SPI3	I2SPR	SPI3_I2SPR	I2SDIV	SPI3_I2SPR_I2SDIV	40003C20	0	8	rw	I2S Linear prescaler
USART1	SR	USART1_SR	CTS	USART1_SR_CTS	40013800	9	1	rw	CTS flag
USART1	SR	USART1_SR	LBD	USART1_SR_LBD	40013800	8	1	rw	LIN break detection flag
USART1	SR	USART1_SR	TXE	USART1_SR_TXE	40013800	7	1	ro	Transmit data register empty
USART1	SR	USART1_SR	TC	USART1_SR_TC	40013800	6	1	rw	Transmission complete
USART1	SR	USART1_SR	RXNE	USART1_SR_RXNE	40013800	5	1	rw	Read data register not empty
USART1	SR	USART1_SR	IDLE	USART1_SR_IDLE	40013800	4	1	ro	IDLE line detected
USART1	SR	USART1_SR	ORE	USART1_SR_ORE	40013800	3	1	ro	Overrun error
USART1	SR	USART1_SR	NE	USART1_SR_NE	40013800	2	1	ro	Noise error flag
USART1	SR	USART1_SR	FE	USART1_SR_FE	40013800	1	1	ro	Framing error
USART1	SR	USART1_SR	PE	USART1_SR_PE	40013800	0	1	ro	Parity error
USART1	DR	USART1_DR	DR	USART1_DR_DR	40013804	0	9	rw	Data value
USART1	BRR	USART1_BRR	DIV_Mantissa	USART1_BRR_DIV_Mantissa	40013808	4	12	rw	mantissa of USARTDIV
USART1	BRR	USART1_BRR	DIV_Fraction	USART1_BRR_DIV_Fraction	40013808	0	4	rw	fraction of USARTDIV
USART1	CR1	USART1_CR1	UE	USART1_CR1_UE	4001380C	13	1	rw	USART enable
USART1	CR1	USART1_CR1	M	USART1_CR1_M	4001380C	12	1	rw	Word length
USART1	CR1	USART1_CR1	WAKE	USART1_CR1_WAKE	4001380C	11	1	rw	Wakeup method
USART1	CR1	USART1_CR1	PCE	USART1_CR1_PCE	4001380C	10	1	rw	Parity control enable
USART1	CR1	USART1_CR1	PS	USART1_CR1_PS	4001380C	9	1	rw	Parity selection
USART1	CR1	USART1_CR1	PEIE	USART1_CR1_PEIE	4001380C	8	1	rw	PE interrupt enable
USART1	CR1	USART1_CR1	TXEIE	USART1_CR1_TXEIE	4001380C	7	1	rw	TXE interrupt enable
USART1	CR1	USART1_CR1	TCIE	USART1_CR1_TCIE	4001380C	6	1	rw	Transmission complete interrupt enable
USART1	CR1	USART1_CR1	RXNEIE	USART1_CR1_RXNEIE	4001380C	5	1	rw	RXNE interrupt enable
USART1	CR1	USART1_CR1	IDLEIE	USART1_CR1_IDLEIE	4001380C	4	1	rw	IDLE interrupt enable
USART1	CR1	USART1_CR1	TE	USART1_CR1_TE	4001380C	3	1	rw	Transmitter enable
USART1	CR1	USART1_CR1	RE	USART1_CR1_RE	4001380C	2	1	rw	Receiver enable
USART1	CR1	USART1_CR1	RWU	USART1_CR1_RWU	4001380C	1	1	rw	Receiver wakeup
USART1	CR1	USART1_CR1	SBK	USART1_CR1_SBK	4001380C	0	1	rw	Send break
USART1	CR2	USART1_CR2	LINEN	USART1_CR2_LINEN	40013810	14	1	rw	LIN mode enable
USART1	CR2	USART1_CR2	STOP	USART1_CR2_STOP	40013810	12	2	rw	STOP bits
USART1	CR2	USART1_CR2	CLKEN	USART1_CR2_CLKEN	40013810	11	1	rw	Clock enable
USART1	CR2	USART1_CR2	CPOL	USART1_CR2_CPOL	40013810	10	1	rw	Clock polarity
USART1	CR2	USART1_CR2	CPHA	USART1_CR2_CPHA	40013810	9	1	rw	Clock phase
USART1	CR2	USART1_CR2	LBCL	USART1_CR2_LBCL	40013810	8	1	rw	Last bit clock pulse
USART1	CR2	USART1_CR2	LBDIE	USART1_CR2_LBDIE	40013810	6	1	rw	LIN break detection interrupt enable
USART1	CR2	USART1_CR2	LBDL	USART1_CR2_LBDL	40013810	5	1	rw	lin break detection length
USART1	CR2	USART1_CR2	ADD	USART1_CR2_ADD	40013810	0	4	rw	Address of the USART node
USART1	CR3	USART1_CR3	CTSIE	USART1_CR3_CTSIE	40013814	10	1	rw	CTS interrupt enable
USART1	CR3	USART1_CR3	CTSE	USART1_CR3_CTSE	40013814	9	1	rw	CTS enable
USART1	CR3	USART1_CR3	RTSE	USART1_CR3_RTSE	40013814	8	1	rw	RTS enable
USART1	CR3	USART1_CR3	DMAT	USART1_CR3_DMAT	40013814	7	1	rw	DMA enable transmitter
USART1	CR3	USART1_CR3	DMAR	USART1_CR3_DMAR	40013814	6	1	rw	DMA enable receiver
USART1	CR3	USART1_CR3	SCEN	USART1_CR3_SCEN	40013814	5	1	rw	Smartcard mode enable
USART1	CR3	USART1_CR3	NACK	USART1_CR3_NACK	40013814	4	1	rw	Smartcard NACK enable
USART1	CR3	USART1_CR3	HDSEL	USART1_CR3_HDSEL	40013814	3	1	rw	Half-duplex selection
USART1	CR3	USART1_CR3	IRLP	USART1_CR3_IRLP	40013814	2	1	rw	IrDA low-power
USART1	CR3	USART1_CR3	IREN	USART1_CR3_IREN	40013814	1	1	rw	IrDA mode enable
USART1	CR3	USART1_CR3	EIE	USART1_CR3_EIE	40013814	0	1	rw	Error interrupt enable
USART1	GTPR	USART1_GTPR	GT	USART1_GTPR_GT	40013818	8	8	rw	Guard time value
USART1	GTPR	USART1_GTPR	PSC	USART1_GTPR_PSC	40013818	0	8	rw	Prescaler value
USART2	SR	USART2_SR	CTS	USART2_SR_CTS	40004400	9	1	rw	CTS flag
USART2	SR	USART2_SR	LBD	USART2_SR_LBD	40004400	8	1	rw	LIN break detection flag
USART2	SR	USART2_SR	TXE	USART2_SR_TXE	40004400	7	1	ro	Transmit data register empty
USART2	SR	USART2_SR	TC	USART2_SR_TC	40004400	6	1	rw	Transmission complete
USART2	SR	USART2_SR	RXNE	USART2_SR_RXNE	40004400	5	1	rw	Read data register not empty
USART2	SR	USART2_SR	IDLE	USART2_SR_IDLE	40004400	4	1	ro	IDLE line detected
USART2	SR	USART2_SR	ORE	USART2_SR_ORE	40004400	3	1	ro	Overrun error
USART2	SR	USART2_SR	NE	USART2_SR_NE	40004400	2	1	ro	Noise error flag
USART2	SR	USART2_SR	FE	USART2_SR_FE	40004400	1	1	ro	Framing error
USART2	SR	USART2_SR	PE	USART2_SR_PE	40004400	0	1	ro	Parity error
USART2	DR	USART2_DR	DR	USART2_DR_DR	40004404	0	9	rw	Data value
USART2	BRR	USART2_BRR	DIV_Mantissa	USART2_BRR_DIV_Mantissa	40004408	4	12	rw	mantissa of USARTDIV
USART2	BRR	USART2_BRR	DIV_Fraction	USART2_BRR_DIV_Fraction	40004408	0	4	rw	fraction of USARTDIV
USART2	CR1	USART2_CR1	UE	USART2_CR1_UE	4000440C	13	1	rw	USART enable
USART2	CR1	USART2_CR1	M	USART2_CR1_M	4000440C	12	1	rw	Word length
USART2	CR1	USART2_CR1	WAKE	USART2_CR1_WAKE	4000440C	11	1	rw	Wakeup method
USART2	CR1	USART2_CR1	PCE	USART2_CR1_PCE	4000440C	10	1	rw	Parity control enable
USART2	CR1	USART2_CR1	PS	USART2_CR1_PS	4000440C	9	1	rw	Parity selection
USART2	CR1	USART2_CR1	PEIE	USART2_CR1_PEIE	4000440C	8	1	rw	PE interrupt enable
USART2	CR1	USART2_CR1	TXEIE	USART2_CR1_TXEIE	4000440C	7	1	rw	TXE interrupt enable
USART2	CR1	USART2_CR1	TCIE	USART2_CR1_TCIE	4000440C	6	1	rw	Transmission complete interrupt enable
USART2	CR1	USART2_CR1	RXNEIE	USART2_CR1_RXNEIE	4000440C	5	1	rw	RXNE interrupt enable
USART2	CR1	USART2_CR1	IDLEIE	USART2_CR1_IDLEIE	4000440C	4	1	rw	IDLE interrupt enable
USART2	CR1	USART2_CR1	TE	USART2_CR1_TE	4000440C	3	1	rw	Transmitter enable
USART2	CR1	USART2_CR1	RE	USART2_CR1_RE	4000440C	2	1	rw	Receiver enable
USART2	CR1	USART2_CR1	RWU	USART2_CR1_RWU	4000440C	1	1	rw	Receiver wakeup
USART2	CR1	USART2_CR1	SBK	USART2_CR1_SBK	4000440C	0	1	rw	Send break
USART2	CR2	USART2_CR2	LINEN	USART2_CR2_LINEN	40004410	14	1	rw	LIN mode enable
USART2	CR2	USART2_CR2	STOP	USART2_CR2_STOP	40004410	12	2	rw	STOP bits
USART2	CR2	USART2_CR2	CLKEN	USART2_CR2_CLKEN	40004410	11	1	rw	Clock enable
USART2	CR2	USART2_CR2	CPOL	USART2_CR2_CPOL	40004410	10	1	rw	Clock polarity
USART2	CR2	USART2_CR2	CPHA	USART2_CR2_CPHA	40004410	9	1	rw	Clock phase
USART2	CR2	USART2_CR2	LBCL	USART2_CR2_LBCL	40004410	8	1	rw	Last bit clock pulse
USART2	CR2	USART2_CR2	LBDIE	USART2_CR2_LBDIE	40004410	6	1	rw	LIN break detection interrupt enable
USART2	CR2	USART2_CR2	LBDL	USART2_CR2_LBDL	40004410	5	1	rw	lin break detection length
USART2	CR2	USART2_CR2	ADD	USART2_CR2_ADD	40004410	0	4	rw	Address of the USART node
USART2	CR3	USART2_CR3	CTSIE	USART2_CR3_CTSIE	40004414	10	1	rw	CTS interrupt enable
USART2	CR3	USART2_CR3	CTSE	USART2_CR3_CTSE	40004414	9	1	rw	CTS enable
USART2	CR3	USART2_CR3	RTSE	USART2_CR3_RTSE	40004414	8	1	rw	RTS enable
USART2	CR3	USART2_CR3	DMAT	USART2_CR3_DMAT	40004414	7	1	rw	DMA enable transmitter
USART2	CR3	USART2_CR3	DMAR	USART2_CR3_DMAR	40004414	6	1	rw	DMA enable receiver
USART2	CR3	USART2_CR3	SCEN	USART2_CR3_SCEN	40004414	5	1	rw	Smartcard mode enable
USART2	CR3	USART2_CR3	NACK	USART2_CR3_NACK	40004414	4	1	rw	Smartcard NACK enable
USART2	CR3	USART2_CR3	HDSEL	USART2_CR3_HDSEL	40004414	3	1	rw	Half-duplex selection
USART2	CR3	USART2_CR3	IRLP	USART2_CR3_IRLP	40004414	2	1	rw	IrDA low-power
USART2	CR3	USART2_CR3	IREN	USART2_CR3_IREN	40004414	1	1	rw	IrDA mode enable
USART2	CR3	USART2_CR3	EIE	USART2_CR3_EIE	40004414	0	1	rw	Error interrupt enable
USART2	GTPR	USART2_GTPR	GT	USART2_GTPR_GT	40004418	8	8	rw	Guard time value
USART2	GTPR	USART2_GTPR	PSC	USART2_GTPR_PSC	40004418	0	8	rw	Prescaler value
USART3	SR	USART3_SR	CTS	USART3_SR_CTS	40004800	9	1	rw	CTS flag
USART3	SR	USART3_SR	LBD	USART3_SR_LBD	40004800	8	1	rw	LIN break detection flag
USART3	SR	USART3_SR	TXE	USART3_SR_TXE	40004800	7	1	ro	Transmit data register empty
USART3	SR	USART3_SR	TC	USART3_SR_TC	40004800	6	1	rw	Transmission complete
USART3	SR	USART3_SR	RXNE	USART3_SR_RXNE	40004800	5	1	rw	Read data register not empty
USART3	SR	USART3_SR	IDLE	USART3_SR_IDLE	40004800	4	1	ro	IDLE line detected
USART3	SR	USART3_SR	ORE	USART3_SR_ORE	40004800	3	1	ro	Overrun error
USART3	SR	USART3_SR	NE	USART3_SR_NE	40004800	2	1	ro	Noise error flag
USART3	SR	USART3_SR	FE	USART3_SR_FE	40004800	1	1	ro	Framing error
USART3	SR	USART3_SR	PE	USART3_SR_PE	40004800	0	1	ro	Parity error
USART3	DR	USART3_DR	DR	USART3_DR_DR	40004804	0	9	rw	Data value
USART3	BRR	USART3_BRR	DIV_Mantissa	USART3_BRR_DIV_Mantissa	40004808	4	12	rw	mantissa of USARTDIV
USART3	BRR	USART3_BRR	DIV_Fraction	USART3_BRR_DIV_Fraction	40004808	0	4	rw	fraction of USARTDIV
USART3	CR1	USART3_CR1	UE	USART3_CR1_UE	4000480C	13	1	rw	USART enable
USART3	CR1	USART3_CR1	M	USART3_CR1_M	4000480C	12	1	rw	Word length
USART3	CR1	USART3_CR1	WAKE	USART3_CR1_WAKE	4000480C	11	1	rw	Wakeup method
USART3	CR1	USART3_CR1	PCE	USART3_CR1_PCE	4000480C	10	1	rw	Parity control enable
USART3	CR1	USART3_CR1	PS	USART3_CR1_PS	4000480C	9	1	rw	Parity selection
USART3	CR1	USART3_CR1	PEIE	USART3_CR1_PEIE	4000480C	8	1	rw	PE interrupt enable
USART3	CR1	USART3_CR1	TXEIE	USART3_CR1_TXEIE	4000480C	7	1	rw	TXE interrupt enable
USART3	CR1	USART3_CR1	TCIE	USART3_CR1_TCIE	4000480C	6	1	rw	Transmission complete interrupt enable
USART3	CR1	USART3_CR1	RXNEIE	USART3_CR1_RXNEIE	4000480C	5	1	rw	RXNE interrupt enable
USART3	CR1	USART3_CR1	IDLEIE	USART3_CR1_IDLEIE	4000480C	4	1	rw	IDLE interrupt enable
USART3	CR1	USART3_CR1	TE	USART3_CR1_TE	4000480C	3	1	rw	Transmitter enable
USART3	CR1	USART3_CR1	RE	USART3_CR1_RE	4000480C	2	1	rw	Receiver enable
USART3	CR1	USART3_CR1	RWU	USART3_CR1_RWU	4000480C	1	1	rw	Receiver wakeup
USART3	CR1	USART3_CR1	SBK	USART3_CR1_SBK	4000480C	0	1	rw	Send break
USART3	CR2	USART3_CR2	LINEN	USART3_CR2_LINEN	40004810	14	1	rw	LIN mode enable
USART3	CR2	USART3_CR2	STOP	USART3_CR2_STOP	40004810	12	2	rw	STOP bits
USART3	CR2	USART3_CR2	CLKEN	USART3_CR2_CLKEN	40004810	11	1	rw	Clock enable
USART3	CR2	USART3_CR2	CPOL	USART3_CR2_CPOL	40004810	10	1	rw	Clock polarity
USART3	CR2	USART3_CR2	CPHA	USART3_CR2_CPHA	40004810	9	1	rw	Clock phase
USART3	CR2	USART3_CR2	LBCL	USART3_CR2_LBCL	40004810	8	1	rw	Last bit clock pulse
USART3	CR2	USART3_CR2	LBDIE	USART3_CR2_LBDIE	40004810	6	1	rw	LIN break detection interrupt enable
USART3	CR2	USART3_CR2	LBDL	USART3_CR2_LBDL	40004810	5	1	rw	lin break detection length
USART3	CR2	USART3_CR2	ADD	USART3_CR2_ADD	40004810	0	4	rw	Address of the USART node
USART3	CR3	USART3_CR3	CTSIE	USART3_CR3_CTSIE	40004814	10	1	rw	CTS interrupt enable
USART3	CR3	USART3_CR3	CTSE	USART3_CR3_CTSE	40004814	9	1	rw	CTS enable
USART3	CR3	USART3_CR3	RTSE	USART3_CR3_RTSE	40004814	8	1	rw	RTS enable
USART3	CR3	USART3_CR3	DMAT	USART3_CR3_DMAT	40004814	7	1	rw	DMA enable transmitter
USART3	CR3	USART3_CR3	DMAR	USART3_CR3_DMAR	40004814	6	1	rw	DMA enable receiver
USART3	CR3	USART3_CR3	SCEN	USART3_CR3_SCEN	40004814	5	1	rw	Smartcard mode enable
USART3	CR3	USART3_CR3	NACK	USART3_CR3_NACK	40004814	4	1	rw	Smartcard NACK enable
USART3	CR3	USART3_CR3	HDSEL	USART3_CR3_HDSEL	40004814	3	1	rw	Half-duplex selection
USART3	CR3	USART3_CR3	IRLP	USART3_CR3_IRLP	40004814	2	1	rw	IrDA low-power
USART3	CR3	USART3_CR3	IREN	USART3_CR3_IREN	40004814	1	1	rw	IrDA mode enable
USART3	CR3	USART3_CR3	EIE	USART3_CR3_EIE	40004814	0	1	rw	Error interrupt enable
USART3	GTPR	USART3_GTPR	GT	USART3_GTPR_GT	40004818	8	8	rw	Guard time value
USART3	GTPR	USART3_GTPR	PSC	USART3_GTPR_PSC	40004818	0	8	rw	Prescaler value
ADC1	SR	ADC1_SR	STRT	ADC1_SR_STRT	40012400	4	1	rw	Regular channel start flag
ADC1	SR	ADC1_SR	JSTRT	ADC1_SR_JSTRT	40012400	3	1	rw	Injected channel start flag
ADC1	SR	ADC1_SR	JEOC	ADC1_SR_JEOC	40012400	2	1	rw	Injected channel end of conversion
ADC1	SR	ADC1_SR	EOC	ADC1_SR_EOC	40012400	1	1	rw	Regular channel end of conversion
ADC1	SR	ADC1_SR	AWD	ADC1_SR_AWD	40012400	0	1	rw	Analog watchdog flag
ADC1	CR1	ADC1_CR1	AWDEN	ADC1_CR1_AWDEN	40012404	23	1	rw	Analog watchdog enable on regular channels
ADC1	CR1	ADC1_CR1	JAWDEN	ADC1_CR1_JAWDEN	40012404	22	1	rw	Analog watchdog enable on injected channels
ADC1	CR1	ADC1_CR1	DUALMOD	ADC1_CR1_DUALMOD	40012404	16	4	rw	Dual mode selection
ADC1	CR1	ADC1_CR1	DISCNUM	ADC1_CR1_DISCNUM	40012404	13	3	rw	Discontinuous mode channel count
ADC1	CR1	ADC1_CR1	JDISCEN	ADC1_CR1_JDISCEN	40012404	12	1	rw	Discontinuous mode on injected channels
ADC1	CR1	ADC1_CR1	DISCEN	ADC1_CR1_DISCEN	40012404	11	1	rw	Discontinuous mode on regular channels
ADC1	CR1	ADC1_CR1	JAUTO	ADC1_CR1_JAUTO	40012404	10	1	rw	Automatic injected group conversion
ADC1	CR1	ADC1_CR1	AWDSGL	ADC1_CR1_AWDSGL	40012404	9	1	rw	Enable the watchdog on a single channel in scan mode
ADC1	CR1	ADC1_CR1	SCAN	ADC1_CR1_SCAN	40012404	8	1	rw	Scan mode
ADC1	CR1	ADC1_CR1	JEOCIE	ADC1_CR1_JEOCIE	40012404	7	1	rw	Interrupt enable for injected channels
ADC1	CR1	ADC1_CR1	AWDIE	ADC1_CR1_AWDIE	40012404	6	1	rw	Analog watchdog interrupt enable
ADC1	CR1	ADC1_CR1	EOCIE	ADC1_CR1_EOCIE	40012404	5	1	rw	Interrupt enable for EOC
ADC1	CR1	ADC1_CR1	AWDCH	ADC1_CR1_AWDCH	40012404	0	5	rw	Analog watchdog channel select bits
ADC1	CR2	ADC1_CR2	TSVREFE	ADC1_CR2_TSVREFE	40012408	23	1	rw	Temperature sensor and VREFINT enable
ADC1	CR2	ADC1_CR2	SWSTART	ADC1_CR2_SWSTART	40012408	22	1	rw	Start conversion of regular channels
ADC1	CR2	ADC1_CR2	JSWSTART	ADC1_CR2_JSWSTART	40012408	21	1	rw	Start conversion of injected channels
ADC1	CR2	ADC1_CR2	EXTTRIG	ADC1_CR2_EXTTRIG	40012408	20	1	rw	External trigger conversion mode for regular channels
ADC1	CR2	ADC1_CR2	EXTSEL	ADC1_CR2_EXTSEL	40012408	17	3	rw	External event select for regular group
ADC1	CR2	ADC1_CR2	JEXTTRIG	ADC1_CR2_JEXTTRIG	40012408	15	1	rw	External trigger conversion mode for injected channels
ADC1	CR2	ADC1_CR2	JEXTSEL	ADC1_CR2_JEXTSEL	40012408	12	3	rw	External event select for injected group
ADC1	CR2	ADC1_CR2	ALIGN	ADC1_CR2_ALIGN	40012408	11	1	rw	Data alignment
ADC1	CR2	ADC1_CR2	DMA	ADC1_CR2_DMA	40012408	8	1	rw	Direct memory access mode
ADC1	CR2	ADC1_CR2	RSTCAL	ADC1_CR2_RSTCAL	40012408	3	1	rw	Reset calibration
ADC1	CR2	ADC1_CR2	CAL	ADC1_CR2_CAL	40012408	2	1	rw	A/D calibration
ADC1	CR2	ADC1_CR2	CONT	ADC1_CR2_CONT	40012408	1	1	rw	Continuous conversion
ADC1	CR2	ADC1_CR2	ADON	ADC1_CR2_ADON	40012408	0	1	rw	A/D converter ON / OFF
ADC1	SMPR1	ADC1_SMPR1	SMP10	ADC1_SMPR1_SMP10	4001240C	0	3	rw	Channel 10 sample time selection
ADC1	SMPR1	ADC1_SMPR1	SMP11	ADC1_SMPR1_SMP11	4001240C	3	3	rw	Channel 11 sample time selection
ADC1	SMPR1	ADC1_SMPR1	SMP12	ADC1_SMPR1_SMP12	4001240C	6	3	rw	Channel 12 sample time selection
ADC1	SMPR1	ADC1_SMPR1	SMP13	ADC1_SMPR1_SMP13	4001240C	9	3	rw	Channel 13 sample time selection
ADC1	SMPR1	ADC1_SMPR1	SMP14	ADC1_SMPR1_SMP14	4001240C	12	3	rw	Channel 14 sample time selection
ADC1	SMPR1	ADC1_SMPR1	SMP15	ADC1_SMPR1_SMP15	4001240C	15	3	rw	Channel 15 sample time selection
ADC1	SMPR1	ADC1_SMPR1	SMP16	ADC1_SMPR1_SMP16	4001240C	18	3	rw	Channel 16 sample time selection
ADC1	SMPR1	ADC1_SMPR1	SMP17	ADC1_SMPR1_SMP17	4001240C	21	3	rw	Channel 17 sample time selection
ADC1	SMPR2	ADC1_SMPR2	SMP0	ADC1_SMPR2_SMP0	40012410	0	3	rw	Channel 0 sample time selection
ADC1	SMPR2	ADC1_SMPR2	SMP1	ADC1_SMPR2_SMP1	40012410	3	3	rw	Channel 1 sample time selection
ADC1	SMPR2	ADC1_SMPR2	SMP2	ADC1_SMPR2_SMP2	40012410	6	3	rw	Channel 2 sample time selection
ADC1	SMPR2	ADC1_SMPR2	SMP3	ADC1_SMPR2_SMP3	40012410	9	3	rw	Channel 3 sample time selection
ADC1	SMPR2	ADC1_SMPR2	SMP4	ADC1_SMPR2_SMP4	40012410	12	3	rw	Channel 4 sample time selection
ADC1	SMPR2	ADC1_SMPR2	SMP5	ADC1_SMPR2_SMP5	40012410	15	3	rw	Channel 5 sample time selection
ADC1	SMPR2	ADC1_SMPR2	SMP6	ADC1_SMPR2_SMP6	40012410	18	3	rw	Channel 6 sample time selection
ADC1	SMPR2	ADC1_SMPR2	SMP7	ADC1_SMPR2_SMP7	40012410	21	3	rw	Channel 7 sample time selection
ADC1	SMPR2	ADC1_SMPR2	SMP8	ADC1_SMPR2_SMP8	40012410	24	3	rw	Channel 8 sample time selection
ADC1	SMPR2	ADC1_SMPR2	SMP9	ADC1_SMPR2_SMP9	40012410	27	3	rw	Channel 9 sample time selection
ADC1	JOFR1	ADC1_JOFR1	JOFFSET1	ADC1_JOFR1_JOFFSET1	40012414	0	12	rw	Data offset for injected channel x
ADC1	JOFR2	ADC1_JOFR2	JOFFSET2	ADC1_JOFR2_JOFFSET2	40012418	0	12	rw	Data offset for injected channel x
ADC1	JOFR3	ADC1_JOFR3	JOFFSET3	ADC1_JOFR3_JOFFSET3	4001241C	0	12	rw	Data offset for injected channel x
ADC1	JOFR4	ADC1_JOFR4	JOFFSET4	ADC1_JOFR4_JOFFSET4	40012420	0	12	rw	Data offset for injected channel x
ADC1	HTR	ADC1_HTR	HT	ADC1_HTR_HT	40012424	0	12	rw	Analog watchdog higher threshold
ADC1	LTR	ADC1_LTR	LT	ADC1_LTR_LT	40012428	0	12	rw	Analog watchdog lower threshold
ADC1	SQR1	ADC1_SQR1	L	ADC1_SQR1_L	4001242C	20	4	rw	Regular channel sequence length
ADC1	SQR1	ADC1_SQR1	SQ16	ADC1_SQR1_SQ16	4001242C	15	5	rw	16th conversion in regular sequence
ADC1	SQR1	ADC1_SQR1	SQ15	ADC1_SQR1_SQ15	4001242C	10	5	rw	15th conversion in regular sequence
ADC1	SQR1	ADC1_SQR1	SQ14	ADC1_SQR1_SQ14	4001242C	5	5	rw	14th conversion in regular sequence
ADC1	SQR1	ADC1_SQR1	SQ13	ADC1_SQR1_SQ13	4001242C	0	5	rw	13th conversion in regular sequence
ADC1	SQR2	ADC1_SQR2	SQ12	ADC1_SQR2_SQ12	40012430	25	5	rw	12th conversion in regular sequence
ADC1	SQR2	ADC1_SQR2	SQ11	ADC1_SQR2_SQ11	40012430	20	5	rw	11th conversion in regular sequence
ADC1	SQR2	ADC1_SQR2	SQ10	ADC1_SQR2_SQ10	40012430	15	5	rw	10th conversion in regular sequence
ADC1	SQR2	ADC1_SQR2	SQ9	ADC1_SQR2_SQ9	40012430	10	5	rw	9th conversion in regular sequence
ADC1	SQR2	ADC1_SQR2	SQ8	ADC1_SQR2_SQ8	40012430	5	5	rw	8th conversion in regular sequence
ADC1	SQR2	ADC1_SQR2	SQ7	ADC1_SQR2_SQ7	40012430	0	5	rw	7th conversion in regular sequence
ADC1	SQR3	ADC1_SQR3	SQ6	ADC1_SQR3_SQ6	40012434	25	5	rw	6th conversion in regular sequence
ADC1	SQR3	ADC1_SQR3	SQ5	ADC1_SQR3_SQ5	40012434	20	5	rw	5th conversion in regular sequence
ADC1	SQR3	ADC1_SQR3	SQ4	ADC1_SQR3_SQ4	40012434	15	5	rw	4th conversion in regular sequence
ADC1	SQR3	ADC1_SQR3	SQ3	ADC1_SQR3_SQ3	40012434	10	5	rw	3rd conversion in regular sequence
ADC1	SQR3	ADC1_SQR3	SQ2	ADC1_SQR3_SQ2	40012434	5	5	rw	2nd conversion in regular sequence
ADC1	SQR3	ADC1_SQR3	SQ1	ADC1_SQR3_SQ1	40012434	0	5	rw	1st conversion in regular sequence
ADC1	JSQR	ADC1_JSQR	JL	ADC1_JSQR_JL	40012438	20	2	rw	Injected sequence length
ADC1	JSQR	ADC1_JSQR	JSQ4	ADC1_JSQR_JSQ4	40012438	15	5	rw	4th conversion in injected sequence
ADC1	JSQR	ADC1_JSQR	JSQ3	ADC1_JSQR_JSQ3	40012438	10	5	rw	3rd conversion in injected sequence
ADC1	JSQR	ADC1_JSQR	JSQ2	ADC1_JSQR_JSQ2	40012438	5	5	rw	2nd conversion in injected sequence
ADC1	JSQR	ADC1_JSQR	JSQ1	ADC1_JSQR_JSQ1	40012438	0	5	rw	1st conversion in injected sequence
ADC1	JDR1	ADC1_JDR1	JDATA	ADC1_JDR1_JDATA	4001243C	0	16	rw	Injected data
ADC1	JDR2	ADC1_JDR2	JDATA	ADC1_JDR2_JDATA	40012440	0	16	rw	Injected data
ADC1	JDR3	ADC1_JDR3	JDATA	ADC1_JDR3_JDATA	40012444	0	16	rw	Injected data
ADC1	JDR4	ADC1_JDR4	JDATA	ADC1_JDR4_JDATA	40012448	0	16	rw	Injected data
ADC1	DR	ADC1_DR	DATA	ADC1_DR_DATA	4001244C	0	16	rw	Regular data
ADC1	DR	ADC1_DR	ADC2DATA	ADC1_DR_ADC2DATA	4001244C	16	16	rw	ADC2 data
ADC2	SR	ADC2_SR	STRT	ADC2_SR_STRT	40012800	4	1	rw	Regular channel start flag
ADC2	SR	ADC2_SR	JSTRT	ADC2_SR_JSTRT	40012800	3	1	rw	Injected channel start flag
ADC2	SR	ADC2_SR	JEOC	ADC2_SR_JEOC	40012800	2	1	rw	Injected channel end of conversion
ADC2	SR	ADC2_SR	EOC	ADC2_SR_EOC	40012800	1	1	rw	Regular channel end of conversion
ADC2	SR	ADC2_SR	AWD	ADC2_SR_AWD	40012800	0	1	rw	Analog watchdog flag
ADC2	CR1	ADC2_CR1	AWDEN	ADC2_CR1_AWDEN	40012804	23	1	rw	Analog watchdog enable on regular channels
ADC2	CR1	ADC2_CR1	JAWDEN	ADC2_CR1_JAWDEN	40012804	22	1	rw	Analog watchdog enable on injected channels
ADC2	CR1	ADC2_CR1	DISCNUM	ADC2_CR1_DISCNUM	40012804	13	3	rw	Discontinuous mode channel count
ADC2	CR1	ADC2_CR1	JDISCEN	ADC2_CR1_JDISCEN	40012804	12	1	rw	Discontinuous mode on injected channels
ADC2	CR1	ADC2_CR1	DISCEN	ADC2_CR1_DISCEN	40012804	11	1	rw	Discontinuous mode on regular channels
ADC2	CR1	ADC2_CR1	JAUTO	ADC2_CR1_JAUTO	40012804	10	1	rw	Automatic injected group conversion
ADC2	CR1	ADC2_CR1	AWDSGL	ADC2_CR1_AWDSGL	40012804	9	1	rw	Enable the watchdog on a single channel in scan mode
ADC2	CR1	ADC2_CR1	SCAN	ADC2_CR1_SCAN	40012804	8	1	rw	Scan mode
ADC2	CR1	ADC2_CR1	JEOCIE	ADC2_CR1_JEOCIE	40012804	7	1	rw	Interrupt enable for injected channels
ADC2	CR1	ADC2_CR1	AWDIE	ADC2_CR1_AWDIE	40012804	6	1	rw	Analog watchdog interrupt enable
ADC2	CR1	ADC2_CR1	EOCIE	ADC2_CR1_EOCIE	40012804	5	1	rw	Interrupt enable for EOC
ADC2	CR1	ADC2_CR1	AWDCH	ADC2_CR1_AWDCH	40012804	0	5	rw	Analog watchdog channel select bits
ADC2	CR2	ADC2_CR2	TSVREFE	ADC2_CR2_TSVREFE	40012808	23	1	rw	Temperature sensor and VREFINT enable
ADC2	CR2	ADC2_CR2	SWSTART	ADC2_CR2_SWSTART	40012808	22	1	rw	Start conversion of regular channels
ADC2	CR2	ADC2_CR2	JSWSTART	ADC2_CR2_JSWSTART	40012808	21	1	rw	Start conversion of injected channels
ADC2	CR2	ADC2_CR2	EXTTRIG	ADC2_CR2_EXTTRIG	40012808	20	1	rw	External trigger conversion mode for regular channels
ADC2	CR2	ADC2_CR2	EXTSEL	ADC2_CR2_EXTSEL	40012808	17	3	rw	External event select for regular group
ADC2	CR2	ADC2_CR2	JEXTTRIG	ADC2_CR2_JEXTTRIG	40012808	15	1	rw	External trigger conversion mode for injected channels
ADC2	CR2	ADC2_CR2	JEXTSEL	ADC2_CR2_JEXTSEL	40012808	12	3	rw	External event select for injected group
ADC2	CR2	ADC2_CR2	ALIGN	ADC2_CR2_ALIGN	40012808	11	1	rw	Data alignment
ADC2	CR2	ADC2_CR2	DMA	ADC2_CR2_DMA	40012808	8	1	rw	Direct memory access mode
ADC2	CR2	ADC2_CR2	RSTCAL	ADC2_CR2_RSTCAL	40012808	3	1	rw	Reset calibration
ADC2	CR2	ADC2_CR2	CAL	ADC2_CR2_CAL	40012808	2	1	rw	A/D calibration
ADC2	CR2	ADC2_CR2	CONT	ADC2_CR2_CONT	40012808	1	1	rw	Continuous conversion
ADC2	CR2	ADC2_CR2	ADON	ADC2_CR2_ADON	40012808	0	1	rw	A/D converter ON / OFF
ADC2	SMPR1	ADC2_SMPR1	SMP10	ADC2_SMPR1_SMP10	4001280C	0	3	rw	Channel 10 sample time selection
ADC2	SMPR1	ADC2_SMPR1	SMP11	ADC2_SMPR1_SMP11	4001280C	3	3	rw	Channel 11 sample time selection
ADC2	SMPR1	ADC2_SMPR1	SMP12	ADC2_SMPR1_SMP12	4001280C	6	3	rw	Channel 12 sample time selection
ADC2	SMPR1	ADC2_SMPR1	SMP13	ADC2_SMPR1_SMP13	4001280C	9	3	rw	Channel 13 sample time selection
ADC2	SMPR1	ADC2_SMPR1	SMP14	ADC2_SMPR1_SMP14	4001280C	12	3	rw	Channel 14 sample time selection
ADC2	SMPR1	ADC2_SMPR1	SMP15	ADC2_SMPR1_SMP15	4001280C	15	3	rw	Channel 15 sample time selection
ADC2	SMPR1	ADC2_SMPR1	SMP16	ADC2_SMPR1_SMP16	4001280C	18	3	rw	Channel 16 sample time selection
ADC2	SMPR1	ADC2_SMPR1	SMP17	ADC2_SMPR1_SMP17	4001280C	21	3	rw	Channel 17 sample time selection
ADC2	SMPR2	ADC2_SMPR2	SMP0	ADC2_SMPR2_SMP0	40012810	0	3	rw	Channel 0 sample time selection
ADC2	SMPR2	ADC2_SMPR2	SMP1	ADC2_SMPR2_SMP1	40012810	3	3	rw	Channel 1 sample time selection
ADC2	SMPR2	ADC2_SMPR2	SMP2	ADC2_SMPR2_SMP2	40012810	6	3	rw	Channel 2 sample time selection
ADC2	SMPR2	ADC2_SMPR2	SMP3	ADC2_SMPR2_SMP3	40012810	9	3	rw	Channel 3 sample time selection
ADC2	SMPR2	ADC2_SMPR2	SMP4	ADC2_SMPR2_SMP4	40012810	12	3	rw	Channel 4 sample time selection
ADC2	SMPR2	ADC2_SMPR2	SMP5	ADC2_SMPR2_SMP5	40012810	15	3	rw	Channel 5 sample time selection
ADC2	SMPR2	ADC2_SMPR2	SMP6	ADC2_SMPR2_SMP6	40012810	18	3	rw	Channel 6 sample time selection
ADC2	SMPR2	ADC2_SMPR2	SMP7	ADC2_SMPR2_SMP7	40012810	21	3	rw	Channel 7 sample time selection
ADC2	SMPR2	ADC2_SMPR2	SMP8	ADC2_SMPR2_SMP8	40012810	24	3	rw	Channel 8 sample time selection
ADC2	SMPR2	ADC2_SMPR2	SMP9	ADC2_SMPR2_SMP9	40012810	27	3	rw	Channel 9 sample time selection
ADC2	JOFR1	ADC2_JOFR1	JOFFSET1	ADC2_JOFR1_JOFFSET1	40012814	0	12	rw	Data offset for injected channel x
ADC2	JOFR2	ADC2_JOFR2	JOFFSET2	ADC2_JOFR2_JOFFSET2	40012818	0	12	rw	Data offset for injected channel x
ADC2	JOFR3	ADC2_JOFR3	JOFFSET3	ADC2_JOFR3_JOFFSET3	4001281C	0	12	rw	Data offset for injected channel x
ADC2	JOFR4	ADC2_JOFR4	JOFFSET4	ADC2_JOFR4_JOFFSET4	40012820	0	12	rw	Data offset for injected channel x
ADC2	HTR	ADC2_HTR	HT	ADC2_HTR_HT	40012824	0	12	rw	Analog watchdog higher threshold
ADC2	LTR	ADC2_LTR	LT	ADC2_LTR_LT	40012828	0	12	rw	Analog watchdog lower threshold
ADC2	SQR1	ADC2_SQR1	L	ADC2_SQR1_L	4001282C	20	4	rw	Regular channel sequence length
ADC2	SQR1	ADC2_SQR1	SQ16	ADC2_SQR1_SQ16	4001282C	15	5	rw	16th conversion in regular sequence
ADC2	SQR1	ADC2_SQR1	SQ15	ADC2_SQR1_SQ15	4001282C	10	5	rw	15th conversion in regular sequence
ADC2	SQR1	ADC2_SQR1	SQ14	ADC2_SQR1_SQ14	4001282C	5	5	rw	14th conversion in regular sequence
ADC2	SQR1	ADC2_SQR1	SQ13	ADC2_SQR1_SQ13	4001282C	0	5	rw	13th conversion in regular sequence
ADC2	SQR2	ADC2_SQR2	SQ12	ADC2_SQR2_SQ12	40012830	25	5	rw	12th conversion in regular sequence
ADC2	SQR2	ADC2_SQR2	SQ11	ADC2_SQR2_SQ11	40012830	20	5	rw	11th conversion in regular sequence
ADC2	SQR2	ADC2_SQR2	SQ10	ADC2_SQR2_SQ10	40012830	15	5	rw	10th conversion in regular sequence
ADC2	SQR2	ADC2_SQR2	SQ9	ADC2_SQR2_SQ9	40012830	10	5	rw	9th conversion in regular sequence
ADC2	SQR2	ADC2_SQR2	SQ8	ADC2_SQR2_SQ8	40012830	5	5	rw	8th conversion in regular sequence
ADC2	SQR2	ADC2_SQR2	SQ7	ADC2_SQR2_SQ7	40012830	0	5	rw	7th conversion in regular sequence
ADC2	SQR3	ADC2_SQR3	SQ6	ADC2_SQR3_SQ6	40012834	25	5	rw	6th conversion in regular sequence
ADC2	SQR3	ADC2_SQR3	SQ5	ADC2_SQR3_SQ5	40012834	20	5	rw	5th conversion in regular sequence
ADC2	SQR3	ADC2_SQR3	SQ4	ADC2_SQR3_SQ4	40012834	15	5	rw	4th conversion in regular sequence
ADC2	SQR3	ADC2_SQR3	SQ3	ADC2_SQR3_SQ3	40012834	10	5	rw	3rd conversion in regular sequence
ADC2	SQR3	ADC2_SQR3	SQ2	ADC2_SQR3_SQ2	40012834	5	5	rw	2nd conversion in regular sequence
ADC2	SQR3	ADC2_SQR3	SQ1	ADC2_SQR3_SQ1	40012834	0	5	rw	1st conversion in regular sequence
ADC2	JSQR	ADC2_JSQR	JL	ADC2_JSQR_JL	40012838	20	2	rw	Injected sequence length
ADC2	JSQR	ADC2_JSQR	JSQ4	ADC2_JSQR_JSQ4	40012838	15	5	rw	4th conversion in injected sequence
ADC2	JSQR	ADC2_JSQR	JSQ3	ADC2_JSQR_JSQ3	40012838	10	5	rw	3rd conversion in injected sequence
ADC2	JSQR	ADC2_JSQR	JSQ2	ADC2_JSQR_JSQ2	40012838	5	5	rw	2nd conversion in injected sequence
ADC2	JSQR	ADC2_JSQR	JSQ1	ADC2_JSQR_JSQ1	40012838	0	5	rw	1st conversion in injected sequence
ADC2	JDR1	ADC2_JDR1	JDATA	ADC2_JDR1_JDATA	4001283C	0	16	rw	Injected data
ADC2	JDR2	ADC2_JDR2	JDATA	ADC2_JDR2_JDATA	40012840	0	16	rw	Injected data
ADC2	JDR3	ADC2_JDR3	JDATA	ADC2_JDR3_JDATA	40012844	0	16	rw	Injected data
ADC2	JDR4	ADC2_JDR4	JDATA	ADC2_JDR4_JDATA	40012848	0	16	rw	Injected data
ADC2	DR	ADC2_DR	DATA	ADC2_DR_DATA	4001284C	0	16	rw	Regular data
ADC3	SR	ADC3_SR	STRT	ADC3_SR_STRT	40013C00	4	1	rw	Regular channel start flag
ADC3	SR	ADC3_SR	JSTRT	ADC3_SR_JSTRT	40013C00	3	1	rw	Injected channel start flag
ADC3	SR	ADC3_SR	JEOC	ADC3_SR_JEOC	40013C00	2	1	rw	Injected channel end of conversion
ADC3	SR	ADC3_SR	EOC	ADC3_SR_EOC	40013C00	1	1	rw	Regular channel end of conversion
ADC3	SR	ADC3_SR	AWD	ADC3_SR_AWD	40013C00	0	1	rw	Analog watchdog flag
ADC3	CR1	ADC3_CR1	AWDEN	ADC3_CR1_AWDEN	40013C04	23	1	rw	Analog watchdog enable on regular channels
ADC3	CR1	ADC3_CR1	JAWDEN	ADC3_CR1_JAWDEN	40013C04	22	1	rw	Analog watchdog enable on injected channels
ADC3	CR1	ADC3_CR1	DISCNUM	ADC3_CR1_DISCNUM	40013C04	13	3	rw	Discontinuous mode channel count
ADC3	CR1	ADC3_CR1	JDISCEN	ADC3_CR1_JDISCEN	40013C04	12	1	rw	Discontinuous mode on injected channels
ADC3	CR1	ADC3_CR1	DISCEN	ADC3_CR1_DISCEN	40013C04	11	1	rw	Discontinuous mode on regular channels
ADC3	CR1	ADC3_CR1	JAUTO	ADC3_CR1_JAUTO	40013C04	10	1	rw	Automatic injected group conversion
ADC3	CR1	ADC3_CR1	AWDSGL	ADC3_CR1_AWDSGL	40013C04	9	1	rw	Enable the watchdog on a single channel in scan mode
ADC3	CR1	ADC3_CR1	SCAN	ADC3_CR1_SCAN	40013C04	8	1	rw	Scan mode
ADC3	CR1	ADC3_CR1	JEOCIE	ADC3_CR1_JEOCIE	40013C04	7	1	rw	Interrupt enable for injected channels
ADC3	CR1	ADC3_CR1	AWDIE	ADC3_CR1_AWDIE	40013C04	6	1	rw	Analog watchdog interrupt enable
ADC3	CR1	ADC3_CR1	EOCIE	ADC3_CR1_EOCIE	40013C04	5	1	rw	Interrupt enable for EOC
ADC3	CR1	ADC3_CR1	AWDCH	ADC3_CR1_AWDCH	40013C04	0	5	rw	Analog watchdog channel select bits
ADC3	CR2	ADC3_CR2	TSVREFE	ADC3_CR2_TSVREFE	40013C08	23	1	rw	Temperature sensor and VREFINT enable
ADC3	CR2	ADC3_CR2	SWSTART	ADC3_CR2_SWSTART	40013C08	22	1	rw	Start conversion of regular channels
ADC3	CR2	ADC3_CR2	JSWSTART	ADC3_CR2_JSWSTART	40013C08	21	1	rw	Start conversion of injected channels
ADC3	CR2	ADC3_CR2	EXTTRIG	ADC3_CR2_EXTTRIG	40013C08	20	1	rw	External trigger conversion mode for regular channels
ADC3	CR2	ADC3_CR2	EXTSEL	ADC3_CR2_EXTSEL	40013C08	17	3	rw	External event select for regular group
ADC3	CR2	ADC3_CR2	JEXTTRIG	ADC3_CR2_JEXTTRIG	40013C08	15	1	rw	External trigger conversion mode for injected channels
ADC3	CR2	ADC3_CR2	JEXTSEL	ADC3_CR2_JEXTSEL	40013C08	12	3	rw	External event select for injected group
ADC3	CR2	ADC3_CR2	ALIGN	ADC3_CR2_ALIGN	40013C08	11	1	rw	Data alignment
ADC3	CR2	ADC3_CR2	DMA	ADC3_CR2_DMA	40013C08	8	1	rw	Direct memory access mode
ADC3	CR2	ADC3_CR2	RSTCAL	ADC3_CR2_RSTCAL	40013C08	3	1	rw	Reset calibration
ADC3	CR2	ADC3_CR2	CAL	ADC3_CR2_CAL	40013C08	2	1	rw	A/D calibration
ADC3	CR2	ADC3_CR2	CONT	ADC3_CR2_CONT	40013C08	1	1	rw	Continuous conversion
ADC3	CR2	ADC3_CR2	ADON	ADC3_CR2_ADON	40013C08	0	1	rw	A/D converter ON / OFF
ADC3	SMPR1	ADC3_SMPR1	SMP10	ADC3_SMPR1_SMP10	40013C0C	0	3	rw	Channel 10 sample time selection
ADC3	SMPR1	ADC3_SMPR1	SMP11	ADC3_SMPR1_SMP11	40013C0C	3	3	rw	Channel 11 sample time selection
ADC3	SMPR1	ADC3_SMPR1	SMP12	ADC3_SMPR1_SMP12	40013C0C	6	3	rw	Channel 12 sample time selection
ADC3	SMPR1	ADC3_SMPR1	SMP13	ADC3_SMPR1_SMP13	40013C0C	9	3	rw	Channel 13 sample time selection
ADC3	SMPR1	ADC3_SMPR1	SMP14	ADC3_SMPR1_SMP14	40013C0C	12	3	rw	Channel 14 sample time selection
ADC3	SMPR1	ADC3_SMPR1	SMP15	ADC3_SMPR1_SMP15	40013C0C	15	3	rw	Channel 15 sample time selection
ADC3	SMPR1	ADC3_SMPR1	SMP16	ADC3_SMPR1_SMP16	40013C0C	18	3	rw	Channel 16 sample time selection
ADC3	SMPR1	ADC3_SMPR1	SMP17	ADC3_SMPR1_SMP17	40013C0C	21	3	rw	Channel 17 sample time selection
ADC3	SMPR2	ADC3_SMPR2	SMP0	ADC3_SMPR2_SMP0	40013C10	0	3	rw	Channel 0 sample time selection
ADC3	SMPR2	ADC3_SMPR2	SMP1	ADC3_SMPR2_SMP1	40013C10	3	3	rw	Channel 1 sample time selection
ADC3	SMPR2	ADC3_SMPR2	SMP2	ADC3_SMPR2_SMP2	40013C10	6	3	rw	Channel 2 sample time selection
ADC3	SMPR2	ADC3_SMPR2	SMP3	ADC3_SMPR2_SMP3	40013C10	9	3	rw	Channel 3 sample time selection
ADC3	SMPR2	ADC3_SMPR2	SMP4	ADC3_SMPR2_SMP4	40013C10	12	3	rw	Channel 4 sample time selection
ADC3	SMPR2	ADC3_SMPR2	SMP5	ADC3_SMPR2_SMP5	40013C10	15	3	rw	Channel 5 sample time selection
ADC3	SMPR2	ADC3_SMPR2	SMP6	ADC3_SMPR2_SMP6	40013C10	18	3	rw	Channel 6 sample time selection
ADC3	SMPR2	ADC3_SMPR2	SMP7	ADC3_SMPR2_SMP7	40013C10	21	3	rw	Channel 7 sample time selection
ADC3	SMPR2	ADC3_SMPR2	SMP8	ADC3_SMPR2_SMP8	40013C10	24	3	rw	Channel 8 sample time selection
ADC3	SMPR2	ADC3_SMPR2	SMP9	ADC3_SMPR2_SMP9	40013C10	27	3	rw	Channel 9 sample time selection
ADC3	JOFR1	ADC3_JOFR1	JOFFSET1	ADC3_JOFR1_JOFFSET1	40013C14	0	12	rw	Data offset for injected channel x
ADC3	JOFR2	ADC3_JOFR2	JOFFSET2	ADC3_JOFR2_JOFFSET2	40013C18	0	12	rw	Data offset for injected channel x
ADC3	JOFR3	ADC3_JOFR3	JOFFSET3	ADC3_JOFR3_JOFFSET3	40013C1C	0	12	rw	Data offset for injected channel x
ADC3	JOFR4	ADC3_JOFR4	JOFFSET4	ADC3_JOFR4_JOFFSET4	40013C20	0	12	rw	Data offset for injected channel x
ADC3	HTR	ADC3_HTR	HT	ADC3_HTR_HT	40013C24	0	12	rw	Analog watchdog higher threshold
ADC3	LTR	ADC3_LTR	LT	ADC3_LTR_LT	40013C28	0	12	rw	Analog watchdog lower threshold
ADC3	SQR1	ADC3_SQR1	L	ADC3_SQR1_L	40013C2C	20	4	rw	Regular channel sequence length
ADC3	SQR1	ADC3_SQR1	SQ16	ADC3_SQR1_SQ16	40013C2C	15	5	rw	16th conversion in regular sequence
ADC3	SQR1	ADC3_SQR1	SQ15	ADC3_SQR1_SQ15	40013C2C	10	5	rw	15th conversion in regular sequence
ADC3	SQR1	ADC3_SQR1	SQ14	ADC3_SQR1_SQ14	40013C2C	5	5	rw	14th conversion in regular sequence
ADC3	SQR1	ADC3_SQR1	SQ13	ADC3_SQR1_SQ13	40013C2C	0	5	rw	13th conversion in regular sequence
ADC3	SQR2	ADC3_SQR2	SQ12	ADC3_SQR2_SQ12	40013C30	25	5	rw	12th conversion in regular sequence
ADC3	SQR2	ADC3_SQR2	SQ11	ADC3_SQR2_SQ11	40013C30	20	5	rw	11th conversion in regular sequence
ADC3	SQR2	ADC3_SQR2	SQ10	ADC3_SQR2_SQ10	40013C30	15	5	rw	10th conversion in regular sequence
ADC3	SQR2	ADC3_SQR2	SQ9	ADC3_SQR2_SQ9	40013C30	10	5	rw	9th conversion in regular sequence
ADC3	SQR2	ADC3_SQR2	SQ8	ADC3_SQR2_SQ8	40013C30	5	5	rw	8th conversion in regular sequence
ADC3	SQR2	ADC3_SQR2	SQ7	ADC3_SQR2_SQ7	40013C30	0	5	rw	7th conversion in regular sequence
ADC3	SQR3	ADC3_SQR3	SQ6	ADC3_SQR3_SQ6	40013C34	25	5	rw	6th conversion in regular sequence
ADC3	SQR3	ADC3_SQR3	SQ5	ADC3_SQR3_SQ5	40013C34	20	5	rw	5th conversion in regular sequence
ADC3	SQR3	ADC3_SQR3	SQ4	ADC3_SQR3_SQ4	40013C34	15	5	rw	4th conversion in regular sequence
ADC3	SQR3	ADC3_SQR3	SQ3	ADC3_SQR3_SQ3	40013C34	10	5	rw	3rd conversion in regular sequence
ADC3	SQR3	ADC3_SQR3	SQ2	ADC3_SQR3_SQ2	40013C34	5	5	rw	2nd conversion in regular sequence
ADC3	SQR3	ADC3_SQR3	SQ1	ADC3_SQR3_SQ1	40013C34	0	5	rw	1st conversion in regular sequence
ADC3	JSQR	ADC3_JSQR	JL	ADC3_JSQR_JL	40013C38	20	2	rw	Injected sequence length
ADC3	JSQR	ADC3_JSQR	JSQ4	ADC3_JSQR_JSQ4	40013C38	15	5	rw	4th conversion in injected sequence
ADC3	JSQR	ADC3_JSQR	JSQ3	ADC3_JSQR_JSQ3	40013C38	10	5	rw	3rd conversion in injected sequence
ADC3	JSQR	ADC3_JSQR	JSQ2	ADC3_JSQR_JSQ2	40013C38	5	5	rw	2nd conversion in injected sequence
ADC3	JSQR	ADC3_JSQR	JSQ1	ADC3_JSQR_JSQ1	40013C38	0	5	rw	1st conversion in injected sequence
ADC3	JDR1	ADC3_JDR1	JDATA	ADC3_JDR1_JDATA	40013C3C	0	16	rw	Injected data
ADC3	JDR2	ADC3_JDR2	JDATA	ADC3_JDR2_JDATA	40013C40	0	16	rw	Injected data
ADC3	JDR3	ADC3_JDR3	JDATA	ADC3_JDR3_JDATA	40013C44	0	16	rw	Injected data
ADC3	JDR4	ADC3_JDR4	JDATA	ADC3_JDR4_JDATA	40013C48	0	16	rw	Injected data
ADC3	DR	ADC3_DR	DATA	ADC3_DR_DATA	40013C4C	0	16	rw	Regular data
CAN1	CAN_MCR	CAN1_CAN_MCR	DBF	CAN1_CAN_MCR_DBF	40006400	16	1	rw	DBF
CAN1	CAN_MCR	CAN1_CAN_MCR	RESET	CAN1_CAN_MCR_RESET	40006400	15	1	rw	RESET
CAN1	CAN_MCR	CAN1_CAN_MCR	TTCM	CAN1_CAN_MCR_TTCM	40006400	7	1	rw	TTCM
CAN1	CAN_MCR	CAN1_CAN_MCR	ABOM	CAN1_CAN_MCR_ABOM	40006400	6	1	rw	ABOM
CAN1	CAN_MCR	CAN1_CAN_MCR	AWUM	CAN1_CAN_MCR_AWUM	40006400	5	1	rw	AWUM
CAN1	CAN_MCR	CAN1_CAN_MCR	NART	CAN1_CAN_MCR_NART	40006400	4	1	rw	NART
CAN1	CAN_MCR	CAN1_CAN_MCR	RFLM	CAN1_CAN_MCR_RFLM	40006400	3	1	rw	RFLM
CAN1	CAN_MCR	CAN1_CAN_MCR	TXFP	CAN1_CAN_MCR_TXFP	40006400	2	1	rw	TXFP
CAN1	CAN_MCR	CAN1_CAN_MCR	SLEEP	CAN1_CAN_MCR_SLEEP	40006400	1	1	rw	SLEEP
CAN1	CAN_MCR	CAN1_CAN_MCR	INRQ	CAN1_CAN_MCR_INRQ	40006400	0	1	rw	INRQ
CAN1	CAN_MSR	CAN1_CAN_MSR	RX	CAN1_CAN_MSR_RX	40006404	11	1	ro	RX
CAN1	CAN_MSR	CAN1_CAN_MSR	SAMP	CAN1_CAN_MSR_SAMP	40006404	10	1	ro	SAMP
CAN1	CAN_MSR	CAN1_CAN_MSR	RXM	CAN1_CAN_MSR_RXM	40006404	9	1	ro	RXM
CAN1	CAN_MSR	CAN1_CAN_MSR	TXM	CAN1_CAN_MSR_TXM	40006404	8	1	ro	TXM
CAN1	CAN_MSR	CAN1_CAN_MSR	SLAKI	CAN1_CAN_MSR_SLAKI	40006404	4	1	rw	SLAKI
CAN1	CAN_MSR	CAN1_CAN_MSR	WKUI	CAN1_CAN_MSR_WKUI	40006404	3	1	rw	WKUI
CAN1	CAN_MSR	CAN1_CAN_MSR	ERRI	CAN1_CAN_MSR_ERRI	40006404	2	1	rw	ERRI
CAN1	CAN_MSR	CAN1_CAN_MSR	SLAK	CAN1_CAN_MSR_SLAK	40006404	1	1	ro	SLAK
CAN1	CAN_MSR	CAN1_CAN_MSR	INAK	CAN1_CAN_MSR_INAK	40006404	0	1	ro	INAK
CAN1	CAN_TSR	CAN1_CAN_TSR	LOW2	CAN1_CAN_TSR_LOW2	40006408	31	1	ro	Lowest priority flag for mailbox 2
CAN1	CAN_TSR	CAN1_CAN_TSR	LOW1	CAN1_CAN_TSR_LOW1	40006408	30	1	ro	Lowest priority flag for mailbox 1
CAN1	CAN_TSR	CAN1_CAN_TSR	LOW0	CAN1_CAN_TSR_LOW0	40006408	29	1	ro	Lowest priority flag for mailbox 0
CAN1	CAN_TSR	CAN1_CAN_TSR	TME2	CAN1_CAN_TSR_TME2	40006408	28	1	ro	Lowest priority flag for mailbox 2
CAN1	CAN_TSR	CAN1_CAN_TSR	TME1	CAN1_CAN_TSR_TME1	40006408	27	1	ro	Lowest priority flag for mailbox 1
CAN1	CAN_TSR	CAN1_CAN_TSR	TME0	CAN1_CAN_TSR_TME0	40006408	26	1	ro	Lowest priority flag for mailbox 0
CAN1	CAN_TSR	CAN1_CAN_TSR	CODE	CAN1_CAN_TSR_CODE	40006408	24	2	ro	CODE
CAN1	CAN_TSR	CAN1_CAN_TSR	ABRQ2	CAN1_CAN_TSR_ABRQ2	40006408	23	1	rw	ABRQ2
CAN1	CAN_TSR	CAN1_CAN_TSR	TERR2	CAN1_CAN_TSR_TERR2	40006408	19	1	rw	TERR2
CAN1	CAN_TSR	CAN1_CAN_TSR	ALST2	CAN1_CAN_TSR_ALST2	40006408	18	1	rw	ALST2
CAN1	CAN_TSR	CAN1_CAN_TSR	TXOK2	CAN1_CAN_TSR_TXOK2	40006408	17	1	rw	TXOK2
CAN1	CAN_TSR	CAN1_CAN_TSR	RQCP2	CAN1_CAN_TSR_RQCP2	40006408	16	1	rw	RQCP2
CAN1	CAN_TSR	CAN1_CAN_TSR	ABRQ1	CAN1_CAN_TSR_ABRQ1	40006408	15	1	rw	ABRQ1
CAN1	CAN_TSR	CAN1_CAN_TSR	TERR1	CAN1_CAN_TSR_TERR1	40006408	11	1	rw	TERR1
CAN1	CAN_TSR	CAN1_CAN_TSR	ALST1	CAN1_CAN_TSR_ALST1	40006408	10	1	rw	ALST1
CAN1	CAN_TSR	CAN1_CAN_TSR	TXOK1	CAN1_CAN_TSR_TXOK1	40006408	9	1	rw	TXOK1
CAN1	CAN_TSR	CAN1_CAN_TSR	RQCP1	CAN1_CAN_TSR_RQCP1	40006408	8	1	rw	RQCP1
CAN1	CAN_TSR	CAN1_CAN_TSR	ABRQ0	CAN1_CAN_TSR_ABRQ0	40006408	7	1	rw	ABRQ0
CAN1	CAN_TSR	CAN1_CAN_TSR	TERR0	CAN1_CAN_TSR_TERR0	40006408	3	1	rw	TERR0
CAN1	CAN_TSR	CAN1_CAN_TSR	ALST0	CAN1_CAN_TSR_ALST0	40006408	2	1	rw	ALST0
CAN1	CAN_TSR	CAN1_CAN_TSR	TXOK0	CAN1_CAN_TSR_TXOK0	40006408	1	1	rw	TXOK0
CAN1	CAN_TSR	CAN1_CAN_TSR	RQCP0	CAN1_CAN_TSR_RQCP0	40006408	0	1	rw	RQCP0
CAN1	CAN_RF0R	CAN1_CAN_RF0R	RFOM0	CAN1_CAN_RF0R_RFOM0	4000640C	5	1	rw	RFOM0
CAN1	CAN_RF0R	CAN1_CAN_RF0R	FOVR0	CAN1_CAN_RF0R_FOVR0	4000640C	4	1	rw	FOVR0
CAN1	CAN_RF0R	CAN1_CAN_RF0R	FULL0	CAN1_CAN_RF0R_FULL0	4000640C	3	1	rw	FULL0
CAN1	CAN_RF0R	CAN1_CAN_RF0R	FMP0	CAN1_CAN_RF0R_FMP0	4000640C	0	2	ro	FMP0
CAN1	CAN_RF1R	CAN1_CAN_RF1R	RFOM1	CAN1_CAN_RF1R_RFOM1	40006410	5	1	rw	RFOM1
CAN1	CAN_RF1R	CAN1_CAN_RF1R	FOVR1	CAN1_CAN_RF1R_FOVR1	40006410	4	1	rw	FOVR1
CAN1	CAN_RF1R	CAN1_CAN_RF1R	FULL1	CAN1_CAN_RF1R_FULL1	40006410	3	1	rw	FULL1
CAN1	CAN_RF1R	CAN1_CAN_RF1R	FMP1	CAN1_CAN_RF1R_FMP1	40006410	0	2	ro	FMP1
CAN1	CAN_IER	CAN1_CAN_IER	SLKIE	CAN1_CAN_IER_SLKIE	40006414	17	1	rw	SLKIE
CAN1	CAN_IER	CAN1_CAN_IER	WKUIE	CAN1_CAN_IER_WKUIE	40006414	16	1	rw	WKUIE
CAN1	CAN_IER	CAN1_CAN_IER	ERRIE	CAN1_CAN_IER_ERRIE	40006414	15	1	rw	ERRIE
CAN1	CAN_IER	CAN1_CAN_IER	LECIE	CAN1_CAN_IER_LECIE	40006414	11	1	rw	LECIE
CAN1	CAN_IER	CAN1_CAN_IER	BOFIE	CAN1_CAN_IER_BOFIE	40006414	10	1	rw	BOFIE
CAN1	CAN_IER	CAN1_CAN_IER	EPVIE	CAN1_CAN_IER_EPVIE	40006414	9	1	rw	EPVIE
CAN1	CAN_IER	CAN1_CAN_IER	EWGIE	CAN1_CAN_IER_EWGIE	40006414	8	1	rw	EWGIE
CAN1	CAN_IER	CAN1_CAN_IER	FOVIE1	CAN1_CAN_IER_FOVIE1	40006414	6	1	rw	FOVIE1
CAN1	CAN_IER	CAN1_CAN_IER	FFIE1	CAN1_CAN_IER_FFIE1	40006414	5	1	rw	FFIE1
CAN1	CAN_IER	CAN1_CAN_IER	FMPIE1	CAN1_CAN_IER_FMPIE1	40006414	4	1	rw	FMPIE1
CAN1	CAN_IER	CAN1_CAN_IER	FOVIE0	CAN1_CAN_IER_FOVIE0	40006414	3	1	rw	FOVIE0
CAN1	CAN_IER	CAN1_CAN_IER	FFIE0	CAN1_CAN_IER_FFIE0	40006414	2	1	rw	FFIE0
CAN1	CAN_IER	CAN1_CAN_IER	FMPIE0	CAN1_CAN_IER_FMPIE0	40006414	1	1	rw	FMPIE0
CAN1	CAN_IER	CAN1_CAN_IER	TMEIE	CAN1_CAN_IER_TMEIE	40006414	0	1	rw	TMEIE
CAN1	CAN_ESR	CAN1_CAN_ESR	REC	CAN1_CAN_ESR_REC	40006418	24	8	ro	REC
CAN1	CAN_ESR	CAN1_CAN_ESR	TEC	CAN1_CAN_ESR_TEC	40006418	16	8	ro	TEC
CAN1	CAN_ESR	CAN1_CAN_ESR	LEC	CAN1_CAN_ESR_LEC	40006418	4	3	rw	LEC
CAN1	CAN_ESR	CAN1_CAN_ESR	BOFF	CAN1_CAN_ESR_BOFF	40006418	2	1	ro	BOFF
CAN1	CAN_ESR	CAN1_CAN_ESR	EPVF	CAN1_CAN_ESR_EPVF	40006418	1	1	ro	EPVF
CAN1	CAN_ESR	CAN1_CAN_ESR	EWGF	CAN1_CAN_ESR_EWGF	40006418	0	1	ro	EWGF
CAN1	CAN_BTR	CAN1_CAN_BTR	SILM	CAN1_CAN_BTR_SILM	4000641C	31	1	rw	SILM
CAN1	CAN_BTR	CAN1_CAN_BTR	LBKM	CAN1_CAN_BTR_LBKM	4000641C	30	1	rw	LBKM
CAN1	CAN_BTR	CAN1_CAN_BTR	SJW	CAN1_CAN_BTR_SJW	4000641C	24	2	rw	SJW
CAN1	CAN_BTR	CAN1_CAN_BTR	TS2	CAN1_CAN_BTR_TS2	4000641C	20	3	rw	TS2
CAN1	CAN_BTR	CAN1_CAN_BTR	TS1	CAN1_CAN_BTR_TS1	4000641C	16	4	rw	TS1
CAN1	CAN_BTR	CAN1_CAN_BTR	BRP	CAN1_CAN_BTR_BRP	4000641C	0	10	rw	BRP
CAN1	CAN_TI0R	CAN1_CAN_TI0R	STID	CAN1_CAN_TI0R_STID	40006580	21	11	rw	STID
CAN1	CAN_TI0R	CAN1_CAN_TI0R	EXID	CAN1_CAN_TI0R_EXID	40006580	3	18	rw	EXID
CAN1	CAN_TI0R	CAN1_CAN_TI0R	IDE	CAN1_CAN_TI0R_IDE	40006580	2	1	rw	IDE
CAN1	CAN_TI0R	CAN1_CAN_TI0R	RTR	CAN1_CAN_TI0R_RTR	40006580	1	1	rw	RTR
CAN1	CAN_TI0R	CAN1_CAN_TI0R	TXRQ	CAN1_CAN_TI0R_TXRQ	40006580	0	1	rw	TXRQ
CAN1	CAN_TDT0R	CAN1_CAN_TDT0R	TIME	CAN1_CAN_TDT0R_TIME	40006584	16	16	rw	TIME
CAN1	CAN_TDT0R	CAN1_CAN_TDT0R	TGT	CAN1_CAN_TDT0R_TGT	40006584	8	1	rw	TGT
CAN1	CAN_TDT0R	CAN1_CAN_TDT0R	DLC	CAN1_CAN_TDT0R_DLC	40006584	0	4	rw	DLC
CAN1	CAN_TDL0R	CAN1_CAN_TDL0R	DATA3	CAN1_CAN_TDL0R_DATA3	40006588	24	8	rw	DATA3
CAN1	CAN_TDL0R	CAN1_CAN_TDL0R	DATA2	CAN1_CAN_TDL0R_DATA2	40006588	16	8	rw	DATA2
CAN1	CAN_TDL0R	CAN1_CAN_TDL0R	DATA1	CAN1_CAN_TDL0R_DATA1	40006588	8	8	rw	DATA1
CAN1	CAN_TDL0R	CAN1_CAN_TDL0R	DATA0	CAN1_CAN_TDL0R_DATA0	40006588	0	8	rw	DATA0
CAN1	CAN_TDH0R	CAN1_CAN_TDH0R	DATA7	CAN1_CAN_TDH0R_DATA7	4000658C	24	8	rw	DATA7
CAN1	CAN_TDH0R	CAN1_CAN_TDH0R	DATA6	CAN1_CAN_TDH0R_DATA6	4000658C	16	8	rw	DATA6
CAN1	CAN_TDH0R	CAN1_CAN_TDH0R	DATA5	CAN1_CAN_TDH0R_DATA5	4000658C	8	8	rw	DATA5
CAN1	CAN_TDH0R	CAN1_CAN_TDH0R	DATA4	CAN1_CAN_TDH0R_DATA4	4000658C	0	8	rw	DATA4
CAN1	CAN_TI1R	CAN1_CAN_TI1R	STID	CAN1_CAN_TI1R_STID	40006590	21	11	rw	STID
CAN1	CAN_TI1R	CAN1_CAN_TI1R	EXID	CAN1_CAN_TI1R_EXID	40006590	3	18	rw	EXID
CAN1	CAN_TI1R	CAN1_CAN_TI1R	IDE	CAN1_CAN_TI1R_IDE	40006590	2	1	rw	IDE
CAN1	CAN_TI1R	CAN1_CAN_TI1R	RTR	CAN1_CAN_TI1R_RTR	40006590	1	1	rw	RTR
CAN1	CAN_TI1R	CAN1_CAN_TI1R	TXRQ	CAN1_CAN_TI1R_TXRQ	40006590	0	1	rw	TXRQ
CAN1	CAN_TDT1R	CAN1_CAN_TDT1R	TIME	CAN1_CAN_TDT1R_TIME	40006594	16	16	rw	TIME
CAN1	CAN_TDT1R	CAN1_CAN_TDT1R	TGT	CAN1_CAN_TDT1R_TGT	40006594	8	1	rw	TGT
CAN1	CAN_TDT1R	CAN1_CAN_TDT1R	DLC	CAN1_CAN_TDT1R_DLC	40006594	0	4	rw	DLC
CAN1	CAN_TDL1R	CAN1_CAN_TDL1R	DATA3	CAN1_CAN_TDL1R_DATA3	40006598	24	8	rw	DATA3
CAN1	CAN_TDL1R	CAN1_CAN_TDL1R	DATA2	CAN1_CAN_TDL1R_DATA2	40006598	16	8	rw	DATA2
CAN1	CAN_TDL1R	CAN1_CAN_TDL1R	DATA1	CAN1_CAN_TDL1R_DATA1	40006598	8	8	rw	DATA1
CAN1	CAN_TDL1R	CAN1_CAN_TDL1R	DATA0	CAN1_CAN_TDL1R_DATA0	40006598	0	8	rw	DATA0
CAN1	CAN_TDH1R	CAN1_CAN_TDH1R	DATA7	CAN1_CAN_TDH1R_DATA7	4000659C	24	8	rw	DATA7
CAN1	CAN_TDH1R	CAN1_CAN_TDH1R	DATA6	CAN1_CAN_TDH1R_DATA6	4000659C	16	8	rw	DATA6
CAN1	CAN_TDH1R	CAN1_CAN_TDH1R	DATA5	CAN1_CAN_TDH1R_DATA5	4000659C	8	8	rw	DATA5
CAN1	CAN_TDH1R	CAN1_CAN_TDH1R	DATA4	CAN1_CAN_TDH1R_DATA4	4000659C	0	8	rw	DATA4
CAN1	CAN_TI2R	CAN1_CAN_TI2R	STID	CAN1_CAN_TI2R_STID	400065A0	21	11	rw	STID
CAN1	CAN_TI2R	CAN1_CAN_TI2R	EXID	CAN1_CAN_TI2R_EXID	400065A0	3	18	rw	EXID
CAN1	CAN_TI2R	CAN1_CAN_TI2R	IDE	CAN1_CAN_TI2R_IDE	400065A0	2	1	rw	IDE
CAN1	CAN_TI2R	CAN1_CAN_TI2R	RTR	CAN1_CAN_TI2R_RTR	400065A0	1	1	rw	RTR
CAN1	CAN_TI2R	CAN1_CAN_TI2R	TXRQ	CAN1_CAN_TI2R_TXRQ	400065A0	0	1	rw	TXRQ
CAN1	CAN_TDT2R	CAN1_CAN_TDT2R	TIME	CAN1_CAN_TDT2R_TIME	400065A4	16	16	rw	TIME
CAN1	CAN_TDT2R	CAN1_CAN_TDT2R	TGT	CAN1_CAN_TDT2R_TGT	400065A4	8	1	rw	TGT
CAN1	CAN_TDT2R	CAN1_CAN_TDT2R	DLC	CAN1_CAN_TDT2R_DLC	400065A4	0	4	rw	DLC
CAN1	CAN_TDL2R	CAN1_CAN_TDL2R	DATA3	CAN1_CAN_TDL2R_DATA3	400065A8	24	8	rw	DATA3
CAN1	CAN_TDL2R	CAN1_CAN_TDL2R	DATA2	CAN1_CAN_TDL2R_DATA2	400065A8	16	8	rw	DATA2
CAN1	CAN_TDL2R	CAN1_CAN_TDL2R	DATA1	CAN1_CAN_TDL2R_DATA1	400065A8	8	8	rw	DATA1
CAN1	CAN_TDL2R	CAN1_CAN_TDL2R	DATA0	CAN1_CAN_TDL2R_DATA0	400065A8	0	8	rw	DATA0
CAN1	CAN_TDH2R	CAN1_CAN_TDH2R	DATA7	CAN1_CAN_TDH2R_DATA7	400065AC	24	8	rw	DATA7
CAN1	CAN_TDH2R	CAN1_CAN_TDH2R	DATA6	CAN1_CAN_TDH2R_DATA6	400065AC	16	8	rw	DATA6
CAN1	CAN_TDH2R	CAN1_CAN_TDH2R	DATA5	CAN1_CAN_TDH2R_DATA5	400065AC	8	8	rw	DATA5
CAN1	CAN_TDH2R	CAN1_CAN_TDH2R	DATA4	CAN1_CAN_TDH2R_DATA4	400065AC	0	8	rw	DATA4
CAN1	CAN_RI0R	CAN1_CAN_RI0R	STID	CAN1_CAN_RI0R_STID	400065B0	21	11	rw	STID
CAN1	CAN_RI0R	CAN1_CAN_RI0R	EXID	CAN1_CAN_RI0R_EXID	400065B0	3	18	rw	EXID
CAN1	CAN_RI0R	CAN1_CAN_RI0R	IDE	CAN1_CAN_RI0R_IDE	400065B0	2	1	rw	IDE
CAN1	CAN_RI0R	CAN1_CAN_RI0R	RTR	CAN1_CAN_RI0R_RTR	400065B0	1	1	rw	RTR
CAN1	CAN_RDT0R	CAN1_CAN_RDT0R	TIME	CAN1_CAN_RDT0R_TIME	400065B4	16	16	rw	TIME
CAN1	CAN_RDT0R	CAN1_CAN_RDT0R	FMI	CAN1_CAN_RDT0R_FMI	400065B4	8	8	rw	FMI
CAN1	CAN_RDT0R	CAN1_CAN_RDT0R	DLC	CAN1_CAN_RDT0R_DLC	400065B4	0	4	rw	DLC
CAN1	CAN_RDL0R	CAN1_CAN_RDL0R	DATA3	CAN1_CAN_RDL0R_DATA3	400065B8	24	8	rw	DATA3
CAN1	CAN_RDL0R	CAN1_CAN_RDL0R	DATA2	CAN1_CAN_RDL0R_DATA2	400065B8	16	8	rw	DATA2
CAN1	CAN_RDL0R	CAN1_CAN_RDL0R	DATA1	CAN1_CAN_RDL0R_DATA1	400065B8	8	8	rw	DATA1
CAN1	CAN_RDL0R	CAN1_CAN_RDL0R	DATA0	CAN1_CAN_RDL0R_DATA0	400065B8	0	8	rw	DATA0
CAN1	CAN_RDH0R	CAN1_CAN_RDH0R	DATA7	CAN1_CAN_RDH0R_DATA7	400065BC	24	8	rw	DATA7
CAN1	CAN_RDH0R	CAN1_CAN_RDH0R	DATA6	CAN1_CAN_RDH0R_DATA6	400065BC	16	8	rw	DATA6
CAN1	CAN_RDH0R	CAN1_CAN_RDH0R	DATA5	CAN1_CAN_RDH0R_DATA5	400065BC	8	8	rw	DATA5
CAN1	CAN_RDH0R	CAN1_CAN_RDH0R	DATA4	CAN1_CAN_RDH0R_DATA4	400065BC	0	8	rw	DATA4
CAN1	CAN_RI1R	CAN1_CAN_RI1R	STID	CAN1_CAN_RI1R_STID	400065C0	21	11	rw	STID
CAN1	CAN_RI1R	CAN1_CAN_RI1R	EXID	CAN1_CAN_RI1R_EXID	400065C0	3	18	rw	EXID
CAN1	CAN_RI1R	CAN1_CAN_RI1R	IDE	CAN1_CAN_RI1R_IDE	400065C0	2	1	rw	IDE
CAN1	CAN_RI1R	CAN1_CAN_RI1R	RTR	CAN1_CAN_RI1R_RTR	400065C0	1	1	rw	RTR
CAN1	CAN_RDT1R	CAN1_CAN_RDT1R	TIME	CAN1_CAN_RDT1R_TIME	400065C4	16	16	rw	TIME
CAN1	CAN_RDT1R	CAN1_CAN_RDT1R	FMI	CAN1_CAN_RDT1R_FMI	400065C4	8	8	rw	FMI
CAN1	CAN_RDT1R	CAN1_CAN_RDT1R	DLC	CAN1_CAN_RDT1R_DLC	400065C4	0	4	rw	DLC
CAN1	CAN_RDL1R	CAN1_CAN_RDL1R	DATA3	CAN1_CAN_RDL1R_DATA3	400065C8	24	8	rw	DATA3
CAN1	CAN_RDL1R	CAN1_CAN_RDL1R	DATA2	CAN1_CAN_RDL1R_DATA2	400065C8	16	8	rw	DATA2
CAN1	CAN_RDL1R	CAN1_CAN_RDL1R	DATA1	CAN1_CAN_RDL1R_DATA1	400065C8	8	8	rw	DATA1
CAN1	CAN_RDL1R	CAN1_CAN_RDL1R	DATA0	CAN1_CAN_RDL1R_DATA0	400065C8	0	8	rw	DATA0
CAN1	CAN_RDH1R	CAN1_CAN_RDH1R	DATA7	CAN1_CAN_RDH1R_DATA7	400065CC	24	8	rw	DATA7
CAN1	CAN_RDH1R	CAN1_CAN_RDH1R	DATA6	CAN1_CAN_RDH1R_DATA6	400065CC	16	8	rw	DATA6
CAN1	CAN_RDH1R	CAN1_CAN_RDH1R	DATA5	CAN1_CAN_RDH1R_DATA5	400065CC	8	8	rw	DATA5
CAN1	CAN_RDH1R	CAN1_CAN_RDH1R	DATA4	CAN1_CAN_RDH1R_DATA4	400065CC	0	8	rw	DATA4
CAN1	CAN_FMR	CAN1_CAN_FMR	FINIT	CAN1_CAN_FMR_FINIT	40006600	0	1	rw	FINIT
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM0	CAN1_CAN_FM1R_FBM0	40006604	0	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM1	CAN1_CAN_FM1R_FBM1	40006604	1	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM2	CAN1_CAN_FM1R_FBM2	40006604	2	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM3	CAN1_CAN_FM1R_FBM3	40006604	3	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM4	CAN1_CAN_FM1R_FBM4	40006604	4	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM5	CAN1_CAN_FM1R_FBM5	40006604	5	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM6	CAN1_CAN_FM1R_FBM6	40006604	6	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM7	CAN1_CAN_FM1R_FBM7	40006604	7	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM8	CAN1_CAN_FM1R_FBM8	40006604	8	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM9	CAN1_CAN_FM1R_FBM9	40006604	9	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM10	CAN1_CAN_FM1R_FBM10	40006604	10	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM11	CAN1_CAN_FM1R_FBM11	40006604	11	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM12	CAN1_CAN_FM1R_FBM12	40006604	12	1	rw	Filter mode
CAN1	CAN_FM1R	CAN1_CAN_FM1R	FBM13	CAN1_CAN_FM1R_FBM13	40006604	13	1	rw	Filter mode
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC0	CAN1_CAN_FS1R_FSC0	4000660C	0	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC1	CAN1_CAN_FS1R_FSC1	4000660C	1	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC2	CAN1_CAN_FS1R_FSC2	4000660C	2	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC3	CAN1_CAN_FS1R_FSC3	4000660C	3	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC4	CAN1_CAN_FS1R_FSC4	4000660C	4	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC5	CAN1_CAN_FS1R_FSC5	4000660C	5	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC6	CAN1_CAN_FS1R_FSC6	4000660C	6	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC7	CAN1_CAN_FS1R_FSC7	4000660C	7	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC8	CAN1_CAN_FS1R_FSC8	4000660C	8	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC9	CAN1_CAN_FS1R_FSC9	4000660C	9	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC10	CAN1_CAN_FS1R_FSC10	4000660C	10	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC11	CAN1_CAN_FS1R_FSC11	4000660C	11	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC12	CAN1_CAN_FS1R_FSC12	4000660C	12	1	rw	Filter scale configuration
CAN1	CAN_FS1R	CAN1_CAN_FS1R	FSC13	CAN1_CAN_FS1R_FSC13	4000660C	13	1	rw	Filter scale configuration
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA0	CAN1_CAN_FFA1R_FFA0	40006614	0	1	rw	Filter FIFO assignment for filter 0
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA1	CAN1_CAN_FFA1R_FFA1	40006614	1	1	rw	Filter FIFO assignment for filter 1
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA2	CAN1_CAN_FFA1R_FFA2	40006614	2	1	rw	Filter FIFO assignment for filter 2
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA3	CAN1_CAN_FFA1R_FFA3	40006614	3	1	rw	Filter FIFO assignment for filter 3
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA4	CAN1_CAN_FFA1R_FFA4	40006614	4	1	rw	Filter FIFO assignment for filter 4
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA5	CAN1_CAN_FFA1R_FFA5	40006614	5	1	rw	Filter FIFO assignment for filter 5
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA6	CAN1_CAN_FFA1R_FFA6	40006614	6	1	rw	Filter FIFO assignment for filter 6
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA7	CAN1_CAN_FFA1R_FFA7	40006614	7	1	rw	Filter FIFO assignment for filter 7
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA8	CAN1_CAN_FFA1R_FFA8	40006614	8	1	rw	Filter FIFO assignment for filter 8
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA9	CAN1_CAN_FFA1R_FFA9	40006614	9	1	rw	Filter FIFO assignment for filter 9
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA10	CAN1_CAN_FFA1R_FFA10	40006614	10	1	rw	Filter FIFO assignment for filter 10
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA11	CAN1_CAN_FFA1R_FFA11	40006614	11	1	rw	Filter FIFO assignment for filter 11
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA12	CAN1_CAN_FFA1R_FFA12	40006614	12	1	rw	Filter FIFO assignment for filter 12
CAN1	CAN_FFA1R	CAN1_CAN_FFA1R	FFA13	CAN1_CAN_FFA1R_FFA13	40006614	13	1	rw	Filter FIFO assignment for filter 13
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT0	CAN1_CAN_FA1R_FACT0	4000661C	0	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT1	CAN1_CAN_FA1R_FACT1	4000661C	1	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT2	CAN1_CAN_FA1R_FACT2	4000661C	2	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT3	CAN1_CAN_FA1R_FACT3	4000661C	3	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT4	CAN1_CAN_FA1R_FACT4	4000661C	4	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT5	CAN1_CAN_FA1R_FACT5	4000661C	5	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT6	CAN1_CAN_FA1R_FACT6	4000661C	6	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT7	CAN1_CAN_FA1R_FACT7	4000661C	7	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT8	CAN1_CAN_FA1R_FACT8	4000661C	8	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT9	CAN1_CAN_FA1R_FACT9	4000661C	9	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT10	CAN1_CAN_FA1R_FACT10	4000661C	10	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT11	CAN1_CAN_FA1R_FACT11	4000661C	11	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT12	CAN1_CAN_FA1R_FACT12	4000661C	12	1	rw	Filter active
CAN1	CAN_FA1R	CAN1_CAN_FA1R	FACT13	CAN1_CAN_FA1R_FACT13	4000661C	13	1	rw	Filter active
CAN1	F0R1	CAN1_F0R1	FB0	CAN1_F0R1_FB0	40006640	0	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB1	CAN1_F0R1_FB1	40006640	1	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB2	CAN1_F0R1_FB2	40006640	2	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB3	CAN1_F0R1_FB3	40006640	3	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB4	CAN1_F0R1_FB4	40006640	4	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB5	CAN1_F0R1_FB5	40006640	5	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB6	CAN1_F0R1_FB6	40006640	6	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB7	CAN1_F0R1_FB7	40006640	7	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB8	CAN1_F0R1_FB8	40006640	8	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB9	CAN1_F0R1_FB9	40006640	9	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB10	CAN1_F0R1_FB10	40006640	10	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB11	CAN1_F0R1_FB11	40006640	11	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB12	CAN1_F0R1_FB12	40006640	12	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB13	CAN1_F0R1_FB13	40006640	13	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB14	CAN1_F0R1_FB14	40006640	14	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB15	CAN1_F0R1_FB15	40006640	15	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB16	CAN1_F0R1_FB16	40006640	16	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB17	CAN1_F0R1_FB17	40006640	17	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB18	CAN1_F0R1_FB18	40006640	18	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB19	CAN1_F0R1_FB19	40006640	19	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB20	CAN1_F0R1_FB20	40006640	20	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB21	CAN1_F0R1_FB21	40006640	21	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB22	CAN1_F0R1_FB22	40006640	22	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB23	CAN1_F0R1_FB23	40006640	23	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB24	CAN1_F0R1_FB24	40006640	24	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB25	CAN1_F0R1_FB25	40006640	25	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB26	CAN1_F0R1_FB26	40006640	26	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB27	CAN1_F0R1_FB27	40006640	27	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB28	CAN1_F0R1_FB28	40006640	28	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB29	CAN1_F0R1_FB29	40006640	29	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB30	CAN1_F0R1_FB30	40006640	30	1	rw	Filter bits
CAN1	F0R1	CAN1_F0R1	FB31	CAN1_F0R1_FB31	40006640	31	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB0	CAN1_F0R2_FB0	40006644	0	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB1	CAN1_F0R2_FB1	40006644	1	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB2	CAN1_F0R2_FB2	40006644	2	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB3	CAN1_F0R2_FB3	40006644	3	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB4	CAN1_F0R2_FB4	40006644	4	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB5	CAN1_F0R2_FB5	40006644	5	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB6	CAN1_F0R2_FB6	40006644	6	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB7	CAN1_F0R2_FB7	40006644	7	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB8	CAN1_F0R2_FB8	40006644	8	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB9	CAN1_F0R2_FB9	40006644	9	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB10	CAN1_F0R2_FB10	40006644	10	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB11	CAN1_F0R2_FB11	40006644	11	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB12	CAN1_F0R2_FB12	40006644	12	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB13	CAN1_F0R2_FB13	40006644	13	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB14	CAN1_F0R2_FB14	40006644	14	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB15	CAN1_F0R2_FB15	40006644	15	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB16	CAN1_F0R2_FB16	40006644	16	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB17	CAN1_F0R2_FB17	40006644	17	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB18	CAN1_F0R2_FB18	40006644	18	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB19	CAN1_F0R2_FB19	40006644	19	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB20	CAN1_F0R2_FB20	40006644	20	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB21	CAN1_F0R2_FB21	40006644	21	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB22	CAN1_F0R2_FB22	40006644	22	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB23	CAN1_F0R2_FB23	40006644	23	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB24	CAN1_F0R2_FB24	40006644	24	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB25	CAN1_F0R2_FB25	40006644	25	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB26	CAN1_F0R2_FB26	40006644	26	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB27	CAN1_F0R2_FB27	40006644	27	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB28	CAN1_F0R2_FB28	40006644	28	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB29	CAN1_F0R2_FB29	40006644	29	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB30	CAN1_F0R2_FB30	40006644	30	1	rw	Filter bits
CAN1	F0R2	CAN1_F0R2	FB31	CAN1_F0R2_FB31	40006644	31	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB0	CAN1_F1R1_FB0	40006648	0	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB1	CAN1_F1R1_FB1	40006648	1	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB2	CAN1_F1R1_FB2	40006648	2	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB3	CAN1_F1R1_FB3	40006648	3	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB4	CAN1_F1R1_FB4	40006648	4	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB5	CAN1_F1R1_FB5	40006648	5	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB6	CAN1_F1R1_FB6	40006648	6	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB7	CAN1_F1R1_FB7	40006648	7	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB8	CAN1_F1R1_FB8	40006648	8	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB9	CAN1_F1R1_FB9	40006648	9	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB10	CAN1_F1R1_FB10	40006648	10	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB11	CAN1_F1R1_FB11	40006648	11	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB12	CAN1_F1R1_FB12	40006648	12	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB13	CAN1_F1R1_FB13	40006648	13	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB14	CAN1_F1R1_FB14	40006648	14	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB15	CAN1_F1R1_FB15	40006648	15	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB16	CAN1_F1R1_FB16	40006648	16	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB17	CAN1_F1R1_FB17	40006648	17	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB18	CAN1_F1R1_FB18	40006648	18	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB19	CAN1_F1R1_FB19	40006648	19	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB20	CAN1_F1R1_FB20	40006648	20	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB21	CAN1_F1R1_FB21	40006648	21	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB22	CAN1_F1R1_FB22	40006648	22	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB23	CAN1_F1R1_FB23	40006648	23	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB24	CAN1_F1R1_FB24	40006648	24	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB25	CAN1_F1R1_FB25	40006648	25	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB26	CAN1_F1R1_FB26	40006648	26	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB27	CAN1_F1R1_FB27	40006648	27	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB28	CAN1_F1R1_FB28	40006648	28	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB29	CAN1_F1R1_FB29	40006648	29	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB30	CAN1_F1R1_FB30	40006648	30	1	rw	Filter bits
CAN1	F1R1	CAN1_F1R1	FB31	CAN1_F1R1_FB31	40006648	31	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB0	CAN1_F1R2_FB0	4000664C	0	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB1	CAN1_F1R2_FB1	4000664C	1	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB2	CAN1_F1R2_FB2	4000664C	2	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB3	CAN1_F1R2_FB3	4000664C	3	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB4	CAN1_F1R2_FB4	4000664C	4	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB5	CAN1_F1R2_FB5	4000664C	5	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB6	CAN1_F1R2_FB6	4000664C	6	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB7	CAN1_F1R2_FB7	4000664C	7	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB8	CAN1_F1R2_FB8	4000664C	8	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB9	CAN1_F1R2_FB9	4000664C	9	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB10	CAN1_F1R2_FB10	4000664C	10	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB11	CAN1_F1R2_FB11	4000664C	11	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB12	CAN1_F1R2_FB12	4000664C	12	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB13	CAN1_F1R2_FB13	4000664C	13	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB14	CAN1_F1R2_FB14	4000664C	14	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB15	CAN1_F1R2_FB15	4000664C	15	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB16	CAN1_F1R2_FB16	4000664C	16	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB17	CAN1_F1R2_FB17	4000664C	17	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB18	CAN1_F1R2_FB18	4000664C	18	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB19	CAN1_F1R2_FB19	4000664C	19	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB20	CAN1_F1R2_FB20	4000664C	20	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB21	CAN1_F1R2_FB21	4000664C	21	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB22	CAN1_F1R2_FB22	4000664C	22	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB23	CAN1_F1R2_FB23	4000664C	23	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB24	CAN1_F1R2_FB24	4000664C	24	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB25	CAN1_F1R2_FB25	4000664C	25	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB26	CAN1_F1R2_FB26	4000664C	26	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB27	CAN1_F1R2_FB27	4000664C	27	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB28	CAN1_F1R2_FB28	4000664C	28	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB29	CAN1_F1R2_FB29	4000664C	29	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB30	CAN1_F1R2_FB30	4000664C	30	1	rw	Filter bits
CAN1	F1R2	CAN1_F1R2	FB31	CAN1_F1R2_FB31	4000664C	31	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB0	CAN1_F2R1_FB0	40006650	0	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB1	CAN1_F2R1_FB1	40006650	1	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB2	CAN1_F2R1_FB2	40006650	2	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB3	CAN1_F2R1_FB3	40006650	3	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB4	CAN1_F2R1_FB4	40006650	4	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB5	CAN1_F2R1_FB5	40006650	5	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB6	CAN1_F2R1_FB6	40006650	6	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB7	CAN1_F2R1_FB7	40006650	7	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB8	CAN1_F2R1_FB8	40006650	8	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB9	CAN1_F2R1_FB9	40006650	9	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB10	CAN1_F2R1_FB10	40006650	10	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB11	CAN1_F2R1_FB11	40006650	11	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB12	CAN1_F2R1_FB12	40006650	12	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB13	CAN1_F2R1_FB13	40006650	13	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB14	CAN1_F2R1_FB14	40006650	14	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB15	CAN1_F2R1_FB15	40006650	15	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB16	CAN1_F2R1_FB16	40006650	16	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB17	CAN1_F2R1_FB17	40006650	17	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB18	CAN1_F2R1_FB18	40006650	18	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB19	CAN1_F2R1_FB19	40006650	19	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB20	CAN1_F2R1_FB20	40006650	20	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB21	CAN1_F2R1_FB21	40006650	21	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB22	CAN1_F2R1_FB22	40006650	22	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB23	CAN1_F2R1_FB23	40006650	23	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB24	CAN1_F2R1_FB24	40006650	24	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB25	CAN1_F2R1_FB25	40006650	25	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB26	CAN1_F2R1_FB26	40006650	26	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB27	CAN1_F2R1_FB27	40006650	27	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB28	CAN1_F2R1_FB28	40006650	28	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB29	CAN1_F2R1_FB29	40006650	29	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB30	CAN1_F2R1_FB30	40006650	30	1	rw	Filter bits
CAN1	F2R1	CAN1_F2R1	FB31	CAN1_F2R1_FB31	40006650	31	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB0	CAN1_F2R2_FB0	40006654	0	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB1	CAN1_F2R2_FB1	40006654	1	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB2	CAN1_F2R2_FB2	40006654	2	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB3	CAN1_F2R2_FB3	40006654	3	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB4	CAN1_F2R2_FB4	40006654	4	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB5	CAN1_F2R2_FB5	40006654	5	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB6	CAN1_F2R2_FB6	40006654	6	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB7	CAN1_F2R2_FB7	40006654	7	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB8	CAN1_F2R2_FB8	40006654	8	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB9	CAN1_F2R2_FB9	40006654	9	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB10	CAN1_F2R2_FB10	40006654	10	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB11	CAN1_F2R2_FB11	40006654	11	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB12	CAN1_F2R2_FB12	40006654	12	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB13	CAN1_F2R2_FB13	40006654	13	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB14	CAN1_F2R2_FB14	40006654	14	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB15	CAN1_F2R2_FB15	40006654	15	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB16	CAN1_F2R2_FB16	40006654	16	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB17	CAN1_F2R2_FB17	40006654	17	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB18	CAN1_F2R2_FB18	40006654	18	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB19	CAN1_F2R2_FB19	40006654	19	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB20	CAN1_F2R2_FB20	40006654	20	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB21	CAN1_F2R2_FB21	40006654	21	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB22	CAN1_F2R2_FB22	40006654	22	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB23	CAN1_F2R2_FB23	40006654	23	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB24	CAN1_F2R2_FB24	40006654	24	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB25	CAN1_F2R2_FB25	40006654	25	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB26	CAN1_F2R2_FB26	40006654	26	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB27	CAN1_F2R2_FB27	40006654	27	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB28	CAN1_F2R2_FB28	40006654	28	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB29	CAN1_F2R2_FB29	40006654	29	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB30	CAN1_F2R2_FB30	40006654	30	1	rw	Filter bits
CAN1	F2R2	CAN1_F2R2	FB31	CAN1_F2R2_FB31	40006654	31	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB0	CAN1_F3R1_FB0	40006658	0	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB1	CAN1_F3R1_FB1	40006658	1	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB2	CAN1_F3R1_FB2	40006658	2	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB3	CAN1_F3R1_FB3	40006658	3	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB4	CAN1_F3R1_FB4	40006658	4	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB5	CAN1_F3R1_FB5	40006658	5	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB6	CAN1_F3R1_FB6	40006658	6	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB7	CAN1_F3R1_FB7	40006658	7	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB8	CAN1_F3R1_FB8	40006658	8	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB9	CAN1_F3R1_FB9	40006658	9	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB10	CAN1_F3R1_FB10	40006658	10	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB11	CAN1_F3R1_FB11	40006658	11	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB12	CAN1_F3R1_FB12	40006658	12	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB13	CAN1_F3R1_FB13	40006658	13	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB14	CAN1_F3R1_FB14	40006658	14	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB15	CAN1_F3R1_FB15	40006658	15	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB16	CAN1_F3R1_FB16	40006658	16	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB17	CAN1_F3R1_FB17	40006658	17	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB18	CAN1_F3R1_FB18	40006658	18	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB19	CAN1_F3R1_FB19	40006658	19	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB20	CAN1_F3R1_FB20	40006658	20	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB21	CAN1_F3R1_FB21	40006658	21	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB22	CAN1_F3R1_FB22	40006658	22	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB23	CAN1_F3R1_FB23	40006658	23	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB24	CAN1_F3R1_FB24	40006658	24	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB25	CAN1_F3R1_FB25	40006658	25	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB26	CAN1_F3R1_FB26	40006658	26	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB27	CAN1_F3R1_FB27	40006658	27	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB28	CAN1_F3R1_FB28	40006658	28	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB29	CAN1_F3R1_FB29	40006658	29	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB30	CAN1_F3R1_FB30	40006658	30	1	rw	Filter bits
CAN1	F3R1	CAN1_F3R1	FB31	CAN1_F3R1_FB31	40006658	31	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB0	CAN1_F3R2_FB0	4000665C	0	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB1	CAN1_F3R2_FB1	4000665C	1	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB2	CAN1_F3R2_FB2	4000665C	2	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB3	CAN1_F3R2_FB3	4000665C	3	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB4	CAN1_F3R2_FB4	4000665C	4	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB5	CAN1_F3R2_FB5	4000665C	5	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB6	CAN1_F3R2_FB6	4000665C	6	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB7	CAN1_F3R2_FB7	4000665C	7	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB8	CAN1_F3R2_FB8	4000665C	8	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB9	CAN1_F3R2_FB9	4000665C	9	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB10	CAN1_F3R2_FB10	4000665C	10	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB11	CAN1_F3R2_FB11	4000665C	11	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB12	CAN1_F3R2_FB12	4000665C	12	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB13	CAN1_F3R2_FB13	4000665C	13	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB14	CAN1_F3R2_FB14	4000665C	14	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB15	CAN1_F3R2_FB15	4000665C	15	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB16	CAN1_F3R2_FB16	4000665C	16	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB17	CAN1_F3R2_FB17	4000665C	17	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB18	CAN1_F3R2_FB18	4000665C	18	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB19	CAN1_F3R2_FB19	4000665C	19	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB20	CAN1_F3R2_FB20	4000665C	20	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB21	CAN1_F3R2_FB21	4000665C	21	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB22	CAN1_F3R2_FB22	4000665C	22	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB23	CAN1_F3R2_FB23	4000665C	23	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB24	CAN1_F3R2_FB24	4000665C	24	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB25	CAN1_F3R2_FB25	4000665C	25	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB26	CAN1_F3R2_FB26	4000665C	26	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB27	CAN1_F3R2_FB27	4000665C	27	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB28	CAN1_F3R2_FB28	4000665C	28	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB29	CAN1_F3R2_FB29	4000665C	29	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB30	CAN1_F3R2_FB30	4000665C	30	1	rw	Filter bits
CAN1	F3R2	CAN1_F3R2	FB31	CAN1_F3R2_FB31	4000665C	31	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB0	CAN1_F4R1_FB0	40006660	0	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB1	CAN1_F4R1_FB1	40006660	1	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB2	CAN1_F4R1_FB2	40006660	2	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB3	CAN1_F4R1_FB3	40006660	3	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB4	CAN1_F4R1_FB4	40006660	4	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB5	CAN1_F4R1_FB5	40006660	5	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB6	CAN1_F4R1_FB6	40006660	6	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB7	CAN1_F4R1_FB7	40006660	7	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB8	CAN1_F4R1_FB8	40006660	8	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB9	CAN1_F4R1_FB9	40006660	9	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB10	CAN1_F4R1_FB10	40006660	10	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB11	CAN1_F4R1_FB11	40006660	11	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB12	CAN1_F4R1_FB12	40006660	12	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB13	CAN1_F4R1_FB13	40006660	13	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB14	CAN1_F4R1_FB14	40006660	14	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB15	CAN1_F4R1_FB15	40006660	15	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB16	CAN1_F4R1_FB16	40006660	16	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB17	CAN1_F4R1_FB17	40006660	17	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB18	CAN1_F4R1_FB18	40006660	18	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB19	CAN1_F4R1_FB19	40006660	19	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB20	CAN1_F4R1_FB20	40006660	20	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB21	CAN1_F4R1_FB21	40006660	21	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB22	CAN1_F4R1_FB22	40006660	22	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB23	CAN1_F4R1_FB23	40006660	23	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB24	CAN1_F4R1_FB24	40006660	24	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB25	CAN1_F4R1_FB25	40006660	25	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB26	CAN1_F4R1_FB26	40006660	26	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB27	CAN1_F4R1_FB27	40006660	27	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB28	CAN1_F4R1_FB28	40006660	28	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB29	CAN1_F4R1_FB29	40006660	29	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB30	CAN1_F4R1_FB30	40006660	30	1	rw	Filter bits
CAN1	F4R1	CAN1_F4R1	FB31	CAN1_F4R1_FB31	40006660	31	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB0	CAN1_F4R2_FB0	40006664	0	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB1	CAN1_F4R2_FB1	40006664	1	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB2	CAN1_F4R2_FB2	40006664	2	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB3	CAN1_F4R2_FB3	40006664	3	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB4	CAN1_F4R2_FB4	40006664	4	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB5	CAN1_F4R2_FB5	40006664	5	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB6	CAN1_F4R2_FB6	40006664	6	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB7	CAN1_F4R2_FB7	40006664	7	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB8	CAN1_F4R2_FB8	40006664	8	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB9	CAN1_F4R2_FB9	40006664	9	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB10	CAN1_F4R2_FB10	40006664	10	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB11	CAN1_F4R2_FB11	40006664	11	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB12	CAN1_F4R2_FB12	40006664	12	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB13	CAN1_F4R2_FB13	40006664	13	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB14	CAN1_F4R2_FB14	40006664	14	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB15	CAN1_F4R2_FB15	40006664	15	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB16	CAN1_F4R2_FB16	40006664	16	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB17	CAN1_F4R2_FB17	40006664	17	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB18	CAN1_F4R2_FB18	40006664	18	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB19	CAN1_F4R2_FB19	40006664	19	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB20	CAN1_F4R2_FB20	40006664	20	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB21	CAN1_F4R2_FB21	40006664	21	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB22	CAN1_F4R2_FB22	40006664	22	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB23	CAN1_F4R2_FB23	40006664	23	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB24	CAN1_F4R2_FB24	40006664	24	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB25	CAN1_F4R2_FB25	40006664	25	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB26	CAN1_F4R2_FB26	40006664	26	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB27	CAN1_F4R2_FB27	40006664	27	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB28	CAN1_F4R2_FB28	40006664	28	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB29	CAN1_F4R2_FB29	40006664	29	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB30	CAN1_F4R2_FB30	40006664	30	1	rw	Filter bits
CAN1	F4R2	CAN1_F4R2	FB31	CAN1_F4R2_FB31	40006664	31	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB0	CAN1_F5R1_FB0	40006668	0	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB1	CAN1_F5R1_FB1	40006668	1	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB2	CAN1_F5R1_FB2	40006668	2	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB3	CAN1_F5R1_FB3	40006668	3	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB4	CAN1_F5R1_FB4	40006668	4	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB5	CAN1_F5R1_FB5	40006668	5	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB6	CAN1_F5R1_FB6	40006668	6	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB7	CAN1_F5R1_FB7	40006668	7	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB8	CAN1_F5R1_FB8	40006668	8	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB9	CAN1_F5R1_FB9	40006668	9	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB10	CAN1_F5R1_FB10	40006668	10	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB11	CAN1_F5R1_FB11	40006668	11	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB12	CAN1_F5R1_FB12	40006668	12	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB13	CAN1_F5R1_FB13	40006668	13	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB14	CAN1_F5R1_FB14	40006668	14	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB15	CAN1_F5R1_FB15	40006668	15	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB16	CAN1_F5R1_FB16	40006668	16	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB17	CAN1_F5R1_FB17	40006668	17	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB18	CAN1_F5R1_FB18	40006668	18	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB19	CAN1_F5R1_FB19	40006668	19	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB20	CAN1_F5R1_FB20	40006668	20	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB21	CAN1_F5R1_FB21	40006668	21	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB22	CAN1_F5R1_FB22	40006668	22	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB23	CAN1_F5R1_FB23	40006668	23	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB24	CAN1_F5R1_FB24	40006668	24	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB25	CAN1_F5R1_FB25	40006668	25	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB26	CAN1_F5R1_FB26	40006668	26	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB27	CAN1_F5R1_FB27	40006668	27	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB28	CAN1_F5R1_FB28	40006668	28	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB29	CAN1_F5R1_FB29	40006668	29	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB30	CAN1_F5R1_FB30	40006668	30	1	rw	Filter bits
CAN1	F5R1	CAN1_F5R1	FB31	CAN1_F5R1_FB31	40006668	31	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB0	CAN1_F5R2_FB0	4000666C	0	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB1	CAN1_F5R2_FB1	4000666C	1	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB2	CAN1_F5R2_FB2	4000666C	2	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB3	CAN1_F5R2_FB3	4000666C	3	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB4	CAN1_F5R2_FB4	4000666C	4	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB5	CAN1_F5R2_FB5	4000666C	5	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB6	CAN1_F5R2_FB6	4000666C	6	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB7	CAN1_F5R2_FB7	4000666C	7	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB8	CAN1_F5R2_FB8	4000666C	8	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB9	CAN1_F5R2_FB9	4000666C	9	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB10	CAN1_F5R2_FB10	4000666C	10	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB11	CAN1_F5R2_FB11	4000666C	11	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB12	CAN1_F5R2_FB12	4000666C	12	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB13	CAN1_F5R2_FB13	4000666C	13	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB14	CAN1_F5R2_FB14	4000666C	14	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB15	CAN1_F5R2_FB15	4000666C	15	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB16	CAN1_F5R2_FB16	4000666C	16	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB17	CAN1_F5R2_FB17	4000666C	17	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB18	CAN1_F5R2_FB18	4000666C	18	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB19	CAN1_F5R2_FB19	4000666C	19	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB20	CAN1_F5R2_FB20	4000666C	20	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB21	CAN1_F5R2_FB21	4000666C	21	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB22	CAN1_F5R2_FB22	4000666C	22	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB23	CAN1_F5R2_FB23	4000666C	23	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB24	CAN1_F5R2_FB24	4000666C	24	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB25	CAN1_F5R2_FB25	4000666C	25	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB26	CAN1_F5R2_FB26	4000666C	26	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB27	CAN1_F5R2_FB27	4000666C	27	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB28	CAN1_F5R2_FB28	4000666C	28	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB29	CAN1_F5R2_FB29	4000666C	29	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB30	CAN1_F5R2_FB30	4000666C	30	1	rw	Filter bits
CAN1	F5R2	CAN1_F5R2	FB31	CAN1_F5R2_FB31	4000666C	31	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB0	CAN1_F6R1_FB0	40006670	0	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB1	CAN1_F6R1_FB1	40006670	1	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB2	CAN1_F6R1_FB2	40006670	2	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB3	CAN1_F6R1_FB3	40006670	3	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB4	CAN1_F6R1_FB4	40006670	4	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB5	CAN1_F6R1_FB5	40006670	5	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB6	CAN1_F6R1_FB6	40006670	6	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB7	CAN1_F6R1_FB7	40006670	7	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB8	CAN1_F6R1_FB8	40006670	8	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB9	CAN1_F6R1_FB9	40006670	9	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB10	CAN1_F6R1_FB10	40006670	10	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB11	CAN1_F6R1_FB11	40006670	11	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB12	CAN1_F6R1_FB12	40006670	12	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB13	CAN1_F6R1_FB13	40006670	13	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB14	CAN1_F6R1_FB14	40006670	14	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB15	CAN1_F6R1_FB15	40006670	15	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB16	CAN1_F6R1_FB16	40006670	16	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB17	CAN1_F6R1_FB17	40006670	17	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB18	CAN1_F6R1_FB18	40006670	18	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB19	CAN1_F6R1_FB19	40006670	19	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB20	CAN1_F6R1_FB20	40006670	20	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB21	CAN1_F6R1_FB21	40006670	21	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB22	CAN1_F6R1_FB22	40006670	22	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB23	CAN1_F6R1_FB23	40006670	23	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB24	CAN1_F6R1_FB24	40006670	24	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB25	CAN1_F6R1_FB25	40006670	25	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB26	CAN1_F6R1_FB26	40006670	26	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB27	CAN1_F6R1_FB27	40006670	27	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB28	CAN1_F6R1_FB28	40006670	28	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB29	CAN1_F6R1_FB29	40006670	29	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB30	CAN1_F6R1_FB30	40006670	30	1	rw	Filter bits
CAN1	F6R1	CAN1_F6R1	FB31	CAN1_F6R1_FB31	40006670	31	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB0	CAN1_F6R2_FB0	40006674	0	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB1	CAN1_F6R2_FB1	40006674	1	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB2	CAN1_F6R2_FB2	40006674	2	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB3	CAN1_F6R2_FB3	40006674	3	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB4	CAN1_F6R2_FB4	40006674	4	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB5	CAN1_F6R2_FB5	40006674	5	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB6	CAN1_F6R2_FB6	40006674	6	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB7	CAN1_F6R2_FB7	40006674	7	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB8	CAN1_F6R2_FB8	40006674	8	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB9	CAN1_F6R2_FB9	40006674	9	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB10	CAN1_F6R2_FB10	40006674	10	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB11	CAN1_F6R2_FB11	40006674	11	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB12	CAN1_F6R2_FB12	40006674	12	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB13	CAN1_F6R2_FB13	40006674	13	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB14	CAN1_F6R2_FB14	40006674	14	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB15	CAN1_F6R2_FB15	40006674	15	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB16	CAN1_F6R2_FB16	40006674	16	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB17	CAN1_F6R2_FB17	40006674	17	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB18	CAN1_F6R2_FB18	40006674	18	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB19	CAN1_F6R2_FB19	40006674	19	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB20	CAN1_F6R2_FB20	40006674	20	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB21	CAN1_F6R2_FB21	40006674	21	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB22	CAN1_F6R2_FB22	40006674	22	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB23	CAN1_F6R2_FB23	40006674	23	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB24	CAN1_F6R2_FB24	40006674	24	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB25	CAN1_F6R2_FB25	40006674	25	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB26	CAN1_F6R2_FB26	40006674	26	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB27	CAN1_F6R2_FB27	40006674	27	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB28	CAN1_F6R2_FB28	40006674	28	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB29	CAN1_F6R2_FB29	40006674	29	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB30	CAN1_F6R2_FB30	40006674	30	1	rw	Filter bits
CAN1	F6R2	CAN1_F6R2	FB31	CAN1_F6R2_FB31	40006674	31	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB0	CAN1_F7R1_FB0	40006678	0	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB1	CAN1_F7R1_FB1	40006678	1	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB2	CAN1_F7R1_FB2	40006678	2	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB3	CAN1_F7R1_FB3	40006678	3	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB4	CAN1_F7R1_FB4	40006678	4	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB5	CAN1_F7R1_FB5	40006678	5	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB6	CAN1_F7R1_FB6	40006678	6	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB7	CAN1_F7R1_FB7	40006678	7	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB8	CAN1_F7R1_FB8	40006678	8	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB9	CAN1_F7R1_FB9	40006678	9	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB10	CAN1_F7R1_FB10	40006678	10	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB11	CAN1_F7R1_FB11	40006678	11	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB12	CAN1_F7R1_FB12	40006678	12	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB13	CAN1_F7R1_FB13	40006678	13	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB14	CAN1_F7R1_FB14	40006678	14	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB15	CAN1_F7R1_FB15	40006678	15	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB16	CAN1_F7R1_FB16	40006678	16	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB17	CAN1_F7R1_FB17	40006678	17	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB18	CAN1_F7R1_FB18	40006678	18	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB19	CAN1_F7R1_FB19	40006678	19	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB20	CAN1_F7R1_FB20	40006678	20	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB21	CAN1_F7R1_FB21	40006678	21	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB22	CAN1_F7R1_FB22	40006678	22	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB23	CAN1_F7R1_FB23	40006678	23	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB24	CAN1_F7R1_FB24	40006678	24	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB25	CAN1_F7R1_FB25	40006678	25	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB26	CAN1_F7R1_FB26	40006678	26	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB27	CAN1_F7R1_FB27	40006678	27	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB28	CAN1_F7R1_FB28	40006678	28	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB29	CAN1_F7R1_FB29	40006678	29	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB30	CAN1_F7R1_FB30	40006678	30	1	rw	Filter bits
CAN1	F7R1	CAN1_F7R1	FB31	CAN1_F7R1_FB31	40006678	31	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB0	CAN1_F7R2_FB0	4000667C	0	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB1	CAN1_F7R2_FB1	4000667C	1	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB2	CAN1_F7R2_FB2	4000667C	2	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB3	CAN1_F7R2_FB3	4000667C	3	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB4	CAN1_F7R2_FB4	4000667C	4	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB5	CAN1_F7R2_FB5	4000667C	5	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB6	CAN1_F7R2_FB6	4000667C	6	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB7	CAN1_F7R2_FB7	4000667C	7	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB8	CAN1_F7R2_FB8	4000667C	8	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB9	CAN1_F7R2_FB9	4000667C	9	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB10	CAN1_F7R2_FB10	4000667C	10	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB11	CAN1_F7R2_FB11	4000667C	11	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB12	CAN1_F7R2_FB12	4000667C	12	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB13	CAN1_F7R2_FB13	4000667C	13	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB14	CAN1_F7R2_FB14	4000667C	14	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB15	CAN1_F7R2_FB15	4000667C	15	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB16	CAN1_F7R2_FB16	4000667C	16	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB17	CAN1_F7R2_FB17	4000667C	17	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB18	CAN1_F7R2_FB18	4000667C	18	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB19	CAN1_F7R2_FB19	4000667C	19	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB20	CAN1_F7R2_FB20	4000667C	20	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB21	CAN1_F7R2_FB21	4000667C	21	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB22	CAN1_F7R2_FB22	4000667C	22	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB23	CAN1_F7R2_FB23	4000667C	23	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB24	CAN1_F7R2_FB24	4000667C	24	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB25	CAN1_F7R2_FB25	4000667C	25	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB26	CAN1_F7R2_FB26	4000667C	26	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB27	CAN1_F7R2_FB27	4000667C	27	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB28	CAN1_F7R2_FB28	4000667C	28	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB29	CAN1_F7R2_FB29	4000667C	29	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB30	CAN1_F7R2_FB30	4000667C	30	1	rw	Filter bits
CAN1	F7R2	CAN1_F7R2	FB31	CAN1_F7R2_FB31	4000667C	31	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB0	CAN1_F8R1_FB0	40006680	0	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB1	CAN1_F8R1_FB1	40006680	1	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB2	CAN1_F8R1_FB2	40006680	2	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB3	CAN1_F8R1_FB3	40006680	3	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB4	CAN1_F8R1_FB4	40006680	4	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB5	CAN1_F8R1_FB5	40006680	5	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB6	CAN1_F8R1_FB6	40006680	6	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB7	CAN1_F8R1_FB7	40006680	7	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB8	CAN1_F8R1_FB8	40006680	8	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB9	CAN1_F8R1_FB9	40006680	9	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB10	CAN1_F8R1_FB10	40006680	10	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB11	CAN1_F8R1_FB11	40006680	11	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB12	CAN1_F8R1_FB12	40006680	12	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB13	CAN1_F8R1_FB13	40006680	13	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB14	CAN1_F8R1_FB14	40006680	14	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB15	CAN1_F8R1_FB15	40006680	15	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB16	CAN1_F8R1_FB16	40006680	16	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB17	CAN1_F8R1_FB17	40006680	17	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB18	CAN1_F8R1_FB18	40006680	18	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB19	CAN1_F8R1_FB19	40006680	19	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB20	CAN1_F8R1_FB20	40006680	20	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB21	CAN1_F8R1_FB21	40006680	21	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB22	CAN1_F8R1_FB22	40006680	22	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB23	CAN1_F8R1_FB23	40006680	23	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB24	CAN1_F8R1_FB24	40006680	24	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB25	CAN1_F8R1_FB25	40006680	25	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB26	CAN1_F8R1_FB26	40006680	26	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB27	CAN1_F8R1_FB27	40006680	27	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB28	CAN1_F8R1_FB28	40006680	28	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB29	CAN1_F8R1_FB29	40006680	29	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB30	CAN1_F8R1_FB30	40006680	30	1	rw	Filter bits
CAN1	F8R1	CAN1_F8R1	FB31	CAN1_F8R1_FB31	40006680	31	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB0	CAN1_F8R2_FB0	40006684	0	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB1	CAN1_F8R2_FB1	40006684	1	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB2	CAN1_F8R2_FB2	40006684	2	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB3	CAN1_F8R2_FB3	40006684	3	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB4	CAN1_F8R2_FB4	40006684	4	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB5	CAN1_F8R2_FB5	40006684	5	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB6	CAN1_F8R2_FB6	40006684	6	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB7	CAN1_F8R2_FB7	40006684	7	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB8	CAN1_F8R2_FB8	40006684	8	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB9	CAN1_F8R2_FB9	40006684	9	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB10	CAN1_F8R2_FB10	40006684	10	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB11	CAN1_F8R2_FB11	40006684	11	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB12	CAN1_F8R2_FB12	40006684	12	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB13	CAN1_F8R2_FB13	40006684	13	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB14	CAN1_F8R2_FB14	40006684	14	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB15	CAN1_F8R2_FB15	40006684	15	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB16	CAN1_F8R2_FB16	40006684	16	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB17	CAN1_F8R2_FB17	40006684	17	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB18	CAN1_F8R2_FB18	40006684	18	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB19	CAN1_F8R2_FB19	40006684	19	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB20	CAN1_F8R2_FB20	40006684	20	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB21	CAN1_F8R2_FB21	40006684	21	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB22	CAN1_F8R2_FB22	40006684	22	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB23	CAN1_F8R2_FB23	40006684	23	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB24	CAN1_F8R2_FB24	40006684	24	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB25	CAN1_F8R2_FB25	40006684	25	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB26	CAN1_F8R2_FB26	40006684	26	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB27	CAN1_F8R2_FB27	40006684	27	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB28	CAN1_F8R2_FB28	40006684	28	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB29	CAN1_F8R2_FB29	40006684	29	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB30	CAN1_F8R2_FB30	40006684	30	1	rw	Filter bits
CAN1	F8R2	CAN1_F8R2	FB31	CAN1_F8R2_FB31	40006684	31	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB0	CAN1_F9R1_FB0	40006688	0	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB1	CAN1_F9R1_FB1	40006688	1	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB2	CAN1_F9R1_FB2	40006688	2	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB3	CAN1_F9R1_FB3	40006688	3	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB4	CAN1_F9R1_FB4	40006688	4	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB5	CAN1_F9R1_FB5	40006688	5	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB6	CAN1_F9R1_FB6	40006688	6	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB7	CAN1_F9R1_FB7	40006688	7	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB8	CAN1_F9R1_FB8	40006688	8	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB9	CAN1_F9R1_FB9	40006688	9	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB10	CAN1_F9R1_FB10	40006688	10	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB11	CAN1_F9R1_FB11	40006688	11	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB12	CAN1_F9R1_FB12	40006688	12	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB13	CAN1_F9R1_FB13	40006688	13	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB14	CAN1_F9R1_FB14	40006688	14	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB15	CAN1_F9R1_FB15	40006688	15	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB16	CAN1_F9R1_FB16	40006688	16	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB17	CAN1_F9R1_FB17	40006688	17	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB18	CAN1_F9R1_FB18	40006688	18	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB19	CAN1_F9R1_FB19	40006688	19	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB20	CAN1_F9R1_FB20	40006688	20	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB21	CAN1_F9R1_FB21	40006688	21	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB22	CAN1_F9R1_FB22	40006688	22	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB23	CAN1_F9R1_FB23	40006688	23	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB24	CAN1_F9R1_FB24	40006688	24	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB25	CAN1_F9R1_FB25	40006688	25	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB26	CAN1_F9R1_FB26	40006688	26	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB27	CAN1_F9R1_FB27	40006688	27	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB28	CAN1_F9R1_FB28	40006688	28	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB29	CAN1_F9R1_FB29	40006688	29	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB30	CAN1_F9R1_FB30	40006688	30	1	rw	Filter bits
CAN1	F9R1	CAN1_F9R1	FB31	CAN1_F9R1_FB31	40006688	31	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB0	CAN1_F9R2_FB0	4000668C	0	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB1	CAN1_F9R2_FB1	4000668C	1	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB2	CAN1_F9R2_FB2	4000668C	2	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB3	CAN1_F9R2_FB3	4000668C	3	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB4	CAN1_F9R2_FB4	4000668C	4	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB5	CAN1_F9R2_FB5	4000668C	5	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB6	CAN1_F9R2_FB6	4000668C	6	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB7	CAN1_F9R2_FB7	4000668C	7	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB8	CAN1_F9R2_FB8	4000668C	8	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB9	CAN1_F9R2_FB9	4000668C	9	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB10	CAN1_F9R2_FB10	4000668C	10	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB11	CAN1_F9R2_FB11	4000668C	11	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB12	CAN1_F9R2_FB12	4000668C	12	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB13	CAN1_F9R2_FB13	4000668C	13	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB14	CAN1_F9R2_FB14	4000668C	14	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB15	CAN1_F9R2_FB15	4000668C	15	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB16	CAN1_F9R2_FB16	4000668C	16	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB17	CAN1_F9R2_FB17	4000668C	17	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB18	CAN1_F9R2_FB18	4000668C	18	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB19	CAN1_F9R2_FB19	4000668C	19	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB20	CAN1_F9R2_FB20	4000668C	20	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB21	CAN1_F9R2_FB21	4000668C	21	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB22	CAN1_F9R2_FB22	4000668C	22	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB23	CAN1_F9R2_FB23	4000668C	23	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB24	CAN1_F9R2_FB24	4000668C	24	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB25	CAN1_F9R2_FB25	4000668C	25	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB26	CAN1_F9R2_FB26	4000668C	26	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB27	CAN1_F9R2_FB27	4000668C	27	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB28	CAN1_F9R2_FB28	4000668C	28	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB29	CAN1_F9R2_FB29	4000668C	29	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB30	CAN1_F9R2_FB30	4000668C	30	1	rw	Filter bits
CAN1	F9R2	CAN1_F9R2	FB31	CAN1_F9R2_FB31	4000668C	31	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB0	CAN1_F10R1_FB0	40006690	0	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB1	CAN1_F10R1_FB1	40006690	1	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB2	CAN1_F10R1_FB2	40006690	2	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB3	CAN1_F10R1_FB3	40006690	3	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB4	CAN1_F10R1_FB4	40006690	4	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB5	CAN1_F10R1_FB5	40006690	5	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB6	CAN1_F10R1_FB6	40006690	6	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB7	CAN1_F10R1_FB7	40006690	7	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB8	CAN1_F10R1_FB8	40006690	8	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB9	CAN1_F10R1_FB9	40006690	9	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB10	CAN1_F10R1_FB10	40006690	10	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB11	CAN1_F10R1_FB11	40006690	11	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB12	CAN1_F10R1_FB12	40006690	12	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB13	CAN1_F10R1_FB13	40006690	13	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB14	CAN1_F10R1_FB14	40006690	14	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB15	CAN1_F10R1_FB15	40006690	15	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB16	CAN1_F10R1_FB16	40006690	16	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB17	CAN1_F10R1_FB17	40006690	17	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB18	CAN1_F10R1_FB18	40006690	18	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB19	CAN1_F10R1_FB19	40006690	19	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB20	CAN1_F10R1_FB20	40006690	20	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB21	CAN1_F10R1_FB21	40006690	21	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB22	CAN1_F10R1_FB22	40006690	22	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB23	CAN1_F10R1_FB23	40006690	23	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB24	CAN1_F10R1_FB24	40006690	24	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB25	CAN1_F10R1_FB25	40006690	25	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB26	CAN1_F10R1_FB26	40006690	26	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB27	CAN1_F10R1_FB27	40006690	27	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB28	CAN1_F10R1_FB28	40006690	28	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB29	CAN1_F10R1_FB29	40006690	29	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB30	CAN1_F10R1_FB30	40006690	30	1	rw	Filter bits
CAN1	F10R1	CAN1_F10R1	FB31	CAN1_F10R1_FB31	40006690	31	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB0	CAN1_F10R2_FB0	40006694	0	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB1	CAN1_F10R2_FB1	40006694	1	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB2	CAN1_F10R2_FB2	40006694	2	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB3	CAN1_F10R2_FB3	40006694	3	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB4	CAN1_F10R2_FB4	40006694	4	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB5	CAN1_F10R2_FB5	40006694	5	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB6	CAN1_F10R2_FB6	40006694	6	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB7	CAN1_F10R2_FB7	40006694	7	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB8	CAN1_F10R2_FB8	40006694	8	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB9	CAN1_F10R2_FB9	40006694	9	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB10	CAN1_F10R2_FB10	40006694	10	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB11	CAN1_F10R2_FB11	40006694	11	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB12	CAN1_F10R2_FB12	40006694	12	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB13	CAN1_F10R2_FB13	40006694	13	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB14	CAN1_F10R2_FB14	40006694	14	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB15	CAN1_F10R2_FB15	40006694	15	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB16	CAN1_F10R2_FB16	40006694	16	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB17	CAN1_F10R2_FB17	40006694	17	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB18	CAN1_F10R2_FB18	40006694	18	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB19	CAN1_F10R2_FB19	40006694	19	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB20	CAN1_F10R2_FB20	40006694	20	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB21	CAN1_F10R2_FB21	40006694	21	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB22	CAN1_F10R2_FB22	40006694	22	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB23	CAN1_F10R2_FB23	40006694	23	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB24	CAN1_F10R2_FB24	40006694	24	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB25	CAN1_F10R2_FB25	40006694	25	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB26	CAN1_F10R2_FB26	40006694	26	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB27	CAN1_F10R2_FB27	40006694	27	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB28	CAN1_F10R2_FB28	40006694	28	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB29	CAN1_F10R2_FB29	40006694	29	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB30	CAN1_F10R2_FB30	40006694	30	1	rw	Filter bits
CAN1	F10R2	CAN1_F10R2	FB31	CAN1_F10R2_FB31	40006694	31	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB0	CAN1_F11R1_FB0	40006698	0	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB1	CAN1_F11R1_FB1	40006698	1	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB2	CAN1_F11R1_FB2	40006698	2	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB3	CAN1_F11R1_FB3	40006698	3	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB4	CAN1_F11R1_FB4	40006698	4	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB5	CAN1_F11R1_FB5	40006698	5	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB6	CAN1_F11R1_FB6	40006698	6	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB7	CAN1_F11R1_FB7	40006698	7	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB8	CAN1_F11R1_FB8	40006698	8	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB9	CAN1_F11R1_FB9	40006698	9	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB10	CAN1_F11R1_FB10	40006698	10	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB11	CAN1_F11R1_FB11	40006698	11	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB12	CAN1_F11R1_FB12	40006698	12	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB13	CAN1_F11R1_FB13	40006698	13	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB14	CAN1_F11R1_FB14	40006698	14	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB15	CAN1_F11R1_FB15	40006698	15	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB16	CAN1_F11R1_FB16	40006698	16	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB17	CAN1_F11R1_FB17	40006698	17	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB18	CAN1_F11R1_FB18	40006698	18	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB19	CAN1_F11R1_FB19	40006698	19	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB20	CAN1_F11R1_FB20	40006698	20	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB21	CAN1_F11R1_FB21	40006698	21	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB22	CAN1_F11R1_FB22	40006698	22	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB23	CAN1_F11R1_FB23	40006698	23	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB24	CAN1_F11R1_FB24	40006698	24	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB25	CAN1_F11R1_FB25	40006698	25	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB26	CAN1_F11R1_FB26	40006698	26	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB27	CAN1_F11R1_FB27	40006698	27	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB28	CAN1_F11R1_FB28	40006698	28	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB29	CAN1_F11R1_FB29	40006698	29	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB30	CAN1_F11R1_FB30	40006698	30	1	rw	Filter bits
CAN1	F11R1	CAN1_F11R1	FB31	CAN1_F11R1_FB31	40006698	31	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB0	CAN1_F11R2_FB0	4000669C	0	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB1	CAN1_F11R2_FB1	4000669C	1	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB2	CAN1_F11R2_FB2	4000669C	2	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB3	CAN1_F11R2_FB3	4000669C	3	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB4	CAN1_F11R2_FB4	4000669C	4	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB5	CAN1_F11R2_FB5	4000669C	5	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB6	CAN1_F11R2_FB6	4000669C	6	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB7	CAN1_F11R2_FB7	4000669C	7	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB8	CAN1_F11R2_FB8	4000669C	8	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB9	CAN1_F11R2_FB9	4000669C	9	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB10	CAN1_F11R2_FB10	4000669C	10	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB11	CAN1_F11R2_FB11	4000669C	11	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB12	CAN1_F11R2_FB12	4000669C	12	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB13	CAN1_F11R2_FB13	4000669C	13	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB14	CAN1_F11R2_FB14	4000669C	14	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB15	CAN1_F11R2_FB15	4000669C	15	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB16	CAN1_F11R2_FB16	4000669C	16	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB17	CAN1_F11R2_FB17	4000669C	17	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB18	CAN1_F11R2_FB18	4000669C	18	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB19	CAN1_F11R2_FB19	4000669C	19	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB20	CAN1_F11R2_FB20	4000669C	20	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB21	CAN1_F11R2_FB21	4000669C	21	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB22	CAN1_F11R2_FB22	4000669C	22	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB23	CAN1_F11R2_FB23	4000669C	23	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB24	CAN1_F11R2_FB24	4000669C	24	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB25	CAN1_F11R2_FB25	4000669C	25	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB26	CAN1_F11R2_FB26	4000669C	26	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB27	CAN1_F11R2_FB27	4000669C	27	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB28	CAN1_F11R2_FB28	4000669C	28	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB29	CAN1_F11R2_FB29	4000669C	29	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB30	CAN1_F11R2_FB30	4000669C	30	1	rw	Filter bits
CAN1	F11R2	CAN1_F11R2	FB31	CAN1_F11R2_FB31	4000669C	31	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB0	CAN1_F12R1_FB0	400066A0	0	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB1	CAN1_F12R1_FB1	400066A0	1	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB2	CAN1_F12R1_FB2	400066A0	2	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB3	CAN1_F12R1_FB3	400066A0	3	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB4	CAN1_F12R1_FB4	400066A0	4	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB5	CAN1_F12R1_FB5	400066A0	5	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB6	CAN1_F12R1_FB6	400066A0	6	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB7	CAN1_F12R1_FB7	400066A0	7	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB8	CAN1_F12R1_FB8	400066A0	8	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB9	CAN1_F12R1_FB9	400066A0	9	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB10	CAN1_F12R1_FB10	400066A0	10	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB11	CAN1_F12R1_FB11	400066A0	11	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB12	CAN1_F12R1_FB12	400066A0	12	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB13	CAN1_F12R1_FB13	400066A0	13	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB14	CAN1_F12R1_FB14	400066A0	14	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB15	CAN1_F12R1_FB15	400066A0	15	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB16	CAN1_F12R1_FB16	400066A0	16	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB17	CAN1_F12R1_FB17	400066A0	17	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB18	CAN1_F12R1_FB18	400066A0	18	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB19	CAN1_F12R1_FB19	400066A0	19	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB20	CAN1_F12R1_FB20	400066A0	20	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB21	CAN1_F12R1_FB21	400066A0	21	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB22	CAN1_F12R1_FB22	400066A0	22	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB23	CAN1_F12R1_FB23	400066A0	23	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB24	CAN1_F12R1_FB24	400066A0	24	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB25	CAN1_F12R1_FB25	400066A0	25	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB26	CAN1_F12R1_FB26	400066A0	26	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB27	CAN1_F12R1_FB27	400066A0	27	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB28	CAN1_F12R1_FB28	400066A0	28	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB29	CAN1_F12R1_FB29	400066A0	29	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB30	CAN1_F12R1_FB30	400066A0	30	1	rw	Filter bits
CAN1	F12R1	CAN1_F12R1	FB31	CAN1_F12R1_FB31	400066A0	31	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB0	CAN1_F12R2_FB0	400066A4	0	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB1	CAN1_F12R2_FB1	400066A4	1	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB2	CAN1_F12R2_FB2	400066A4	2	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB3	CAN1_F12R2_FB3	400066A4	3	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB4	CAN1_F12R2_FB4	400066A4	4	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB5	CAN1_F12R2_FB5	400066A4	5	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB6	CAN1_F12R2_FB6	400066A4	6	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB7	CAN1_F12R2_FB7	400066A4	7	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB8	CAN1_F12R2_FB8	400066A4	8	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB9	CAN1_F12R2_FB9	400066A4	9	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB10	CAN1_F12R2_FB10	400066A4	10	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB11	CAN1_F12R2_FB11	400066A4	11	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB12	CAN1_F12R2_FB12	400066A4	12	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB13	CAN1_F12R2_FB13	400066A4	13	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB14	CAN1_F12R2_FB14	400066A4	14	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB15	CAN1_F12R2_FB15	400066A4	15	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB16	CAN1_F12R2_FB16	400066A4	16	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB17	CAN1_F12R2_FB17	400066A4	17	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB18	CAN1_F12R2_FB18	400066A4	18	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB19	CAN1_F12R2_FB19	400066A4	19	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB20	CAN1_F12R2_FB20	400066A4	20	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB21	CAN1_F12R2_FB21	400066A4	21	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB22	CAN1_F12R2_FB22	400066A4	22	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB23	CAN1_F12R2_FB23	400066A4	23	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB24	CAN1_F12R2_FB24	400066A4	24	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB25	CAN1_F12R2_FB25	400066A4	25	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB26	CAN1_F12R2_FB26	400066A4	26	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB27	CAN1_F12R2_FB27	400066A4	27	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB28	CAN1_F12R2_FB28	400066A4	28	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB29	CAN1_F12R2_FB29	400066A4	29	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB30	CAN1_F12R2_FB30	400066A4	30	1	rw	Filter bits
CAN1	F12R2	CAN1_F12R2	FB31	CAN1_F12R2_FB31	400066A4	31	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB0	CAN1_F13R1_FB0	400066A8	0	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB1	CAN1_F13R1_FB1	400066A8	1	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB2	CAN1_F13R1_FB2	400066A8	2	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB3	CAN1_F13R1_FB3	400066A8	3	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB4	CAN1_F13R1_FB4	400066A8	4	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB5	CAN1_F13R1_FB5	400066A8	5	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB6	CAN1_F13R1_FB6	400066A8	6	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB7	CAN1_F13R1_FB7	400066A8	7	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB8	CAN1_F13R1_FB8	400066A8	8	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB9	CAN1_F13R1_FB9	400066A8	9	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB10	CAN1_F13R1_FB10	400066A8	10	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB11	CAN1_F13R1_FB11	400066A8	11	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB12	CAN1_F13R1_FB12	400066A8	12	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB13	CAN1_F13R1_FB13	400066A8	13	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB14	CAN1_F13R1_FB14	400066A8	14	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB15	CAN1_F13R1_FB15	400066A8	15	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB16	CAN1_F13R1_FB16	400066A8	16	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB17	CAN1_F13R1_FB17	400066A8	17	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB18	CAN1_F13R1_FB18	400066A8	18	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB19	CAN1_F13R1_FB19	400066A8	19	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB20	CAN1_F13R1_FB20	400066A8	20	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB21	CAN1_F13R1_FB21	400066A8	21	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB22	CAN1_F13R1_FB22	400066A8	22	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB23	CAN1_F13R1_FB23	400066A8	23	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB24	CAN1_F13R1_FB24	400066A8	24	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB25	CAN1_F13R1_FB25	400066A8	25	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB26	CAN1_F13R1_FB26	400066A8	26	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB27	CAN1_F13R1_FB27	400066A8	27	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB28	CAN1_F13R1_FB28	400066A8	28	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB29	CAN1_F13R1_FB29	400066A8	29	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB30	CAN1_F13R1_FB30	400066A8	30	1	rw	Filter bits
CAN1	F13R1	CAN1_F13R1	FB31	CAN1_F13R1_FB31	400066A8	31	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB0	CAN1_F13R2_FB0	400066AC	0	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB1	CAN1_F13R2_FB1	400066AC	1	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB2	CAN1_F13R2_FB2	400066AC	2	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB3	CAN1_F13R2_FB3	400066AC	3	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB4	CAN1_F13R2_FB4	400066AC	4	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB5	CAN1_F13R2_FB5	400066AC	5	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB6	CAN1_F13R2_FB6	400066AC	6	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB7	CAN1_F13R2_FB7	400066AC	7	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB8	CAN1_F13R2_FB8	400066AC	8	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB9	CAN1_F13R2_FB9	400066AC	9	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB10	CAN1_F13R2_FB10	400066AC	10	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB11	CAN1_F13R2_FB11	400066AC	11	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB12	CAN1_F13R2_FB12	400066AC	12	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB13	CAN1_F13R2_FB13	400066AC	13	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB14	CAN1_F13R2_FB14	400066AC	14	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB15	CAN1_F13R2_FB15	400066AC	15	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB16	CAN1_F13R2_FB16	400066AC	16	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB17	CAN1_F13R2_FB17	400066AC	17	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB18	CAN1_F13R2_FB18	400066AC	18	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB19	CAN1_F13R2_FB19	400066AC	19	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB20	CAN1_F13R2_FB20	400066AC	20	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB21	CAN1_F13R2_FB21	400066AC	21	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB22	CAN1_F13R2_FB22	400066AC	22	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB23	CAN1_F13R2_FB23	400066AC	23	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB24	CAN1_F13R2_FB24	400066AC	24	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB25	CAN1_F13R2_FB25	400066AC	25	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB26	CAN1_F13R2_FB26	400066AC	26	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB27	CAN1_F13R2_FB27	400066AC	27	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB28	CAN1_F13R2_FB28	400066AC	28	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB29	CAN1_F13R2_FB29	400066AC	29	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB30	CAN1_F13R2_FB30	400066AC	30	1	rw	Filter bits
CAN1	F13R2	CAN1_F13R2	FB31	CAN1_F13R2_FB31	400066AC	31	1	rw	Filter bits
CAN2	CAN_MCR	CAN2_CAN_MCR	DBF	CAN2_CAN_MCR_DBF	40006800	16	1	rw	DBF
CAN2	CAN_MCR	CAN2_CAN_MCR	RESET	CAN2_CAN_MCR_RESET	40006800	15	1	rw	RESET
CAN2	CAN_MCR	CAN2_CAN_MCR	TTCM	CAN2_CAN_MCR_TTCM	40006800	7	1	rw	TTCM
CAN2	CAN_MCR	CAN2_CAN_MCR	ABOM	CAN2_CAN_MCR_ABOM	40006800	6	1	rw	ABOM
CAN2	CAN_MCR	CAN2_CAN_MCR	AWUM	CAN2_CAN_MCR_AWUM	40006800	5	1	rw	AWUM
CAN2	CAN_MCR	CAN2_CAN_MCR	NART	CAN2_CAN_MCR_NART	40006800	4	1	rw	NART
CAN2	CAN_MCR	CAN2_CAN_MCR	RFLM	CAN2_CAN_MCR_RFLM	40006800	3	1	rw	RFLM
CAN2	CAN_MCR	CAN2_CAN_MCR	TXFP	CAN2_CAN_MCR_TXFP	40006800	2	1	rw	TXFP
CAN2	CAN_MCR	CAN2_CAN_MCR	SLEEP	CAN2_CAN_MCR_SLEEP	40006800	1	1	rw	SLEEP
CAN2	CAN_MCR	CAN2_CAN_MCR	INRQ	CAN2_CAN_MCR_INRQ	40006800	0	1	rw	INRQ
CAN2	CAN_MSR	CAN2_CAN_MSR	RX	CAN2_CAN_MSR_RX	40006804	11	1	ro	RX
CAN2	CAN_MSR	CAN2_CAN_MSR	SAMP	CAN2_CAN_MSR_SAMP	40006804	10	1	ro	SAMP
CAN2	CAN_MSR	CAN2_CAN_MSR	RXM	CAN2_CAN_MSR_RXM	40006804	9	1	ro	RXM
CAN2	CAN_MSR	CAN2_CAN_MSR	TXM	CAN2_CAN_MSR_TXM	40006804	8	1	ro	TXM
CAN2	CAN_MSR	CAN2_CAN_MSR	SLAKI	CAN2_CAN_MSR_SLAKI	40006804	4	1	rw	SLAKI
CAN2	CAN_MSR	CAN2_CAN_MSR	WKUI	CAN2_CAN_MSR_WKUI	40006804	3	1	rw	WKUI
CAN2	CAN_MSR	CAN2_CAN_MSR	ERRI	CAN2_CAN_MSR_ERRI	40006804	2	1	rw	ERRI
CAN2	CAN_MSR	CAN2_CAN_MSR	SLAK	CAN2_CAN_MSR_SLAK	40006804	1	1	ro	SLAK
CAN2	CAN_MSR	CAN2_CAN_MSR	INAK	CAN2_CAN_MSR_INAK	40006804	0	1	ro	INAK
CAN2	CAN_TSR	CAN2_CAN_TSR	LOW2	CAN2_CAN_TSR_LOW2	40006808	31	1	ro	Lowest priority flag for mailbox 2
CAN2	CAN_TSR	CAN2_CAN_TSR	LOW1	CAN2_CAN_TSR_LOW1	40006808	30	1	ro	Lowest priority flag for mailbox 1
CAN2	CAN_TSR	CAN2_CAN_TSR	LOW0	CAN2_CAN_TSR_LOW0	40006808	29	1	ro	Lowest priority flag for mailbox 0
CAN2	CAN_TSR	CAN2_CAN_TSR	TME2	CAN2_CAN_TSR_TME2	40006808	28	1	ro	Lowest priority flag for mailbox 2
CAN2	CAN_TSR	CAN2_CAN_TSR	TME1	CAN2_CAN_TSR_TME1	40006808	27	1	ro	Lowest priority flag for mailbox 1
CAN2	CAN_TSR	CAN2_CAN_TSR	TME0	CAN2_CAN_TSR_TME0	40006808	26	1	ro	Lowest priority flag for mailbox 0
CAN2	CAN_TSR	CAN2_CAN_TSR	CODE	CAN2_CAN_TSR_CODE	40006808	24	2	ro	CODE
CAN2	CAN_TSR	CAN2_CAN_TSR	ABRQ2	CAN2_CAN_TSR_ABRQ2	40006808	23	1	rw	ABRQ2
CAN2	CAN_TSR	CAN2_CAN_TSR	TERR2	CAN2_CAN_TSR_TERR2	40006808	19	1	rw	TERR2
CAN2	CAN_TSR	CAN2_CAN_TSR	ALST2	CAN2_CAN_TSR_ALST2	40006808	18	1	rw	ALST2
CAN2	CAN_TSR	CAN2_CAN_TSR	TXOK2	CAN2_CAN_TSR_TXOK2	40006808	17	1	rw	TXOK2
CAN2	CAN_TSR	CAN2_CAN_TSR	RQCP2	CAN2_CAN_TSR_RQCP2	40006808	16	1	rw	RQCP2
CAN2	CAN_TSR	CAN2_CAN_TSR	ABRQ1	CAN2_CAN_TSR_ABRQ1	40006808	15	1	rw	ABRQ1
CAN2	CAN_TSR	CAN2_CAN_TSR	TERR1	CAN2_CAN_TSR_TERR1	40006808	11	1	rw	TERR1
CAN2	CAN_TSR	CAN2_CAN_TSR	ALST1	CAN2_CAN_TSR_ALST1	40006808	10	1	rw	ALST1
CAN2	CAN_TSR	CAN2_CAN_TSR	TXOK1	CAN2_CAN_TSR_TXOK1	40006808	9	1	rw	TXOK1
CAN2	CAN_TSR	CAN2_CAN_TSR	RQCP1	CAN2_CAN_TSR_RQCP1	40006808	8	1	rw	RQCP1
CAN2	CAN_TSR	CAN2_CAN_TSR	ABRQ0	CAN2_CAN_TSR_ABRQ0	40006808	7	1	rw	ABRQ0
CAN2	CAN_TSR	CAN2_CAN_TSR	TERR0	CAN2_CAN_TSR_TERR0	40006808	3	1	rw	TERR0
CAN2	CAN_TSR	CAN2_CAN_TSR	ALST0	CAN2_CAN_TSR_ALST0	40006808	2	1	rw	ALST0
CAN2	CAN_TSR	CAN2_CAN_TSR	TXOK0	CAN2_CAN_TSR_TXOK0	40006808	1	1	rw	TXOK0
CAN2	CAN_TSR	CAN2_CAN_TSR	RQCP0	CAN2_CAN_TSR_RQCP0	40006808	0	1	rw	RQCP0
CAN2	CAN_RF0R	CAN2_CAN_RF0R	RFOM0	CAN2_CAN_RF0R_RFOM0	4000680C	5	1	rw	RFOM0
CAN2	CAN_RF0R	CAN2_CAN_RF0R	FOVR0	CAN2_CAN_RF0R_FOVR0	4000680C	4	1	rw	FOVR0
CAN2	CAN_RF0R	CAN2_CAN_RF0R	FULL0	CAN2_CAN_RF0R_FULL0	4000680C	3	1	rw	FULL0
CAN2	CAN_RF0R	CAN2_CAN_RF0R	FMP0	CAN2_CAN_RF0R_FMP0	4000680C	0	2	ro	FMP0
CAN2	CAN_RF1R	CAN2_CAN_RF1R	RFOM1	CAN2_CAN_RF1R_RFOM1	40006810	5	1	rw	RFOM1
CAN2	CAN_RF1R	CAN2_CAN_RF1R	FOVR1	CAN2_CAN_RF1R_FOVR1	40006810	4	1	rw	FOVR1
CAN2	CAN_RF1R	CAN2_CAN_RF1R	FULL1	CAN2_CAN_RF1R_FULL1	40006810	3	1	rw	FULL1
CAN2	CAN_RF1R	CAN2_CAN_RF1R	FMP1	CAN2_CAN_RF1R_FMP1	40006810	0	2	ro	FMP1
CAN2	CAN_IER	CAN2_CAN_IER	SLKIE	CAN2_CAN_IER_SLKIE	40006814	17	1	rw	SLKIE
CAN2	CAN_IER	CAN2_CAN_IER	WKUIE	CAN2_CAN_IER_WKUIE	40006814	16	1	rw	WKUIE
CAN2	CAN_IER	CAN2_CAN_IER	ERRIE	CAN2_CAN_IER_ERRIE	40006814	15	1	rw	ERRIE
CAN2	CAN_IER	CAN2_CAN_IER	LECIE	CAN2_CAN_IER_LECIE	40006814	11	1	rw	LECIE
CAN2	CAN_IER	CAN2_CAN_IER	BOFIE	CAN2_CAN_IER_BOFIE	40006814	10	1	rw	BOFIE
CAN2	CAN_IER	CAN2_CAN_IER	EPVIE	CAN2_CAN_IER_EPVIE	40006814	9	1	rw	EPVIE
CAN2	CAN_IER	CAN2_CAN_IER	EWGIE	CAN2_CAN_IER_EWGIE	40006814	8	1	rw	EWGIE
CAN2	CAN_IER	CAN2_CAN_IER	FOVIE1	CAN2_CAN_IER_FOVIE1	40006814	6	1	rw	FOVIE1
CAN2	CAN_IER	CAN2_CAN_IER	FFIE1	CAN2_CAN_IER_FFIE1	40006814	5	1	rw	FFIE1
CAN2	CAN_IER	CAN2_CAN_IER	FMPIE1	CAN2_CAN_IER_FMPIE1	40006814	4	1	rw	FMPIE1
CAN2	CAN_IER	CAN2_CAN_IER	FOVIE0	CAN2_CAN_IER_FOVIE0	40006814	3	1	rw	FOVIE0
CAN2	CAN_IER	CAN2_CAN_IER	FFIE0	CAN2_CAN_IER_FFIE0	40006814	2	1	rw	FFIE0
CAN2	CAN_IER	CAN2_CAN_IER	FMPIE0	CAN2_CAN_IER_FMPIE0	40006814	1	1	rw	FMPIE0
CAN2	CAN_IER	CAN2_CAN_IER	TMEIE	CAN2_CAN_IER_TMEIE	40006814	0	1	rw	TMEIE
CAN2	CAN_ESR	CAN2_CAN_ESR	REC	CAN2_CAN_ESR_REC	40006818	24	8	ro	REC
CAN2	CAN_ESR	CAN2_CAN_ESR	TEC	CAN2_CAN_ESR_TEC	40006818	16	8	ro	TEC
CAN2	CAN_ESR	CAN2_CAN_ESR	LEC	CAN2_CAN_ESR_LEC	40006818	4	3	rw	LEC
CAN2	CAN_ESR	CAN2_CAN_ESR	BOFF	CAN2_CAN_ESR_BOFF	40006818	2	1	ro	BOFF
CAN2	CAN_ESR	CAN2_CAN_ESR	EPVF	CAN2_CAN_ESR_EPVF	40006818	1	1	ro	EPVF
CAN2	CAN_ESR	CAN2_CAN_ESR	EWGF	CAN2_CAN_ESR_EWGF	40006818	0	1	ro	EWGF
CAN2	CAN_BTR	CAN2_CAN_BTR	SILM	CAN2_CAN_BTR_SILM	4000681C	31	1	rw	SILM
CAN2	CAN_BTR	CAN2_CAN_BTR	LBKM	CAN2_CAN_BTR_LBKM	4000681C	30	1	rw	LBKM
CAN2	CAN_BTR	CAN2_CAN_BTR	SJW	CAN2_CAN_BTR_SJW	4000681C	24	2	rw	SJW
CAN2	CAN_BTR	CAN2_CAN_BTR	TS2	CAN2_CAN_BTR_TS2	4000681C	20	3	rw	TS2
CAN2	CAN_BTR	CAN2_CAN_BTR	TS1	CAN2_CAN_BTR_TS1	4000681C	16	4	rw	TS1
CAN2	CAN_BTR	CAN2_CAN_BTR	BRP	CAN2_CAN_BTR_BRP	4000681C	0	10	rw	BRP
CAN2	CAN_TI0R	CAN2_CAN_TI0R	STID	CAN2_CAN_TI0R_STID	40006980	21	11	rw	STID
CAN2	CAN_TI0R	CAN2_CAN_TI0R	EXID	CAN2_CAN_TI0R_EXID	40006980	3	18	rw	EXID
CAN2	CAN_TI0R	CAN2_CAN_TI0R	IDE	CAN2_CAN_TI0R_IDE	40006980	2	1	rw	IDE
CAN2	CAN_TI0R	CAN2_CAN_TI0R	RTR	CAN2_CAN_TI0R_RTR	40006980	1	1	rw	RTR
CAN2	CAN_TI0R	CAN2_CAN_TI0R	TXRQ	CAN2_CAN_TI0R_TXRQ	40006980	0	1	rw	TXRQ
CAN2	CAN_TDT0R	CAN2_CAN_TDT0R	TIME	CAN2_CAN_TDT0R_TIME	40006984	16	16	rw	TIME
CAN2	CAN_TDT0R	CAN2_CAN_TDT0R	TGT	CAN2_CAN_TDT0R_TGT	40006984	8	1	rw	TGT
CAN2	CAN_TDT0R	CAN2_CAN_TDT0R	DLC	CAN2_CAN_TDT0R_DLC	40006984	0	4	rw	DLC
CAN2	CAN_TDL0R	CAN2_CAN_TDL0R	DATA3	CAN2_CAN_TDL0R_DATA3	40006988	24	8	rw	DATA3
CAN2	CAN_TDL0R	CAN2_CAN_TDL0R	DATA2	CAN2_CAN_TDL0R_DATA2	40006988	16	8	rw	DATA2
CAN2	CAN_TDL0R	CAN2_CAN_TDL0R	DATA1	CAN2_CAN_TDL0R_DATA1	40006988	8	8	rw	DATA1
CAN2	CAN_TDL0R	CAN2_CAN_TDL0R	DATA0	CAN2_CAN_TDL0R_DATA0	40006988	0	8	rw	DATA0
CAN2	CAN_TDH0R	CAN2_CAN_TDH0R	DATA7	CAN2_CAN_TDH0R_DATA7	4000698C	24	8	rw	DATA7
CAN2	CAN_TDH0R	CAN2_CAN_TDH0R	DATA6	CAN2_CAN_TDH0R_DATA6	4000698C	16	8	rw	DATA6
CAN2	CAN_TDH0R	CAN2_CAN_TDH0R	DATA5	CAN2_CAN_TDH0R_DATA5	4000698C	8	8	rw	DATA5
CAN2	CAN_TDH0R	CAN2_CAN_TDH0R	DATA4	CAN2_CAN_TDH0R_DATA4	4000698C	0	8	rw	DATA4
CAN2	CAN_TI1R	CAN2_CAN_TI1R	STID	CAN2_CAN_TI1R_STID	40006990	21	11	rw	STID
CAN2	CAN_TI1R	CAN2_CAN_TI1R	EXID	CAN2_CAN_TI1R_EXID	40006990	3	18	rw	EXID
CAN2	CAN_TI1R	CAN2_CAN_TI1R	IDE	CAN2_CAN_TI1R_IDE	40006990	2	1	rw	IDE
CAN2	CAN_TI1R	CAN2_CAN_TI1R	RTR	CAN2_CAN_TI1R_RTR	40006990	1	1	rw	RTR
CAN2	CAN_TI1R	CAN2_CAN_TI1R	TXRQ	CAN2_CAN_TI1R_TXRQ	40006990	0	1	rw	TXRQ
CAN2	CAN_TDT1R	CAN2_CAN_TDT1R	TIME	CAN2_CAN_TDT1R_TIME	40006994	16	16	rw	TIME
CAN2	CAN_TDT1R	CAN2_CAN_TDT1R	TGT	CAN2_CAN_TDT1R_TGT	40006994	8	1	rw	TGT
CAN2	CAN_TDT1R	CAN2_CAN_TDT1R	DLC	CAN2_CAN_TDT1R_DLC	40006994	0	4	rw	DLC
CAN2	CAN_TDL1R	CAN2_CAN_TDL1R	DATA3	CAN2_CAN_TDL1R_DATA3	40006998	24	8	rw	DATA3
CAN2	CAN_TDL1R	CAN2_CAN_TDL1R	DATA2	CAN2_CAN_TDL1R_DATA2	40006998	16	8	rw	DATA2
CAN2	CAN_TDL1R	CAN2_CAN_TDL1R	DATA1	CAN2_CAN_TDL1R_DATA1	40006998	8	8	rw	DATA1
CAN2	CAN_TDL1R	CAN2_CAN_TDL1R	DATA0	CAN2_CAN_TDL1R_DATA0	40006998	0	8	rw	DATA0
CAN2	CAN_TDH1R	CAN2_CAN_TDH1R	DATA7	CAN2_CAN_TDH1R_DATA7	4000699C	24	8	rw	DATA7
CAN2	CAN_TDH1R	CAN2_CAN_TDH1R	DATA6	CAN2_CAN_TDH1R_DATA6	4000699C	16	8	rw	DATA6
CAN2	CAN_TDH1R	CAN2_CAN_TDH1R	DATA5	CAN2_CAN_TDH1R_DATA5	4000699C	8	8	rw	DATA5
CAN2	CAN_TDH1R	CAN2_CAN_TDH1R	DATA4	CAN2_CAN_TDH1R_DATA4	4000699C	0	8	rw	DATA4
CAN2	CAN_TI2R	CAN2_CAN_TI2R	STID	CAN2_CAN_TI2R_STID	400069A0	21	11	rw	STID
CAN2	CAN_TI2R	CAN2_CAN_TI2R	EXID	CAN2_CAN_TI2R_EXID	400069A0	3	18	rw	EXID
CAN2	CAN_TI2R	CAN2_CAN_TI2R	IDE	CAN2_CAN_TI2R_IDE	400069A0	2	1	rw	IDE
CAN2	CAN_TI2R	CAN2_CAN_TI2R	RTR	CAN2_CAN_TI2R_RTR	400069A0	1	1	rw	RTR
CAN2	CAN_TI2R	CAN2_CAN_TI2R	TXRQ	CAN2_CAN_TI2R_TXRQ	400069A0	0	1	rw	TXRQ
CAN2	CAN_TDT2R	CAN2_CAN_TDT2R	TIME	CAN2_CAN_TDT2R_TIME	400069A4	16	16	rw	TIME
CAN2	CAN_TDT2R	CAN2_CAN_TDT2R	TGT	CAN2_CAN_TDT2R_TGT	400069A4	8	1	rw	TGT
CAN2	CAN_TDT2R	CAN2_CAN_TDT2R	DLC	CAN2_CAN_TDT2R_DLC	400069A4	0	4	rw	DLC
CAN2	CAN_TDL2R	CAN2_CAN_TDL2R	DATA3	CAN2_CAN_TDL2R_DATA3	400069A8	24	8	rw	DATA3
CAN2	CAN_TDL2R	CAN2_CAN_TDL2R	DATA2	CAN2_CAN_TDL2R_DATA2	400069A8	16	8	rw	DATA2
CAN2	CAN_TDL2R	CAN2_CAN_TDL2R	DATA1	CAN2_CAN_TDL2R_DATA1	400069A8	8	8	rw	DATA1
CAN2	CAN_TDL2R	CAN2_CAN_TDL2R	DATA0	CAN2_CAN_TDL2R_DATA0	400069A8	0	8	rw	DATA0
CAN2	CAN_TDH2R	CAN2_CAN_TDH2R	DATA7	CAN2_CAN_TDH2R_DATA7	400069AC	24	8	rw	DATA7
CAN2	CAN_TDH2R	CAN2_CAN_TDH2R	DATA6	CAN2_CAN_TDH2R_DATA6	400069AC	16	8	rw	DATA6
CAN2	CAN_TDH2R	CAN2_CAN_TDH2R	DATA5	CAN2_CAN_TDH2R_DATA5	400069AC	8	8	rw	DATA5
CAN2	CAN_TDH2R	CAN2_CAN_TDH2R	DATA4	CAN2_CAN_TDH2R_DATA4	400069AC	0	8	rw	DATA4
CAN2	CAN_RI0R	CAN2_CAN_RI0R	STID	CAN2_CAN_RI0R_STID	400069B0	21	11	rw	STID
CAN2	CAN_RI0R	CAN2_CAN_RI0R	EXID	CAN2_CAN_RI0R_EXID	400069B0	3	18	rw	EXID
CAN2	CAN_RI0R	CAN2_CAN_RI0R	IDE	CAN2_CAN_RI0R_IDE	400069B0	2	1	rw	IDE
CAN2	CAN_RI0R	CAN2_CAN_RI0R	RTR	CAN2_CAN_RI0R_RTR	400069B0	1	1	rw	RTR
CAN2	CAN_RDT0R	CAN2_CAN_RDT0R	TIME	CAN2_CAN_RDT0R_TIME	400069B4	16	16	rw	TIME
CAN2	CAN_RDT0R	CAN2_CAN_RDT0R	FMI	CAN2_CAN_RDT0R_FMI	400069B4	8	8	rw	FMI
CAN2	CAN_RDT0R	CAN2_CAN_RDT0R	DLC	CAN2_CAN_RDT0R_DLC	400069B4	0	4	rw	DLC
CAN2	CAN_RDL0R	CAN2_CAN_RDL0R	DATA3	CAN2_CAN_RDL0R_DATA3	400069B8	24	8	rw	DATA3
CAN2	CAN_RDL0R	CAN2_CAN_RDL0R	DATA2	CAN2_CAN_RDL0R_DATA2	400069B8	16	8	rw	DATA2
CAN2	CAN_RDL0R	CAN2_CAN_RDL0R	DATA1	CAN2_CAN_RDL0R_DATA1	400069B8	8	8	rw	DATA1
CAN2	CAN_RDL0R	CAN2_CAN_RDL0R	DATA0	CAN2_CAN_RDL0R_DATA0	400069B8	0	8	rw	DATA0
CAN2	CAN_RDH0R	CAN2_CAN_RDH0R	DATA7	CAN2_CAN_RDH0R_DATA7	400069BC	24	8	rw	DATA7
CAN2	CAN_RDH0R	CAN2_CAN_RDH0R	DATA6	CAN2_CAN_RDH0R_DATA6	400069BC	16	8	rw	DATA6
CAN2	CAN_RDH0R	CAN2_CAN_RDH0R	DATA5	CAN2_CAN_RDH0R_DATA5	400069BC	8	8	rw	DATA5
CAN2	CAN_RDH0R	CAN2_CAN_RDH0R	DATA4	CAN2_CAN_RDH0R_DATA4	400069BC	0	8	rw	DATA4
CAN2	CAN_RI1R	CAN2_CAN_RI1R	STID	CAN2_CAN_RI1R_STID	400069C0	21	11	rw	STID
CAN2	CAN_RI1R	CAN2_CAN_RI1R	EXID	CAN2_CAN_RI1R_EXID	400069C0	3	18	rw	EXID
CAN2	CAN_RI1R	CAN2_CAN_RI1R	IDE	CAN2_CAN_RI1R_IDE	400069C0	2	1	rw	IDE
CAN2	CAN_RI1R	CAN2_CAN_RI1R	RTR	CAN2_CAN_RI1R_RTR	400069C0	1	1	rw	RTR
CAN2	CAN_RDT1R	CAN2_CAN_RDT1R	TIME	CAN2_CAN_RDT1R_TIME	400069C4	16	16	rw	TIME
CAN2	CAN_RDT1R	CAN2_CAN_RDT1R	FMI	CAN2_CAN_RDT1R_FMI	400069C4	8	8	rw	FMI
CAN2	CAN_RDT1R	CAN2_CAN_RDT1R	DLC	CAN2_CAN_RDT1R_DLC	400069C4	0	4	rw	DLC
CAN2	CAN_RDL1R	CAN2_CAN_RDL1R	DATA3	CAN2_CAN_RDL1R_DATA3	400069C8	24	8	rw	DATA3
CAN2	CAN_RDL1R	CAN2_CAN_RDL1R	DATA2	CAN2_CAN_RDL1R_DATA2	400069C8	16	8	rw	DATA2
CAN2	CAN_RDL1R	CAN2_CAN_RDL1R	DATA1	CAN2_CAN_RDL1R_DATA1	400069C8	8	8	rw	DATA1
CAN2	CAN_RDL1R	CAN2_CAN_RDL1R	DATA0	CAN2_CAN_RDL1R_DATA0	400069C8	0	8	rw	DATA0
CAN2	CAN_RDH1R	CAN2_CAN_RDH1R	DATA7	CAN2_CAN_RDH1R_DATA7	400069CC	24	8	rw	DATA7
CAN2	CAN_RDH1R	CAN2_CAN_RDH1R	DATA6	CAN2_CAN_RDH1R_DATA6	400069CC	16	8	rw	DATA6
CAN2	CAN_RDH1R	CAN2_CAN_RDH1R	DATA5	CAN2_CAN_RDH1R_DATA5	400069CC	8	8	rw	DATA5
CAN2	CAN_RDH1R	CAN2_CAN_RDH1R	DATA4	CAN2_CAN_RDH1R_DATA4	400069CC	0	8	rw	DATA4
CAN2	CAN_FMR	CAN2_CAN_FMR	FINIT	CAN2_CAN_FMR_FINIT	40006A00	0	1	rw	FINIT
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM0	CAN2_CAN_FM1R_FBM0	40006A04	0	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM1	CAN2_CAN_FM1R_FBM1	40006A04	1	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM2	CAN2_CAN_FM1R_FBM2	40006A04	2	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM3	CAN2_CAN_FM1R_FBM3	40006A04	3	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM4	CAN2_CAN_FM1R_FBM4	40006A04	4	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM5	CAN2_CAN_FM1R_FBM5	40006A04	5	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM6	CAN2_CAN_FM1R_FBM6	40006A04	6	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM7	CAN2_CAN_FM1R_FBM7	40006A04	7	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM8	CAN2_CAN_FM1R_FBM8	40006A04	8	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM9	CAN2_CAN_FM1R_FBM9	40006A04	9	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM10	CAN2_CAN_FM1R_FBM10	40006A04	10	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM11	CAN2_CAN_FM1R_FBM11	40006A04	11	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM12	CAN2_CAN_FM1R_FBM12	40006A04	12	1	rw	Filter mode
CAN2	CAN_FM1R	CAN2_CAN_FM1R	FBM13	CAN2_CAN_FM1R_FBM13	40006A04	13	1	rw	Filter mode
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC0	CAN2_CAN_FS1R_FSC0	40006A0C	0	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC1	CAN2_CAN_FS1R_FSC1	40006A0C	1	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC2	CAN2_CAN_FS1R_FSC2	40006A0C	2	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC3	CAN2_CAN_FS1R_FSC3	40006A0C	3	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC4	CAN2_CAN_FS1R_FSC4	40006A0C	4	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC5	CAN2_CAN_FS1R_FSC5	40006A0C	5	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC6	CAN2_CAN_FS1R_FSC6	40006A0C	6	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC7	CAN2_CAN_FS1R_FSC7	40006A0C	7	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC8	CAN2_CAN_FS1R_FSC8	40006A0C	8	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC9	CAN2_CAN_FS1R_FSC9	40006A0C	9	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC10	CAN2_CAN_FS1R_FSC10	40006A0C	10	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC11	CAN2_CAN_FS1R_FSC11	40006A0C	11	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC12	CAN2_CAN_FS1R_FSC12	40006A0C	12	1	rw	Filter scale configuration
CAN2	CAN_FS1R	CAN2_CAN_FS1R	FSC13	CAN2_CAN_FS1R_FSC13	40006A0C	13	1	rw	Filter scale configuration
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA0	CAN2_CAN_FFA1R_FFA0	40006A14	0	1	rw	Filter FIFO assignment for filter 0
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA1	CAN2_CAN_FFA1R_FFA1	40006A14	1	1	rw	Filter FIFO assignment for filter 1
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA2	CAN2_CAN_FFA1R_FFA2	40006A14	2	1	rw	Filter FIFO assignment for filter 2
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA3	CAN2_CAN_FFA1R_FFA3	40006A14	3	1	rw	Filter FIFO assignment for filter 3
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA4	CAN2_CAN_FFA1R_FFA4	40006A14	4	1	rw	Filter FIFO assignment for filter 4
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA5	CAN2_CAN_FFA1R_FFA5	40006A14	5	1	rw	Filter FIFO assignment for filter 5
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA6	CAN2_CAN_FFA1R_FFA6	40006A14	6	1	rw	Filter FIFO assignment for filter 6
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA7	CAN2_CAN_FFA1R_FFA7	40006A14	7	1	rw	Filter FIFO assignment for filter 7
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA8	CAN2_CAN_FFA1R_FFA8	40006A14	8	1	rw	Filter FIFO assignment for filter 8
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA9	CAN2_CAN_FFA1R_FFA9	40006A14	9	1	rw	Filter FIFO assignment for filter 9
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA10	CAN2_CAN_FFA1R_FFA10	40006A14	10	1	rw	Filter FIFO assignment for filter 10
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA11	CAN2_CAN_FFA1R_FFA11	40006A14	11	1	rw	Filter FIFO assignment for filter 11
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA12	CAN2_CAN_FFA1R_FFA12	40006A14	12	1	rw	Filter FIFO assignment for filter 12
CAN2	CAN_FFA1R	CAN2_CAN_FFA1R	FFA13	CAN2_CAN_FFA1R_FFA13	40006A14	13	1	rw	Filter FIFO assignment for filter 13
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT0	CAN2_CAN_FA1R_FACT0	40006A1C	0	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT1	CAN2_CAN_FA1R_FACT1	40006A1C	1	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT2	CAN2_CAN_FA1R_FACT2	40006A1C	2	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT3	CAN2_CAN_FA1R_FACT3	40006A1C	3	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT4	CAN2_CAN_FA1R_FACT4	40006A1C	4	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT5	CAN2_CAN_FA1R_FACT5	40006A1C	5	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT6	CAN2_CAN_FA1R_FACT6	40006A1C	6	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT7	CAN2_CAN_FA1R_FACT7	40006A1C	7	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT8	CAN2_CAN_FA1R_FACT8	40006A1C	8	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT9	CAN2_CAN_FA1R_FACT9	40006A1C	9	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT10	CAN2_CAN_FA1R_FACT10	40006A1C	10	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT11	CAN2_CAN_FA1R_FACT11	40006A1C	11	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT12	CAN2_CAN_FA1R_FACT12	40006A1C	12	1	rw	Filter active
CAN2	CAN_FA1R	CAN2_CAN_FA1R	FACT13	CAN2_CAN_FA1R_FACT13	40006A1C	13	1	rw	Filter active
CAN2	F0R1	CAN2_F0R1	FB0	CAN2_F0R1_FB0	40006A40	0	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB1	CAN2_F0R1_FB1	40006A40	1	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB2	CAN2_F0R1_FB2	40006A40	2	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB3	CAN2_F0R1_FB3	40006A40	3	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB4	CAN2_F0R1_FB4	40006A40	4	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB5	CAN2_F0R1_FB5	40006A40	5	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB6	CAN2_F0R1_FB6	40006A40	6	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB7	CAN2_F0R1_FB7	40006A40	7	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB8	CAN2_F0R1_FB8	40006A40	8	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB9	CAN2_F0R1_FB9	40006A40	9	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB10	CAN2_F0R1_FB10	40006A40	10	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB11	CAN2_F0R1_FB11	40006A40	11	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB12	CAN2_F0R1_FB12	40006A40	12	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB13	CAN2_F0R1_FB13	40006A40	13	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB14	CAN2_F0R1_FB14	40006A40	14	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB15	CAN2_F0R1_FB15	40006A40	15	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB16	CAN2_F0R1_FB16	40006A40	16	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB17	CAN2_F0R1_FB17	40006A40	17	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB18	CAN2_F0R1_FB18	40006A40	18	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB19	CAN2_F0R1_FB19	40006A40	19	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB20	CAN2_F0R1_FB20	40006A40	20	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB21	CAN2_F0R1_FB21	40006A40	21	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB22	CAN2_F0R1_FB22	40006A40	22	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB23	CAN2_F0R1_FB23	40006A40	23	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB24	CAN2_F0R1_FB24	40006A40	24	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB25	CAN2_F0R1_FB25	40006A40	25	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB26	CAN2_F0R1_FB26	40006A40	26	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB27	CAN2_F0R1_FB27	40006A40	27	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB28	CAN2_F0R1_FB28	40006A40	28	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB29	CAN2_F0R1_FB29	40006A40	29	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB30	CAN2_F0R1_FB30	40006A40	30	1	rw	Filter bits
CAN2	F0R1	CAN2_F0R1	FB31	CAN2_F0R1_FB31	40006A40	31	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB0	CAN2_F0R2_FB0	40006A44	0	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB1	CAN2_F0R2_FB1	40006A44	1	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB2	CAN2_F0R2_FB2	40006A44	2	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB3	CAN2_F0R2_FB3	40006A44	3	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB4	CAN2_F0R2_FB4	40006A44	4	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB5	CAN2_F0R2_FB5	40006A44	5	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB6	CAN2_F0R2_FB6	40006A44	6	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB7	CAN2_F0R2_FB7	40006A44	7	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB8	CAN2_F0R2_FB8	40006A44	8	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB9	CAN2_F0R2_FB9	40006A44	9	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB10	CAN2_F0R2_FB10	40006A44	10	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB11	CAN2_F0R2_FB11	40006A44	11	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB12	CAN2_F0R2_FB12	40006A44	12	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB13	CAN2_F0R2_FB13	40006A44	13	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB14	CAN2_F0R2_FB14	40006A44	14	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB15	CAN2_F0R2_FB15	40006A44	15	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB16	CAN2_F0R2_FB16	40006A44	16	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB17	CAN2_F0R2_FB17	40006A44	17	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB18	CAN2_F0R2_FB18	40006A44	18	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB19	CAN2_F0R2_FB19	40006A44	19	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB20	CAN2_F0R2_FB20	40006A44	20	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB21	CAN2_F0R2_FB21	40006A44	21	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB22	CAN2_F0R2_FB22	40006A44	22	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB23	CAN2_F0R2_FB23	40006A44	23	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB24	CAN2_F0R2_FB24	40006A44	24	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB25	CAN2_F0R2_FB25	40006A44	25	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB26	CAN2_F0R2_FB26	40006A44	26	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB27	CAN2_F0R2_FB27	40006A44	27	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB28	CAN2_F0R2_FB28	40006A44	28	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB29	CAN2_F0R2_FB29	40006A44	29	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB30	CAN2_F0R2_FB30	40006A44	30	1	rw	Filter bits
CAN2	F0R2	CAN2_F0R2	FB31	CAN2_F0R2_FB31	40006A44	31	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB0	CAN2_F1R1_FB0	40006A48	0	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB1	CAN2_F1R1_FB1	40006A48	1	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB2	CAN2_F1R1_FB2	40006A48	2	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB3	CAN2_F1R1_FB3	40006A48	3	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB4	CAN2_F1R1_FB4	40006A48	4	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB5	CAN2_F1R1_FB5	40006A48	5	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB6	CAN2_F1R1_FB6	40006A48	6	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB7	CAN2_F1R1_FB7	40006A48	7	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB8	CAN2_F1R1_FB8	40006A48	8	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB9	CAN2_F1R1_FB9	40006A48	9	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB10	CAN2_F1R1_FB10	40006A48	10	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB11	CAN2_F1R1_FB11	40006A48	11	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB12	CAN2_F1R1_FB12	40006A48	12	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB13	CAN2_F1R1_FB13	40006A48	13	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB14	CAN2_F1R1_FB14	40006A48	14	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB15	CAN2_F1R1_FB15	40006A48	15	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB16	CAN2_F1R1_FB16	40006A48	16	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB17	CAN2_F1R1_FB17	40006A48	17	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB18	CAN2_F1R1_FB18	40006A48	18	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB19	CAN2_F1R1_FB19	40006A48	19	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB20	CAN2_F1R1_FB20	40006A48	20	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB21	CAN2_F1R1_FB21	40006A48	21	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB22	CAN2_F1R1_FB22	40006A48	22	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB23	CAN2_F1R1_FB23	40006A48	23	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB24	CAN2_F1R1_FB24	40006A48	24	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB25	CAN2_F1R1_FB25	40006A48	25	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB26	CAN2_F1R1_FB26	40006A48	26	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB27	CAN2_F1R1_FB27	40006A48	27	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB28	CAN2_F1R1_FB28	40006A48	28	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB29	CAN2_F1R1_FB29	40006A48	29	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB30	CAN2_F1R1_FB30	40006A48	30	1	rw	Filter bits
CAN2	F1R1	CAN2_F1R1	FB31	CAN2_F1R1_FB31	40006A48	31	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB0	CAN2_F1R2_FB0	40006A4C	0	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB1	CAN2_F1R2_FB1	40006A4C	1	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB2	CAN2_F1R2_FB2	40006A4C	2	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB3	CAN2_F1R2_FB3	40006A4C	3	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB4	CAN2_F1R2_FB4	40006A4C	4	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB5	CAN2_F1R2_FB5	40006A4C	5	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB6	CAN2_F1R2_FB6	40006A4C	6	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB7	CAN2_F1R2_FB7	40006A4C	7	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB8	CAN2_F1R2_FB8	40006A4C	8	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB9	CAN2_F1R2_FB9	40006A4C	9	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB10	CAN2_F1R2_FB10	40006A4C	10	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB11	CAN2_F1R2_FB11	40006A4C	11	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB12	CAN2_F1R2_FB12	40006A4C	12	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB13	CAN2_F1R2_FB13	40006A4C	13	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB14	CAN2_F1R2_FB14	40006A4C	14	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB15	CAN2_F1R2_FB15	40006A4C	15	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB16	CAN2_F1R2_FB16	40006A4C	16	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB17	CAN2_F1R2_FB17	40006A4C	17	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB18	CAN2_F1R2_FB18	40006A4C	18	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB19	CAN2_F1R2_FB19	40006A4C	19	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB20	CAN2_F1R2_FB20	40006A4C	20	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB21	CAN2_F1R2_FB21	40006A4C	21	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB22	CAN2_F1R2_FB22	40006A4C	22	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB23	CAN2_F1R2_FB23	40006A4C	23	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB24	CAN2_F1R2_FB24	40006A4C	24	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB25	CAN2_F1R2_FB25	40006A4C	25	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB26	CAN2_F1R2_FB26	40006A4C	26	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB27	CAN2_F1R2_FB27	40006A4C	27	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB28	CAN2_F1R2_FB28	40006A4C	28	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB29	CAN2_F1R2_FB29	40006A4C	29	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB30	CAN2_F1R2_FB30	40006A4C	30	1	rw	Filter bits
CAN2	F1R2	CAN2_F1R2	FB31	CAN2_F1R2_FB31	40006A4C	31	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB0	CAN2_F2R1_FB0	40006A50	0	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB1	CAN2_F2R1_FB1	40006A50	1	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB2	CAN2_F2R1_FB2	40006A50	2	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB3	CAN2_F2R1_FB3	40006A50	3	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB4	CAN2_F2R1_FB4	40006A50	4	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB5	CAN2_F2R1_FB5	40006A50	5	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB6	CAN2_F2R1_FB6	40006A50	6	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB7	CAN2_F2R1_FB7	40006A50	7	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB8	CAN2_F2R1_FB8	40006A50	8	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB9	CAN2_F2R1_FB9	40006A50	9	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB10	CAN2_F2R1_FB10	40006A50	10	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB11	CAN2_F2R1_FB11	40006A50	11	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB12	CAN2_F2R1_FB12	40006A50	12	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB13	CAN2_F2R1_FB13	40006A50	13	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB14	CAN2_F2R1_FB14	40006A50	14	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB15	CAN2_F2R1_FB15	40006A50	15	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB16	CAN2_F2R1_FB16	40006A50	16	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB17	CAN2_F2R1_FB17	40006A50	17	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB18	CAN2_F2R1_FB18	40006A50	18	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB19	CAN2_F2R1_FB19	40006A50	19	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB20	CAN2_F2R1_FB20	40006A50	20	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB21	CAN2_F2R1_FB21	40006A50	21	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB22	CAN2_F2R1_FB22	40006A50	22	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB23	CAN2_F2R1_FB23	40006A50	23	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB24	CAN2_F2R1_FB24	40006A50	24	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB25	CAN2_F2R1_FB25	40006A50	25	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB26	CAN2_F2R1_FB26	40006A50	26	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB27	CAN2_F2R1_FB27	40006A50	27	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB28	CAN2_F2R1_FB28	40006A50	28	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB29	CAN2_F2R1_FB29	40006A50	29	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB30	CAN2_F2R1_FB30	40006A50	30	1	rw	Filter bits
CAN2	F2R1	CAN2_F2R1	FB31	CAN2_F2R1_FB31	40006A50	31	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB0	CAN2_F2R2_FB0	40006A54	0	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB1	CAN2_F2R2_FB1	40006A54	1	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB2	CAN2_F2R2_FB2	40006A54	2	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB3	CAN2_F2R2_FB3	40006A54	3	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB4	CAN2_F2R2_FB4	40006A54	4	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB5	CAN2_F2R2_FB5	40006A54	5	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB6	CAN2_F2R2_FB6	40006A54	6	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB7	CAN2_F2R2_FB7	40006A54	7	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB8	CAN2_F2R2_FB8	40006A54	8	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB9	CAN2_F2R2_FB9	40006A54	9	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB10	CAN2_F2R2_FB10	40006A54	10	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB11	CAN2_F2R2_FB11	40006A54	11	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB12	CAN2_F2R2_FB12	40006A54	12	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB13	CAN2_F2R2_FB13	40006A54	13	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB14	CAN2_F2R2_FB14	40006A54	14	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB15	CAN2_F2R2_FB15	40006A54	15	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB16	CAN2_F2R2_FB16	40006A54	16	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB17	CAN2_F2R2_FB17	40006A54	17	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB18	CAN2_F2R2_FB18	40006A54	18	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB19	CAN2_F2R2_FB19	40006A54	19	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB20	CAN2_F2R2_FB20	40006A54	20	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB21	CAN2_F2R2_FB21	40006A54	21	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB22	CAN2_F2R2_FB22	40006A54	22	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB23	CAN2_F2R2_FB23	40006A54	23	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB24	CAN2_F2R2_FB24	40006A54	24	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB25	CAN2_F2R2_FB25	40006A54	25	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB26	CAN2_F2R2_FB26	40006A54	26	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB27	CAN2_F2R2_FB27	40006A54	27	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB28	CAN2_F2R2_FB28	40006A54	28	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB29	CAN2_F2R2_FB29	40006A54	29	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB30	CAN2_F2R2_FB30	40006A54	30	1	rw	Filter bits
CAN2	F2R2	CAN2_F2R2	FB31	CAN2_F2R2_FB31	40006A54	31	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB0	CAN2_F3R1_FB0	40006A58	0	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB1	CAN2_F3R1_FB1	40006A58	1	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB2	CAN2_F3R1_FB2	40006A58	2	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB3	CAN2_F3R1_FB3	40006A58	3	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB4	CAN2_F3R1_FB4	40006A58	4	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB5	CAN2_F3R1_FB5	40006A58	5	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB6	CAN2_F3R1_FB6	40006A58	6	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB7	CAN2_F3R1_FB7	40006A58	7	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB8	CAN2_F3R1_FB8	40006A58	8	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB9	CAN2_F3R1_FB9	40006A58	9	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB10	CAN2_F3R1_FB10	40006A58	10	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB11	CAN2_F3R1_FB11	40006A58	11	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB12	CAN2_F3R1_FB12	40006A58	12	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB13	CAN2_F3R1_FB13	40006A58	13	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB14	CAN2_F3R1_FB14	40006A58	14	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB15	CAN2_F3R1_FB15	40006A58	15	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB16	CAN2_F3R1_FB16	40006A58	16	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB17	CAN2_F3R1_FB17	40006A58	17	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB18	CAN2_F3R1_FB18	40006A58	18	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB19	CAN2_F3R1_FB19	40006A58	19	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB20	CAN2_F3R1_FB20	40006A58	20	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB21	CAN2_F3R1_FB21	40006A58	21	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB22	CAN2_F3R1_FB22	40006A58	22	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB23	CAN2_F3R1_FB23	40006A58	23	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB24	CAN2_F3R1_FB24	40006A58	24	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB25	CAN2_F3R1_FB25	40006A58	25	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB26	CAN2_F3R1_FB26	40006A58	26	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB27	CAN2_F3R1_FB27	40006A58	27	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB28	CAN2_F3R1_FB28	40006A58	28	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB29	CAN2_F3R1_FB29	40006A58	29	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB30	CAN2_F3R1_FB30	40006A58	30	1	rw	Filter bits
CAN2	F3R1	CAN2_F3R1	FB31	CAN2_F3R1_FB31	40006A58	31	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB0	CAN2_F3R2_FB0	40006A5C	0	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB1	CAN2_F3R2_FB1	40006A5C	1	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB2	CAN2_F3R2_FB2	40006A5C	2	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB3	CAN2_F3R2_FB3	40006A5C	3	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB4	CAN2_F3R2_FB4	40006A5C	4	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB5	CAN2_F3R2_FB5	40006A5C	5	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB6	CAN2_F3R2_FB6	40006A5C	6	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB7	CAN2_F3R2_FB7	40006A5C	7	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB8	CAN2_F3R2_FB8	40006A5C	8	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB9	CAN2_F3R2_FB9	40006A5C	9	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB10	CAN2_F3R2_FB10	40006A5C	10	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB11	CAN2_F3R2_FB11	40006A5C	11	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB12	CAN2_F3R2_FB12	40006A5C	12	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB13	CAN2_F3R2_FB13	40006A5C	13	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB14	CAN2_F3R2_FB14	40006A5C	14	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB15	CAN2_F3R2_FB15	40006A5C	15	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB16	CAN2_F3R2_FB16	40006A5C	16	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB17	CAN2_F3R2_FB17	40006A5C	17	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB18	CAN2_F3R2_FB18	40006A5C	18	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB19	CAN2_F3R2_FB19	40006A5C	19	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB20	CAN2_F3R2_FB20	40006A5C	20	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB21	CAN2_F3R2_FB21	40006A5C	21	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB22	CAN2_F3R2_FB22	40006A5C	22	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB23	CAN2_F3R2_FB23	40006A5C	23	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB24	CAN2_F3R2_FB24	40006A5C	24	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB25	CAN2_F3R2_FB25	40006A5C	25	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB26	CAN2_F3R2_FB26	40006A5C	26	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB27	CAN2_F3R2_FB27	40006A5C	27	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB28	CAN2_F3R2_FB28	40006A5C	28	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB29	CAN2_F3R2_FB29	40006A5C	29	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB30	CAN2_F3R2_FB30	40006A5C	30	1	rw	Filter bits
CAN2	F3R2	CAN2_F3R2	FB31	CAN2_F3R2_FB31	40006A5C	31	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB0	CAN2_F4R1_FB0	40006A60	0	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB1	CAN2_F4R1_FB1	40006A60	1	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB2	CAN2_F4R1_FB2	40006A60	2	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB3	CAN2_F4R1_FB3	40006A60	3	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB4	CAN2_F4R1_FB4	40006A60	4	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB5	CAN2_F4R1_FB5	40006A60	5	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB6	CAN2_F4R1_FB6	40006A60	6	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB7	CAN2_F4R1_FB7	40006A60	7	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB8	CAN2_F4R1_FB8	40006A60	8	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB9	CAN2_F4R1_FB9	40006A60	9	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB10	CAN2_F4R1_FB10	40006A60	10	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB11	CAN2_F4R1_FB11	40006A60	11	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB12	CAN2_F4R1_FB12	40006A60	12	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB13	CAN2_F4R1_FB13	40006A60	13	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB14	CAN2_F4R1_FB14	40006A60	14	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB15	CAN2_F4R1_FB15	40006A60	15	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB16	CAN2_F4R1_FB16	40006A60	16	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB17	CAN2_F4R1_FB17	40006A60	17	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB18	CAN2_F4R1_FB18	40006A60	18	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB19	CAN2_F4R1_FB19	40006A60	19	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB20	CAN2_F4R1_FB20	40006A60	20	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB21	CAN2_F4R1_FB21	40006A60	21	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB22	CAN2_F4R1_FB22	40006A60	22	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB23	CAN2_F4R1_FB23	40006A60	23	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB24	CAN2_F4R1_FB24	40006A60	24	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB25	CAN2_F4R1_FB25	40006A60	25	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB26	CAN2_F4R1_FB26	40006A60	26	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB27	CAN2_F4R1_FB27	40006A60	27	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB28	CAN2_F4R1_FB28	40006A60	28	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB29	CAN2_F4R1_FB29	40006A60	29	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB30	CAN2_F4R1_FB30	40006A60	30	1	rw	Filter bits
CAN2	F4R1	CAN2_F4R1	FB31	CAN2_F4R1_FB31	40006A60	31	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB0	CAN2_F4R2_FB0	40006A64	0	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB1	CAN2_F4R2_FB1	40006A64	1	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB2	CAN2_F4R2_FB2	40006A64	2	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB3	CAN2_F4R2_FB3	40006A64	3	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB4	CAN2_F4R2_FB4	40006A64	4	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB5	CAN2_F4R2_FB5	40006A64	5	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB6	CAN2_F4R2_FB6	40006A64	6	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB7	CAN2_F4R2_FB7	40006A64	7	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB8	CAN2_F4R2_FB8	40006A64	8	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB9	CAN2_F4R2_FB9	40006A64	9	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB10	CAN2_F4R2_FB10	40006A64	10	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB11	CAN2_F4R2_FB11	40006A64	11	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB12	CAN2_F4R2_FB12	40006A64	12	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB13	CAN2_F4R2_FB13	40006A64	13	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB14	CAN2_F4R2_FB14	40006A64	14	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB15	CAN2_F4R2_FB15	40006A64	15	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB16	CAN2_F4R2_FB16	40006A64	16	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB17	CAN2_F4R2_FB17	40006A64	17	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB18	CAN2_F4R2_FB18	40006A64	18	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB19	CAN2_F4R2_FB19	40006A64	19	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB20	CAN2_F4R2_FB20	40006A64	20	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB21	CAN2_F4R2_FB21	40006A64	21	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB22	CAN2_F4R2_FB22	40006A64	22	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB23	CAN2_F4R2_FB23	40006A64	23	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB24	CAN2_F4R2_FB24	40006A64	24	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB25	CAN2_F4R2_FB25	40006A64	25	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB26	CAN2_F4R2_FB26	40006A64	26	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB27	CAN2_F4R2_FB27	40006A64	27	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB28	CAN2_F4R2_FB28	40006A64	28	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB29	CAN2_F4R2_FB29	40006A64	29	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB30	CAN2_F4R2_FB30	40006A64	30	1	rw	Filter bits
CAN2	F4R2	CAN2_F4R2	FB31	CAN2_F4R2_FB31	40006A64	31	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB0	CAN2_F5R1_FB0	40006A68	0	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB1	CAN2_F5R1_FB1	40006A68	1	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB2	CAN2_F5R1_FB2	40006A68	2	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB3	CAN2_F5R1_FB3	40006A68	3	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB4	CAN2_F5R1_FB4	40006A68	4	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB5	CAN2_F5R1_FB5	40006A68	5	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB6	CAN2_F5R1_FB6	40006A68	6	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB7	CAN2_F5R1_FB7	40006A68	7	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB8	CAN2_F5R1_FB8	40006A68	8	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB9	CAN2_F5R1_FB9	40006A68	9	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB10	CAN2_F5R1_FB10	40006A68	10	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB11	CAN2_F5R1_FB11	40006A68	11	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB12	CAN2_F5R1_FB12	40006A68	12	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB13	CAN2_F5R1_FB13	40006A68	13	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB14	CAN2_F5R1_FB14	40006A68	14	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB15	CAN2_F5R1_FB15	40006A68	15	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB16	CAN2_F5R1_FB16	40006A68	16	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB17	CAN2_F5R1_FB17	40006A68	17	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB18	CAN2_F5R1_FB18	40006A68	18	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB19	CAN2_F5R1_FB19	40006A68	19	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB20	CAN2_F5R1_FB20	40006A68	20	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB21	CAN2_F5R1_FB21	40006A68	21	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB22	CAN2_F5R1_FB22	40006A68	22	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB23	CAN2_F5R1_FB23	40006A68	23	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB24	CAN2_F5R1_FB24	40006A68	24	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB25	CAN2_F5R1_FB25	40006A68	25	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB26	CAN2_F5R1_FB26	40006A68	26	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB27	CAN2_F5R1_FB27	40006A68	27	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB28	CAN2_F5R1_FB28	40006A68	28	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB29	CAN2_F5R1_FB29	40006A68	29	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB30	CAN2_F5R1_FB30	40006A68	30	1	rw	Filter bits
CAN2	F5R1	CAN2_F5R1	FB31	CAN2_F5R1_FB31	40006A68	31	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB0	CAN2_F5R2_FB0	40006A6C	0	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB1	CAN2_F5R2_FB1	40006A6C	1	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB2	CAN2_F5R2_FB2	40006A6C	2	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB3	CAN2_F5R2_FB3	40006A6C	3	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB4	CAN2_F5R2_FB4	40006A6C	4	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB5	CAN2_F5R2_FB5	40006A6C	5	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB6	CAN2_F5R2_FB6	40006A6C	6	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB7	CAN2_F5R2_FB7	40006A6C	7	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB8	CAN2_F5R2_FB8	40006A6C	8	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB9	CAN2_F5R2_FB9	40006A6C	9	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB10	CAN2_F5R2_FB10	40006A6C	10	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB11	CAN2_F5R2_FB11	40006A6C	11	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB12	CAN2_F5R2_FB12	40006A6C	12	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB13	CAN2_F5R2_FB13	40006A6C	13	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB14	CAN2_F5R2_FB14	40006A6C	14	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB15	CAN2_F5R2_FB15	40006A6C	15	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB16	CAN2_F5R2_FB16	40006A6C	16	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB17	CAN2_F5R2_FB17	40006A6C	17	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB18	CAN2_F5R2_FB18	40006A6C	18	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB19	CAN2_F5R2_FB19	40006A6C	19	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB20	CAN2_F5R2_FB20	40006A6C	20	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB21	CAN2_F5R2_FB21	40006A6C	21	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB22	CAN2_F5R2_FB22	40006A6C	22	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB23	CAN2_F5R2_FB23	40006A6C	23	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB24	CAN2_F5R2_FB24	40006A6C	24	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB25	CAN2_F5R2_FB25	40006A6C	25	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB26	CAN2_F5R2_FB26	40006A6C	26	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB27	CAN2_F5R2_FB27	40006A6C	27	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB28	CAN2_F5R2_FB28	40006A6C	28	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB29	CAN2_F5R2_FB29	40006A6C	29	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB30	CAN2_F5R2_FB30	40006A6C	30	1	rw	Filter bits
CAN2	F5R2	CAN2_F5R2	FB31	CAN2_F5R2_FB31	40006A6C	31	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB0	CAN2_F6R1_FB0	40006A70	0	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB1	CAN2_F6R1_FB1	40006A70	1	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB2	CAN2_F6R1_FB2	40006A70	2	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB3	CAN2_F6R1_FB3	40006A70	3	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB4	CAN2_F6R1_FB4	40006A70	4	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB5	CAN2_F6R1_FB5	40006A70	5	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB6	CAN2_F6R1_FB6	40006A70	6	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB7	CAN2_F6R1_FB7	40006A70	7	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB8	CAN2_F6R1_FB8	40006A70	8	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB9	CAN2_F6R1_FB9	40006A70	9	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB10	CAN2_F6R1_FB10	40006A70	10	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB11	CAN2_F6R1_FB11	40006A70	11	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB12	CAN2_F6R1_FB12	40006A70	12	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB13	CAN2_F6R1_FB13	40006A70	13	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB14	CAN2_F6R1_FB14	40006A70	14	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB15	CAN2_F6R1_FB15	40006A70	15	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB16	CAN2_F6R1_FB16	40006A70	16	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB17	CAN2_F6R1_FB17	40006A70	17	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB18	CAN2_F6R1_FB18	40006A70	18	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB19	CAN2_F6R1_FB19	40006A70	19	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB20	CAN2_F6R1_FB20	40006A70	20	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB21	CAN2_F6R1_FB21	40006A70	21	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB22	CAN2_F6R1_FB22	40006A70	22	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB23	CAN2_F6R1_FB23	40006A70	23	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB24	CAN2_F6R1_FB24	40006A70	24	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB25	CAN2_F6R1_FB25	40006A70	25	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB26	CAN2_F6R1_FB26	40006A70	26	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB27	CAN2_F6R1_FB27	40006A70	27	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB28	CAN2_F6R1_FB28	40006A70	28	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB29	CAN2_F6R1_FB29	40006A70	29	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB30	CAN2_F6R1_FB30	40006A70	30	1	rw	Filter bits
CAN2	F6R1	CAN2_F6R1	FB31	CAN2_F6R1_FB31	40006A70	31	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB0	CAN2_F6R2_FB0	40006A74	0	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB1	CAN2_F6R2_FB1	40006A74	1	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB2	CAN2_F6R2_FB2	40006A74	2	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB3	CAN2_F6R2_FB3	40006A74	3	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB4	CAN2_F6R2_FB4	40006A74	4	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB5	CAN2_F6R2_FB5	40006A74	5	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB6	CAN2_F6R2_FB6	40006A74	6	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB7	CAN2_F6R2_FB7	40006A74	7	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB8	CAN2_F6R2_FB8	40006A74	8	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB9	CAN2_F6R2_FB9	40006A74	9	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB10	CAN2_F6R2_FB10	40006A74	10	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB11	CAN2_F6R2_FB11	40006A74	11	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB12	CAN2_F6R2_FB12	40006A74	12	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB13	CAN2_F6R2_FB13	40006A74	13	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB14	CAN2_F6R2_FB14	40006A74	14	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB15	CAN2_F6R2_FB15	40006A74	15	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB16	CAN2_F6R2_FB16	40006A74	16	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB17	CAN2_F6R2_FB17	40006A74	17	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB18	CAN2_F6R2_FB18	40006A74	18	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB19	CAN2_F6R2_FB19	40006A74	19	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB20	CAN2_F6R2_FB20	40006A74	20	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB21	CAN2_F6R2_FB21	40006A74	21	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB22	CAN2_F6R2_FB22	40006A74	22	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB23	CAN2_F6R2_FB23	40006A74	23	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB24	CAN2_F6R2_FB24	40006A74	24	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB25	CAN2_F6R2_FB25	40006A74	25	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB26	CAN2_F6R2_FB26	40006A74	26	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB27	CAN2_F6R2_FB27	40006A74	27	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB28	CAN2_F6R2_FB28	40006A74	28	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB29	CAN2_F6R2_FB29	40006A74	29	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB30	CAN2_F6R2_FB30	40006A74	30	1	rw	Filter bits
CAN2	F6R2	CAN2_F6R2	FB31	CAN2_F6R2_FB31	40006A74	31	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB0	CAN2_F7R1_FB0	40006A78	0	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB1	CAN2_F7R1_FB1	40006A78	1	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB2	CAN2_F7R1_FB2	40006A78	2	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB3	CAN2_F7R1_FB3	40006A78	3	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB4	CAN2_F7R1_FB4	40006A78	4	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB5	CAN2_F7R1_FB5	40006A78	5	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB6	CAN2_F7R1_FB6	40006A78	6	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB7	CAN2_F7R1_FB7	40006A78	7	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB8	CAN2_F7R1_FB8	40006A78	8	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB9	CAN2_F7R1_FB9	40006A78	9	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB10	CAN2_F7R1_FB10	40006A78	10	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB11	CAN2_F7R1_FB11	40006A78	11	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB12	CAN2_F7R1_FB12	40006A78	12	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB13	CAN2_F7R1_FB13	40006A78	13	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB14	CAN2_F7R1_FB14	40006A78	14	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB15	CAN2_F7R1_FB15	40006A78	15	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB16	CAN2_F7R1_FB16	40006A78	16	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB17	CAN2_F7R1_FB17	40006A78	17	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB18	CAN2_F7R1_FB18	40006A78	18	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB19	CAN2_F7R1_FB19	40006A78	19	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB20	CAN2_F7R1_FB20	40006A78	20	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB21	CAN2_F7R1_FB21	40006A78	21	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB22	CAN2_F7R1_FB22	40006A78	22	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB23	CAN2_F7R1_FB23	40006A78	23	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB24	CAN2_F7R1_FB24	40006A78	24	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB25	CAN2_F7R1_FB25	40006A78	25	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB26	CAN2_F7R1_FB26	40006A78	26	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB27	CAN2_F7R1_FB27	40006A78	27	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB28	CAN2_F7R1_FB28	40006A78	28	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB29	CAN2_F7R1_FB29	40006A78	29	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB30	CAN2_F7R1_FB30	40006A78	30	1	rw	Filter bits
CAN2	F7R1	CAN2_F7R1	FB31	CAN2_F7R1_FB31	40006A78	31	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB0	CAN2_F7R2_FB0	40006A7C	0	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB1	CAN2_F7R2_FB1	40006A7C	1	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB2	CAN2_F7R2_FB2	40006A7C	2	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB3	CAN2_F7R2_FB3	40006A7C	3	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB4	CAN2_F7R2_FB4	40006A7C	4	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB5	CAN2_F7R2_FB5	40006A7C	5	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB6	CAN2_F7R2_FB6	40006A7C	6	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB7	CAN2_F7R2_FB7	40006A7C	7	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB8	CAN2_F7R2_FB8	40006A7C	8	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB9	CAN2_F7R2_FB9	40006A7C	9	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB10	CAN2_F7R2_FB10	40006A7C	10	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB11	CAN2_F7R2_FB11	40006A7C	11	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB12	CAN2_F7R2_FB12	40006A7C	12	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB13	CAN2_F7R2_FB13	40006A7C	13	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB14	CAN2_F7R2_FB14	40006A7C	14	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB15	CAN2_F7R2_FB15	40006A7C	15	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB16	CAN2_F7R2_FB16	40006A7C	16	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB17	CAN2_F7R2_FB17	40006A7C	17	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB18	CAN2_F7R2_FB18	40006A7C	18	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB19	CAN2_F7R2_FB19	40006A7C	19	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB20	CAN2_F7R2_FB20	40006A7C	20	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB21	CAN2_F7R2_FB21	40006A7C	21	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB22	CAN2_F7R2_FB22	40006A7C	22	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB23	CAN2_F7R2_FB23	40006A7C	23	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB24	CAN2_F7R2_FB24	40006A7C	24	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB25	CAN2_F7R2_FB25	40006A7C	25	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB26	CAN2_F7R2_FB26	40006A7C	26	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB27	CAN2_F7R2_FB27	40006A7C	27	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB28	CAN2_F7R2_FB28	40006A7C	28	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB29	CAN2_F7R2_FB29	40006A7C	29	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB30	CAN2_F7R2_FB30	40006A7C	30	1	rw	Filter bits
CAN2	F7R2	CAN2_F7R2	FB31	CAN2_F7R2_FB31	40006A7C	31	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB0	CAN2_F8R1_FB0	40006A80	0	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB1	CAN2_F8R1_FB1	40006A80	1	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB2	CAN2_F8R1_FB2	40006A80	2	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB3	CAN2_F8R1_FB3	40006A80	3	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB4	CAN2_F8R1_FB4	40006A80	4	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB5	CAN2_F8R1_FB5	40006A80	5	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB6	CAN2_F8R1_FB6	40006A80	6	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB7	CAN2_F8R1_FB7	40006A80	7	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB8	CAN2_F8R1_FB8	40006A80	8	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB9	CAN2_F8R1_FB9	40006A80	9	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB10	CAN2_F8R1_FB10	40006A80	10	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB11	CAN2_F8R1_FB11	40006A80	11	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB12	CAN2_F8R1_FB12	40006A80	12	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB13	CAN2_F8R1_FB13	40006A80	13	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB14	CAN2_F8R1_FB14	40006A80	14	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB15	CAN2_F8R1_FB15	40006A80	15	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB16	CAN2_F8R1_FB16	40006A80	16	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB17	CAN2_F8R1_FB17	40006A80	17	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB18	CAN2_F8R1_FB18	40006A80	18	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB19	CAN2_F8R1_FB19	40006A80	19	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB20	CAN2_F8R1_FB20	40006A80	20	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB21	CAN2_F8R1_FB21	40006A80	21	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB22	CAN2_F8R1_FB22	40006A80	22	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB23	CAN2_F8R1_FB23	40006A80	23	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB24	CAN2_F8R1_FB24	40006A80	24	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB25	CAN2_F8R1_FB25	40006A80	25	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB26	CAN2_F8R1_FB26	40006A80	26	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB27	CAN2_F8R1_FB27	40006A80	27	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB28	CAN2_F8R1_FB28	40006A80	28	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB29	CAN2_F8R1_FB29	40006A80	29	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB30	CAN2_F8R1_FB30	40006A80	30	1	rw	Filter bits
CAN2	F8R1	CAN2_F8R1	FB31	CAN2_F8R1_FB31	40006A80	31	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB0	CAN2_F8R2_FB0	40006A84	0	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB1	CAN2_F8R2_FB1	40006A84	1	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB2	CAN2_F8R2_FB2	40006A84	2	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB3	CAN2_F8R2_FB3	40006A84	3	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB4	CAN2_F8R2_FB4	40006A84	4	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB5	CAN2_F8R2_FB5	40006A84	5	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB6	CAN2_F8R2_FB6	40006A84	6	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB7	CAN2_F8R2_FB7	40006A84	7	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB8	CAN2_F8R2_FB8	40006A84	8	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB9	CAN2_F8R2_FB9	40006A84	9	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB10	CAN2_F8R2_FB10	40006A84	10	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB11	CAN2_F8R2_FB11	40006A84	11	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB12	CAN2_F8R2_FB12	40006A84	12	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB13	CAN2_F8R2_FB13	40006A84	13	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB14	CAN2_F8R2_FB14	40006A84	14	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB15	CAN2_F8R2_FB15	40006A84	15	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB16	CAN2_F8R2_FB16	40006A84	16	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB17	CAN2_F8R2_FB17	40006A84	17	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB18	CAN2_F8R2_FB18	40006A84	18	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB19	CAN2_F8R2_FB19	40006A84	19	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB20	CAN2_F8R2_FB20	40006A84	20	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB21	CAN2_F8R2_FB21	40006A84	21	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB22	CAN2_F8R2_FB22	40006A84	22	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB23	CAN2_F8R2_FB23	40006A84	23	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB24	CAN2_F8R2_FB24	40006A84	24	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB25	CAN2_F8R2_FB25	40006A84	25	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB26	CAN2_F8R2_FB26	40006A84	26	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB27	CAN2_F8R2_FB27	40006A84	27	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB28	CAN2_F8R2_FB28	40006A84	28	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB29	CAN2_F8R2_FB29	40006A84	29	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB30	CAN2_F8R2_FB30	40006A84	30	1	rw	Filter bits
CAN2	F8R2	CAN2_F8R2	FB31	CAN2_F8R2_FB31	40006A84	31	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB0	CAN2_F9R1_FB0	40006A88	0	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB1	CAN2_F9R1_FB1	40006A88	1	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB2	CAN2_F9R1_FB2	40006A88	2	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB3	CAN2_F9R1_FB3	40006A88	3	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB4	CAN2_F9R1_FB4	40006A88	4	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB5	CAN2_F9R1_FB5	40006A88	5	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB6	CAN2_F9R1_FB6	40006A88	6	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB7	CAN2_F9R1_FB7	40006A88	7	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB8	CAN2_F9R1_FB8	40006A88	8	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB9	CAN2_F9R1_FB9	40006A88	9	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB10	CAN2_F9R1_FB10	40006A88	10	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB11	CAN2_F9R1_FB11	40006A88	11	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB12	CAN2_F9R1_FB12	40006A88	12	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB13	CAN2_F9R1_FB13	40006A88	13	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB14	CAN2_F9R1_FB14	40006A88	14	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB15	CAN2_F9R1_FB15	40006A88	15	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB16	CAN2_F9R1_FB16	40006A88	16	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB17	CAN2_F9R1_FB17	40006A88	17	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB18	CAN2_F9R1_FB18	40006A88	18	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB19	CAN2_F9R1_FB19	40006A88	19	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB20	CAN2_F9R1_FB20	40006A88	20	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB21	CAN2_F9R1_FB21	40006A88	21	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB22	CAN2_F9R1_FB22	40006A88	22	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB23	CAN2_F9R1_FB23	40006A88	23	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB24	CAN2_F9R1_FB24	40006A88	24	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB25	CAN2_F9R1_FB25	40006A88	25	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB26	CAN2_F9R1_FB26	40006A88	26	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB27	CAN2_F9R1_FB27	40006A88	27	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB28	CAN2_F9R1_FB28	40006A88	28	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB29	CAN2_F9R1_FB29	40006A88	29	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB30	CAN2_F9R1_FB30	40006A88	30	1	rw	Filter bits
CAN2	F9R1	CAN2_F9R1	FB31	CAN2_F9R1_FB31	40006A88	31	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB0	CAN2_F9R2_FB0	40006A8C	0	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB1	CAN2_F9R2_FB1	40006A8C	1	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB2	CAN2_F9R2_FB2	40006A8C	2	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB3	CAN2_F9R2_FB3	40006A8C	3	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB4	CAN2_F9R2_FB4	40006A8C	4	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB5	CAN2_F9R2_FB5	40006A8C	5	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB6	CAN2_F9R2_FB6	40006A8C	6	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB7	CAN2_F9R2_FB7	40006A8C	7	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB8	CAN2_F9R2_FB8	40006A8C	8	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB9	CAN2_F9R2_FB9	40006A8C	9	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB10	CAN2_F9R2_FB10	40006A8C	10	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB11	CAN2_F9R2_FB11	40006A8C	11	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB12	CAN2_F9R2_FB12	40006A8C	12	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB13	CAN2_F9R2_FB13	40006A8C	13	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB14	CAN2_F9R2_FB14	40006A8C	14	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB15	CAN2_F9R2_FB15	40006A8C	15	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB16	CAN2_F9R2_FB16	40006A8C	16	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB17	CAN2_F9R2_FB17	40006A8C	17	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB18	CAN2_F9R2_FB18	40006A8C	18	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB19	CAN2_F9R2_FB19	40006A8C	19	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB20	CAN2_F9R2_FB20	40006A8C	20	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB21	CAN2_F9R2_FB21	40006A8C	21	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB22	CAN2_F9R2_FB22	40006A8C	22	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB23	CAN2_F9R2_FB23	40006A8C	23	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB24	CAN2_F9R2_FB24	40006A8C	24	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB25	CAN2_F9R2_FB25	40006A8C	25	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB26	CAN2_F9R2_FB26	40006A8C	26	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB27	CAN2_F9R2_FB27	40006A8C	27	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB28	CAN2_F9R2_FB28	40006A8C	28	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB29	CAN2_F9R2_FB29	40006A8C	29	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB30	CAN2_F9R2_FB30	40006A8C	30	1	rw	Filter bits
CAN2	F9R2	CAN2_F9R2	FB31	CAN2_F9R2_FB31	40006A8C	31	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB0	CAN2_F10R1_FB0	40006A90	0	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB1	CAN2_F10R1_FB1	40006A90	1	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB2	CAN2_F10R1_FB2	40006A90	2	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB3	CAN2_F10R1_FB3	40006A90	3	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB4	CAN2_F10R1_FB4	40006A90	4	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB5	CAN2_F10R1_FB5	40006A90	5	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB6	CAN2_F10R1_FB6	40006A90	6	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB7	CAN2_F10R1_FB7	40006A90	7	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB8	CAN2_F10R1_FB8	40006A90	8	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB9	CAN2_F10R1_FB9	40006A90	9	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB10	CAN2_F10R1_FB10	40006A90	10	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB11	CAN2_F10R1_FB11	40006A90	11	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB12	CAN2_F10R1_FB12	40006A90	12	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB13	CAN2_F10R1_FB13	40006A90	13	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB14	CAN2_F10R1_FB14	40006A90	14	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB15	CAN2_F10R1_FB15	40006A90	15	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB16	CAN2_F10R1_FB16	40006A90	16	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB17	CAN2_F10R1_FB17	40006A90	17	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB18	CAN2_F10R1_FB18	40006A90	18	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB19	CAN2_F10R1_FB19	40006A90	19	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB20	CAN2_F10R1_FB20	40006A90	20	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB21	CAN2_F10R1_FB21	40006A90	21	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB22	CAN2_F10R1_FB22	40006A90	22	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB23	CAN2_F10R1_FB23	40006A90	23	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB24	CAN2_F10R1_FB24	40006A90	24	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB25	CAN2_F10R1_FB25	40006A90	25	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB26	CAN2_F10R1_FB26	40006A90	26	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB27	CAN2_F10R1_FB27	40006A90	27	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB28	CAN2_F10R1_FB28	40006A90	28	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB29	CAN2_F10R1_FB29	40006A90	29	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB30	CAN2_F10R1_FB30	40006A90	30	1	rw	Filter bits
CAN2	F10R1	CAN2_F10R1	FB31	CAN2_F10R1_FB31	40006A90	31	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB0	CAN2_F10R2_FB0	40006A94	0	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB1	CAN2_F10R2_FB1	40006A94	1	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB2	CAN2_F10R2_FB2	40006A94	2	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB3	CAN2_F10R2_FB3	40006A94	3	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB4	CAN2_F10R2_FB4	40006A94	4	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB5	CAN2_F10R2_FB5	40006A94	5	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB6	CAN2_F10R2_FB6	40006A94	6	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB7	CAN2_F10R2_FB7	40006A94	7	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB8	CAN2_F10R2_FB8	40006A94	8	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB9	CAN2_F10R2_FB9	40006A94	9	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB10	CAN2_F10R2_FB10	40006A94	10	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB11	CAN2_F10R2_FB11	40006A94	11	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB12	CAN2_F10R2_FB12	40006A94	12	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB13	CAN2_F10R2_FB13	40006A94	13	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB14	CAN2_F10R2_FB14	40006A94	14	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB15	CAN2_F10R2_FB15	40006A94	15	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB16	CAN2_F10R2_FB16	40006A94	16	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB17	CAN2_F10R2_FB17	40006A94	17	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB18	CAN2_F10R2_FB18	40006A94	18	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB19	CAN2_F10R2_FB19	40006A94	19	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB20	CAN2_F10R2_FB20	40006A94	20	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB21	CAN2_F10R2_FB21	40006A94	21	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB22	CAN2_F10R2_FB22	40006A94	22	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB23	CAN2_F10R2_FB23	40006A94	23	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB24	CAN2_F10R2_FB24	40006A94	24	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB25	CAN2_F10R2_FB25	40006A94	25	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB26	CAN2_F10R2_FB26	40006A94	26	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB27	CAN2_F10R2_FB27	40006A94	27	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB28	CAN2_F10R2_FB28	40006A94	28	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB29	CAN2_F10R2_FB29	40006A94	29	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB30	CAN2_F10R2_FB30	40006A94	30	1	rw	Filter bits
CAN2	F10R2	CAN2_F10R2	FB31	CAN2_F10R2_FB31	40006A94	31	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB0	CAN2_F11R1_FB0	40006A98	0	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB1	CAN2_F11R1_FB1	40006A98	1	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB2	CAN2_F11R1_FB2	40006A98	2	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB3	CAN2_F11R1_FB3	40006A98	3	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB4	CAN2_F11R1_FB4	40006A98	4	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB5	CAN2_F11R1_FB5	40006A98	5	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB6	CAN2_F11R1_FB6	40006A98	6	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB7	CAN2_F11R1_FB7	40006A98	7	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB8	CAN2_F11R1_FB8	40006A98	8	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB9	CAN2_F11R1_FB9	40006A98	9	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB10	CAN2_F11R1_FB10	40006A98	10	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB11	CAN2_F11R1_FB11	40006A98	11	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB12	CAN2_F11R1_FB12	40006A98	12	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB13	CAN2_F11R1_FB13	40006A98	13	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB14	CAN2_F11R1_FB14	40006A98	14	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB15	CAN2_F11R1_FB15	40006A98	15	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB16	CAN2_F11R1_FB16	40006A98	16	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB17	CAN2_F11R1_FB17	40006A98	17	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB18	CAN2_F11R1_FB18	40006A98	18	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB19	CAN2_F11R1_FB19	40006A98	19	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB20	CAN2_F11R1_FB20	40006A98	20	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB21	CAN2_F11R1_FB21	40006A98	21	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB22	CAN2_F11R1_FB22	40006A98	22	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB23	CAN2_F11R1_FB23	40006A98	23	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB24	CAN2_F11R1_FB24	40006A98	24	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB25	CAN2_F11R1_FB25	40006A98	25	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB26	CAN2_F11R1_FB26	40006A98	26	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB27	CAN2_F11R1_FB27	40006A98	27	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB28	CAN2_F11R1_FB28	40006A98	28	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB29	CAN2_F11R1_FB29	40006A98	29	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB30	CAN2_F11R1_FB30	40006A98	30	1	rw	Filter bits
CAN2	F11R1	CAN2_F11R1	FB31	CAN2_F11R1_FB31	40006A98	31	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB0	CAN2_F11R2_FB0	40006A9C	0	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB1	CAN2_F11R2_FB1	40006A9C	1	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB2	CAN2_F11R2_FB2	40006A9C	2	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB3	CAN2_F11R2_FB3	40006A9C	3	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB4	CAN2_F11R2_FB4	40006A9C	4	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB5	CAN2_F11R2_FB5	40006A9C	5	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB6	CAN2_F11R2_FB6	40006A9C	6	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB7	CAN2_F11R2_FB7	40006A9C	7	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB8	CAN2_F11R2_FB8	40006A9C	8	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB9	CAN2_F11R2_FB9	40006A9C	9	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB10	CAN2_F11R2_FB10	40006A9C	10	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB11	CAN2_F11R2_FB11	40006A9C	11	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB12	CAN2_F11R2_FB12	40006A9C	12	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB13	CAN2_F11R2_FB13	40006A9C	13	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB14	CAN2_F11R2_FB14	40006A9C	14	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB15	CAN2_F11R2_FB15	40006A9C	15	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB16	CAN2_F11R2_FB16	40006A9C	16	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB17	CAN2_F11R2_FB17	40006A9C	17	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB18	CAN2_F11R2_FB18	40006A9C	18	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB19	CAN2_F11R2_FB19	40006A9C	19	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB20	CAN2_F11R2_FB20	40006A9C	20	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB21	CAN2_F11R2_FB21	40006A9C	21	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB22	CAN2_F11R2_FB22	40006A9C	22	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB23	CAN2_F11R2_FB23	40006A9C	23	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB24	CAN2_F11R2_FB24	40006A9C	24	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB25	CAN2_F11R2_FB25	40006A9C	25	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB26	CAN2_F11R2_FB26	40006A9C	26	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB27	CAN2_F11R2_FB27	40006A9C	27	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB28	CAN2_F11R2_FB28	40006A9C	28	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB29	CAN2_F11R2_FB29	40006A9C	29	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB30	CAN2_F11R2_FB30	40006A9C	30	1	rw	Filter bits
CAN2	F11R2	CAN2_F11R2	FB31	CAN2_F11R2_FB31	40006A9C	31	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB0	CAN2_F12R1_FB0	40006AA0	0	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB1	CAN2_F12R1_FB1	40006AA0	1	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB2	CAN2_F12R1_FB2	40006AA0	2	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB3	CAN2_F12R1_FB3	40006AA0	3	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB4	CAN2_F12R1_FB4	40006AA0	4	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB5	CAN2_F12R1_FB5	40006AA0	5	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB6	CAN2_F12R1_FB6	40006AA0	6	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB7	CAN2_F12R1_FB7	40006AA0	7	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB8	CAN2_F12R1_FB8	40006AA0	8	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB9	CAN2_F12R1_FB9	40006AA0	9	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB10	CAN2_F12R1_FB10	40006AA0	10	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB11	CAN2_F12R1_FB11	40006AA0	11	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB12	CAN2_F12R1_FB12	40006AA0	12	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB13	CAN2_F12R1_FB13	40006AA0	13	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB14	CAN2_F12R1_FB14	40006AA0	14	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB15	CAN2_F12R1_FB15	40006AA0	15	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB16	CAN2_F12R1_FB16	40006AA0	16	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB17	CAN2_F12R1_FB17	40006AA0	17	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB18	CAN2_F12R1_FB18	40006AA0	18	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB19	CAN2_F12R1_FB19	40006AA0	19	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB20	CAN2_F12R1_FB20	40006AA0	20	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB21	CAN2_F12R1_FB21	40006AA0	21	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB22	CAN2_F12R1_FB22	40006AA0	22	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB23	CAN2_F12R1_FB23	40006AA0	23	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB24	CAN2_F12R1_FB24	40006AA0	24	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB25	CAN2_F12R1_FB25	40006AA0	25	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB26	CAN2_F12R1_FB26	40006AA0	26	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB27	CAN2_F12R1_FB27	40006AA0	27	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB28	CAN2_F12R1_FB28	40006AA0	28	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB29	CAN2_F12R1_FB29	40006AA0	29	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB30	CAN2_F12R1_FB30	40006AA0	30	1	rw	Filter bits
CAN2	F12R1	CAN2_F12R1	FB31	CAN2_F12R1_FB31	40006AA0	31	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB0	CAN2_F12R2_FB0	40006AA4	0	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB1	CAN2_F12R2_FB1	40006AA4	1	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB2	CAN2_F12R2_FB2	40006AA4	2	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB3	CAN2_F12R2_FB3	40006AA4	3	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB4	CAN2_F12R2_FB4	40006AA4	4	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB5	CAN2_F12R2_FB5	40006AA4	5	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB6	CAN2_F12R2_FB6	40006AA4	6	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB7	CAN2_F12R2_FB7	40006AA4	7	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB8	CAN2_F12R2_FB8	40006AA4	8	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB9	CAN2_F12R2_FB9	40006AA4	9	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB10	CAN2_F12R2_FB10	40006AA4	10	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB11	CAN2_F12R2_FB11	40006AA4	11	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB12	CAN2_F12R2_FB12	40006AA4	12	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB13	CAN2_F12R2_FB13	40006AA4	13	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB14	CAN2_F12R2_FB14	40006AA4	14	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB15	CAN2_F12R2_FB15	40006AA4	15	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB16	CAN2_F12R2_FB16	40006AA4	16	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB17	CAN2_F12R2_FB17	40006AA4	17	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB18	CAN2_F12R2_FB18	40006AA4	18	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB19	CAN2_F12R2_FB19	40006AA4	19	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB20	CAN2_F12R2_FB20	40006AA4	20	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB21	CAN2_F12R2_FB21	40006AA4	21	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB22	CAN2_F12R2_FB22	40006AA4	22	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB23	CAN2_F12R2_FB23	40006AA4	23	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB24	CAN2_F12R2_FB24	40006AA4	24	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB25	CAN2_F12R2_FB25	40006AA4	25	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB26	CAN2_F12R2_FB26	40006AA4	26	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB27	CAN2_F12R2_FB27	40006AA4	27	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB28	CAN2_F12R2_FB28	40006AA4	28	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB29	CAN2_F12R2_FB29	40006AA4	29	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB30	CAN2_F12R2_FB30	40006AA4	30	1	rw	Filter bits
CAN2	F12R2	CAN2_F12R2	FB31	CAN2_F12R2_FB31	40006AA4	31	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB0	CAN2_F13R1_FB0	40006AA8	0	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB1	CAN2_F13R1_FB1	40006AA8	1	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB2	CAN2_F13R1_FB2	40006AA8	2	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB3	CAN2_F13R1_FB3	40006AA8	3	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB4	CAN2_F13R1_FB4	40006AA8	4	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB5	CAN2_F13R1_FB5	40006AA8	5	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB6	CAN2_F13R1_FB6	40006AA8	6	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB7	CAN2_F13R1_FB7	40006AA8	7	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB8	CAN2_F13R1_FB8	40006AA8	8	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB9	CAN2_F13R1_FB9	40006AA8	9	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB10	CAN2_F13R1_FB10	40006AA8	10	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB11	CAN2_F13R1_FB11	40006AA8	11	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB12	CAN2_F13R1_FB12	40006AA8	12	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB13	CAN2_F13R1_FB13	40006AA8	13	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB14	CAN2_F13R1_FB14	40006AA8	14	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB15	CAN2_F13R1_FB15	40006AA8	15	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB16	CAN2_F13R1_FB16	40006AA8	16	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB17	CAN2_F13R1_FB17	40006AA8	17	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB18	CAN2_F13R1_FB18	40006AA8	18	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB19	CAN2_F13R1_FB19	40006AA8	19	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB20	CAN2_F13R1_FB20	40006AA8	20	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB21	CAN2_F13R1_FB21	40006AA8	21	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB22	CAN2_F13R1_FB22	40006AA8	22	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB23	CAN2_F13R1_FB23	40006AA8	23	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB24	CAN2_F13R1_FB24	40006AA8	24	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB25	CAN2_F13R1_FB25	40006AA8	25	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB26	CAN2_F13R1_FB26	40006AA8	26	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB27	CAN2_F13R1_FB27	40006AA8	27	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB28	CAN2_F13R1_FB28	40006AA8	28	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB29	CAN2_F13R1_FB29	40006AA8	29	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB30	CAN2_F13R1_FB30	40006AA8	30	1	rw	Filter bits
CAN2	F13R1	CAN2_F13R1	FB31	CAN2_F13R1_FB31	40006AA8	31	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB0	CAN2_F13R2_FB0	40006AAC	0	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB1	CAN2_F13R2_FB1	40006AAC	1	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB2	CAN2_F13R2_FB2	40006AAC	2	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB3	CAN2_F13R2_FB3	40006AAC	3	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB4	CAN2_F13R2_FB4	40006AAC	4	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB5	CAN2_F13R2_FB5	40006AAC	5	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB6	CAN2_F13R2_FB6	40006AAC	6	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB7	CAN2_F13R2_FB7	40006AAC	7	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB8	CAN2_F13R2_FB8	40006AAC	8	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB9	CAN2_F13R2_FB9	40006AAC	9	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB10	CAN2_F13R2_FB10	40006AAC	10	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB11	CAN2_F13R2_FB11	40006AAC	11	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB12	CAN2_F13R2_FB12	40006AAC	12	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB13	CAN2_F13R2_FB13	40006AAC	13	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB14	CAN2_F13R2_FB14	40006AAC	14	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB15	CAN2_F13R2_FB15	40006AAC	15	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB16	CAN2_F13R2_FB16	40006AAC	16	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB17	CAN2_F13R2_FB17	40006AAC	17	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB18	CAN2_F13R2_FB18	40006AAC	18	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB19	CAN2_F13R2_FB19	40006AAC	19	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB20	CAN2_F13R2_FB20	40006AAC	20	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB21	CAN2_F13R2_FB21	40006AAC	21	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB22	CAN2_F13R2_FB22	40006AAC	22	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB23	CAN2_F13R2_FB23	40006AAC	23	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB24	CAN2_F13R2_FB24	40006AAC	24	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB25	CAN2_F13R2_FB25	40006AAC	25	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB26	CAN2_F13R2_FB26	40006AAC	26	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB27	CAN2_F13R2_FB27	40006AAC	27	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB28	CAN2_F13R2_FB28	40006AAC	28	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB29	CAN2_F13R2_FB29	40006AAC	29	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB30	CAN2_F13R2_FB30	40006AAC	30	1	rw	Filter bits
CAN2	F13R2	CAN2_F13R2	FB31	CAN2_F13R2_FB31	40006AAC	31	1	rw	Filter bits
DAC	CR	DAC_CR	EN1	DAC_CR_EN1	40007400	0	1	rw	DAC channel1 enable
DAC	CR	DAC_CR	BOFF1	DAC_CR_BOFF1	40007400	1	1	rw	DAC channel1 output buffer disable
DAC	CR	DAC_CR	TEN1	DAC_CR_TEN1	40007400	2	1	rw	DAC channel1 trigger enable
DAC	CR	DAC_CR	TSEL1	DAC_CR_TSEL1	40007400	3	3	rw	DAC channel1 trigger selection
DAC	CR	DAC_CR	WAVE1	DAC_CR_WAVE1	40007400	6	2	rw	DAC channel1 noise/triangle wave generation enable
DAC	CR	DAC_CR	MAMP1	DAC_CR_MAMP1	40007400	8	4	rw	DAC channel1 mask/amplitude selector
DAC	CR	DAC_CR	DMAEN1	DAC_CR_DMAEN1	40007400	12	1	rw	DAC channel1 DMA enable
DAC	CR	DAC_CR	EN2	DAC_CR_EN2	40007400	16	1	rw	DAC channel2 enable
DAC	CR	DAC_CR	BOFF2	DAC_CR_BOFF2	40007400	17	1	rw	DAC channel2 output buffer disable
DAC	CR	DAC_CR	TEN2	DAC_CR_TEN2	40007400	18	1	rw	DAC channel2 trigger enable
DAC	CR	DAC_CR	TSEL2	DAC_CR_TSEL2	40007400	19	3	rw	DAC channel2 trigger selection
DAC	CR	DAC_CR	WAVE2	DAC_CR_WAVE2	40007400	22	2	rw	DAC channel2 noise/triangle wave generation enable
DAC	CR	DAC_CR	MAMP2	DAC_CR_MAMP2	40007400	24	4	rw	DAC channel2 mask/amplitude selector
DAC	CR	DAC_CR	DMAEN2	DAC_CR_DMAEN2	40007400	28	1	rw	DAC channel2 DMA enable
DAC	SWTRIGR	DAC_SWTRIGR	SWTRIG1	DAC_SWTRIGR_SWTRIG1	40007404	0	1	rw	DAC channel1 software trigger
DAC	SWTRIGR	DAC_SWTRIGR	SWTRIG2	DAC_SWTRIGR_SWTRIG2	40007404	1	1	rw	DAC channel2 software trigger
DAC	DHR12R1	DAC_DHR12R1	DACC1DHR	DAC_DHR12R1_DACC1DHR	40007408	0	12	rw	DAC channel1 12-bit right-aligned data
DAC	DHR12L1	DAC_DHR12L1	DACC1DHR	DAC_DHR12L1_DACC1DHR	4000740C	4	12	rw	DAC channel1 12-bit left-aligned data
DAC	DHR8R1	DAC_DHR8R1	DACC1DHR	DAC_DHR8R1_DACC1DHR	40007410	0	8	rw	DAC channel1 8-bit right-aligned data
DAC	DHR12R2	DAC_DHR12R2	DACC2DHR	DAC_DHR12R2_DACC2DHR	40007414	0	12	rw	DAC channel2 12-bit right-aligned data
DAC	DHR12L2	DAC_DHR12L2	DACC2DHR	DAC_DHR12L2_DACC2DHR	40007418	4	12	rw	DAC channel2 12-bit left-aligned data
DAC	DHR8R2	DAC_DHR8R2	DACC2DHR	DAC_DHR8R2_DACC2DHR	4000741C	0	8	rw	DAC channel2 8-bit right-aligned data
DAC	DHR12RD	DAC_DHR12RD	DACC1DHR	DAC_DHR12RD_DACC1DHR	40007420	0	12	rw	DAC channel1 12-bit right-aligned data
DAC	DHR12RD	DAC_DHR12RD	DACC2DHR	DAC_DHR12RD_DACC2DHR	40007420	16	12	rw	DAC channel2 12-bit right-aligned data
DAC	DHR12LD	DAC_DHR12LD	DACC1DHR	DAC_DHR12LD_DACC1DHR	40007424	4	12	rw	DAC channel1 12-bit left-aligned data
DAC	DHR12LD	DAC_DHR12LD	DACC2DHR	DAC_DHR12LD_DACC2DHR	40007424	20	12	rw	DAC channel2 12-bit right-aligned data
DAC	DHR8RD	DAC_DHR8RD	DACC1DHR	DAC_DHR8RD_DACC1DHR	40007428	0	8	rw	DAC channel1 8-bit right-aligned data
DAC	DHR8RD	DAC_DHR8RD	DACC2DHR	DAC_DHR8RD_DACC2DHR	40007428	8	8	rw	DAC channel2 8-bit right-aligned data
DAC	DOR1	DAC_DOR1	DACC1DOR	DAC_DOR1_DACC1DOR	4000742C	0	12	rw	DAC channel1 data output
DAC	DOR2	DAC_DOR2	DACC2DOR	DAC_DOR2_DACC2DOR	40007430	0	12	rw	DAC channel2 data output
DBG	IDCODE	DBG_IDCODE	DEV_ID	DBG_IDCODE_DEV_ID	E0042000	0	12	rw	DEV_ID
DBG	IDCODE	DBG_IDCODE	REV_ID	DBG_IDCODE_REV_ID	E0042000	16	16	rw	REV_ID
DBG	CR	DBG_CR	DBG_SLEEP	DBG_CR_DBG_SLEEP	E0042004	0	1	rw	DBG_SLEEP
DBG	CR	DBG_CR	DBG_STOP	DBG_CR_DBG_STOP	E0042004	1	1	rw	DBG_STOP
DBG	CR	DBG_CR	DBG_STANDBY	DBG_CR_DBG_STANDBY	E0042004	2	1	rw	DBG_STANDBY
DBG	CR	DBG_CR	TRACE_IOEN	DBG_CR_TRACE_IOEN	E0042004	5	1	rw	TRACE_IOEN
DBG	CR	DBG_CR	TRACE_MODE	DBG_CR_TRACE_MODE	E0042004	6	2	rw	TRACE_MODE
DBG	CR	DBG_CR	DBG_IWDG_STOP	DBG_CR_DBG_IWDG_STOP	E0042004	8	1	rw	DBG_IWDG_STOP
DBG	CR	DBG_CR	DBG_WWDG_STOP	DBG_CR_DBG_WWDG_STOP	E0042004	9	1	rw	DBG_WWDG_STOP
DBG	CR	DBG_CR	DBG_TIM1_STOP	DBG_CR_DBG_TIM1_STOP	E0042004	10	1	rw	DBG_TIM1_STOP
DBG	CR	DBG_CR	DBG_TIM2_STOP	DBG_CR_DBG_TIM2_STOP	E0042004	11	1	rw	DBG_TIM2_STOP
DBG	CR	DBG_CR	DBG_TIM3_STOP	DBG_CR_DBG_TIM3_STOP	E0042004	12	1	rw	DBG_TIM3_STOP
DBG	CR	DBG_CR	DBG_TIM4_STOP	DBG_CR_DBG_TIM4_STOP	E0042004	13	1	rw	DBG_TIM4_STOP
DBG	CR	DBG_CR	DBG_CAN1_STOP	DBG_CR_DBG_CAN1_STOP	E0042004	14	1	rw	DBG_CAN1_STOP
DBG	CR	DBG_CR	DBG_I2C1_SMBUS_TIMEOUT	DBG_CR_DBG_I2C1_SMBUS_TIMEOUT	E0042004	15	1	rw	DBG_I2C1_SMBUS_TIMEOUT
DBG	CR	DBG_CR	DBG_I2C2_SMBUS_TIMEOUT	DBG_CR_DBG_I2C2_SMBUS_TIMEOUT	E0042004	16	1	rw	DBG_I2C2_SMBUS_TIMEOUT
DBG	CR	DBG_CR	DBG_TIM8_STOP	DBG_CR_DBG_TIM8_STOP	E0042004	17	1	rw	DBG_TIM8_STOP
DBG	CR	DBG_CR	DBG_TIM5_STOP	DBG_CR_DBG_TIM5_STOP	E0042004	18	1	rw	DBG_TIM5_STOP
DBG	CR	DBG_CR	DBG_TIM6_STOP	DBG_CR_DBG_TIM6_STOP	E0042004	19	1	rw	DBG_TIM6_STOP
DBG	CR	DBG_CR	DBG_TIM7_STOP	DBG_CR_DBG_TIM7_STOP	E0042004	20	1	rw	DBG_TIM7_STOP
DBG	CR	DBG_CR	DBG_CAN2_STOP	DBG_CR_DBG_CAN2_STOP	E0042004	21	1	rw	DBG_CAN2_STOP
UART4	SR	UART4_SR	PE	UART4_SR_PE	40004C00	0	1	ro	Parity error
UART4	SR	UART4_SR	FE	UART4_SR_FE	40004C00	1	1	ro	Framing error
UART4	SR	UART4_SR	NE	UART4_SR_NE	40004C00	2	1	ro	Noise error flag
UART4	SR	UART4_SR	ORE	UART4_SR_ORE	40004C00	3	1	ro	Overrun error
UART4	SR	UART4_SR	IDLE	UART4_SR_IDLE	40004C00	4	1	ro	IDLE line detected
UART4	SR	UART4_SR	RXNE	UART4_SR_RXNE	40004C00	5	1	rw	Read data register not empty
UART4	SR	UART4_SR	TC	UART4_SR_TC	40004C00	6	1	rw	Transmission complete
UART4	SR	UART4_SR	TXE	UART4_SR_TXE	40004C00	7	1	ro	Transmit data register empty
UART4	SR	UART4_SR	LBD	UART4_SR_LBD	40004C00	8	1	rw	LIN break detection flag
UART4	DR	UART4_DR	DR	UART4_DR_DR	40004C04	0	9	rw	DR
UART4	BRR	UART4_BRR	DIV_Fraction	UART4_BRR_DIV_Fraction	40004C08	0	4	rw	DIV_Fraction
UART4	BRR	UART4_BRR	DIV_Mantissa	UART4_BRR_DIV_Mantissa	40004C08	4	12	rw	DIV_Mantissa
UART4	CR1	UART4_CR1	SBK	UART4_CR1_SBK	40004C0C	0	1	rw	Send break
UART4	CR1	UART4_CR1	RWU	UART4_CR1_RWU	40004C0C	1	1	rw	Receiver wakeup
UART4	CR1	UART4_CR1	RE	UART4_CR1_RE	40004C0C	2	1	rw	Receiver enable
UART4	CR1	UART4_CR1	TE	UART4_CR1_TE	40004C0C	3	1	rw	Transmitter enable
UART4	CR1	UART4_CR1	IDLEIE	UART4_CR1_IDLEIE	40004C0C	4	1	rw	IDLE interrupt enable
UART4	CR1	UART4_CR1	RXNEIE	UART4_CR1_RXNEIE	40004C0C	5	1	rw	RXNE interrupt enable
UART4	CR1	UART4_CR1	TCIE	UART4_CR1_TCIE	40004C0C	6	1	rw	Transmission complete interrupt enable
UART4	CR1	UART4_CR1	TXEIE	UART4_CR1_TXEIE	40004C0C	7	1	rw	TXE interrupt enable
UART4	CR1	UART4_CR1	PEIE	UART4_CR1_PEIE	40004C0C	8	1	rw	PE interrupt enable
UART4	CR1	UART4_CR1	PS	UART4_CR1_PS	40004C0C	9	1	rw	Parity selection
UART4	CR1	UART4_CR1	PCE	UART4_CR1_PCE	40004C0C	10	1	rw	Parity control enable
UART4	CR1	UART4_CR1	WAKE	UART4_CR1_WAKE	40004C0C	11	1	rw	Wakeup method
UART4	CR1	UART4_CR1	M	UART4_CR1_M	40004C0C	12	1	rw	Word length
UART4	CR1	UART4_CR1	UE	UART4_CR1_UE	40004C0C	13	1	rw	USART enable
UART4	CR2	UART4_CR2	ADD	UART4_CR2_ADD	40004C10	0	4	rw	Address of the USART node
UART4	CR2	UART4_CR2	LBDL	UART4_CR2_LBDL	40004C10	5	1	rw	lin break detection length
UART4	CR2	UART4_CR2	LBDIE	UART4_CR2_LBDIE	40004C10	6	1	rw	LIN break detection interrupt enable
UART4	CR2	UART4_CR2	STOP	UART4_CR2_STOP	40004C10	12	2	rw	STOP bits
UART4	CR2	UART4_CR2	LINEN	UART4_CR2_LINEN	40004C10	14	1	rw	LIN mode enable
UART4	CR3	UART4_CR3	EIE	UART4_CR3_EIE	40004C14	0	1	rw	Error interrupt enable
UART4	CR3	UART4_CR3	IREN	UART4_CR3_IREN	40004C14	1	1	rw	IrDA mode enable
UART4	CR3	UART4_CR3	IRLP	UART4_CR3_IRLP	40004C14	2	1	rw	IrDA low-power
UART4	CR3	UART4_CR3	HDSEL	UART4_CR3_HDSEL	40004C14	3	1	rw	Half-duplex selection
UART4	CR3	UART4_CR3	DMAR	UART4_CR3_DMAR	40004C14	6	1	rw	DMA enable receiver
UART4	CR3	UART4_CR3	DMAT	UART4_CR3_DMAT	40004C14	7	1	rw	DMA enable transmitter
UART5	SR	UART5_SR	PE	UART5_SR_PE	40005000	0	1	ro	PE
UART5	SR	UART5_SR	FE	UART5_SR_FE	40005000	1	1	ro	FE
UART5	SR	UART5_SR	NE	UART5_SR_NE	40005000	2	1	ro	NE
UART5	SR	UART5_SR	ORE	UART5_SR_ORE	40005000	3	1	ro	ORE
UART5	SR	UART5_SR	IDLE	UART5_SR_IDLE	40005000	4	1	ro	IDLE
UART5	SR	UART5_SR	RXNE	UART5_SR_RXNE	40005000	5	1	rw	RXNE
UART5	SR	UART5_SR	TC	UART5_SR_TC	40005000	6	1	rw	TC
UART5	SR	UART5_SR	TXE	UART5_SR_TXE	40005000	7	1	ro	TXE
UART5	SR	UART5_SR	LBD	UART5_SR_LBD	40005000	8	1	rw	LBD
UART5	DR	UART5_DR	DR	UART5_DR_DR	40005004	0	9	rw	DR
UART5	BRR	UART5_BRR	DIV_Fraction	UART5_BRR_DIV_Fraction	40005008	0	4	rw	DIV_Fraction
UART5	BRR	UART5_BRR	DIV_Mantissa	UART5_BRR_DIV_Mantissa	40005008	4	12	rw	DIV_Mantissa
UART5	CR1	UART5_CR1	SBK	UART5_CR1_SBK	4000500C	0	1	rw	SBK
UART5	CR1	UART5_CR1	RWU	UART5_CR1_RWU	4000500C	1	1	rw	RWU
UART5	CR1	UART5_CR1	RE	UART5_CR1_RE	4000500C	2	1	rw	RE
UART5	CR1	UART5_CR1	TE	UART5_CR1_TE	4000500C	3	1	rw	TE
UART5	CR1	UART5_CR1	IDLEIE	UART5_CR1_IDLEIE	4000500C	4	1	rw	IDLEIE
UART5	CR1	UART5_CR1	RXNEIE	UART5_CR1_RXNEIE	4000500C	5	1	rw	RXNEIE
UART5	CR1	UART5_CR1	TCIE	UART5_CR1_TCIE	4000500C	6	1	rw	TCIE
UART5	CR1	UART5_CR1	TXEIE	UART5_CR1_TXEIE	4000500C	7	1	rw	TXEIE
UART5	CR1	UART5_CR1	PEIE	UART5_CR1_PEIE	4000500C	8	1	rw	PEIE
UART5	CR1	UART5_CR1	PS	UART5_CR1_PS	4000500C	9	1	rw	PS
UART5	CR1	UART5_CR1	PCE	UART5_CR1_PCE	4000500C	10	1	rw	PCE
UART5	CR1	UART5_CR1	WAKE	UART5_CR1_WAKE	4000500C	11	1	rw	WAKE
UART5	CR1	UART5_CR1	M	UART5_CR1_M	4000500C	12	1	rw	M
UART5	CR1	UART5_CR1	UE	UART5_CR1_UE	4000500C	13	1	rw	UE
UART5	CR2	UART5_CR2	ADD	UART5_CR2_ADD	40005010	0	4	rw	ADD
UART5	CR2	UART5_CR2	LBDL	UART5_CR2_LBDL	40005010	5	1	rw	LBDL
UART5	CR2	UART5_CR2	LBDIE	UART5_CR2_LBDIE	40005010	6	1	rw	LBDIE
UART5	CR2	UART5_CR2	STOP	UART5_CR2_STOP	40005010	12	2	rw	STOP
UART5	CR2	UART5_CR2	LINEN	UART5_CR2_LINEN	40005010	14	1	rw	LINEN
UART5	CR3	UART5_CR3	EIE	UART5_CR3_EIE	40005014	0	1	rw	Error interrupt enable
UART5	CR3	UART5_CR3	IREN	UART5_CR3_IREN	40005014	1	1	rw	IrDA mode enable
UART5	CR3	UART5_CR3	IRLP	UART5_CR3_IRLP	40005014	2	1	rw	IrDA low-power
UART5	CR3	UART5_CR3	HDSEL	UART5_CR3_HDSEL	40005014	3	1	rw	Half-duplex selection
UART5	CR3	UART5_CR3	DMAT	UART5_CR3_DMAT	40005014	7	1	rw	DMA enable transmitter
CRC	DR	CRC_DR	DR	CRC_DR_DR	40023000	0	32	rw	Data Register
CRC	IDR	CRC_IDR	IDR	CRC_IDR_IDR	40023004	0	8	rw	Independent Data register
CRC	CR	CRC_CR	RESET	CRC_CR_RESET	40023008	0	1	rw	Reset bit
FLASH	ACR	FLASH_ACR	LATENCY	FLASH_ACR_LATENCY	40022000	0	3	rw	Latency
FLASH	ACR	FLASH_ACR	HLFCYA	FLASH_ACR_HLFCYA	40022000	3	1	rw	Flash half cycle access enable
FLASH	ACR	FLASH_ACR	PRFTBE	FLASH_ACR_PRFTBE	40022000	4	1	rw	Prefetch buffer enable
FLASH	ACR	FLASH_ACR	PRFTBS	FLASH_ACR_PRFTBS	40022000	5	1	ro	Prefetch buffer status
FLASH	KEYR	FLASH_KEYR	KEY	FLASH_KEYR_KEY	40022004	0	32	rw	FPEC key
FLASH	OPTKEYR	FLASH_OPTKEYR	OPTKEY	FLASH_OPTKEYR_OPTKEY	40022008	0	32	rw	Option byte key
FLASH	SR	FLASH_SR	EOP	FLASH_SR_EOP	4002200C	5	1	rw	End of operation
FLASH	SR	FLASH_SR	WRPRTERR	FLASH_SR_WRPRTERR	4002200C	4	1	rw	Write protection error
FLASH	SR	FLASH_SR	PGERR	FLASH_SR_PGERR	4002200C	2	1	rw	Programming error
FLASH	SR	FLASH_SR	BSY	FLASH_SR_BSY	4002200C	0	1	ro	Busy
FLASH	CR	FLASH_CR	PG	FLASH_CR_PG	40022010	0	1	rw	Programming
FLASH	CR	FLASH_CR	PER	FLASH_CR_PER	40022010	1	1	rw	Page Erase
FLASH	CR	FLASH_CR	MER	FLASH_CR_MER	40022010	2	1	rw	Mass Erase
FLASH	CR	FLASH_CR	OPTPG	FLASH_CR_OPTPG	40022010	4	1	rw	Option byte programming
FLASH	CR	FLASH_CR	OPTER	FLASH_CR_OPTER	40022010	5	1	rw	Option byte erase
FLASH	CR	FLASH_CR	STRT	FLASH_CR_STRT	40022010	6	1	rw	Start
FLASH	CR	FLASH_CR	LOCK	FLASH_CR_LOCK	40022010	7	1	rw	Lock
FLASH	CR	FLASH_CR	OPTWRE	FLASH_CR_OPTWRE	40022010	9	1	rw	Option bytes write enable
FLASH	CR	FLASH_CR	ERRIE	FLASH_CR_ERRIE	40022010	10	1	rw	Error interrupt enable
FLASH	CR	FLASH_CR	EOPIE	FLASH_CR_EOPIE	40022010	12	1	rw	End of operation interrupt enable
FLASH	AR	FLASH_AR	FAR	FLASH_AR_FAR	40022014	0	32	rw	Flash Address
FLASH	OBR	FLASH_OBR	OPTERR	FLASH_OBR_OPTERR	4002201C	0	1	rw	Option byte error
FLASH	OBR	FLASH_OBR	RDPRT	FLASH_OBR_RDPRT	4002201C	1	1	rw	Read protection
FLASH	OBR	FLASH_OBR	WDG_SW	FLASH_OBR_WDG_SW	4002201C	2	1	rw	WDG_SW
FLASH	OBR	FLASH_OBR	nRST_STOP	FLASH_OBR_nRST_STOP	4002201C	3	1	rw	nRST_STOP
FLASH	OBR	FLASH_OBR	nRST_STDBY	FLASH_OBR_nRST_STDBY	4002201C	4	1	rw	nRST_STDBY
FLASH	OBR	FLASH_OBR	Data0	FLASH_OBR_Data0	4002201C	10	8	rw	Data0
FLASH	OBR	FLASH_OBR	Data1	FLASH_OBR_Data1	4002201C	18	8	rw	Data1
FLASH	WRPR	FLASH_WRPR	WRP	FLASH_WRPR_WRP	40022020	0	32	rw	Write protect
USB	EP0R	USB_EP0R	EA	USB_EP0R_EA	40005C00	0	4	rw	Endpoint address
USB	EP0R	USB_EP0R	STAT_TX	USB_EP0R_STAT_TX	40005C00	4	2	rw	Status bits, for transmission transfers
USB	EP0R	USB_EP0R	DTOG_TX	USB_EP0R_DTOG_TX	40005C00	6	1	rw	Data Toggle, for transmission transfers
USB	EP0R	USB_EP0R	CTR_TX	USB_EP0R_CTR_TX	40005C00	7	1	rw	Correct Transfer for transmission
USB	EP0R	USB_EP0R	EP_KIND	USB_EP0R_EP_KIND	40005C00	8	1	rw	Endpoint kind
USB	EP0R	USB_EP0R	EP_TYPE	USB_EP0R_EP_TYPE	40005C00	9	2	rw	Endpoint type
USB	EP0R	USB_EP0R	SETUP	USB_EP0R_SETUP	40005C00	11	1	rw	Setup transaction completed
USB	EP0R	USB_EP0R	STAT_RX	USB_EP0R_STAT_RX	40005C00	12	2	rw	Status bits, for reception transfers
USB	EP0R	USB_EP0R	DTOG_RX	USB_EP0R_DTOG_RX	40005C00	14	1	rw	Data Toggle, for reception transfers
USB	EP0R	USB_EP0R	CTR_RX	USB_EP0R_CTR_RX	40005C00	15	1	rw	Correct transfer for reception
USB	EP1R	USB_EP1R	EA	USB_EP1R_EA	40005C04	0	4	rw	Endpoint address
USB	EP1R	USB_EP1R	STAT_TX	USB_EP1R_STAT_TX	40005C04	4	2	rw	Status bits, for transmission transfers
USB	EP1R	USB_EP1R	DTOG_TX	USB_EP1R_DTOG_TX	40005C04	6	1	rw	Data Toggle, for transmission transfers
USB	EP1R	USB_EP1R	CTR_TX	USB_EP1R_CTR_TX	40005C04	7	1	rw	Correct Transfer for transmission
USB	EP1R	USB_EP1R	EP_KIND	USB_EP1R_EP_KIND	40005C04	8	1	rw	Endpoint kind
USB	EP1R	USB_EP1R	EP_TYPE	USB_EP1R_EP_TYPE	40005C04	9	2	rw	Endpoint type
USB	EP1R	USB_EP1R	SETUP	USB_EP1R_SETUP	40005C04	11	1	rw	Setup transaction completed
USB	EP1R	USB_EP1R	STAT_RX	USB_EP1R_STAT_RX	40005C04	12	2	rw	Status bits, for reception transfers
USB	EP1R	USB_EP1R	DTOG_RX	USB_EP1R_DTOG_RX	40005C04	14	1	rw	Data Toggle, for reception transfers
USB	EP1R	USB_EP1R	CTR_RX	USB_EP1R_CTR_RX	40005C04	15	1	rw	Correct transfer for reception
USB	EP2R	USB_EP2R	EA	USB_EP2R_EA	40005C08	0	4	rw	Endpoint address
USB	EP2R	USB_EP2R	STAT_TX	USB_EP2R_STAT_TX	40005C08	4	2	rw	Status bits, for transmission transfers
USB	EP2R	USB_EP2R	DTOG_TX	USB_EP2R_DTOG_TX	40005C08	6	1	rw	Data Toggle, for transmission transfers
USB	EP2R	USB_EP2R	CTR_TX	USB_EP2R_CTR_TX	40005C08	7	1	rw	Correct Transfer for transmission
USB	EP2R	USB_EP2R	EP_KIND	USB_EP2R_EP_KIND	40005C08	8	1	rw	Endpoint kind
USB	EP2R	USB_EP2R	EP_TYPE	USB_EP2R_EP_TYPE	40005C08	9	2	rw	Endpoint type
USB	EP2R	USB_EP2R	SETUP	USB_EP2R_SETUP	40005C08	11	1	rw	Setup transaction completed
USB	EP2R	USB_EP2R	STAT_RX	USB_EP2R_STAT_RX	40005C08	12	2	rw	Status bits, for reception transfers
USB	EP2R	USB_EP2R	DTOG_RX	USB_EP2R_DTOG_RX	40005C08	14	1	rw	Data Toggle, for reception transfers
USB	EP2R	USB_EP2R	CTR_RX	USB_EP2R_CTR_RX	40005C08	15	1	rw	Correct transfer for reception
USB	EP3R	USB_EP3R	EA	USB_EP3R_EA	40005C0C	0	4	rw	Endpoint address
USB	EP3R	USB_EP3R	STAT_TX	USB_EP3R_STAT_TX	40005C0C	4	2	rw	Status bits, for transmission transfers
USB	EP3R	USB_EP3R	DTOG_TX	USB_EP3R_DTOG_TX	40005C0C	6	1	rw	Data Toggle, for transmission transfers
USB	EP3R	USB_EP3R	CTR_TX	USB_EP3R_CTR_TX	40005C0C	7	1	rw	Correct Transfer for transmission
USB	EP3R	USB_EP3R	EP_KIND	USB_EP3R_EP_KIND	40005C0C	8	1	rw	Endpoint kind
USB	EP3R	USB_EP3R	EP_TYPE	USB_EP3R_EP_TYPE	40005C0C	9	2	rw	Endpoint type
USB	EP3R	USB_EP3R	SETUP	USB_EP3R_SETUP	40005C0C	11	1	rw	Setup transaction completed
USB	EP3R	USB_EP3R	STAT_RX	USB_EP3R_STAT_RX	40005C0C	12	2	rw	Status bits, for reception transfers
USB	EP3R	USB_EP3R	DTOG_RX	USB_EP3R_DTOG_RX	40005C0C	14	1	rw	Data Toggle, for reception transfers
USB	EP3R	USB_EP3R	CTR_RX	USB_EP3R_CTR_RX	40005C0C	15	1	rw	Correct transfer for reception
USB	EP4R	USB_EP4R	EA	USB_EP4R_EA	40005C10	0	4	rw	Endpoint address
USB	EP4R	USB_EP4R	STAT_TX	USB_EP4R_STAT_TX	40005C10	4	2	rw	Status bits, for transmission transfers
USB	EP4R	USB_EP4R	DTOG_TX	USB_EP4R_DTOG_TX	40005C10	6	1	rw	Data Toggle, for transmission transfers
USB	EP4R	USB_EP4R	CTR_TX	USB_EP4R_CTR_TX	40005C10	7	1	rw	Correct Transfer for transmission
USB	EP4R	USB_EP4R	EP_KIND	USB_EP4R_EP_KIND	40005C10	8	1	rw	Endpoint kind
USB	EP4R	USB_EP4R	EP_TYPE	USB_EP4R_EP_TYPE	40005C10	9	2	rw	Endpoint type
USB	EP4R	USB_EP4R	SETUP	USB_EP4R_SETUP	40005C10	11	1	rw	Setup transaction completed
USB	EP4R	USB_EP4R	STAT_RX	USB_EP4R_STAT_RX	40005C10	12	2	rw	Status bits, for reception transfers
USB	EP4R	USB_EP4R	DTOG_RX	USB_EP4R_DTOG_RX	40005C10	14	1	rw	Data Toggle, for reception transfers
USB	EP4R	USB_EP4R	CTR_RX	USB_EP4R_CTR_RX	40005C10	15	1	rw	Correct transfer for reception
USB	EP5R	USB_EP5R	EA	USB_EP5R_EA	40005C14	0	4	rw	Endpoint address
USB	EP5R	USB_EP5R	STAT_TX	USB_EP5R_STAT_TX	40005C14	4	2	rw	Status bits, for transmission transfers
USB	EP5R	USB_EP5R	DTOG_TX	USB_EP5R_DTOG_TX	40005C14	6	1	rw	Data Toggle, for transmission transfers
USB	EP5R	USB_EP5R	CTR_TX	USB_EP5R_CTR_TX	40005C14	7	1	rw	Correct Transfer for transmission
USB	EP5R	USB_EP5R	EP_KIND	USB_EP5R_EP_KIND	40005C14	8	1	rw	Endpoint kind
USB	EP5R	USB_EP5R	EP_TYPE	USB_EP5R_EP_TYPE	40005C14	9	2	rw	Endpoint type
USB	EP5R	USB_EP5R	SETUP	USB_EP5R_SETUP	40005C14	11	1	rw	Setup transaction completed
USB	EP5R	USB_EP5R	STAT_RX	USB_EP5R_STAT_RX	40005C14	12	2	rw	Status bits, for reception transfers
USB	EP5R	USB_EP5R	DTOG_RX	USB_EP5R_DTOG_RX	40005C14	14	1	rw	Data Toggle, for reception transfers
USB	EP5R	USB_EP5R	CTR_RX	USB_EP5R_CTR_RX	40005C14	15	1	rw	Correct transfer for reception
USB	EP6R	USB_EP6R	EA	USB_EP6R_EA	40005C18	0	4	rw	Endpoint address
USB	EP6R	USB_EP6R	STAT_TX	USB_EP6R_STAT_TX	40005C18	4	2	rw	Status bits, for transmission transfers
USB	EP6R	USB_EP6R	DTOG_TX	USB_EP6R_DTOG_TX	40005C18	6	1	rw	Data Toggle, for transmission transfers
USB	EP6R	USB_EP6R	CTR_TX	USB_EP6R_CTR_TX	40005C18	7	1	rw	Correct Transfer for transmission
USB	EP6R	USB_EP6R	EP_KIND	USB_EP6R_EP_KIND	40005C18	8	1	rw	Endpoint kind
USB	EP6R	USB_EP6R	EP_TYPE	USB_EP6R_EP_TYPE	40005C18	9	2	rw	Endpoint type
USB	EP6R	USB_EP6R	SETUP	USB_EP6R_SETUP	40005C18	11	1	rw	Setup transaction completed
USB	EP6R	USB_EP6R	STAT_RX	USB_EP6R_STAT_RX	40005C18	12	2	rw	Status bits, for reception transfers
USB	EP6R	USB_EP6R	DTOG_RX	USB_EP6R_DTOG_RX	40005C18	14	1	rw	Data Toggle, for reception transfers
USB	EP6R	USB_EP6R	CTR_RX	USB_EP6R_CTR_RX	40005C18	15	1	rw	Correct transfer for reception
USB	EP7R	USB_EP7R	EA	USB_EP7R_EA	40005C1C	0	4	rw	Endpoint address
USB	EP7R	USB_EP7R	STAT_TX	USB_EP7R_STAT_TX	40005C1C	4	2	rw	Status bits, for transmission transfers
USB	EP7R	USB_EP7R	DTOG_TX	USB_EP7R_DTOG_TX	40005C1C	6	1	rw	Data Toggle, for transmission transfers
USB	EP7R	USB_EP7R	CTR_TX	USB_EP7R_CTR_TX	40005C1C	7	1	rw	Correct Transfer for transmission
USB	EP7R	USB_EP7R	EP_KIND	USB_EP7R_EP_KIND	40005C1C	8	1	rw	Endpoint kind
USB	EP7R	USB_EP7R	EP_TYPE	USB_EP7R_EP_TYPE	40005C1C	9	2	rw	Endpoint type
USB	EP7R	USB_EP7R	SETUP	USB_EP7R_SETUP	40005C1C	11	1	rw	Setup transaction completed
USB	EP7R	USB_EP7R	STAT_RX	USB_EP7R_STAT_RX	40005C1C	12	2	rw	Status bits, for reception transfers
USB	EP7R	USB_EP7R	DTOG_RX	USB_EP7R_DTOG_RX	40005C1C	14	1	rw	Data Toggle, for reception transfers
USB	EP7R	USB_EP7R	CTR_RX	USB_EP7R_CTR_RX	40005C1C	15	1	rw	Correct transfer for reception
USB	CNTR	USB_CNTR	FRES	USB_CNTR_FRES	40005C40	0	1	rw	Force USB Reset
USB	CNTR	USB_CNTR	PDWN	USB_CNTR_PDWN	40005C40	1	1	rw	Power down
USB	CNTR	USB_CNTR	LPMODE	USB_CNTR_LPMODE	40005C40	2	1	rw	Low-power mode
USB	CNTR	USB_CNTR	FSUSP	USB_CNTR_FSUSP	40005C40	3	1	rw	Force suspend
USB	CNTR	USB_CNTR	RESUME	USB_CNTR_RESUME	40005C40	4	1	rw	Resume request
USB	CNTR	USB_CNTR	ESOFM	USB_CNTR_ESOFM	40005C40	8	1	rw	Expected start of frame interrupt mask
USB	CNTR	USB_CNTR	SOFM	USB_CNTR_SOFM	40005C40	9	1	rw	Start of frame interrupt mask
USB	CNTR	USB_CNTR	RESETM	USB_CNTR_RESETM	40005C40	10	1	rw	USB reset interrupt mask
USB	CNTR	USB_CNTR	SUSPM	USB_CNTR_SUSPM	40005C40	11	1	rw	Suspend mode interrupt mask
USB	CNTR	USB_CNTR	WKUPM	USB_CNTR_WKUPM	40005C40	12	1	rw	Wakeup interrupt mask
USB	CNTR	USB_CNTR	ERRM	USB_CNTR_ERRM	40005C40	13	1	rw	Error interrupt mask
USB	CNTR	USB_CNTR	PMAOVRM	USB_CNTR_PMAOVRM	40005C40	14	1	rw	Packet memory area over / underrun interrupt mask
USB	CNTR	USB_CNTR	CTRM	USB_CNTR_CTRM	40005C40	15	1	rw	Correct transfer interrupt mask
USB	ISTR	USB_ISTR	EP_ID	USB_ISTR_EP_ID	40005C44	0	4	rw	Endpoint Identifier
USB	ISTR	USB_ISTR	DIR	USB_ISTR_DIR	40005C44	4	1	rw	Direction of transaction
USB	ISTR	USB_ISTR	ESOF	USB_ISTR_ESOF	40005C44	8	1	rw	Expected start frame
USB	ISTR	USB_ISTR	SOF	USB_ISTR_SOF	40005C44	9	1	rw	start of frame
USB	ISTR	USB_ISTR	RESET	USB_ISTR_RESET	40005C44	10	1	rw	reset request
USB	ISTR	USB_ISTR	SUSP	USB_ISTR_SUSP	40005C44	11	1	rw	Suspend mode request
USB	ISTR	USB_ISTR	WKUP	USB_ISTR_WKUP	40005C44	12	1	rw	Wakeup
USB	ISTR	USB_ISTR	ERR	USB_ISTR_ERR	40005C44	13	1	rw	Error
USB	ISTR	USB_ISTR	PMAOVR	USB_ISTR_PMAOVR	40005C44	14	1	rw	Packet memory area over / underrun
USB	ISTR	USB_ISTR	CTR	USB_ISTR_CTR	40005C44	15	1	rw	Correct transfer
USB	FNR	USB_FNR	FN	USB_FNR_FN	40005C48	0	11	rw	Frame number
USB	FNR	USB_FNR	LSOF	USB_FNR_LSOF	40005C48	11	2	rw	Lost SOF
USB	FNR	USB_FNR	LCK	USB_FNR_LCK	40005C48	13	1	rw	Locked
USB	FNR	USB_FNR	RXDM	USB_FNR_RXDM	40005C48	14	1	rw	Receive data - line status
USB	FNR	USB_FNR	RXDP	USB_FNR_RXDP	40005C48	15	1	rw	Receive data + line status
USB	DADDR	USB_DADDR	ADD	USB_DADDR_ADD	40005C4C	0	7	rw	Device address
USB	DADDR	USB_DADDR	EF	USB_DADDR_EF	40005C4C	7	1	rw	Enable function
USB	BTABLE	USB_BTABLE	BTABLE	USB_BTABLE_BTABLE	40005C50	3	13	rw	Buffer table
OTG_FS_DEVICE	FS_DCFG	OTG_FS_DEVICE_FS_DCFG	DSPD	OTG_FS_DEVICE_FS_DCFG_DSPD	50000800	0	2	rw	Device speed
OTG_FS_DEVICE	FS_DCFG	OTG_FS_DEVICE_FS_DCFG	NZLSOHSK	OTG_FS_DEVICE_FS_DCFG_NZLSOHSK	50000800	2	1	rw	Non-zero-length status OUT handshake
OTG_FS_DEVICE	FS_DCFG	OTG_FS_DEVICE_FS_DCFG	DAD	OTG_FS_DEVICE_FS_DCFG_DAD	50000800	4	7	rw	Device address
OTG_FS_DEVICE	FS_DCFG	OTG_FS_DEVICE_FS_DCFG	PFIVL	OTG_FS_DEVICE_FS_DCFG_PFIVL	50000800	11	2	rw	Periodic frame interval
OTG_FS_DEVICE	FS_DCTL	OTG_FS_DEVICE_FS_DCTL	RWUSIG	OTG_FS_DEVICE_FS_DCTL_RWUSIG	50000804	0	1	rw	Remote wakeup signaling
OTG_FS_DEVICE	FS_DCTL	OTG_FS_DEVICE_FS_DCTL	SDIS	OTG_FS_DEVICE_FS_DCTL_SDIS	50000804	1	1	rw	Soft disconnect
OTG_FS_DEVICE	FS_DCTL	OTG_FS_DEVICE_FS_DCTL	GINSTS	OTG_FS_DEVICE_FS_DCTL_GINSTS	50000804	2	1	ro	Global IN NAK status
OTG_FS_DEVICE	FS_DCTL	OTG_FS_DEVICE_FS_DCTL	GONSTS	OTG_FS_DEVICE_FS_DCTL_GONSTS	50000804	3	1	ro	Global OUT NAK status
OTG_FS_DEVICE	FS_DCTL	OTG_FS_DEVICE_FS_DCTL	TCTL	OTG_FS_DEVICE_FS_DCTL_TCTL	50000804	4	3	rw	Test control
OTG_FS_DEVICE	FS_DCTL	OTG_FS_DEVICE_FS_DCTL	SGINAK	OTG_FS_DEVICE_FS_DCTL_SGINAK	50000804	7	1	rw	Set global IN NAK
OTG_FS_DEVICE	FS_DCTL	OTG_FS_DEVICE_FS_DCTL	CGINAK	OTG_FS_DEVICE_FS_DCTL_CGINAK	50000804	8	1	rw	Clear global IN NAK
OTG_FS_DEVICE	FS_DCTL	OTG_FS_DEVICE_FS_DCTL	SGONAK	OTG_FS_DEVICE_FS_DCTL_SGONAK	50000804	9	1	rw	Set global OUT NAK
OTG_FS_DEVICE	FS_DCTL	OTG_FS_DEVICE_FS_DCTL	CGONAK	OTG_FS_DEVICE_FS_DCTL_CGONAK	50000804	10	1	rw	Clear global OUT NAK
OTG_FS_DEVICE	FS_DCTL	OTG_FS_DEVICE_FS_DCTL	POPRGDNE	OTG_FS_DEVICE_FS_DCTL_POPRGDNE	50000804	11	1	rw	Power-on programming done
OTG_FS_DEVICE	FS_DSTS	OTG_FS_DEVICE_FS_DSTS	SUSPSTS	OTG_FS_DEVICE_FS_DSTS_SUSPSTS	50000808	0	1	rw	Suspend status
OTG_FS_DEVICE	FS_DSTS	OTG_FS_DEVICE_FS_DSTS	ENUMSPD	OTG_FS_DEVICE_FS_DSTS_ENUMSPD	50000808	1	2	rw	Enumerated speed
OTG_FS_DEVICE	FS_DSTS	OTG_FS_DEVICE_FS_DSTS	EERR	OTG_FS_DEVICE_FS_DSTS_EERR	50000808	3	1	rw	Erratic error
OTG_FS_DEVICE	FS_DSTS	OTG_FS_DEVICE_FS_DSTS	FNSOF	OTG_FS_DEVICE_FS_DSTS_FNSOF	50000808	8	14	rw	Frame number of the received SOF
OTG_FS_DEVICE	FS_DIEPMSK	OTG_FS_DEVICE_FS_DIEPMSK	XFRCM	OTG_FS_DEVICE_FS_DIEPMSK_XFRCM	50000810	0	1	rw	Transfer completed interrupt mask
OTG_FS_DEVICE	FS_DIEPMSK	OTG_FS_DEVICE_FS_DIEPMSK	EPDM	OTG_FS_DEVICE_FS_DIEPMSK_EPDM	50000810	1	1	rw	Endpoint disabled interrupt mask
OTG_FS_DEVICE	FS_DIEPMSK	OTG_FS_DEVICE_FS_DIEPMSK	TOM	OTG_FS_DEVICE_FS_DIEPMSK_TOM	50000810	3	1	rw	Timeout condition mask (Non-isochronous endpoints)
OTG_FS_DEVICE	FS_DIEPMSK	OTG_FS_DEVICE_FS_DIEPMSK	ITTXFEMSK	OTG_FS_DEVICE_FS_DIEPMSK_ITTXFEMSK	50000810	4	1	rw	IN token received when TxFIFO empty mask
OTG_FS_DEVICE	FS_DIEPMSK	OTG_FS_DEVICE_FS_DIEPMSK	INEPNMM	OTG_FS_DEVICE_FS_DIEPMSK_INEPNMM	50000810	5	1	rw	IN token received with EP mismatch mask
OTG_FS_DEVICE	FS_DIEPMSK	OTG_FS_DEVICE_FS_DIEPMSK	INEPNEM	OTG_FS_DEVICE_FS_DIEPMSK_INEPNEM	50000810	6	1	rw	IN endpoint NAK effective mask
OTG_FS_DEVICE	FS_DOEPMSK	OTG_FS_DEVICE_FS_DOEPMSK	XFRCM	OTG_FS_DEVICE_FS_DOEPMSK_XFRCM	50000814	0	1	rw	Transfer completed interrupt mask
OTG_FS_DEVICE	FS_DOEPMSK	OTG_FS_DEVICE_FS_DOEPMSK	EPDM	OTG_FS_DEVICE_FS_DOEPMSK_EPDM	50000814	1	1	rw	Endpoint disabled interrupt mask
OTG_FS_DEVICE	FS_DOEPMSK	OTG_FS_DEVICE_FS_DOEPMSK	STUPM	OTG_FS_DEVICE_FS_DOEPMSK_STUPM	50000814	3	1	rw	SETUP phase done mask
OTG_FS_DEVICE	FS_DOEPMSK	OTG_FS_DEVICE_FS_DOEPMSK	OTEPDM	OTG_FS_DEVICE_FS_DOEPMSK_OTEPDM	50000814	4	1	rw	OUT token received when endpoint disabled mask
OTG_FS_DEVICE	FS_DAINT	OTG_FS_DEVICE_FS_DAINT	IEPINT	OTG_FS_DEVICE_FS_DAINT_IEPINT	50000818	0	16	rw	IN endpoint interrupt bits
OTG_FS_DEVICE	FS_DAINT	OTG_FS_DEVICE_FS_DAINT	OEPINT	OTG_FS_DEVICE_FS_DAINT_OEPINT	50000818	16	16	rw	OUT endpoint interrupt bits
OTG_FS_DEVICE	FS_DAINTMSK	OTG_FS_DEVICE_FS_DAINTMSK	IEPM	OTG_FS_DEVICE_FS_DAINTMSK_IEPM	5000081C	0	16	rw	IN EP interrupt mask bits
OTG_FS_DEVICE	FS_DAINTMSK	OTG_FS_DEVICE_FS_DAINTMSK	OEPINT	OTG_FS_DEVICE_FS_DAINTMSK_OEPINT	5000081C	16	16	rw	OUT endpoint interrupt bits
OTG_FS_DEVICE	DVBUSDIS	OTG_FS_DEVICE_DVBUSDIS	VBUSDT	OTG_FS_DEVICE_DVBUSDIS_VBUSDT	50000828	0	16	rw	Device VBUS discharge time
OTG_FS_DEVICE	DVBUSPULSE	OTG_FS_DEVICE_DVBUSPULSE	DVBUSP	OTG_FS_DEVICE_DVBUSPULSE_DVBUSP	5000082C	0	12	rw	Device VBUS pulsing time
OTG_FS_DEVICE	DIEPEMPMSK	OTG_FS_DEVICE_DIEPEMPMSK	INEPTXFEM	OTG_FS_DEVICE_DIEPEMPMSK_INEPTXFEM	50000834	0	16	rw	IN EP Tx FIFO empty interrupt mask bits
OTG_FS_DEVICE	FS_DIEPCTL0	OTG_FS_DEVICE_FS_DIEPCTL0	MPSIZ	OTG_FS_DEVICE_FS_DIEPCTL0_MPSIZ	50000900	0	2	rw	Maximum packet size
OTG_FS_DEVICE	FS_DIEPCTL0	OTG_FS_DEVICE_FS_DIEPCTL0	USBAEP	OTG_FS_DEVICE_FS_DIEPCTL0_USBAEP	50000900	15	1	ro	USB active endpoint
OTG_FS_DEVICE	FS_DIEPCTL0	OTG_FS_DEVICE_FS_DIEPCTL0	NAKSTS	OTG_FS_DEVICE_FS_DIEPCTL0_NAKSTS	50000900	17	1	ro	NAK status
OTG_FS_DEVICE	FS_DIEPCTL0	OTG_FS_DEVICE_FS_DIEPCTL0	EPTYP	OTG_FS_DEVICE_FS_DIEPCTL0_EPTYP	50000900	18	2	ro	Endpoint type
OTG_FS_DEVICE	FS_DIEPCTL0	OTG_FS_DEVICE_FS_DIEPCTL0	STALL	OTG_FS_DEVICE_FS_DIEPCTL0_STALL	50000900	21	1	rw	STALL handshake
OTG_FS_DEVICE	FS_DIEPCTL0	OTG_FS_DEVICE_FS_DIEPCTL0	TXFNUM	OTG_FS_DEVICE_FS_DIEPCTL0_TXFNUM	50000900	22	4	rw	TxFIFO number
OTG_FS_DEVICE	FS_DIEPCTL0	OTG_FS_DEVICE_FS_DIEPCTL0	CNAK	OTG_FS_DEVICE_FS_DIEPCTL0_CNAK	50000900	26	1	wo	Clear NAK
OTG_FS_DEVICE	FS_DIEPCTL0	OTG_FS_DEVICE_FS_DIEPCTL0	SNAK	OTG_FS_DEVICE_FS_DIEPCTL0_SNAK	50000900	27	1	wo	Set NAK
OTG_FS_DEVICE	FS_DIEPCTL0	OTG_FS_DEVICE_FS_DIEPCTL0	EPDIS	OTG_FS_DEVICE_FS_DIEPCTL0_EPDIS	50000900	30	1	ro	Endpoint disable
OTG_FS_DEVICE	FS_DIEPCTL0	OTG_FS_DEVICE_FS_DIEPCTL0	EPENA	OTG_FS_DEVICE_FS_DIEPCTL0_EPENA	50000900	31	1	ro	Endpoint enable
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	EPENA	OTG_FS_DEVICE_DIEPCTL1_EPENA	50000920	31	1	rw	EPENA
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	EPDIS	OTG_FS_DEVICE_DIEPCTL1_EPDIS	50000920	30	1	rw	EPDIS
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	SODDFRM_SD1PID	OTG_FS_DEVICE_DIEPCTL1_SODDFRM_SD1PID	50000920	29	1	wo	SODDFRM/SD1PID
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	SD0PID_SEVNFRM	OTG_FS_DEVICE_DIEPCTL1_SD0PID_SEVNFRM	50000920	28	1	wo	SD0PID/SEVNFRM
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	SNAK	OTG_FS_DEVICE_DIEPCTL1_SNAK	50000920	27	1	wo	SNAK
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	CNAK	OTG_FS_DEVICE_DIEPCTL1_CNAK	50000920	26	1	wo	CNAK
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	TXFNUM	OTG_FS_DEVICE_DIEPCTL1_TXFNUM	50000920	22	4	rw	TXFNUM
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	Stall	OTG_FS_DEVICE_DIEPCTL1_Stall	50000920	21	1	rw	Stall
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	EPTYP	OTG_FS_DEVICE_DIEPCTL1_EPTYP	50000920	18	2	rw	EPTYP
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	NAKSTS	OTG_FS_DEVICE_DIEPCTL1_NAKSTS	50000920	17	1	ro	NAKSTS
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	EONUM_DPID	OTG_FS_DEVICE_DIEPCTL1_EONUM_DPID	50000920	16	1	ro	EONUM/DPID
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	USBAEP	OTG_FS_DEVICE_DIEPCTL1_USBAEP	50000920	15	1	rw	USBAEP
OTG_FS_DEVICE	DIEPCTL1	OTG_FS_DEVICE_DIEPCTL1	MPSIZ	OTG_FS_DEVICE_DIEPCTL1_MPSIZ	50000920	0	11	rw	MPSIZ
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	EPENA	OTG_FS_DEVICE_DIEPCTL2_EPENA	50000940	31	1	rw	EPENA
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	EPDIS	OTG_FS_DEVICE_DIEPCTL2_EPDIS	50000940	30	1	rw	EPDIS
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	SODDFRM	OTG_FS_DEVICE_DIEPCTL2_SODDFRM	50000940	29	1	wo	SODDFRM
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	SD0PID_SEVNFRM	OTG_FS_DEVICE_DIEPCTL2_SD0PID_SEVNFRM	50000940	28	1	wo	SD0PID/SEVNFRM
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	SNAK	OTG_FS_DEVICE_DIEPCTL2_SNAK	50000940	27	1	wo	SNAK
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	CNAK	OTG_FS_DEVICE_DIEPCTL2_CNAK	50000940	26	1	wo	CNAK
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	TXFNUM	OTG_FS_DEVICE_DIEPCTL2_TXFNUM	50000940	22	4	rw	TXFNUM
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	Stall	OTG_FS_DEVICE_DIEPCTL2_Stall	50000940	21	1	rw	Stall
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	EPTYP	OTG_FS_DEVICE_DIEPCTL2_EPTYP	50000940	18	2	rw	EPTYP
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	NAKSTS	OTG_FS_DEVICE_DIEPCTL2_NAKSTS	50000940	17	1	ro	NAKSTS
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	EONUM_DPID	OTG_FS_DEVICE_DIEPCTL2_EONUM_DPID	50000940	16	1	ro	EONUM/DPID
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	USBAEP	OTG_FS_DEVICE_DIEPCTL2_USBAEP	50000940	15	1	rw	USBAEP
OTG_FS_DEVICE	DIEPCTL2	OTG_FS_DEVICE_DIEPCTL2	MPSIZ	OTG_FS_DEVICE_DIEPCTL2_MPSIZ	50000940	0	11	rw	MPSIZ
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	EPENA	OTG_FS_DEVICE_DIEPCTL3_EPENA	50000960	31	1	rw	EPENA
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	EPDIS	OTG_FS_DEVICE_DIEPCTL3_EPDIS	50000960	30	1	rw	EPDIS
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	SODDFRM	OTG_FS_DEVICE_DIEPCTL3_SODDFRM	50000960	29	1	wo	SODDFRM
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	SD0PID_SEVNFRM	OTG_FS_DEVICE_DIEPCTL3_SD0PID_SEVNFRM	50000960	28	1	wo	SD0PID/SEVNFRM
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	SNAK	OTG_FS_DEVICE_DIEPCTL3_SNAK	50000960	27	1	wo	SNAK
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	CNAK	OTG_FS_DEVICE_DIEPCTL3_CNAK	50000960	26	1	wo	CNAK
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	TXFNUM	OTG_FS_DEVICE_DIEPCTL3_TXFNUM	50000960	22	4	rw	TXFNUM
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	Stall	OTG_FS_DEVICE_DIEPCTL3_Stall	50000960	21	1	rw	Stall
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	EPTYP	OTG_FS_DEVICE_DIEPCTL3_EPTYP	50000960	18	2	rw	EPTYP
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	NAKSTS	OTG_FS_DEVICE_DIEPCTL3_NAKSTS	50000960	17	1	ro	NAKSTS
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	EONUM_DPID	OTG_FS_DEVICE_DIEPCTL3_EONUM_DPID	50000960	16	1	ro	EONUM/DPID
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	USBAEP	OTG_FS_DEVICE_DIEPCTL3_USBAEP	50000960	15	1	rw	USBAEP
OTG_FS_DEVICE	DIEPCTL3	OTG_FS_DEVICE_DIEPCTL3	MPSIZ	OTG_FS_DEVICE_DIEPCTL3_MPSIZ	50000960	0	11	rw	MPSIZ
OTG_FS_DEVICE	DOEPCTL0	OTG_FS_DEVICE_DOEPCTL0	EPENA	OTG_FS_DEVICE_DOEPCTL0_EPENA	50000B00	31	1	wo	EPENA
OTG_FS_DEVICE	DOEPCTL0	OTG_FS_DEVICE_DOEPCTL0	EPDIS	OTG_FS_DEVICE_DOEPCTL0_EPDIS	50000B00	30	1	ro	EPDIS
OTG_FS_DEVICE	DOEPCTL0	OTG_FS_DEVICE_DOEPCTL0	SNAK	OTG_FS_DEVICE_DOEPCTL0_SNAK	50000B00	27	1	wo	SNAK
OTG_FS_DEVICE	DOEPCTL0	OTG_FS_DEVICE_DOEPCTL0	CNAK	OTG_FS_DEVICE_DOEPCTL0_CNAK	50000B00	26	1	wo	CNAK
OTG_FS_DEVICE	DOEPCTL0	OTG_FS_DEVICE_DOEPCTL0	Stall	OTG_FS_DEVICE_DOEPCTL0_Stall	50000B00	21	1	rw	Stall
OTG_FS_DEVICE	DOEPCTL0	OTG_FS_DEVICE_DOEPCTL0	SNPM	OTG_FS_DEVICE_DOEPCTL0_SNPM	50000B00	20	1	rw	SNPM
OTG_FS_DEVICE	DOEPCTL0	OTG_FS_DEVICE_DOEPCTL0	EPTYP	OTG_FS_DEVICE_DOEPCTL0_EPTYP	50000B00	18	2	ro	EPTYP
OTG_FS_DEVICE	DOEPCTL0	OTG_FS_DEVICE_DOEPCTL0	NAKSTS	OTG_FS_DEVICE_DOEPCTL0_NAKSTS	50000B00	17	1	ro	NAKSTS
OTG_FS_DEVICE	DOEPCTL0	OTG_FS_DEVICE_DOEPCTL0	USBAEP	OTG_FS_DEVICE_DOEPCTL0_USBAEP	50000B00	15	1	ro	USBAEP
OTG_FS_DEVICE	DOEPCTL0	OTG_FS_DEVICE_DOEPCTL0	MPSIZ	OTG_FS_DEVICE_DOEPCTL0_MPSIZ	50000B00	0	2	ro	MPSIZ
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	EPENA	OTG_FS_DEVICE_DOEPCTL1_EPENA	50000B20	31	1	rw	EPENA
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	EPDIS	OTG_FS_DEVICE_DOEPCTL1_EPDIS	50000B20	30	1	rw	EPDIS
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	SODDFRM	OTG_FS_DEVICE_DOEPCTL1_SODDFRM	50000B20	29	1	wo	SODDFRM
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	SD0PID_SEVNFRM	OTG_FS_DEVICE_DOEPCTL1_SD0PID_SEVNFRM	50000B20	28	1	wo	SD0PID/SEVNFRM
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	SNAK	OTG_FS_DEVICE_DOEPCTL1_SNAK	50000B20	27	1	wo	SNAK
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	CNAK	OTG_FS_DEVICE_DOEPCTL1_CNAK	50000B20	26	1	wo	CNAK
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	Stall	OTG_FS_DEVICE_DOEPCTL1_Stall	50000B20	21	1	rw	Stall
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	SNPM	OTG_FS_DEVICE_DOEPCTL1_SNPM	50000B20	20	1	rw	SNPM
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	EPTYP	OTG_FS_DEVICE_DOEPCTL1_EPTYP	50000B20	18	2	rw	EPTYP
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	NAKSTS	OTG_FS_DEVICE_DOEPCTL1_NAKSTS	50000B20	17	1	ro	NAKSTS
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	EONUM_DPID	OTG_FS_DEVICE_DOEPCTL1_EONUM_DPID	50000B20	16	1	ro	EONUM/DPID
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	USBAEP	OTG_FS_DEVICE_DOEPCTL1_USBAEP	50000B20	15	1	rw	USBAEP
OTG_FS_DEVICE	DOEPCTL1	OTG_FS_DEVICE_DOEPCTL1	MPSIZ	OTG_FS_DEVICE_DOEPCTL1_MPSIZ	50000B20	0	11	rw	MPSIZ
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	EPENA	OTG_FS_DEVICE_DOEPCTL2_EPENA	50000B40	31	1	rw	EPENA
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	EPDIS	OTG_FS_DEVICE_DOEPCTL2_EPDIS	50000B40	30	1	rw	EPDIS
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	SODDFRM	OTG_FS_DEVICE_DOEPCTL2_SODDFRM	50000B40	29	1	wo	SODDFRM
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	SD0PID_SEVNFRM	OTG_FS_DEVICE_DOEPCTL2_SD0PID_SEVNFRM	50000B40	28	1	wo	SD0PID/SEVNFRM
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	SNAK	OTG_FS_DEVICE_DOEPCTL2_SNAK	50000B40	27	1	wo	SNAK
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	CNAK	OTG_FS_DEVICE_DOEPCTL2_CNAK	50000B40	26	1	wo	CNAK
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	Stall	OTG_FS_DEVICE_DOEPCTL2_Stall	50000B40	21	1	rw	Stall
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	SNPM	OTG_FS_DEVICE_DOEPCTL2_SNPM	50000B40	20	1	rw	SNPM
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	EPTYP	OTG_FS_DEVICE_DOEPCTL2_EPTYP	50000B40	18	2	rw	EPTYP
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	NAKSTS	OTG_FS_DEVICE_DOEPCTL2_NAKSTS	50000B40	17	1	ro	NAKSTS
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	EONUM_DPID	OTG_FS_DEVICE_DOEPCTL2_EONUM_DPID	50000B40	16	1	ro	EONUM/DPID
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	USBAEP	OTG_FS_DEVICE_DOEPCTL2_USBAEP	50000B40	15	1	rw	USBAEP
OTG_FS_DEVICE	DOEPCTL2	OTG_FS_DEVICE_DOEPCTL2	MPSIZ	OTG_FS_DEVICE_DOEPCTL2_MPSIZ	50000B40	0	11	rw	MPSIZ
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	EPENA	OTG_FS_DEVICE_DOEPCTL3_EPENA	50000B60	31	1	rw	EPENA
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	EPDIS	OTG_FS_DEVICE_DOEPCTL3_EPDIS	50000B60	30	1	rw	EPDIS
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	SODDFRM	OTG_FS_DEVICE_DOEPCTL3_SODDFRM	50000B60	29	1	wo	SODDFRM
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	SD0PID_SEVNFRM	OTG_FS_DEVICE_DOEPCTL3_SD0PID_SEVNFRM	50000B60	28	1	wo	SD0PID/SEVNFRM
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	SNAK	OTG_FS_DEVICE_DOEPCTL3_SNAK	50000B60	27	1	wo	SNAK
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	CNAK	OTG_FS_DEVICE_DOEPCTL3_CNAK	50000B60	26	1	wo	CNAK
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	Stall	OTG_FS_DEVICE_DOEPCTL3_Stall	50000B60	21	1	rw	Stall
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	SNPM	OTG_FS_DEVICE_DOEPCTL3_SNPM	50000B60	20	1	rw	SNPM
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	EPTYP	OTG_FS_DEVICE_DOEPCTL3_EPTYP	50000B60	18	2	rw	EPTYP
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	NAKSTS	OTG_FS_DEVICE_DOEPCTL3_NAKSTS	50000B60	17	1	ro	NAKSTS
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	EONUM_DPID	OTG_FS_DEVICE_DOEPCTL3_EONUM_DPID	50000B60	16	1	ro	EONUM/DPID
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	USBAEP	OTG_FS_DEVICE_DOEPCTL3_USBAEP	50000B60	15	1	rw	USBAEP
OTG_FS_DEVICE	DOEPCTL3	OTG_FS_DEVICE_DOEPCTL3	MPSIZ	OTG_FS_DEVICE_DOEPCTL3_MPSIZ	50000B60	0	11	rw	MPSIZ
OTG_FS_DEVICE	DIEPINT0	OTG_FS_DEVICE_DIEPINT0	TXFE	OTG_FS_DEVICE_DIEPINT0_TXFE	50000908	7	1	ro	TXFE
OTG_FS_DEVICE	DIEPINT0	OTG_FS_DEVICE_DIEPINT0	INEPNE	OTG_FS_DEVICE_DIEPINT0_INEPNE	50000908	6	1	rw	INEPNE
OTG_FS_DEVICE	DIEPINT0	OTG_FS_DEVICE_DIEPINT0	ITTXFE	OTG_FS_DEVICE_DIEPINT0_ITTXFE	50000908	4	1	rw	ITTXFE
OTG_FS_DEVICE	DIEPINT0	OTG_FS_DEVICE_DIEPINT0	TOC	OTG_FS_DEVICE_DIEPINT0_TOC	50000908	3	1	rw	TOC
OTG_FS_DEVICE	DIEPINT0	OTG_FS_DEVICE_DIEPINT0	EPDISD	OTG_FS_DEVICE_DIEPINT0_EPDISD	50000908	1	1	rw	EPDISD
OTG_FS_DEVICE	DIEPINT0	OTG_FS_DEVICE_DIEPINT0	XFRC	OTG_FS_DEVICE_DIEPINT0_XFRC	50000908	0	1	rw	XFRC
OTG_FS_DEVICE	DIEPINT1	OTG_FS_DEVICE_DIEPINT1	TXFE	OTG_FS_DEVICE_DIEPINT1_TXFE	50000928	7	1	ro	TXFE
OTG_FS_DEVICE	DIEPINT1	OTG_FS_DEVICE_DIEPINT1	INEPNE	OTG_FS_DEVICE_DIEPINT1_INEPNE	50000928	6	1	rw	INEPNE
OTG_FS_DEVICE	DIEPINT1	OTG_FS_DEVICE_DIEPINT1	ITTXFE	OTG_FS_DEVICE_DIEPINT1_ITTXFE	50000928	4	1	rw	ITTXFE
OTG_FS_DEVICE	DIEPINT1	OTG_FS_DEVICE_DIEPINT1	TOC	OTG_FS_DEVICE_DIEPINT1_TOC	50000928	3	1	rw	TOC
OTG_FS_DEVICE	DIEPINT1	OTG_FS_DEVICE_DIEPINT1	EPDISD	OTG_FS_DEVICE_DIEPINT1_EPDISD	50000928	1	1	rw	EPDISD
OTG_FS_DEVICE	DIEPINT1	OTG_FS_DEVICE_DIEPINT1	XFRC	OTG_FS_DEVICE_DIEPINT1_XFRC	50000928	0	1	rw	XFRC
OTG_FS_DEVICE	DIEPINT2	OTG_FS_DEVICE_DIEPINT2	TXFE	OTG_FS_DEVICE_DIEPINT2_TXFE	50000948	7	1	ro	TXFE
OTG_FS_DEVICE	DIEPINT2	OTG_FS_DEVICE_DIEPINT2	INEPNE	OTG_FS_DEVICE_DIEPINT2_INEPNE	50000948	6	1	rw	INEPNE
OTG_FS_DEVICE	DIEPINT2	OTG_FS_DEVICE_DIEPINT2	ITTXFE	OTG_FS_DEVICE_DIEPINT2_ITTXFE	50000948	4	1	rw	ITTXFE
OTG_FS_DEVICE	DIEPINT2	OTG_FS_DEVICE_DIEPINT2	TOC	OTG_FS_DEVICE_DIEPINT2_TOC	50000948	3	1	rw	TOC
OTG_FS_DEVICE	DIEPINT2	OTG_FS_DEVICE_DIEPINT2	EPDISD	OTG_FS_DEVICE_DIEPINT2_EPDISD	50000948	1	1	rw	EPDISD
OTG_FS_DEVICE	DIEPINT2	OTG_FS_DEVICE_DIEPINT2	XFRC	OTG_FS_DEVICE_DIEPINT2_XFRC	50000948	0	1	rw	XFRC
OTG_FS_DEVICE	DIEPINT3	OTG_FS_DEVICE_DIEPINT3	TXFE	OTG_FS_DEVICE_DIEPINT3_TXFE	50000968	7	1	ro	TXFE
OTG_FS_DEVICE	DIEPINT3	OTG_FS_DEVICE_DIEPINT3	INEPNE	OTG_FS_DEVICE_DIEPINT3_INEPNE	50000968	6	1	rw	INEPNE
OTG_FS_DEVICE	DIEPINT3	OTG_FS_DEVICE_DIEPINT3	ITTXFE	OTG_FS_DEVICE_DIEPINT3_ITTXFE	50000968	4	1	rw	ITTXFE
OTG_FS_DEVICE	DIEPINT3	OTG_FS_DEVICE_DIEPINT3	TOC	OTG_FS_DEVICE_DIEPINT3_TOC	50000968	3	1	rw	TOC
OTG_FS_DEVICE	DIEPINT3	OTG_FS_DEVICE_DIEPINT3	EPDISD	OTG_FS_DEVICE_DIEPINT3_EPDISD	50000968	1	1	rw	EPDISD
OTG_FS_DEVICE	DIEPINT3	OTG_FS_DEVICE_DIEPINT3	XFRC	OTG_FS_DEVICE_DIEPINT3_XFRC	50000968	0	1	rw	XFRC
OTG_FS_DEVICE	DOEPINT0	OTG_FS_DEVICE_DOEPINT0	B2BSTUP	OTG_FS_DEVICE_DOEPINT0_B2BSTUP	50000B08	6	1	rw	B2BSTUP
OTG_FS_DEVICE	DOEPINT0	OTG_FS_DEVICE_DOEPINT0	OTEPDIS	OTG_FS_DEVICE_DOEPINT0_OTEPDIS	50000B08	4	1	rw	OTEPDIS
OTG_FS_DEVICE	DOEPINT0	OTG_FS_DEVICE_DOEPINT0	STUP	OTG_FS_DEVICE_DOEPINT0_STUP	50000B08	3	1	rw	STUP
OTG_FS_DEVICE	DOEPINT0	OTG_FS_DEVICE_DOEPINT0	EPDISD	OTG_FS_DEVICE_DOEPINT0_EPDISD	50000B08	1	1	rw	EPDISD
OTG_FS_DEVICE	DOEPINT0	OTG_FS_DEVICE_DOEPINT0	XFRC	OTG_FS_DEVICE_DOEPINT0_XFRC	50000B08	0	1	rw	XFRC
OTG_FS_DEVICE	DOEPINT1	OTG_FS_DEVICE_DOEPINT1	B2BSTUP	OTG_FS_DEVICE_DOEPINT1_B2BSTUP	50000B28	6	1	rw	B2BSTUP
OTG_FS_DEVICE	DOEPINT1	OTG_FS_DEVICE_DOEPINT1	OTEPDIS	OTG_FS_DEVICE_DOEPINT1_OTEPDIS	50000B28	4	1	rw	OTEPDIS
OTG_FS_DEVICE	DOEPINT1	OTG_FS_DEVICE_DOEPINT1	STUP	OTG_FS_DEVICE_DOEPINT1_STUP	50000B28	3	1	rw	STUP
OTG_FS_DEVICE	DOEPINT1	OTG_FS_DEVICE_DOEPINT1	EPDISD	OTG_FS_DEVICE_DOEPINT1_EPDISD	50000B28	1	1	rw	EPDISD
OTG_FS_DEVICE	DOEPINT1	OTG_FS_DEVICE_DOEPINT1	XFRC	OTG_FS_DEVICE_DOEPINT1_XFRC	50000B28	0	1	rw	XFRC
OTG_FS_DEVICE	DOEPINT2	OTG_FS_DEVICE_DOEPINT2	B2BSTUP	OTG_FS_DEVICE_DOEPINT2_B2BSTUP	50000B48	6	1	rw	B2BSTUP
OTG_FS_DEVICE	DOEPINT2	OTG_FS_DEVICE_DOEPINT2	OTEPDIS	OTG_FS_DEVICE_DOEPINT2_OTEPDIS	50000B48	4	1	rw	OTEPDIS
OTG_FS_DEVICE	DOEPINT2	OTG_FS_DEVICE_DOEPINT2	STUP	OTG_FS_DEVICE_DOEPINT2_STUP	50000B48	3	1	rw	STUP
OTG_FS_DEVICE	DOEPINT2	OTG_FS_DEVICE_DOEPINT2	EPDISD	OTG_FS_DEVICE_DOEPINT2_EPDISD	50000B48	1	1	rw	EPDISD
OTG_FS_DEVICE	DOEPINT2	OTG_FS_DEVICE_DOEPINT2	XFRC	OTG_FS_DEVICE_DOEPINT2_XFRC	50000B48	0	1	rw	XFRC
OTG_FS_DEVICE	DOEPINT3	OTG_FS_DEVICE_DOEPINT3	B2BSTUP	OTG_FS_DEVICE_DOEPINT3_B2BSTUP	50000B68	6	1	rw	B2BSTUP
OTG_FS_DEVICE	DOEPINT3	OTG_FS_DEVICE_DOEPINT3	OTEPDIS	OTG_FS_DEVICE_DOEPINT3_OTEPDIS	50000B68	4	1	rw	OTEPDIS
OTG_FS_DEVICE	DOEPINT3	OTG_FS_DEVICE_DOEPINT3	STUP	OTG_FS_DEVICE_DOEPINT3_STUP	50000B68	3	1	rw	STUP
OTG_FS_DEVICE	DOEPINT3	OTG_FS_DEVICE_DOEPINT3	EPDISD	OTG_FS_DEVICE_DOEPINT3_EPDISD	50000B68	1	1	rw	EPDISD
OTG_FS_DEVICE	DOEPINT3	OTG_FS_DEVICE_DOEPINT3	XFRC	OTG_FS_DEVICE_DOEPINT3_XFRC	50000B68	0	1	rw	XFRC
OTG_FS_DEVICE	DIEPTSIZ0	OTG_FS_DEVICE_DIEPTSIZ0	PKTCNT	OTG_FS_DEVICE_DIEPTSIZ0_PKTCNT	50000910	19	2	rw	Packet count
OTG_FS_DEVICE	DIEPTSIZ0	OTG_FS_DEVICE_DIEPTSIZ0	XFRSIZ	OTG_FS_DEVICE_DIEPTSIZ0_XFRSIZ	50000910	0	7	rw	Transfer size
OTG_FS_DEVICE	DOEPTSIZ0	OTG_FS_DEVICE_DOEPTSIZ0	STUPCNT	OTG_FS_DEVICE_DOEPTSIZ0_STUPCNT	50000B10	29	2	rw	SETUP packet count
OTG_FS_DEVICE	DOEPTSIZ0	OTG_FS_DEVICE_DOEPTSIZ0	PKTCNT	OTG_FS_DEVICE_DOEPTSIZ0_PKTCNT	50000B10	19	1	rw	Packet count
OTG_FS_DEVICE	DOEPTSIZ0	OTG_FS_DEVICE_DOEPTSIZ0	XFRSIZ	OTG_FS_DEVICE_DOEPTSIZ0_XFRSIZ	50000B10	0	7	rw	Transfer size
OTG_FS_DEVICE	DIEPTSIZ1	OTG_FS_DEVICE_DIEPTSIZ1	MCNT	OTG_FS_DEVICE_DIEPTSIZ1_MCNT	50000930	29	2	rw	Multi count
OTG_FS_DEVICE	DIEPTSIZ1	OTG_FS_DEVICE_DIEPTSIZ1	PKTCNT	OTG_FS_DEVICE_DIEPTSIZ1_PKTCNT	50000930	19	10	rw	Packet count
OTG_FS_DEVICE	DIEPTSIZ1	OTG_FS_DEVICE_DIEPTSIZ1	XFRSIZ	OTG_FS_DEVICE_DIEPTSIZ1_XFRSIZ	50000930	0	19	rw	Transfer size
OTG_FS_DEVICE	DIEPTSIZ2	OTG_FS_DEVICE_DIEPTSIZ2	MCNT	OTG_FS_DEVICE_DIEPTSIZ2_MCNT	50000950	29	2	rw	Multi count
OTG_FS_DEVICE	DIEPTSIZ2	OTG_FS_DEVICE_DIEPTSIZ2	PKTCNT	OTG_FS_DEVICE_DIEPTSIZ2_PKTCNT	50000950	19	10	rw	Packet count
OTG_FS_DEVICE	DIEPTSIZ2	OTG_FS_DEVICE_DIEPTSIZ2	XFRSIZ	OTG_FS_DEVICE_DIEPTSIZ2_XFRSIZ	50000950	0	19	rw	Transfer size
OTG_FS_DEVICE	DIEPTSIZ3	OTG_FS_DEVICE_DIEPTSIZ3	MCNT	OTG_FS_DEVICE_DIEPTSIZ3_MCNT	50000970	29	2	rw	Multi count
OTG_FS_DEVICE	DIEPTSIZ3	OTG_FS_DEVICE_DIEPTSIZ3	PKTCNT	OTG_FS_DEVICE_DIEPTSIZ3_PKTCNT	50000970	19	10	rw	Packet count
OTG_FS_DEVICE	DIEPTSIZ3	OTG_FS_DEVICE_DIEPTSIZ3	XFRSIZ	OTG_FS_DEVICE_DIEPTSIZ3_XFRSIZ	50000970	0	19	rw	Transfer size
OTG_FS_DEVICE	DTXFSTS0	OTG_FS_DEVICE_DTXFSTS0	INEPTFSAV	OTG_FS_DEVICE_DTXFSTS0_INEPTFSAV	50000918	0	16	rw	IN endpoint TxFIFO space available
OTG_FS_DEVICE	DTXFSTS1	OTG_FS_DEVICE_DTXFSTS1	INEPTFSAV	OTG_FS_DEVICE_DTXFSTS1_INEPTFSAV	50000938	0	16	rw	IN endpoint TxFIFO space available
OTG_FS_DEVICE	DTXFSTS2	OTG_FS_DEVICE_DTXFSTS2	INEPTFSAV	OTG_FS_DEVICE_DTXFSTS2_INEPTFSAV	50000958	0	16	rw	IN endpoint TxFIFO space available
OTG_FS_DEVICE	DTXFSTS3	OTG_FS_DEVICE_DTXFSTS3	INEPTFSAV	OTG_FS_DEVICE_DTXFSTS3_INEPTFSAV	50000978	0	16	rw	IN endpoint TxFIFO space available
OTG_FS_DEVICE	DOEPTSIZ1	OTG_FS_DEVICE_DOEPTSIZ1	RXDPID_STUPCNT	OTG_FS_DEVICE_DOEPTSIZ1_RXDPID_STUPCNT	50000B30	29	2	rw	Received data PID/SETUP packet count
OTG_FS_DEVICE	DOEPTSIZ1	OTG_FS_DEVICE_DOEPTSIZ1	PKTCNT	OTG_FS_DEVICE_DOEPTSIZ1_PKTCNT	50000B30	19	10	rw	Packet count
OTG_FS_DEVICE	DOEPTSIZ1	OTG_FS_DEVICE_DOEPTSIZ1	XFRSIZ	OTG_FS_DEVICE_DOEPTSIZ1_XFRSIZ	50000B30	0	19	rw	Transfer size
OTG_FS_DEVICE	DOEPTSIZ2	OTG_FS_DEVICE_DOEPTSIZ2	RXDPID_STUPCNT	OTG_FS_DEVICE_DOEPTSIZ2_RXDPID_STUPCNT	50000B50	29	2	rw	Received data PID/SETUP packet count
OTG_FS_DEVICE	DOEPTSIZ2	OTG_FS_DEVICE_DOEPTSIZ2	PKTCNT	OTG_FS_DEVICE_DOEPTSIZ2_PKTCNT	50000B50	19	10	rw	Packet count
OTG_FS_DEVICE	DOEPTSIZ2	OTG_FS_DEVICE_DOEPTSIZ2	XFRSIZ	OTG_FS_DEVICE_DOEPTSIZ2_XFRSIZ	50000B50	0	19	rw	Transfer size
OTG_FS_DEVICE	DOEPTSIZ3	OTG_FS_DEVICE_DOEPTSIZ3	RXDPID_STUPCNT	OTG_FS_DEVICE_DOEPTSIZ3_RXDPID_STUPCNT	50000B70	29	2	rw	Received data PID/SETUP packet count
OTG_FS_DEVICE	DOEPTSIZ3	OTG_FS_DEVICE_DOEPTSIZ3	PKTCNT	OTG_FS_DEVICE_DOEPTSIZ3_PKTCNT	50000B70	19	10	rw	Packet count
OTG_FS_DEVICE	DOEPTSIZ3	OTG_FS_DEVICE_DOEPTSIZ3	XFRSIZ	OTG_FS_DEVICE_DOEPTSIZ3_XFRSIZ	50000B70	0	19	rw	Transfer size
OTG_FS_GLOBAL	FS_GOTGCTL	OTG_FS_GLOBAL_FS_GOTGCTL	SRQSCS	OTG_FS_GLOBAL_FS_GOTGCTL_SRQSCS	50000000	0	1	ro	Session request success
OTG_FS_GLOBAL	FS_GOTGCTL	OTG_FS_GLOBAL_FS_GOTGCTL	SRQ	OTG_FS_GLOBAL_FS_GOTGCTL_SRQ	50000000	1	1	rw	Session request
OTG_FS_GLOBAL	FS_GOTGCTL	OTG_FS_GLOBAL_FS_GOTGCTL	HNGSCS	OTG_FS_GLOBAL_FS_GOTGCTL_HNGSCS	50000000	8	1	ro	Host negotiation success
OTG_FS_GLOBAL	FS_GOTGCTL	OTG_FS_GLOBAL_FS_GOTGCTL	HNPRQ	OTG_FS_GLOBAL_FS_GOTGCTL_HNPRQ	50000000	9	1	rw	HNP request
OTG_FS_GLOBAL	FS_GOTGCTL	OTG_FS_GLOBAL_FS_GOTGCTL	HSHNPEN	OTG_FS_GLOBAL_FS_GOTGCTL_HSHNPEN	50000000	10	1	rw	Host set HNP enable
OTG_FS_GLOBAL	FS_GOTGCTL	OTG_FS_GLOBAL_FS_GOTGCTL	DHNPEN	OTG_FS_GLOBAL_FS_GOTGCTL_DHNPEN	50000000	11	1	rw	Device HNP enabled
OTG_FS_GLOBAL	FS_GOTGCTL	OTG_FS_GLOBAL_FS_GOTGCTL	CIDSTS	OTG_FS_GLOBAL_FS_GOTGCTL_CIDSTS	50000000	16	1	ro	Connector ID status
OTG_FS_GLOBAL	FS_GOTGCTL	OTG_FS_GLOBAL_FS_GOTGCTL	DBCT	OTG_FS_GLOBAL_FS_GOTGCTL_DBCT	50000000	17	1	ro	Long/short debounce time
OTG_FS_GLOBAL	FS_GOTGCTL	OTG_FS_GLOBAL_FS_GOTGCTL	ASVLD	OTG_FS_GLOBAL_FS_GOTGCTL_ASVLD	50000000	18	1	ro	A-session valid
OTG_FS_GLOBAL	FS_GOTGCTL	OTG_FS_GLOBAL_FS_GOTGCTL	BSVLD	OTG_FS_GLOBAL_FS_GOTGCTL_BSVLD	50000000	19	1	ro	B-session valid
OTG_FS_GLOBAL	FS_GOTGINT	OTG_FS_GLOBAL_FS_GOTGINT	SEDET	OTG_FS_GLOBAL_FS_GOTGINT_SEDET	50000004	2	1	rw	Session end detected
OTG_FS_GLOBAL	FS_GOTGINT	OTG_FS_GLOBAL_FS_GOTGINT	SRSSCHG	OTG_FS_GLOBAL_FS_GOTGINT_SRSSCHG	50000004	8	1	rw	Session request success status change
OTG_FS_GLOBAL	FS_GOTGINT	OTG_FS_GLOBAL_FS_GOTGINT	HNSSCHG	OTG_FS_GLOBAL_FS_GOTGINT_HNSSCHG	50000004	9	1	rw	Host negotiation success status change
OTG_FS_GLOBAL	FS_GOTGINT	OTG_FS_GLOBAL_FS_GOTGINT	HNGDET	OTG_FS_GLOBAL_FS_GOTGINT_HNGDET	50000004	17	1	rw	Host negotiation detected
OTG_FS_GLOBAL	FS_GOTGINT	OTG_FS_GLOBAL_FS_GOTGINT	ADTOCHG	OTG_FS_GLOBAL_FS_GOTGINT_ADTOCHG	50000004	18	1	rw	A-device timeout change
OTG_FS_GLOBAL	FS_GOTGINT	OTG_FS_GLOBAL_FS_GOTGINT	DBCDNE	OTG_FS_GLOBAL_FS_GOTGINT_DBCDNE	50000004	19	1	rw	Debounce done
OTG_FS_GLOBAL	FS_GAHBCFG	OTG_FS_GLOBAL_FS_GAHBCFG	GINT	OTG_FS_GLOBAL_FS_GAHBCFG_GINT	50000008	0	1	rw	Global interrupt mask
OTG_FS_GLOBAL	FS_GAHBCFG	OTG_FS_GLOBAL_FS_GAHBCFG	TXFELVL	OTG_FS_GLOBAL_FS_GAHBCFG_TXFELVL	50000008	7	1	rw	TxFIFO empty level
OTG_FS_GLOBAL	FS_GAHBCFG	OTG_FS_GLOBAL_FS_GAHBCFG	PTXFELVL	OTG_FS_GLOBAL_FS_GAHBCFG_PTXFELVL	50000008	8	1	rw	Periodic TxFIFO empty level
OTG_FS_GLOBAL	FS_GUSBCFG	OTG_FS_GLOBAL_FS_GUSBCFG	TOCAL	OTG_FS_GLOBAL_FS_GUSBCFG_TOCAL	5000000C	0	3	rw	FS timeout calibration
OTG_FS_GLOBAL	FS_GUSBCFG	OTG_FS_GLOBAL_FS_GUSBCFG	PHYSEL	OTG_FS_GLOBAL_FS_GUSBCFG_PHYSEL	5000000C	6	1	wo	Full Speed serial transceiver select
OTG_FS_GLOBAL	FS_GUSBCFG	OTG_FS_GLOBAL_FS_GUSBCFG	SRPCAP	OTG_FS_GLOBAL_FS_GUSBCFG_SRPCAP	5000000C	8	1	rw	SRP-capable
OTG_FS_GLOBAL	FS_GUSBCFG	OTG_FS_GLOBAL_FS_GUSBCFG	HNPCAP	OTG_FS_GLOBAL_FS_GUSBCFG_HNPCAP	5000000C	9	1	rw	HNP-capable
OTG_FS_GLOBAL	FS_GUSBCFG	OTG_FS_GLOBAL_FS_GUSBCFG	TRDT	OTG_FS_GLOBAL_FS_GUSBCFG_TRDT	5000000C	10	4	rw	USB turnaround time
OTG_FS_GLOBAL	FS_GUSBCFG	OTG_FS_GLOBAL_FS_GUSBCFG	FHMOD	OTG_FS_GLOBAL_FS_GUSBCFG_FHMOD	5000000C	29	1	rw	Force host mode
OTG_FS_GLOBAL	FS_GUSBCFG	OTG_FS_GLOBAL_FS_GUSBCFG	FDMOD	OTG_FS_GLOBAL_FS_GUSBCFG_FDMOD	5000000C	30	1	rw	Force device mode
OTG_FS_GLOBAL	FS_GUSBCFG	OTG_FS_GLOBAL_FS_GUSBCFG	CTXPKT	OTG_FS_GLOBAL_FS_GUSBCFG_CTXPKT	5000000C	31	1	rw	Corrupt Tx packet
OTG_FS_GLOBAL	FS_GRSTCTL	OTG_FS_GLOBAL_FS_GRSTCTL	CSRST	OTG_FS_GLOBAL_FS_GRSTCTL_CSRST	50000010	0	1	rw	Core soft reset
OTG_FS_GLOBAL	FS_GRSTCTL	OTG_FS_GLOBAL_FS_GRSTCTL	HSRST	OTG_FS_GLOBAL_FS_GRSTCTL_HSRST	50000010	1	1	rw	HCLK soft reset
OTG_FS_GLOBAL	FS_GRSTCTL	OTG_FS_GLOBAL_FS_GRSTCTL	FCRST	OTG_FS_GLOBAL_FS_GRSTCTL_FCRST	50000010	2	1	rw	Host frame counter reset
OTG_FS_GLOBAL	FS_GRSTCTL	OTG_FS_GLOBAL_FS_GRSTCTL	RXFFLSH	OTG_FS_GLOBAL_FS_GRSTCTL_RXFFLSH	50000010	4	1	rw	RxFIFO flush
OTG_FS_GLOBAL	FS_GRSTCTL	OTG_FS_GLOBAL_FS_GRSTCTL	TXFFLSH	OTG_FS_GLOBAL_FS_GRSTCTL_TXFFLSH	50000010	5	1	rw	TxFIFO flush
OTG_FS_GLOBAL	FS_GRSTCTL	OTG_FS_GLOBAL_FS_GRSTCTL	TXFNUM	OTG_FS_GLOBAL_FS_GRSTCTL_TXFNUM	50000010	6	5	rw	TxFIFO number
OTG_FS_GLOBAL	FS_GRSTCTL	OTG_FS_GLOBAL_FS_GRSTCTL	AHBIDL	OTG_FS_GLOBAL_FS_GRSTCTL_AHBIDL	50000010	31	1	ro	AHB master idle
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	CMOD	OTG_FS_GLOBAL_FS_GINTSTS_CMOD	50000014	0	1	ro	Current mode of operation
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	MMIS	OTG_FS_GLOBAL_FS_GINTSTS_MMIS	50000014	1	1	rw	Mode mismatch interrupt
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	OTGINT	OTG_FS_GLOBAL_FS_GINTSTS_OTGINT	50000014	2	1	ro	OTG interrupt
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	SOF	OTG_FS_GLOBAL_FS_GINTSTS_SOF	50000014	3	1	rw	Start of frame
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	RXFLVL	OTG_FS_GLOBAL_FS_GINTSTS_RXFLVL	50000014	4	1	ro	RxFIFO non-empty
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	NPTXFE	OTG_FS_GLOBAL_FS_GINTSTS_NPTXFE	50000014	5	1	ro	Non-periodic TxFIFO empty
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	GINAKEFF	OTG_FS_GLOBAL_FS_GINTSTS_GINAKEFF	50000014	6	1	ro	Global IN non-periodic NAK effective
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	GOUTNAKEFF	OTG_FS_GLOBAL_FS_GINTSTS_GOUTNAKEFF	50000014	7	1	ro	Global OUT NAK effective
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	ESUSP	OTG_FS_GLOBAL_FS_GINTSTS_ESUSP	50000014	10	1	rw	Early suspend
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	USBSUSP	OTG_FS_GLOBAL_FS_GINTSTS_USBSUSP	50000014	11	1	rw	USB suspend
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	USBRST	OTG_FS_GLOBAL_FS_GINTSTS_USBRST	50000014	12	1	rw	USB reset
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	ENUMDNE	OTG_FS_GLOBAL_FS_GINTSTS_ENUMDNE	50000014	13	1	rw	Enumeration done
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	ISOODRP	OTG_FS_GLOBAL_FS_GINTSTS_ISOODRP	50000014	14	1	rw	Isochronous OUT packet dropped interrupt
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	EOPF	OTG_FS_GLOBAL_FS_GINTSTS_EOPF	50000014	15	1	rw	End of periodic frame interrupt
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	IEPINT	OTG_FS_GLOBAL_FS_GINTSTS_IEPINT	50000014	18	1	ro	IN endpoint interrupt
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	OEPINT	OTG_FS_GLOBAL_FS_GINTSTS_OEPINT	50000014	19	1	ro	OUT endpoint interrupt
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	IISOIXFR	OTG_FS_GLOBAL_FS_GINTSTS_IISOIXFR	50000014	20	1	rw	Incomplete isochronous IN transfer
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	IPXFR_INCOMPISOOUT	OTG_FS_GLOBAL_FS_GINTSTS_IPXFR_INCOMPISOOUT	50000014	21	1	rw	Incomplete periodic transfer(Host mode)/Incomplete isochronous OUT transfer(Device mode)
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	HPRTINT	OTG_FS_GLOBAL_FS_GINTSTS_HPRTINT	50000014	24	1	ro	Host port interrupt
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	HCINT	OTG_FS_GLOBAL_FS_GINTSTS_HCINT	50000014	25	1	ro	Host channels interrupt
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	PTXFE	OTG_FS_GLOBAL_FS_GINTSTS_PTXFE	50000014	26	1	ro	Periodic TxFIFO empty
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	CIDSCHG	OTG_FS_GLOBAL_FS_GINTSTS_CIDSCHG	50000014	28	1	rw	Connector ID status change
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	DISCINT	OTG_FS_GLOBAL_FS_GINTSTS_DISCINT	50000014	29	1	rw	Disconnect detected interrupt
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	SRQINT	OTG_FS_GLOBAL_FS_GINTSTS_SRQINT	50000014	30	1	rw	Session request/new session detected interrupt
OTG_FS_GLOBAL	FS_GINTSTS	OTG_FS_GLOBAL_FS_GINTSTS	WKUPINT	OTG_FS_GLOBAL_FS_GINTSTS_WKUPINT	50000014	31	1	rw	Resume/remote wakeup detected interrupt
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	MMISM	OTG_FS_GLOBAL_FS_GINTMSK_MMISM	50000018	1	1	rw	Mode mismatch interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	OTGINT	OTG_FS_GLOBAL_FS_GINTMSK_OTGINT	50000018	2	1	rw	OTG interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	SOFM	OTG_FS_GLOBAL_FS_GINTMSK_SOFM	50000018	3	1	rw	Start of frame mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	RXFLVLM	OTG_FS_GLOBAL_FS_GINTMSK_RXFLVLM	50000018	4	1	rw	Receive FIFO non-empty mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	NPTXFEM	OTG_FS_GLOBAL_FS_GINTMSK_NPTXFEM	50000018	5	1	rw	Non-periodic TxFIFO empty mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	GINAKEFFM	OTG_FS_GLOBAL_FS_GINTMSK_GINAKEFFM	50000018	6	1	rw	Global non-periodic IN NAK effective mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	GONAKEFFM	OTG_FS_GLOBAL_FS_GINTMSK_GONAKEFFM	50000018	7	1	rw	Global OUT NAK effective mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	ESUSPM	OTG_FS_GLOBAL_FS_GINTMSK_ESUSPM	50000018	10	1	rw	Early suspend mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	USBSUSPM	OTG_FS_GLOBAL_FS_GINTMSK_USBSUSPM	50000018	11	1	rw	USB suspend mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	USBRST	OTG_FS_GLOBAL_FS_GINTMSK_USBRST	50000018	12	1	rw	USB reset mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	ENUMDNEM	OTG_FS_GLOBAL_FS_GINTMSK_ENUMDNEM	50000018	13	1	rw	Enumeration done mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	ISOODRPM	OTG_FS_GLOBAL_FS_GINTMSK_ISOODRPM	50000018	14	1	rw	Isochronous OUT packet dropped interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	EOPFM	OTG_FS_GLOBAL_FS_GINTMSK_EOPFM	50000018	15	1	rw	End of periodic frame interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	EPMISM	OTG_FS_GLOBAL_FS_GINTMSK_EPMISM	50000018	17	1	rw	Endpoint mismatch interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	IEPINT	OTG_FS_GLOBAL_FS_GINTMSK_IEPINT	50000018	18	1	rw	IN endpoints interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	OEPINT	OTG_FS_GLOBAL_FS_GINTMSK_OEPINT	50000018	19	1	rw	OUT endpoints interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	IISOIXFRM	OTG_FS_GLOBAL_FS_GINTMSK_IISOIXFRM	50000018	20	1	rw	Incomplete isochronous IN transfer mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	IPXFRM_IISOOXFRM	OTG_FS_GLOBAL_FS_GINTMSK_IPXFRM_IISOOXFRM	50000018	21	1	rw	Incomplete periodic transfer mask(Host mode)/Incomplete isochronous OUT transfer mask(Device mode)
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	PRTIM	OTG_FS_GLOBAL_FS_GINTMSK_PRTIM	50000018	24	1	ro	Host port interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	HCIM	OTG_FS_GLOBAL_FS_GINTMSK_HCIM	50000018	25	1	rw	Host channels interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	PTXFEM	OTG_FS_GLOBAL_FS_GINTMSK_PTXFEM	50000018	26	1	rw	Periodic TxFIFO empty mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	CIDSCHGM	OTG_FS_GLOBAL_FS_GINTMSK_CIDSCHGM	50000018	28	1	rw	Connector ID status change mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	DISCINT	OTG_FS_GLOBAL_FS_GINTMSK_DISCINT	50000018	29	1	rw	Disconnect detected interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	SRQIM	OTG_FS_GLOBAL_FS_GINTMSK_SRQIM	50000018	30	1	rw	Session request/new session detected interrupt mask
OTG_FS_GLOBAL	FS_GINTMSK	OTG_FS_GLOBAL_FS_GINTMSK	WUIM	OTG_FS_GLOBAL_FS_GINTMSK_WUIM	50000018	31	1	rw	Resume/remote wakeup detected interrupt mask
OTG_FS_GLOBAL	FS_GRXSTSR_Device	OTG_FS_GLOBAL_FS_GRXSTSR_Device	EPNUM	OTG_FS_GLOBAL_FS_GRXSTSR_Device_EPNUM	5000001C	0	4	rw	Endpoint number
OTG_FS_GLOBAL	FS_GRXSTSR_Device	OTG_FS_GLOBAL_FS_GRXSTSR_Device	BCNT	OTG_FS_GLOBAL_FS_GRXSTSR_Device_BCNT	5000001C	4	11	rw	Byte count
OTG_FS_GLOBAL	FS_GRXSTSR_Device	OTG_FS_GLOBAL_FS_GRXSTSR_Device	DPID	OTG_FS_GLOBAL_FS_GRXSTSR_Device_DPID	5000001C	15	2	rw	Data PID
OTG_FS_GLOBAL	FS_GRXSTSR_Device	OTG_FS_GLOBAL_FS_GRXSTSR_Device	PKTSTS	OTG_FS_GLOBAL_FS_GRXSTSR_Device_PKTSTS	5000001C	17	4	rw	Packet status
OTG_FS_GLOBAL	FS_GRXSTSR_Device	OTG_FS_GLOBAL_FS_GRXSTSR_Device	FRMNUM	OTG_FS_GLOBAL_FS_GRXSTSR_Device_FRMNUM	5000001C	21	4	rw	Frame number
OTG_FS_GLOBAL	FS_GRXSTSR_Host	OTG_FS_GLOBAL_FS_GRXSTSR_Host	EPNUM	OTG_FS_GLOBAL_FS_GRXSTSR_Host_EPNUM	5000001C	0	4	rw	Endpoint number
OTG_FS_GLOBAL	FS_GRXSTSR_Host	OTG_FS_GLOBAL_FS_GRXSTSR_Host	BCNT	OTG_FS_GLOBAL_FS_GRXSTSR_Host_BCNT	5000001C	4	11	rw	Byte count
OTG_FS_GLOBAL	FS_GRXSTSR_Host	OTG_FS_GLOBAL_FS_GRXSTSR_Host	DPID	OTG_FS_GLOBAL_FS_GRXSTSR_Host_DPID	5000001C	15	2	rw	Data PID
OTG_FS_GLOBAL	FS_GRXSTSR_Host	OTG_FS_GLOBAL_FS_GRXSTSR_Host	PKTSTS	OTG_FS_GLOBAL_FS_GRXSTSR_Host_PKTSTS	5000001C	17	4	rw	Packet status
OTG_FS_GLOBAL	FS_GRXSTSR_Host	OTG_FS_GLOBAL_FS_GRXSTSR_Host	FRMNUM	OTG_FS_GLOBAL_FS_GRXSTSR_Host_FRMNUM	5000001C	21	4	rw	Frame number
OTG_FS_GLOBAL	FS_GRXFSIZ	OTG_FS_GLOBAL_FS_GRXFSIZ	RXFD	OTG_FS_GLOBAL_FS_GRXFSIZ_RXFD	50000024	0	16	rw	RxFIFO depth
OTG_FS_GLOBAL	FS_GNPTXFSIZ_Device	OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device	TX0FSA	OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device_TX0FSA	50000028	0	16	rw	Endpoint 0 transmit RAM start address
OTG_FS_GLOBAL	FS_GNPTXFSIZ_Device	OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device	TX0FD	OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device_TX0FD	50000028	16	16	rw	Endpoint 0 TxFIFO depth
OTG_FS_GLOBAL	FS_GNPTXFSIZ_Host	OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host	NPTXFSA	OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host_NPTXFSA	50000028	0	16	rw	Non-periodic transmit RAM start address
OTG_FS_GLOBAL	FS_GNPTXFSIZ_Host	OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host	NPTXFD	OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host_NPTXFD	50000028	16	16	rw	Non-periodic TxFIFO depth
OTG_FS_GLOBAL	FS_GNPTXSTS	OTG_FS_GLOBAL_FS_GNPTXSTS	NPTXFSAV	OTG_FS_GLOBAL_FS_GNPTXSTS_NPTXFSAV	5000002C	0	16	rw	Non-periodic TxFIFO space available
OTG_FS_GLOBAL	FS_GNPTXSTS	OTG_FS_GLOBAL_FS_GNPTXSTS	NPTQXSAV	OTG_FS_GLOBAL_FS_GNPTXSTS_NPTQXSAV	5000002C	16	8	rw	Non-periodic transmit request queue space available
OTG_FS_GLOBAL	FS_GNPTXSTS	OTG_FS_GLOBAL_FS_GNPTXSTS	NPTXQTOP	OTG_FS_GLOBAL_FS_GNPTXSTS_NPTXQTOP	5000002C	24	7	rw	Top of the non-periodic transmit request queue
OTG_FS_GLOBAL	FS_GCCFG	OTG_FS_GLOBAL_FS_GCCFG	PWRDWN	OTG_FS_GLOBAL_FS_GCCFG_PWRDWN	50000038	16	1	rw	Power down
OTG_FS_GLOBAL	FS_GCCFG	OTG_FS_GLOBAL_FS_GCCFG	VBUSASEN	OTG_FS_GLOBAL_FS_GCCFG_VBUSASEN	50000038	18	1	rw	Enable the VBUS sensing device
OTG_FS_GLOBAL	FS_GCCFG	OTG_FS_GLOBAL_FS_GCCFG	VBUSBSEN	OTG_FS_GLOBAL_FS_GCCFG_VBUSBSEN	50000038	19	1	rw	Enable the VBUS sensing device
OTG_FS_GLOBAL	FS_GCCFG	OTG_FS_GLOBAL_FS_GCCFG	SOFOUTEN	OTG_FS_GLOBAL_FS_GCCFG_SOFOUTEN	50000038	20	1	rw	SOF output enable
OTG_FS_GLOBAL	FS_CID	OTG_FS_GLOBAL_FS_CID	PRODUCT_ID	OTG_FS_GLOBAL_FS_CID_PRODUCT_ID	5000003C	0	32	rw	Product ID field
OTG_FS_GLOBAL	FS_HPTXFSIZ	OTG_FS_GLOBAL_FS_HPTXFSIZ	PTXSA	OTG_FS_GLOBAL_FS_HPTXFSIZ_PTXSA	50000100	0	16	rw	Host periodic TxFIFO start address
OTG_FS_GLOBAL	FS_HPTXFSIZ	OTG_FS_GLOBAL_FS_HPTXFSIZ	PTXFSIZ	OTG_FS_GLOBAL_FS_HPTXFSIZ_PTXFSIZ	50000100	16	16	rw	Host periodic TxFIFO depth
OTG_FS_GLOBAL	FS_DIEPTXF1	OTG_FS_GLOBAL_FS_DIEPTXF1	INEPTXSA	OTG_FS_GLOBAL_FS_DIEPTXF1_INEPTXSA	50000104	0	16	rw	IN endpoint FIFO2 transmit RAM start address
OTG_FS_GLOBAL	FS_DIEPTXF1	OTG_FS_GLOBAL_FS_DIEPTXF1	INEPTXFD	OTG_FS_GLOBAL_FS_DIEPTXF1_INEPTXFD	50000104	16	16	rw	IN endpoint TxFIFO depth
OTG_FS_GLOBAL	FS_DIEPTXF2	OTG_FS_GLOBAL_FS_DIEPTXF2	INEPTXSA	OTG_FS_GLOBAL_FS_DIEPTXF2_INEPTXSA	50000108	0	16	rw	IN endpoint FIFO3 transmit RAM start address
OTG_FS_GLOBAL	FS_DIEPTXF2	OTG_FS_GLOBAL_FS_DIEPTXF2	INEPTXFD	OTG_FS_GLOBAL_FS_DIEPTXF2_INEPTXFD	50000108	16	16	rw	IN endpoint TxFIFO depth
OTG_FS_GLOBAL	FS_DIEPTXF3	OTG_FS_GLOBAL_FS_DIEPTXF3	INEPTXSA	OTG_FS_GLOBAL_FS_DIEPTXF3_INEPTXSA	5000010C	0	16	rw	IN endpoint FIFO4 transmit RAM start address
OTG_FS_GLOBAL	FS_DIEPTXF3	OTG_FS_GLOBAL_FS_DIEPTXF3	INEPTXFD	OTG_FS_GLOBAL_FS_DIEPTXF3_INEPTXFD	5000010C	16	16	rw	IN endpoint TxFIFO depth
OTG_FS_HOST	FS_HCFG	OTG_FS_HOST_FS_HCFG	FSLSPCS	OTG_FS_HOST_FS_HCFG_FSLSPCS	50000400	0	2	rw	FS/LS PHY clock select
OTG_FS_HOST	FS_HCFG	OTG_FS_HOST_FS_HCFG	FSLSS	OTG_FS_HOST_FS_HCFG_FSLSS	50000400	2	1	ro	FS- and LS-only support
OTG_FS_HOST	HFIR	OTG_FS_HOST_HFIR	FRIVL	OTG_FS_HOST_HFIR_FRIVL	50000404	0	16	rw	Frame interval
OTG_FS_HOST	FS_HFNUM	OTG_FS_HOST_FS_HFNUM	FRNUM	OTG_FS_HOST_FS_HFNUM_FRNUM	50000408	0	16	rw	Frame number
OTG_FS_HOST	FS_HFNUM	OTG_FS_HOST_FS_HFNUM	FTREM	OTG_FS_HOST_FS_HFNUM_FTREM	50000408	16	16	rw	Frame time remaining
OTG_FS_HOST	FS_HPTXSTS	OTG_FS_HOST_FS_HPTXSTS	PTXFSAVL	OTG_FS_HOST_FS_HPTXSTS_PTXFSAVL	50000410	0	16	rw	Periodic transmit data FIFO space available
OTG_FS_HOST	FS_HPTXSTS	OTG_FS_HOST_FS_HPTXSTS	PTXQSAV	OTG_FS_HOST_FS_HPTXSTS_PTXQSAV	50000410	16	8	ro	Periodic transmit request queue space available
OTG_FS_HOST	FS_HPTXSTS	OTG_FS_HOST_FS_HPTXSTS	PTXQTOP	OTG_FS_HOST_FS_HPTXSTS_PTXQTOP	50000410	24	8	ro	Top of the periodic transmit request queue
OTG_FS_HOST	HAINT	OTG_FS_HOST_HAINT	HAINT	OTG_FS_HOST_HAINT_HAINT	50000414	0	16	rw	Channel interrupts
OTG_FS_HOST	HAINTMSK	OTG_FS_HOST_HAINTMSK	HAINTM	OTG_FS_HOST_HAINTMSK_HAINTM	50000418	0	16	rw	Channel interrupt mask
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PCSTS	OTG_FS_HOST_FS_HPRT_PCSTS	50000440	0	1	ro	Port connect status
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PCDET	OTG_FS_HOST_FS_HPRT_PCDET	50000440	1	1	rw	Port connect detected
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PENA	OTG_FS_HOST_FS_HPRT_PENA	50000440	2	1	rw	Port enable
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PENCHNG	OTG_FS_HOST_FS_HPRT_PENCHNG	50000440	3	1	rw	Port enable/disable change
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	POCA	OTG_FS_HOST_FS_HPRT_POCA	50000440	4	1	ro	Port overcurrent active
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	POCCHNG	OTG_FS_HOST_FS_HPRT_POCCHNG	50000440	5	1	rw	Port overcurrent change
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PRES	OTG_FS_HOST_FS_HPRT_PRES	50000440	6	1	rw	Port resume
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PSUSP	OTG_FS_HOST_FS_HPRT_PSUSP	50000440	7	1	rw	Port suspend
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PRST	OTG_FS_HOST_FS_HPRT_PRST	50000440	8	1	rw	Port reset
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PLSTS	OTG_FS_HOST_FS_HPRT_PLSTS	50000440	10	2	ro	Port line status
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PPWR	OTG_FS_HOST_FS_HPRT_PPWR	50000440	12	1	rw	Port power
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PTCTL	OTG_FS_HOST_FS_HPRT_PTCTL	50000440	13	4	rw	Port test control
OTG_FS_HOST	FS_HPRT	OTG_FS_HOST_FS_HPRT	PSPD	OTG_FS_HOST_FS_HPRT_PSPD	50000440	17	2	ro	Port speed
OTG_FS_HOST	FS_HCCHAR0	OTG_FS_HOST_FS_HCCHAR0	MPSIZ	OTG_FS_HOST_FS_HCCHAR0_MPSIZ	50000500	0	11	rw	Maximum packet size
OTG_FS_HOST	FS_HCCHAR0	OTG_FS_HOST_FS_HCCHAR0	EPNUM	OTG_FS_HOST_FS_HCCHAR0_EPNUM	50000500	11	4	rw	Endpoint number
OTG_FS_HOST	FS_HCCHAR0	OTG_FS_HOST_FS_HCCHAR0	EPDIR	OTG_FS_HOST_FS_HCCHAR0_EPDIR	50000500	15	1	rw	Endpoint direction
OTG_FS_HOST	FS_HCCHAR0	OTG_FS_HOST_FS_HCCHAR0	LSDEV	OTG_FS_HOST_FS_HCCHAR0_LSDEV	50000500	17	1	rw	Low-speed device
OTG_FS_HOST	FS_HCCHAR0	OTG_FS_HOST_FS_HCCHAR0	EPTYP	OTG_FS_HOST_FS_HCCHAR0_EPTYP	50000500	18	2	rw	Endpoint type
OTG_FS_HOST	FS_HCCHAR0	OTG_FS_HOST_FS_HCCHAR0	MCNT	OTG_FS_HOST_FS_HCCHAR0_MCNT	50000500	20	2	rw	Multicount
OTG_FS_HOST	FS_HCCHAR0	OTG_FS_HOST_FS_HCCHAR0	DAD	OTG_FS_HOST_FS_HCCHAR0_DAD	50000500	22	7	rw	Device address
OTG_FS_HOST	FS_HCCHAR0	OTG_FS_HOST_FS_HCCHAR0	ODDFRM	OTG_FS_HOST_FS_HCCHAR0_ODDFRM	50000500	29	1	rw	Odd frame
OTG_FS_HOST	FS_HCCHAR0	OTG_FS_HOST_FS_HCCHAR0	CHDIS	OTG_FS_HOST_FS_HCCHAR0_CHDIS	50000500	30	1	rw	Channel disable
OTG_FS_HOST	FS_HCCHAR0	OTG_FS_HOST_FS_HCCHAR0	CHENA	OTG_FS_HOST_FS_HCCHAR0_CHENA	50000500	31	1	rw	Channel enable
OTG_FS_HOST	FS_HCCHAR1	OTG_FS_HOST_FS_HCCHAR1	MPSIZ	OTG_FS_HOST_FS_HCCHAR1_MPSIZ	50000520	0	11	rw	Maximum packet size
OTG_FS_HOST	FS_HCCHAR1	OTG_FS_HOST_FS_HCCHAR1	EPNUM	OTG_FS_HOST_FS_HCCHAR1_EPNUM	50000520	11	4	rw	Endpoint number
OTG_FS_HOST	FS_HCCHAR1	OTG_FS_HOST_FS_HCCHAR1	EPDIR	OTG_FS_HOST_FS_HCCHAR1_EPDIR	50000520	15	1	rw	Endpoint direction
OTG_FS_HOST	FS_HCCHAR1	OTG_FS_HOST_FS_HCCHAR1	LSDEV	OTG_FS_HOST_FS_HCCHAR1_LSDEV	50000520	17	1	rw	Low-speed device
OTG_FS_HOST	FS_HCCHAR1	OTG_FS_HOST_FS_HCCHAR1	EPTYP	OTG_FS_HOST_FS_HCCHAR1_EPTYP	50000520	18	2	rw	Endpoint type
OTG_FS_HOST	FS_HCCHAR1	OTG_FS_HOST_FS_HCCHAR1	MCNT	OTG_FS_HOST_FS_HCCHAR1_MCNT	50000520	20	2	rw	Multicount
OTG_FS_HOST	FS_HCCHAR1	OTG_FS_HOST_FS_HCCHAR1	DAD	OTG_FS_HOST_FS_HCCHAR1_DAD	50000520	22	7	rw	Device address
OTG_FS_HOST	FS_HCCHAR1	OTG_FS_HOST_FS_HCCHAR1	ODDFRM	OTG_FS_HOST_FS_HCCHAR1_ODDFRM	50000520	29	1	rw	Odd frame
OTG_FS_HOST	FS_HCCHAR1	OTG_FS_HOST_FS_HCCHAR1	CHDIS	OTG_FS_HOST_FS_HCCHAR1_CHDIS	50000520	30	1	rw	Channel disable
OTG_FS_HOST	FS_HCCHAR1	OTG_FS_HOST_FS_HCCHAR1	CHENA	OTG_FS_HOST_FS_HCCHAR1_CHENA	50000520	31	1	rw	Channel enable
OTG_FS_HOST	FS_HCCHAR2	OTG_FS_HOST_FS_HCCHAR2	MPSIZ	OTG_FS_HOST_FS_HCCHAR2_MPSIZ	50000540	0	11	rw	Maximum packet size
OTG_FS_HOST	FS_HCCHAR2	OTG_FS_HOST_FS_HCCHAR2	EPNUM	OTG_FS_HOST_FS_HCCHAR2_EPNUM	50000540	11	4	rw	Endpoint number
OTG_FS_HOST	FS_HCCHAR2	OTG_FS_HOST_FS_HCCHAR2	EPDIR	OTG_FS_HOST_FS_HCCHAR2_EPDIR	50000540	15	1	rw	Endpoint direction
OTG_FS_HOST	FS_HCCHAR2	OTG_FS_HOST_FS_HCCHAR2	LSDEV	OTG_FS_HOST_FS_HCCHAR2_LSDEV	50000540	17	1	rw	Low-speed device
OTG_FS_HOST	FS_HCCHAR2	OTG_FS_HOST_FS_HCCHAR2	EPTYP	OTG_FS_HOST_FS_HCCHAR2_EPTYP	50000540	18	2	rw	Endpoint type
OTG_FS_HOST	FS_HCCHAR2	OTG_FS_HOST_FS_HCCHAR2	MCNT	OTG_FS_HOST_FS_HCCHAR2_MCNT	50000540	20	2	rw	Multicount
OTG_FS_HOST	FS_HCCHAR2	OTG_FS_HOST_FS_HCCHAR2	DAD	OTG_FS_HOST_FS_HCCHAR2_DAD	50000540	22	7	rw	Device address
OTG_FS_HOST	FS_HCCHAR2	OTG_FS_HOST_FS_HCCHAR2	ODDFRM	OTG_FS_HOST_FS_HCCHAR2_ODDFRM	50000540	29	1	rw	Odd frame
OTG_FS_HOST	FS_HCCHAR2	OTG_FS_HOST_FS_HCCHAR2	CHDIS	OTG_FS_HOST_FS_HCCHAR2_CHDIS	50000540	30	1	rw	Channel disable
OTG_FS_HOST	FS_HCCHAR2	OTG_FS_HOST_FS_HCCHAR2	CHENA	OTG_FS_HOST_FS_HCCHAR2_CHENA	50000540	31	1	rw	Channel enable
OTG_FS_HOST	FS_HCCHAR3	OTG_FS_HOST_FS_HCCHAR3	MPSIZ	OTG_FS_HOST_FS_HCCHAR3_MPSIZ	50000560	0	11	rw	Maximum packet size
OTG_FS_HOST	FS_HCCHAR3	OTG_FS_HOST_FS_HCCHAR3	EPNUM	OTG_FS_HOST_FS_HCCHAR3_EPNUM	50000560	11	4	rw	Endpoint number
OTG_FS_HOST	FS_HCCHAR3	OTG_FS_HOST_FS_HCCHAR3	EPDIR	OTG_FS_HOST_FS_HCCHAR3_EPDIR	50000560	15	1	rw	Endpoint direction
OTG_FS_HOST	FS_HCCHAR3	OTG_FS_HOST_FS_HCCHAR3	LSDEV	OTG_FS_HOST_FS_HCCHAR3_LSDEV	50000560	17	1	rw	Low-speed device
OTG_FS_HOST	FS_HCCHAR3	OTG_FS_HOST_FS_HCCHAR3	EPTYP	OTG_FS_HOST_FS_HCCHAR3_EPTYP	50000560	18	2	rw	Endpoint type
OTG_FS_HOST	FS_HCCHAR3	OTG_FS_HOST_FS_HCCHAR3	MCNT	OTG_FS_HOST_FS_HCCHAR3_MCNT	50000560	20	2	rw	Multicount
OTG_FS_HOST	FS_HCCHAR3	OTG_FS_HOST_FS_HCCHAR3	DAD	OTG_FS_HOST_FS_HCCHAR3_DAD	50000560	22	7	rw	Device address
OTG_FS_HOST	FS_HCCHAR3	OTG_FS_HOST_FS_HCCHAR3	ODDFRM	OTG_FS_HOST_FS_HCCHAR3_ODDFRM	50000560	29	1	rw	Odd frame
OTG_FS_HOST	FS_HCCHAR3	OTG_FS_HOST_FS_HCCHAR3	CHDIS	OTG_FS_HOST_FS_HCCHAR3_CHDIS	50000560	30	1	rw	Channel disable
OTG_FS_HOST	FS_HCCHAR3	OTG_FS_HOST_FS_HCCHAR3	CHENA	OTG_FS_HOST_FS_HCCHAR3_CHENA	50000560	31	1	rw	Channel enable
OTG_FS_HOST	FS_HCCHAR4	OTG_FS_HOST_FS_HCCHAR4	MPSIZ	OTG_FS_HOST_FS_HCCHAR4_MPSIZ	50000580	0	11	rw	Maximum packet size
OTG_FS_HOST	FS_HCCHAR4	OTG_FS_HOST_FS_HCCHAR4	EPNUM	OTG_FS_HOST_FS_HCCHAR4_EPNUM	50000580	11	4	rw	Endpoint number
OTG_FS_HOST	FS_HCCHAR4	OTG_FS_HOST_FS_HCCHAR4	EPDIR	OTG_FS_HOST_FS_HCCHAR4_EPDIR	50000580	15	1	rw	Endpoint direction
OTG_FS_HOST	FS_HCCHAR4	OTG_FS_HOST_FS_HCCHAR4	LSDEV	OTG_FS_HOST_FS_HCCHAR4_LSDEV	50000580	17	1	rw	Low-speed device
OTG_FS_HOST	FS_HCCHAR4	OTG_FS_HOST_FS_HCCHAR4	EPTYP	OTG_FS_HOST_FS_HCCHAR4_EPTYP	50000580	18	2	rw	Endpoint type
OTG_FS_HOST	FS_HCCHAR4	OTG_FS_HOST_FS_HCCHAR4	MCNT	OTG_FS_HOST_FS_HCCHAR4_MCNT	50000580	20	2	rw	Multicount
OTG_FS_HOST	FS_HCCHAR4	OTG_FS_HOST_FS_HCCHAR4	DAD	OTG_FS_HOST_FS_HCCHAR4_DAD	50000580	22	7	rw	Device address
OTG_FS_HOST	FS_HCCHAR4	OTG_FS_HOST_FS_HCCHAR4	ODDFRM	OTG_FS_HOST_FS_HCCHAR4_ODDFRM	50000580	29	1	rw	Odd frame
OTG_FS_HOST	FS_HCCHAR4	OTG_FS_HOST_FS_HCCHAR4	CHDIS	OTG_FS_HOST_FS_HCCHAR4_CHDIS	50000580	30	1	rw	Channel disable
OTG_FS_HOST	FS_HCCHAR4	OTG_FS_HOST_FS_HCCHAR4	CHENA	OTG_FS_HOST_FS_HCCHAR4_CHENA	50000580	31	1	rw	Channel enable
OTG_FS_HOST	FS_HCCHAR5	OTG_FS_HOST_FS_HCCHAR5	MPSIZ	OTG_FS_HOST_FS_HCCHAR5_MPSIZ	500005A0	0	11	rw	Maximum packet size
OTG_FS_HOST	FS_HCCHAR5	OTG_FS_HOST_FS_HCCHAR5	EPNUM	OTG_FS_HOST_FS_HCCHAR5_EPNUM	500005A0	11	4	rw	Endpoint number
OTG_FS_HOST	FS_HCCHAR5	OTG_FS_HOST_FS_HCCHAR5	EPDIR	OTG_FS_HOST_FS_HCCHAR5_EPDIR	500005A0	15	1	rw	Endpoint direction
OTG_FS_HOST	FS_HCCHAR5	OTG_FS_HOST_FS_HCCHAR5	LSDEV	OTG_FS_HOST_FS_HCCHAR5_LSDEV	500005A0	17	1	rw	Low-speed device
OTG_FS_HOST	FS_HCCHAR5	OTG_FS_HOST_FS_HCCHAR5	EPTYP	OTG_FS_HOST_FS_HCCHAR5_EPTYP	500005A0	18	2	rw	Endpoint type
OTG_FS_HOST	FS_HCCHAR5	OTG_FS_HOST_FS_HCCHAR5	MCNT	OTG_FS_HOST_FS_HCCHAR5_MCNT	500005A0	20	2	rw	Multicount
OTG_FS_HOST	FS_HCCHAR5	OTG_FS_HOST_FS_HCCHAR5	DAD	OTG_FS_HOST_FS_HCCHAR5_DAD	500005A0	22	7	rw	Device address
OTG_FS_HOST	FS_HCCHAR5	OTG_FS_HOST_FS_HCCHAR5	ODDFRM	OTG_FS_HOST_FS_HCCHAR5_ODDFRM	500005A0	29	1	rw	Odd frame
OTG_FS_HOST	FS_HCCHAR5	OTG_FS_HOST_FS_HCCHAR5	CHDIS	OTG_FS_HOST_FS_HCCHAR5_CHDIS	500005A0	30	1	rw	Channel disable
OTG_FS_HOST	FS_HCCHAR5	OTG_FS_HOST_FS_HCCHAR5	CHENA	OTG_FS_HOST_FS_HCCHAR5_CHENA	500005A0	31	1	rw	Channel enable
OTG_FS_HOST	FS_HCCHAR6	OTG_FS_HOST_FS_HCCHAR6	MPSIZ	OTG_FS_HOST_FS_HCCHAR6_MPSIZ	500005C0	0	11	rw	Maximum packet size
OTG_FS_HOST	FS_HCCHAR6	OTG_FS_HOST_FS_HCCHAR6	EPNUM	OTG_FS_HOST_FS_HCCHAR6_EPNUM	500005C0	11	4	rw	Endpoint number
OTG_FS_HOST	FS_HCCHAR6	OTG_FS_HOST_FS_HCCHAR6	EPDIR	OTG_FS_HOST_FS_HCCHAR6_EPDIR	500005C0	15	1	rw	Endpoint direction
OTG_FS_HOST	FS_HCCHAR6	OTG_FS_HOST_FS_HCCHAR6	LSDEV	OTG_FS_HOST_FS_HCCHAR6_LSDEV	500005C0	17	1	rw	Low-speed device
OTG_FS_HOST	FS_HCCHAR6	OTG_FS_HOST_FS_HCCHAR6	EPTYP	OTG_FS_HOST_FS_HCCHAR6_EPTYP	500005C0	18	2	rw	Endpoint type
OTG_FS_HOST	FS_HCCHAR6	OTG_FS_HOST_FS_HCCHAR6	MCNT	OTG_FS_HOST_FS_HCCHAR6_MCNT	500005C0	20	2	rw	Multicount
OTG_FS_HOST	FS_HCCHAR6	OTG_FS_HOST_FS_HCCHAR6	DAD	OTG_FS_HOST_FS_HCCHAR6_DAD	500005C0	22	7	rw	Device address
OTG_FS_HOST	FS_HCCHAR6	OTG_FS_HOST_FS_HCCHAR6	ODDFRM	OTG_FS_HOST_FS_HCCHAR6_ODDFRM	500005C0	29	1	rw	Odd frame
OTG_FS_HOST	FS_HCCHAR6	OTG_FS_HOST_FS_HCCHAR6	CHDIS	OTG_FS_HOST_FS_HCCHAR6_CHDIS	500005C0	30	1	rw	Channel disable
OTG_FS_HOST	FS_HCCHAR6	OTG_FS_HOST_FS_HCCHAR6	CHENA	OTG_FS_HOST_FS_HCCHAR6_CHENA	500005C0	31	1	rw	Channel enable
OTG_FS_HOST	FS_HCCHAR7	OTG_FS_HOST_FS_HCCHAR7	MPSIZ	OTG_FS_HOST_FS_HCCHAR7_MPSIZ	500005E0	0	11	rw	Maximum packet size
OTG_FS_HOST	FS_HCCHAR7	OTG_FS_HOST_FS_HCCHAR7	EPNUM	OTG_FS_HOST_FS_HCCHAR7_EPNUM	500005E0	11	4	rw	Endpoint number
OTG_FS_HOST	FS_HCCHAR7	OTG_FS_HOST_FS_HCCHAR7	EPDIR	OTG_FS_HOST_FS_HCCHAR7_EPDIR	500005E0	15	1	rw	Endpoint direction
OTG_FS_HOST	FS_HCCHAR7	OTG_FS_HOST_FS_HCCHAR7	LSDEV	OTG_FS_HOST_FS_HCCHAR7_LSDEV	500005E0	17	1	rw	Low-speed device
OTG_FS_HOST	FS_HCCHAR7	OTG_FS_HOST_FS_HCCHAR7	EPTYP	OTG_FS_HOST_FS_HCCHAR7_EPTYP	500005E0	18	2	rw	Endpoint type
OTG_FS_HOST	FS_HCCHAR7	OTG_FS_HOST_FS_HCCHAR7	MCNT	OTG_FS_HOST_FS_HCCHAR7_MCNT	500005E0	20	2	rw	Multicount
OTG_FS_HOST	FS_HCCHAR7	OTG_FS_HOST_FS_HCCHAR7	DAD	OTG_FS_HOST_FS_HCCHAR7_DAD	500005E0	22	7	rw	Device address
OTG_FS_HOST	FS_HCCHAR7	OTG_FS_HOST_FS_HCCHAR7	ODDFRM	OTG_FS_HOST_FS_HCCHAR7_ODDFRM	500005E0	29	1	rw	Odd frame
OTG_FS_HOST	FS_HCCHAR7	OTG_FS_HOST_FS_HCCHAR7	CHDIS	OTG_FS_HOST_FS_HCCHAR7_CHDIS	500005E0	30	1	rw	Channel disable
OTG_FS_HOST	FS_HCCHAR7	OTG_FS_HOST_FS_HCCHAR7	CHENA	OTG_FS_HOST_FS_HCCHAR7_CHENA	500005E0	31	1	rw	Channel enable
OTG_FS_HOST	FS_HCINT0	OTG_FS_HOST_FS_HCINT0	XFRC	OTG_FS_HOST_FS_HCINT0_XFRC	50000508	0	1	rw	Transfer completed
OTG_FS_HOST	FS_HCINT0	OTG_FS_HOST_FS_HCINT0	CHH	OTG_FS_HOST_FS_HCINT0_CHH	50000508	1	1	rw	Channel halted
OTG_FS_HOST	FS_HCINT0	OTG_FS_HOST_FS_HCINT0	STALL	OTG_FS_HOST_FS_HCINT0_STALL	50000508	3	1	rw	STALL response received interrupt
OTG_FS_HOST	FS_HCINT0	OTG_FS_HOST_FS_HCINT0	NAK	OTG_FS_HOST_FS_HCINT0_NAK	50000508	4	1	rw	NAK response received interrupt
OTG_FS_HOST	FS_HCINT0	OTG_FS_HOST_FS_HCINT0	ACK	OTG_FS_HOST_FS_HCINT0_ACK	50000508	5	1	rw	ACK response received/transmitted interrupt
OTG_FS_HOST	FS_HCINT0	OTG_FS_HOST_FS_HCINT0	TXERR	OTG_FS_HOST_FS_HCINT0_TXERR	50000508	7	1	rw	Transaction error
OTG_FS_HOST	FS_HCINT0	OTG_FS_HOST_FS_HCINT0	BBERR	OTG_FS_HOST_FS_HCINT0_BBERR	50000508	8	1	rw	Babble error
OTG_FS_HOST	FS_HCINT0	OTG_FS_HOST_FS_HCINT0	FRMOR	OTG_FS_HOST_FS_HCINT0_FRMOR	50000508	9	1	rw	Frame overrun
OTG_FS_HOST	FS_HCINT0	OTG_FS_HOST_FS_HCINT0	DTERR	OTG_FS_HOST_FS_HCINT0_DTERR	50000508	10	1	rw	Data toggle error
OTG_FS_HOST	FS_HCINT1	OTG_FS_HOST_FS_HCINT1	XFRC	OTG_FS_HOST_FS_HCINT1_XFRC	50000528	0	1	rw	Transfer completed
OTG_FS_HOST	FS_HCINT1	OTG_FS_HOST_FS_HCINT1	CHH	OTG_FS_HOST_FS_HCINT1_CHH	50000528	1	1	rw	Channel halted
OTG_FS_HOST	FS_HCINT1	OTG_FS_HOST_FS_HCINT1	STALL	OTG_FS_HOST_FS_HCINT1_STALL	50000528	3	1	rw	STALL response received interrupt
OTG_FS_HOST	FS_HCINT1	OTG_FS_HOST_FS_HCINT1	NAK	OTG_FS_HOST_FS_HCINT1_NAK	50000528	4	1	rw	NAK response received interrupt
OTG_FS_HOST	FS_HCINT1	OTG_FS_HOST_FS_HCINT1	ACK	OTG_FS_HOST_FS_HCINT1_ACK	50000528	5	1	rw	ACK response received/transmitted interrupt
OTG_FS_HOST	FS_HCINT1	OTG_FS_HOST_FS_HCINT1	TXERR	OTG_FS_HOST_FS_HCINT1_TXERR	50000528	7	1	rw	Transaction error
OTG_FS_HOST	FS_HCINT1	OTG_FS_HOST_FS_HCINT1	BBERR	OTG_FS_HOST_FS_HCINT1_BBERR	50000528	8	1	rw	Babble error
OTG_FS_HOST	FS_HCINT1	OTG_FS_HOST_FS_HCINT1	FRMOR	OTG_FS_HOST_FS_HCINT1_FRMOR	50000528	9	1	rw	Frame overrun
OTG_FS_HOST	FS_HCINT1	OTG_FS_HOST_FS_HCINT1	DTERR	OTG_FS_HOST_FS_HCINT1_DTERR	50000528	10	1	rw	Data toggle error
OTG_FS_HOST	FS_HCINT2	OTG_FS_HOST_FS_HCINT2	XFRC	OTG_FS_HOST_FS_HCINT2_XFRC	50000548	0	1	rw	Transfer completed
OTG_FS_HOST	FS_HCINT2	OTG_FS_HOST_FS_HCINT2	CHH	OTG_FS_HOST_FS_HCINT2_CHH	50000548	1	1	rw	Channel halted
OTG_FS_HOST	FS_HCINT2	OTG_FS_HOST_FS_HCINT2	STALL	OTG_FS_HOST_FS_HCINT2_STALL	50000548	3	1	rw	STALL response received interrupt
OTG_FS_HOST	FS_HCINT2	OTG_FS_HOST_FS_HCINT2	NAK	OTG_FS_HOST_FS_HCINT2_NAK	50000548	4	1	rw	NAK response received interrupt
OTG_FS_HOST	FS_HCINT2	OTG_FS_HOST_FS_HCINT2	ACK	OTG_FS_HOST_FS_HCINT2_ACK	50000548	5	1	rw	ACK response received/transmitted interrupt
OTG_FS_HOST	FS_HCINT2	OTG_FS_HOST_FS_HCINT2	TXERR	OTG_FS_HOST_FS_HCINT2_TXERR	50000548	7	1	rw	Transaction error
OTG_FS_HOST	FS_HCINT2	OTG_FS_HOST_FS_HCINT2	BBERR	OTG_FS_HOST_FS_HCINT2_BBERR	50000548	8	1	rw	Babble error
OTG_FS_HOST	FS_HCINT2	OTG_FS_HOST_FS_HCINT2	FRMOR	OTG_FS_HOST_FS_HCINT2_FRMOR	50000548	9	1	rw	Frame overrun
OTG_FS_HOST	FS_HCINT2	OTG_FS_HOST_FS_HCINT2	DTERR	OTG_FS_HOST_FS_HCINT2_DTERR	50000548	10	1	rw	Data toggle error
OTG_FS_HOST	FS_HCINT3	OTG_FS_HOST_FS_HCINT3	XFRC	OTG_FS_HOST_FS_HCINT3_XFRC	50000568	0	1	rw	Transfer completed
OTG_FS_HOST	FS_HCINT3	OTG_FS_HOST_FS_HCINT3	CHH	OTG_FS_HOST_FS_HCINT3_CHH	50000568	1	1	rw	Channel halted
OTG_FS_HOST	FS_HCINT3	OTG_FS_HOST_FS_HCINT3	STALL	OTG_FS_HOST_FS_HCINT3_STALL	50000568	3	1	rw	STALL response received interrupt
OTG_FS_HOST	FS_HCINT3	OTG_FS_HOST_FS_HCINT3	NAK	OTG_FS_HOST_FS_HCINT3_NAK	50000568	4	1	rw	NAK response received interrupt
OTG_FS_HOST	FS_HCINT3	OTG_FS_HOST_FS_HCINT3	ACK	OTG_FS_HOST_FS_HCINT3_ACK	50000568	5	1	rw	ACK response received/transmitted interrupt
OTG_FS_HOST	FS_HCINT3	OTG_FS_HOST_FS_HCINT3	TXERR	OTG_FS_HOST_FS_HCINT3_TXERR	50000568	7	1	rw	Transaction error
OTG_FS_HOST	FS_HCINT3	OTG_FS_HOST_FS_HCINT3	BBERR	OTG_FS_HOST_FS_HCINT3_BBERR	50000568	8	1	rw	Babble error
OTG_FS_HOST	FS_HCINT3	OTG_FS_HOST_FS_HCINT3	FRMOR	OTG_FS_HOST_FS_HCINT3_FRMOR	50000568	9	1	rw	Frame overrun
OTG_FS_HOST	FS_HCINT3	OTG_FS_HOST_FS_HCINT3	DTERR	OTG_FS_HOST_FS_HCINT3_DTERR	50000568	10	1	rw	Data toggle error
OTG_FS_HOST	FS_HCINT4	OTG_FS_HOST_FS_HCINT4	XFRC	OTG_FS_HOST_FS_HCINT4_XFRC	50000588	0	1	rw	Transfer completed
OTG_FS_HOST	FS_HCINT4	OTG_FS_HOST_FS_HCINT4	CHH	OTG_FS_HOST_FS_HCINT4_CHH	50000588	1	1	rw	Channel halted
OTG_FS_HOST	FS_HCINT4	OTG_FS_HOST_FS_HCINT4	STALL	OTG_FS_HOST_FS_HCINT4_STALL	50000588	3	1	rw	STALL response received interrupt
OTG_FS_HOST	FS_HCINT4	OTG_FS_HOST_FS_HCINT4	NAK	OTG_FS_HOST_FS_HCINT4_NAK	50000588	4	1	rw	NAK response received interrupt
OTG_FS_HOST	FS_HCINT4	OTG_FS_HOST_FS_HCINT4	ACK	OTG_FS_HOST_FS_HCINT4_ACK	50000588	5	1	rw	ACK response received/transmitted interrupt
OTG_FS_HOST	FS_HCINT4	OTG_FS_HOST_FS_HCINT4	TXERR	OTG_FS_HOST_FS_HCINT4_TXERR	50000588	7	1	rw	Transaction error
OTG_FS_HOST	FS_HCINT4	OTG_FS_HOST_FS_HCINT4	BBERR	OTG_FS_HOST_FS_HCINT4_BBERR	50000588	8	1	rw	Babble error
OTG_FS_HOST	FS_HCINT4	OTG_FS_HOST_FS_HCINT4	FRMOR	OTG_FS_HOST_FS_HCINT4_FRMOR	50000588	9	1	rw	Frame overrun
OTG_FS_HOST	FS_HCINT4	OTG_FS_HOST_FS_HCINT4	DTERR	OTG_FS_HOST_FS_HCINT4_DTERR	50000588	10	1	rw	Data toggle error
OTG_FS_HOST	FS_HCINT5	OTG_FS_HOST_FS_HCINT5	XFRC	OTG_FS_HOST_FS_HCINT5_XFRC	500005A8	0	1	rw	Transfer completed
OTG_FS_HOST	FS_HCINT5	OTG_FS_HOST_FS_HCINT5	CHH	OTG_FS_HOST_FS_HCINT5_CHH	500005A8	1	1	rw	Channel halted
OTG_FS_HOST	FS_HCINT5	OTG_FS_HOST_FS_HCINT5	STALL	OTG_FS_HOST_FS_HCINT5_STALL	500005A8	3	1	rw	STALL response received interrupt
OTG_FS_HOST	FS_HCINT5	OTG_FS_HOST_FS_HCINT5	NAK	OTG_FS_HOST_FS_HCINT5_NAK	500005A8	4	1	rw	NAK response received interrupt
OTG_FS_HOST	FS_HCINT5	OTG_FS_HOST_FS_HCINT5	ACK	OTG_FS_HOST_FS_HCINT5_ACK	500005A8	5	1	rw	ACK response received/transmitted interrupt
OTG_FS_HOST	FS_HCINT5	OTG_FS_HOST_FS_HCINT5	TXERR	OTG_FS_HOST_FS_HCINT5_TXERR	500005A8	7	1	rw	Transaction error
OTG_FS_HOST	FS_HCINT5	OTG_FS_HOST_FS_HCINT5	BBERR	OTG_FS_HOST_FS_HCINT5_BBERR	500005A8	8	1	rw	Babble error
OTG_FS_HOST	FS_HCINT5	OTG_FS_HOST_FS_HCINT5	FRMOR	OTG_FS_HOST_FS_HCINT5_FRMOR	500005A8	9	1	rw	Frame overrun
OTG_FS_HOST	FS_HCINT5	OTG_FS_HOST_FS_HCINT5	DTERR	OTG_FS_HOST_FS_HCINT5_DTERR	500005A8	10	1	rw	Data toggle error
OTG_FS_HOST	FS_HCINT6	OTG_FS_HOST_FS_HCINT6	XFRC	OTG_FS_HOST_FS_HCINT6_XFRC	500005C8	0	1	rw	Transfer completed
OTG_FS_HOST	FS_HCINT6	OTG_FS_HOST_FS_HCINT6	CHH	OTG_FS_HOST_FS_HCINT6_CHH	500005C8	1	1	rw	Channel halted
OTG_FS_HOST	FS_HCINT6	OTG_FS_HOST_FS_HCINT6	STALL	OTG_FS_HOST_FS_HCINT6_STALL	500005C8	3	1	rw	STALL response received interrupt
OTG_FS_HOST	FS_HCINT6	OTG_FS_HOST_FS_HCINT6	NAK	OTG_FS_HOST_FS_HCINT6_NAK	500005C8	4	1	rw	NAK response received interrupt
OTG_FS_HOST	FS_HCINT6	OTG_FS_HOST_FS_HCINT6	ACK	OTG_FS_HOST_FS_HCINT6_ACK	500005C8	5	1	rw	ACK response received/transmitted interrupt
OTG_FS_HOST	FS_HCINT6	OTG_FS_HOST_FS_HCINT6	TXERR	OTG_FS_HOST_FS_HCINT6_TXERR	500005C8	7	1	rw	Transaction error
OTG_FS_HOST	FS_HCINT6	OTG_FS_HOST_FS_HCINT6	BBERR	OTG_FS_HOST_FS_HCINT6_BBERR	500005C8	8	1	rw	Babble error
OTG_FS_HOST	FS_HCINT6	OTG_FS_HOST_FS_HCINT6	FRMOR	OTG_FS_HOST_FS_HCINT6_FRMOR	500005C8	9	1	rw	Frame overrun
OTG_FS_HOST	FS_HCINT6	OTG_FS_HOST_FS_HCINT6	DTERR	OTG_FS_HOST_FS_HCINT6_DTERR	500005C8	10	1	rw	Data toggle error
OTG_FS_HOST	FS_HCINT7	OTG_FS_HOST_FS_HCINT7	XFRC	OTG_FS_HOST_FS_HCINT7_XFRC	500005E8	0	1	rw	Transfer completed
OTG_FS_HOST	FS_HCINT7	OTG_FS_HOST_FS_HCINT7	CHH	OTG_FS_HOST_FS_HCINT7_CHH	500005E8	1	1	rw	Channel halted
OTG_FS_HOST	FS_HCINT7	OTG_FS_HOST_FS_HCINT7	STALL	OTG_FS_HOST_FS_HCINT7_STALL	500005E8	3	1	rw	STALL response received interrupt
OTG_FS_HOST	FS_HCINT7	OTG_FS_HOST_FS_HCINT7	NAK	OTG_FS_HOST_FS_HCINT7_NAK	500005E8	4	1	rw	NAK response received interrupt
OTG_FS_HOST	FS_HCINT7	OTG_FS_HOST_FS_HCINT7	ACK	OTG_FS_HOST_FS_HCINT7_ACK	500005E8	5	1	rw	ACK response received/transmitted interrupt
OTG_FS_HOST	FS_HCINT7	OTG_FS_HOST_FS_HCINT7	TXERR	OTG_FS_HOST_FS_HCINT7_TXERR	500005E8	7	1	rw	Transaction error
OTG_FS_HOST	FS_HCINT7	OTG_FS_HOST_FS_HCINT7	BBERR	OTG_FS_HOST_FS_HCINT7_BBERR	500005E8	8	1	rw	Babble error
OTG_FS_HOST	FS_HCINT7	OTG_FS_HOST_FS_HCINT7	FRMOR	OTG_FS_HOST_FS_HCINT7_FRMOR	500005E8	9	1	rw	Frame overrun
OTG_FS_HOST	FS_HCINT7	OTG_FS_HOST_FS_HCINT7	DTERR	OTG_FS_HOST_FS_HCINT7_DTERR	500005E8	10	1	rw	Data toggle error
OTG_FS_HOST	FS_HCINTMSK0	OTG_FS_HOST_FS_HCINTMSK0	XFRCM	OTG_FS_HOST_FS_HCINTMSK0_XFRCM	5000050C	0	1	rw	Transfer completed mask
OTG_FS_HOST	FS_HCINTMSK0	OTG_FS_HOST_FS_HCINTMSK0	CHHM	OTG_FS_HOST_FS_HCINTMSK0_CHHM	5000050C	1	1	rw	Channel halted mask
OTG_FS_HOST	FS_HCINTMSK0	OTG_FS_HOST_FS_HCINTMSK0	STALLM	OTG_FS_HOST_FS_HCINTMSK0_STALLM	5000050C	3	1	rw	STALL response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK0	OTG_FS_HOST_FS_HCINTMSK0	NAKM	OTG_FS_HOST_FS_HCINTMSK0_NAKM	5000050C	4	1	rw	NAK response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK0	OTG_FS_HOST_FS_HCINTMSK0	ACKM	OTG_FS_HOST_FS_HCINTMSK0_ACKM	5000050C	5	1	rw	ACK response received/transmitted interrupt mask
OTG_FS_HOST	FS_HCINTMSK0	OTG_FS_HOST_FS_HCINTMSK0	NYET	OTG_FS_HOST_FS_HCINTMSK0_NYET	5000050C	6	1	rw	response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK0	OTG_FS_HOST_FS_HCINTMSK0	TXERRM	OTG_FS_HOST_FS_HCINTMSK0_TXERRM	5000050C	7	1	rw	Transaction error mask
OTG_FS_HOST	FS_HCINTMSK0	OTG_FS_HOST_FS_HCINTMSK0	BBERRM	OTG_FS_HOST_FS_HCINTMSK0_BBERRM	5000050C	8	1	rw	Babble error mask
OTG_FS_HOST	FS_HCINTMSK0	OTG_FS_HOST_FS_HCINTMSK0	FRMORM	OTG_FS_HOST_FS_HCINTMSK0_FRMORM	5000050C	9	1	rw	Frame overrun mask
OTG_FS_HOST	FS_HCINTMSK0	OTG_FS_HOST_FS_HCINTMSK0	DTERRM	OTG_FS_HOST_FS_HCINTMSK0_DTERRM	5000050C	10	1	rw	Data toggle error mask
OTG_FS_HOST	FS_HCINTMSK1	OTG_FS_HOST_FS_HCINTMSK1	XFRCM	OTG_FS_HOST_FS_HCINTMSK1_XFRCM	5000052C	0	1	rw	Transfer completed mask
OTG_FS_HOST	FS_HCINTMSK1	OTG_FS_HOST_FS_HCINTMSK1	CHHM	OTG_FS_HOST_FS_HCINTMSK1_CHHM	5000052C	1	1	rw	Channel halted mask
OTG_FS_HOST	FS_HCINTMSK1	OTG_FS_HOST_FS_HCINTMSK1	STALLM	OTG_FS_HOST_FS_HCINTMSK1_STALLM	5000052C	3	1	rw	STALL response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK1	OTG_FS_HOST_FS_HCINTMSK1	NAKM	OTG_FS_HOST_FS_HCINTMSK1_NAKM	5000052C	4	1	rw	NAK response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK1	OTG_FS_HOST_FS_HCINTMSK1	ACKM	OTG_FS_HOST_FS_HCINTMSK1_ACKM	5000052C	5	1	rw	ACK response received/transmitted interrupt mask
OTG_FS_HOST	FS_HCINTMSK1	OTG_FS_HOST_FS_HCINTMSK1	NYET	OTG_FS_HOST_FS_HCINTMSK1_NYET	5000052C	6	1	rw	response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK1	OTG_FS_HOST_FS_HCINTMSK1	TXERRM	OTG_FS_HOST_FS_HCINTMSK1_TXERRM	5000052C	7	1	rw	Transaction error mask
OTG_FS_HOST	FS_HCINTMSK1	OTG_FS_HOST_FS_HCINTMSK1	BBERRM	OTG_FS_HOST_FS_HCINTMSK1_BBERRM	5000052C	8	1	rw	Babble error mask
OTG_FS_HOST	FS_HCINTMSK1	OTG_FS_HOST_FS_HCINTMSK1	FRMORM	OTG_FS_HOST_FS_HCINTMSK1_FRMORM	5000052C	9	1	rw	Frame overrun mask
OTG_FS_HOST	FS_HCINTMSK1	OTG_FS_HOST_FS_HCINTMSK1	DTERRM	OTG_FS_HOST_FS_HCINTMSK1_DTERRM	5000052C	10	1	rw	Data toggle error mask
OTG_FS_HOST	FS_HCINTMSK2	OTG_FS_HOST_FS_HCINTMSK2	XFRCM	OTG_FS_HOST_FS_HCINTMSK2_XFRCM	5000054C	0	1	rw	Transfer completed mask
OTG_FS_HOST	FS_HCINTMSK2	OTG_FS_HOST_FS_HCINTMSK2	CHHM	OTG_FS_HOST_FS_HCINTMSK2_CHHM	5000054C	1	1	rw	Channel halted mask
OTG_FS_HOST	FS_HCINTMSK2	OTG_FS_HOST_FS_HCINTMSK2	STALLM	OTG_FS_HOST_FS_HCINTMSK2_STALLM	5000054C	3	1	rw	STALL response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK2	OTG_FS_HOST_FS_HCINTMSK2	NAKM	OTG_FS_HOST_FS_HCINTMSK2_NAKM	5000054C	4	1	rw	NAK response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK2	OTG_FS_HOST_FS_HCINTMSK2	ACKM	OTG_FS_HOST_FS_HCINTMSK2_ACKM	5000054C	5	1	rw	ACK response received/transmitted interrupt mask
OTG_FS_HOST	FS_HCINTMSK2	OTG_FS_HOST_FS_HCINTMSK2	NYET	OTG_FS_HOST_FS_HCINTMSK2_NYET	5000054C	6	1	rw	response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK2	OTG_FS_HOST_FS_HCINTMSK2	TXERRM	OTG_FS_HOST_FS_HCINTMSK2_TXERRM	5000054C	7	1	rw	Transaction error mask
OTG_FS_HOST	FS_HCINTMSK2	OTG_FS_HOST_FS_HCINTMSK2	BBERRM	OTG_FS_HOST_FS_HCINTMSK2_BBERRM	5000054C	8	1	rw	Babble error mask
OTG_FS_HOST	FS_HCINTMSK2	OTG_FS_HOST_FS_HCINTMSK2	FRMORM	OTG_FS_HOST_FS_HCINTMSK2_FRMORM	5000054C	9	1	rw	Frame overrun mask
OTG_FS_HOST	FS_HCINTMSK2	OTG_FS_HOST_FS_HCINTMSK2	DTERRM	OTG_FS_HOST_FS_HCINTMSK2_DTERRM	5000054C	10	1	rw	Data toggle error mask
OTG_FS_HOST	FS_HCINTMSK3	OTG_FS_HOST_FS_HCINTMSK3	XFRCM	OTG_FS_HOST_FS_HCINTMSK3_XFRCM	5000056C	0	1	rw	Transfer completed mask
OTG_FS_HOST	FS_HCINTMSK3	OTG_FS_HOST_FS_HCINTMSK3	CHHM	OTG_FS_HOST_FS_HCINTMSK3_CHHM	5000056C	1	1	rw	Channel halted mask
OTG_FS_HOST	FS_HCINTMSK3	OTG_FS_HOST_FS_HCINTMSK3	STALLM	OTG_FS_HOST_FS_HCINTMSK3_STALLM	5000056C	3	1	rw	STALL response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK3	OTG_FS_HOST_FS_HCINTMSK3	NAKM	OTG_FS_HOST_FS_HCINTMSK3_NAKM	5000056C	4	1	rw	NAK response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK3	OTG_FS_HOST_FS_HCINTMSK3	ACKM	OTG_FS_HOST_FS_HCINTMSK3_ACKM	5000056C	5	1	rw	ACK response received/transmitted interrupt mask
OTG_FS_HOST	FS_HCINTMSK3	OTG_FS_HOST_FS_HCINTMSK3	NYET	OTG_FS_HOST_FS_HCINTMSK3_NYET	5000056C	6	1	rw	response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK3	OTG_FS_HOST_FS_HCINTMSK3	TXERRM	OTG_FS_HOST_FS_HCINTMSK3_TXERRM	5000056C	7	1	rw	Transaction error mask
OTG_FS_HOST	FS_HCINTMSK3	OTG_FS_HOST_FS_HCINTMSK3	BBERRM	OTG_FS_HOST_FS_HCINTMSK3_BBERRM	5000056C	8	1	rw	Babble error mask
OTG_FS_HOST	FS_HCINTMSK3	OTG_FS_HOST_FS_HCINTMSK3	FRMORM	OTG_FS_HOST_FS_HCINTMSK3_FRMORM	5000056C	9	1	rw	Frame overrun mask
OTG_FS_HOST	FS_HCINTMSK3	OTG_FS_HOST_FS_HCINTMSK3	DTERRM	OTG_FS_HOST_FS_HCINTMSK3_DTERRM	5000056C	10	1	rw	Data toggle error mask
OTG_FS_HOST	FS_HCINTMSK4	OTG_FS_HOST_FS_HCINTMSK4	XFRCM	OTG_FS_HOST_FS_HCINTMSK4_XFRCM	5000058C	0	1	rw	Transfer completed mask
OTG_FS_HOST	FS_HCINTMSK4	OTG_FS_HOST_FS_HCINTMSK4	CHHM	OTG_FS_HOST_FS_HCINTMSK4_CHHM	5000058C	1	1	rw	Channel halted mask
OTG_FS_HOST	FS_HCINTMSK4	OTG_FS_HOST_FS_HCINTMSK4	STALLM	OTG_FS_HOST_FS_HCINTMSK4_STALLM	5000058C	3	1	rw	STALL response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK4	OTG_FS_HOST_FS_HCINTMSK4	NAKM	OTG_FS_HOST_FS_HCINTMSK4_NAKM	5000058C	4	1	rw	NAK response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK4	OTG_FS_HOST_FS_HCINTMSK4	ACKM	OTG_FS_HOST_FS_HCINTMSK4_ACKM	5000058C	5	1	rw	ACK response received/transmitted interrupt mask
OTG_FS_HOST	FS_HCINTMSK4	OTG_FS_HOST_FS_HCINTMSK4	NYET	OTG_FS_HOST_FS_HCINTMSK4_NYET	5000058C	6	1	rw	response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK4	OTG_FS_HOST_FS_HCINTMSK4	TXERRM	OTG_FS_HOST_FS_HCINTMSK4_TXERRM	5000058C	7	1	rw	Transaction error mask
OTG_FS_HOST	FS_HCINTMSK4	OTG_FS_HOST_FS_HCINTMSK4	BBERRM	OTG_FS_HOST_FS_HCINTMSK4_BBERRM	5000058C	8	1	rw	Babble error mask
OTG_FS_HOST	FS_HCINTMSK4	OTG_FS_HOST_FS_HCINTMSK4	FRMORM	OTG_FS_HOST_FS_HCINTMSK4_FRMORM	5000058C	9	1	rw	Frame overrun mask
OTG_FS_HOST	FS_HCINTMSK4	OTG_FS_HOST_FS_HCINTMSK4	DTERRM	OTG_FS_HOST_FS_HCINTMSK4_DTERRM	5000058C	10	1	rw	Data toggle error mask
OTG_FS_HOST	FS_HCINTMSK5	OTG_FS_HOST_FS_HCINTMSK5	XFRCM	OTG_FS_HOST_FS_HCINTMSK5_XFRCM	500005AC	0	1	rw	Transfer completed mask
OTG_FS_HOST	FS_HCINTMSK5	OTG_FS_HOST_FS_HCINTMSK5	CHHM	OTG_FS_HOST_FS_HCINTMSK5_CHHM	500005AC	1	1	rw	Channel halted mask
OTG_FS_HOST	FS_HCINTMSK5	OTG_FS_HOST_FS_HCINTMSK5	STALLM	OTG_FS_HOST_FS_HCINTMSK5_STALLM	500005AC	3	1	rw	STALL response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK5	OTG_FS_HOST_FS_HCINTMSK5	NAKM	OTG_FS_HOST_FS_HCINTMSK5_NAKM	500005AC	4	1	rw	NAK response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK5	OTG_FS_HOST_FS_HCINTMSK5	ACKM	OTG_FS_HOST_FS_HCINTMSK5_ACKM	500005AC	5	1	rw	ACK response received/transmitted interrupt mask
OTG_FS_HOST	FS_HCINTMSK5	OTG_FS_HOST_FS_HCINTMSK5	NYET	OTG_FS_HOST_FS_HCINTMSK5_NYET	500005AC	6	1	rw	response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK5	OTG_FS_HOST_FS_HCINTMSK5	TXERRM	OTG_FS_HOST_FS_HCINTMSK5_TXERRM	500005AC	7	1	rw	Transaction error mask
OTG_FS_HOST	FS_HCINTMSK5	OTG_FS_HOST_FS_HCINTMSK5	BBERRM	OTG_FS_HOST_FS_HCINTMSK5_BBERRM	500005AC	8	1	rw	Babble error mask
OTG_FS_HOST	FS_HCINTMSK5	OTG_FS_HOST_FS_HCINTMSK5	FRMORM	OTG_FS_HOST_FS_HCINTMSK5_FRMORM	500005AC	9	1	rw	Frame overrun mask
OTG_FS_HOST	FS_HCINTMSK5	OTG_FS_HOST_FS_HCINTMSK5	DTERRM	OTG_FS_HOST_FS_HCINTMSK5_DTERRM	500005AC	10	1	rw	Data toggle error mask
OTG_FS_HOST	FS_HCINTMSK6	OTG_FS_HOST_FS_HCINTMSK6	XFRCM	OTG_FS_HOST_FS_HCINTMSK6_XFRCM	500005CC	0	1	rw	Transfer completed mask
OTG_FS_HOST	FS_HCINTMSK6	OTG_FS_HOST_FS_HCINTMSK6	CHHM	OTG_FS_HOST_FS_HCINTMSK6_CHHM	500005CC	1	1	rw	Channel halted mask
OTG_FS_HOST	FS_HCINTMSK6	OTG_FS_HOST_FS_HCINTMSK6	STALLM	OTG_FS_HOST_FS_HCINTMSK6_STALLM	500005CC	3	1	rw	STALL response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK6	OTG_FS_HOST_FS_HCINTMSK6	NAKM	OTG_FS_HOST_FS_HCINTMSK6_NAKM	500005CC	4	1	rw	NAK response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK6	OTG_FS_HOST_FS_HCINTMSK6	ACKM	OTG_FS_HOST_FS_HCINTMSK6_ACKM	500005CC	5	1	rw	ACK response received/transmitted interrupt mask
OTG_FS_HOST	FS_HCINTMSK6	OTG_FS_HOST_FS_HCINTMSK6	NYET	OTG_FS_HOST_FS_HCINTMSK6_NYET	500005CC	6	1	rw	response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK6	OTG_FS_HOST_FS_HCINTMSK6	TXERRM	OTG_FS_HOST_FS_HCINTMSK6_TXERRM	500005CC	7	1	rw	Transaction error mask
OTG_FS_HOST	FS_HCINTMSK6	OTG_FS_HOST_FS_HCINTMSK6	BBERRM	OTG_FS_HOST_FS_HCINTMSK6_BBERRM	500005CC	8	1	rw	Babble error mask
OTG_FS_HOST	FS_HCINTMSK6	OTG_FS_HOST_FS_HCINTMSK6	FRMORM	OTG_FS_HOST_FS_HCINTMSK6_FRMORM	500005CC	9	1	rw	Frame overrun mask
OTG_FS_HOST	FS_HCINTMSK6	OTG_FS_HOST_FS_HCINTMSK6	DTERRM	OTG_FS_HOST_FS_HCINTMSK6_DTERRM	500005CC	10	1	rw	Data toggle error mask
OTG_FS_HOST	FS_HCINTMSK7	OTG_FS_HOST_FS_HCINTMSK7	XFRCM	OTG_FS_HOST_FS_HCINTMSK7_XFRCM	500005EC	0	1	rw	Transfer completed mask
OTG_FS_HOST	FS_HCINTMSK7	OTG_FS_HOST_FS_HCINTMSK7	CHHM	OTG_FS_HOST_FS_HCINTMSK7_CHHM	500005EC	1	1	rw	Channel halted mask
OTG_FS_HOST	FS_HCINTMSK7	OTG_FS_HOST_FS_HCINTMSK7	STALLM	OTG_FS_HOST_FS_HCINTMSK7_STALLM	500005EC	3	1	rw	STALL response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK7	OTG_FS_HOST_FS_HCINTMSK7	NAKM	OTG_FS_HOST_FS_HCINTMSK7_NAKM	500005EC	4	1	rw	NAK response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK7	OTG_FS_HOST_FS_HCINTMSK7	ACKM	OTG_FS_HOST_FS_HCINTMSK7_ACKM	500005EC	5	1	rw	ACK response received/transmitted interrupt mask
OTG_FS_HOST	FS_HCINTMSK7	OTG_FS_HOST_FS_HCINTMSK7	NYET	OTG_FS_HOST_FS_HCINTMSK7_NYET	500005EC	6	1	rw	response received interrupt mask
OTG_FS_HOST	FS_HCINTMSK7	OTG_FS_HOST_FS_HCINTMSK7	TXERRM	OTG_FS_HOST_FS_HCINTMSK7_TXERRM	500005EC	7	1	rw	Transaction error mask
OTG_FS_HOST	FS_HCINTMSK7	OTG_FS_HOST_FS_HCINTMSK7	BBERRM	OTG_FS_HOST_FS_HCINTMSK7_BBERRM	500005EC	8	1	rw	Babble error mask
OTG_FS_HOST	FS_HCINTMSK7	OTG_FS_HOST_FS_HCINTMSK7	FRMORM	OTG_FS_HOST_FS_HCINTMSK7_FRMORM	500005EC	9	1	rw	Frame overrun mask
OTG_FS_HOST	FS_HCINTMSK7	OTG_FS_HOST_FS_HCINTMSK7	DTERRM	OTG_FS_HOST_FS_HCINTMSK7_DTERRM	500005EC	10	1	rw	Data toggle error mask
OTG_FS_HOST	FS_HCTSIZ0	OTG_FS_HOST_FS_HCTSIZ0	XFRSIZ	OTG_FS_HOST_FS_HCTSIZ0_XFRSIZ	50000510	0	19	rw	Transfer size
OTG_FS_HOST	FS_HCTSIZ0	OTG_FS_HOST_FS_HCTSIZ0	PKTCNT	OTG_FS_HOST_FS_HCTSIZ0_PKTCNT	50000510	19	10	rw	Packet count
OTG_FS_HOST	FS_HCTSIZ0	OTG_FS_HOST_FS_HCTSIZ0	DPID	OTG_FS_HOST_FS_HCTSIZ0_DPID	50000510	29	2	rw	Data PID
OTG_FS_HOST	FS_HCTSIZ1	OTG_FS_HOST_FS_HCTSIZ1	XFRSIZ	OTG_FS_HOST_FS_HCTSIZ1_XFRSIZ	50000530	0	19	rw	Transfer size
OTG_FS_HOST	FS_HCTSIZ1	OTG_FS_HOST_FS_HCTSIZ1	PKTCNT	OTG_FS_HOST_FS_HCTSIZ1_PKTCNT	50000530	19	10	rw	Packet count
OTG_FS_HOST	FS_HCTSIZ1	OTG_FS_HOST_FS_HCTSIZ1	DPID	OTG_FS_HOST_FS_HCTSIZ1_DPID	50000530	29	2	rw	Data PID
OTG_FS_HOST	FS_HCTSIZ2	OTG_FS_HOST_FS_HCTSIZ2	XFRSIZ	OTG_FS_HOST_FS_HCTSIZ2_XFRSIZ	50000550	0	19	rw	Transfer size
OTG_FS_HOST	FS_HCTSIZ2	OTG_FS_HOST_FS_HCTSIZ2	PKTCNT	OTG_FS_HOST_FS_HCTSIZ2_PKTCNT	50000550	19	10	rw	Packet count
OTG_FS_HOST	FS_HCTSIZ2	OTG_FS_HOST_FS_HCTSIZ2	DPID	OTG_FS_HOST_FS_HCTSIZ2_DPID	50000550	29	2	rw	Data PID
OTG_FS_HOST	FS_HCTSIZ3	OTG_FS_HOST_FS_HCTSIZ3	XFRSIZ	OTG_FS_HOST_FS_HCTSIZ3_XFRSIZ	50000570	0	19	rw	Transfer size
OTG_FS_HOST	FS_HCTSIZ3	OTG_FS_HOST_FS_HCTSIZ3	PKTCNT	OTG_FS_HOST_FS_HCTSIZ3_PKTCNT	50000570	19	10	rw	Packet count
OTG_FS_HOST	FS_HCTSIZ3	OTG_FS_HOST_FS_HCTSIZ3	DPID	OTG_FS_HOST_FS_HCTSIZ3_DPID	50000570	29	2	rw	Data PID
OTG_FS_HOST	FS_HCTSIZ4	OTG_FS_HOST_FS_HCTSIZ4	XFRSIZ	OTG_FS_HOST_FS_HCTSIZ4_XFRSIZ	50000590	0	19	rw	Transfer size
OTG_FS_HOST	FS_HCTSIZ4	OTG_FS_HOST_FS_HCTSIZ4	PKTCNT	OTG_FS_HOST_FS_HCTSIZ4_PKTCNT	50000590	19	10	rw	Packet count
OTG_FS_HOST	FS_HCTSIZ4	OTG_FS_HOST_FS_HCTSIZ4	DPID	OTG_FS_HOST_FS_HCTSIZ4_DPID	50000590	29	2	rw	Data PID
OTG_FS_HOST	FS_HCTSIZ5	OTG_FS_HOST_FS_HCTSIZ5	XFRSIZ	OTG_FS_HOST_FS_HCTSIZ5_XFRSIZ	500005B0	0	19	rw	Transfer size
OTG_FS_HOST	FS_HCTSIZ5	OTG_FS_HOST_FS_HCTSIZ5	PKTCNT	OTG_FS_HOST_FS_HCTSIZ5_PKTCNT	500005B0	19	10	rw	Packet count
OTG_FS_HOST	FS_HCTSIZ5	OTG_FS_HOST_FS_HCTSIZ5	DPID	OTG_FS_HOST_FS_HCTSIZ5_DPID	500005B0	29	2	rw	Data PID
OTG_FS_HOST	FS_HCTSIZ6	OTG_FS_HOST_FS_HCTSIZ6	XFRSIZ	OTG_FS_HOST_FS_HCTSIZ6_XFRSIZ	500005D0	0	19	rw	Transfer size
OTG_FS_HOST	FS_HCTSIZ6	OTG_FS_HOST_FS_HCTSIZ6	PKTCNT	OTG_FS_HOST_FS_HCTSIZ6_PKTCNT	500005D0	19	10	rw	Packet count
OTG_FS_HOST	FS_HCTSIZ6	OTG_FS_HOST_FS_HCTSIZ6	DPID	OTG_FS_HOST_FS_HCTSIZ6_DPID	500005D0	29	2	rw	Data PID
OTG_FS_HOST	FS_HCTSIZ7	OTG_FS_HOST_FS_HCTSIZ7	XFRSIZ	OTG_FS_HOST_FS_HCTSIZ7_XFRSIZ	500005F0	0	19	rw	Transfer size
OTG_FS_HOST	FS_HCTSIZ7	OTG_FS_HOST_FS_HCTSIZ7	PKTCNT	OTG_FS_HOST_FS_HCTSIZ7_PKTCNT	500005F0	19	10	rw	Packet count
OTG_FS_HOST	FS_HCTSIZ7	OTG_FS_HOST_FS_HCTSIZ7	DPID	OTG_FS_HOST_FS_HCTSIZ7_DPID	500005F0	29	2	rw	Data PID
OTG_FS_PWRCLK	FS_PCGCCTL	OTG_FS_PWRCLK_FS_PCGCCTL	STPPCLK	OTG_FS_PWRCLK_FS_PCGCCTL_STPPCLK	50000E00	0	1	rw	Stop PHY clock
OTG_FS_PWRCLK	FS_PCGCCTL	OTG_FS_PWRCLK_FS_PCGCCTL	GATEHCLK	OTG_FS_PWRCLK_FS_PCGCCTL_GATEHCLK	50000E00	1	1	rw	Gate HCLK
OTG_FS_PWRCLK	FS_PCGCCTL	OTG_FS_PWRCLK_FS_PCGCCTL	PHYSUSP	OTG_FS_PWRCLK_FS_PCGCCTL_PHYSUSP	50000E00	4	1	rw	PHY Suspended
ETHERNET_MMC	MMCCR	ETHERNET_MMC_MMCCR	CR	ETHERNET_MMC_MMCCR_CR	40028100	0	1	rw	Counter reset
ETHERNET_MMC	MMCCR	ETHERNET_MMC_MMCCR	CSR	ETHERNET_MMC_MMCCR_CSR	40028100	1	1	rw	Counter stop rollover
ETHERNET_MMC	MMCCR	ETHERNET_MMC_MMCCR	ROR	ETHERNET_MMC_MMCCR_ROR	40028100	2	1	rw	Reset on read
ETHERNET_MMC	MMCCR	ETHERNET_MMC_MMCCR	MCF	ETHERNET_MMC_MMCCR_MCF	40028100	31	1	rw	MMC counter freeze
ETHERNET_MMC	MMCRIR	ETHERNET_MMC_MMCRIR	RFCES	ETHERNET_MMC_MMCRIR_RFCES	40028104	5	1	rw	Received frames CRC error status
ETHERNET_MMC	MMCRIR	ETHERNET_MMC_MMCRIR	RFAES	ETHERNET_MMC_MMCRIR_RFAES	40028104	6	1	rw	Received frames alignment error status
ETHERNET_MMC	MMCRIR	ETHERNET_MMC_MMCRIR	RGUFS	ETHERNET_MMC_MMCRIR_RGUFS	40028104	17	1	rw	Received Good Unicast Frames Status
ETHERNET_MMC	MMCTIR	ETHERNET_MMC_MMCTIR	TGFSCS	ETHERNET_MMC_MMCTIR_TGFSCS	40028108	14	1	rw	Transmitted good frames single collision status
ETHERNET_MMC	MMCTIR	ETHERNET_MMC_MMCTIR	TGFMSCS	ETHERNET_MMC_MMCTIR_TGFMSCS	40028108	15	1	rw	Transmitted good frames more single collision status
ETHERNET_MMC	MMCTIR	ETHERNET_MMC_MMCTIR	TGFS	ETHERNET_MMC_MMCTIR_TGFS	40028108	21	1	rw	Transmitted good frames status
ETHERNET_MMC	MMCRIMR	ETHERNET_MMC_MMCRIMR	RFCEM	ETHERNET_MMC_MMCRIMR_RFCEM	4002810C	5	1	rw	Received frame CRC error mask
ETHERNET_MMC	MMCRIMR	ETHERNET_MMC_MMCRIMR	RFAEM	ETHERNET_MMC_MMCRIMR_RFAEM	4002810C	6	1	rw	Received frames alignment error mask
ETHERNET_MMC	MMCRIMR	ETHERNET_MMC_MMCRIMR	RGUFM	ETHERNET_MMC_MMCRIMR_RGUFM	4002810C	17	1	rw	Received good unicast frames mask
ETHERNET_MMC	MMCTIMR	ETHERNET_MMC_MMCTIMR	TGFSCM	ETHERNET_MMC_MMCTIMR_TGFSCM	40028110	14	1	rw	Transmitted good frames single collision mask
ETHERNET_MMC	MMCTIMR	ETHERNET_MMC_MMCTIMR	TGFMSCM	ETHERNET_MMC_MMCTIMR_TGFMSCM	40028110	15	1	rw	Transmitted good frames more single collision mask
ETHERNET_MMC	MMCTIMR	ETHERNET_MMC_MMCTIMR	TGFM	ETHERNET_MMC_MMCTIMR_TGFM	40028110	21	1	rw	Transmitted good frames mask
ETHERNET_MMC	MMCTGFSCCR	ETHERNET_MMC_MMCTGFSCCR	TGFSCC	ETHERNET_MMC_MMCTGFSCCR_TGFSCC	4002814C	0	32	rw	Transmitted good frames after a single collision counter
ETHERNET_MMC	MMCTGFMSCCR	ETHERNET_MMC_MMCTGFMSCCR	TGFMSCC	ETHERNET_MMC_MMCTGFMSCCR_TGFMSCC	40028150	0	32	rw	Transmitted good frames after more than a single collision counter
ETHERNET_MMC	MMCTGFCR	ETHERNET_MMC_MMCTGFCR	TGFC	ETHERNET_MMC_MMCTGFCR_TGFC	40028168	0	32	rw	Transmitted good frames counter
ETHERNET_MMC	MMCRFCECR	ETHERNET_MMC_MMCRFCECR	RFCFC	ETHERNET_MMC_MMCRFCECR_RFCFC	40028194	0	32	rw	Received frames with CRC error counter
ETHERNET_MMC	MMCRFAECR	ETHERNET_MMC_MMCRFAECR	RFAEC	ETHERNET_MMC_MMCRFAECR_RFAEC	40028198	0	32	rw	Received frames with alignment error counter
ETHERNET_MMC	MMCRGUFCR	ETHERNET_MMC_MMCRGUFCR	RGUFC	ETHERNET_MMC_MMCRGUFCR_RGUFC	400281C4	0	32	rw	Received good unicast frames counter
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	RE	ETHERNET_MAC_MACCR_RE	40028000	2	1	rw	Receiver enable
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	TE	ETHERNET_MAC_MACCR_TE	40028000	3	1	rw	Transmitter enable
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	DC	ETHERNET_MAC_MACCR_DC	40028000	4	1	rw	Deferral check
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	BL	ETHERNET_MAC_MACCR_BL	40028000	5	2	rw	Back-off limit
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	APCS	ETHERNET_MAC_MACCR_APCS	40028000	7	1	rw	Automatic pad/CRC stripping
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	RD	ETHERNET_MAC_MACCR_RD	40028000	9	1	rw	Retry disable
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	IPCO	ETHERNET_MAC_MACCR_IPCO	40028000	10	1	rw	IPv4 checksum offload
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	DM	ETHERNET_MAC_MACCR_DM	40028000	11	1	rw	Duplex mode
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	LM	ETHERNET_MAC_MACCR_LM	40028000	12	1	rw	Loopback mode
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	ROD	ETHERNET_MAC_MACCR_ROD	40028000	13	1	rw	Receive own disable
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	FES	ETHERNET_MAC_MACCR_FES	40028000	14	1	rw	Fast Ethernet speed
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	CSD	ETHERNET_MAC_MACCR_CSD	40028000	16	1	rw	Carrier sense disable
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	IFG	ETHERNET_MAC_MACCR_IFG	40028000	17	3	rw	Interframe gap
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	JD	ETHERNET_MAC_MACCR_JD	40028000	22	1	rw	Jabber disable
ETHERNET_MAC	MACCR	ETHERNET_MAC_MACCR	WD	ETHERNET_MAC_MACCR_WD	40028000	23	1	rw	Watchdog disable
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	PM	ETHERNET_MAC_MACFFR_PM	40028004	0	1	rw	Promiscuous mode
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	HU	ETHERNET_MAC_MACFFR_HU	40028004	1	1	rw	Hash unicast
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	HM	ETHERNET_MAC_MACFFR_HM	40028004	2	1	rw	Hash multicast
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	DAIF	ETHERNET_MAC_MACFFR_DAIF	40028004	3	1	rw	Destination address inverse filtering
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	PAM	ETHERNET_MAC_MACFFR_PAM	40028004	4	1	rw	Pass all multicast
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	BFD	ETHERNET_MAC_MACFFR_BFD	40028004	5	1	rw	Broadcast frames disable
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	PCF	ETHERNET_MAC_MACFFR_PCF	40028004	6	2	rw	Pass control frames
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	SAIF	ETHERNET_MAC_MACFFR_SAIF	40028004	8	1	rw	Source address inverse filtering
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	SAF	ETHERNET_MAC_MACFFR_SAF	40028004	9	1	rw	Source address filter
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	HPF	ETHERNET_MAC_MACFFR_HPF	40028004	10	1	rw	Hash or perfect filter
ETHERNET_MAC	MACFFR	ETHERNET_MAC_MACFFR	RA	ETHERNET_MAC_MACFFR_RA	40028004	31	1	rw	Receive all
ETHERNET_MAC	MACHTHR	ETHERNET_MAC_MACHTHR	HTH	ETHERNET_MAC_MACHTHR_HTH	40028008	0	32	rw	Hash table high
ETHERNET_MAC	MACHTLR	ETHERNET_MAC_MACHTLR	HTL	ETHERNET_MAC_MACHTLR_HTL	4002800C	0	32	rw	Hash table low
ETHERNET_MAC	MACMIIAR	ETHERNET_MAC_MACMIIAR	MB	ETHERNET_MAC_MACMIIAR_MB	40028010	0	1	rw	MII busy
ETHERNET_MAC	MACMIIAR	ETHERNET_MAC_MACMIIAR	MW	ETHERNET_MAC_MACMIIAR_MW	40028010	1	1	rw	MII write
ETHERNET_MAC	MACMIIAR	ETHERNET_MAC_MACMIIAR	CR	ETHERNET_MAC_MACMIIAR_CR	40028010	2	3	rw	Clock range
ETHERNET_MAC	MACMIIAR	ETHERNET_MAC_MACMIIAR	MR	ETHERNET_MAC_MACMIIAR_MR	40028010	6	5	rw	MII register
ETHERNET_MAC	MACMIIAR	ETHERNET_MAC_MACMIIAR	PA	ETHERNET_MAC_MACMIIAR_PA	40028010	11	5	rw	PHY address
ETHERNET_MAC	MACMIIDR	ETHERNET_MAC_MACMIIDR	MD	ETHERNET_MAC_MACMIIDR_MD	40028014	0	16	rw	MII data
ETHERNET_MAC	MACFCR	ETHERNET_MAC_MACFCR	FCB_BPA	ETHERNET_MAC_MACFCR_FCB_BPA	40028018	0	1	rw	Flow control busy/back pressure activate
ETHERNET_MAC	MACFCR	ETHERNET_MAC_MACFCR	TFCE	ETHERNET_MAC_MACFCR_TFCE	40028018	1	1	rw	Transmit flow control enable
ETHERNET_MAC	MACFCR	ETHERNET_MAC_MACFCR	RFCE	ETHERNET_MAC_MACFCR_RFCE	40028018	2	1	rw	Receive flow control enable
ETHERNET_MAC	MACFCR	ETHERNET_MAC_MACFCR	UPFD	ETHERNET_MAC_MACFCR_UPFD	40028018	3	1	rw	Unicast pause frame detect
ETHERNET_MAC	MACFCR	ETHERNET_MAC_MACFCR	PLT	ETHERNET_MAC_MACFCR_PLT	40028018	4	2	rw	Pause low threshold
ETHERNET_MAC	MACFCR	ETHERNET_MAC_MACFCR	ZQPD	ETHERNET_MAC_MACFCR_ZQPD	40028018	7	1	rw	Zero-quanta pause disable
ETHERNET_MAC	MACFCR	ETHERNET_MAC_MACFCR	PT	ETHERNET_MAC_MACFCR_PT	40028018	16	16	rw	Pass control frames
ETHERNET_MAC	MACVLANTR	ETHERNET_MAC_MACVLANTR	VLANTI	ETHERNET_MAC_MACVLANTR_VLANTI	4002801C	0	16	rw	VLAN tag identifier (for receive frames)
ETHERNET_MAC	MACVLANTR	ETHERNET_MAC_MACVLANTR	VLANTC	ETHERNET_MAC_MACVLANTR_VLANTC	4002801C	16	1	rw	12-bit VLAN tag comparison
ETHERNET_MAC	MACPMTCSR	ETHERNET_MAC_MACPMTCSR	PD	ETHERNET_MAC_MACPMTCSR_PD	4002802C	0	1	rw	Power down
ETHERNET_MAC	MACPMTCSR	ETHERNET_MAC_MACPMTCSR	MPE	ETHERNET_MAC_MACPMTCSR_MPE	4002802C	1	1	rw	Magic Packet enable
ETHERNET_MAC	MACPMTCSR	ETHERNET_MAC_MACPMTCSR	WFE	ETHERNET_MAC_MACPMTCSR_WFE	4002802C	2	1	rw	Wakeup frame enable
ETHERNET_MAC	MACPMTCSR	ETHERNET_MAC_MACPMTCSR	MPR	ETHERNET_MAC_MACPMTCSR_MPR	4002802C	5	1	rw	Magic packet received
ETHERNET_MAC	MACPMTCSR	ETHERNET_MAC_MACPMTCSR	WFR	ETHERNET_MAC_MACPMTCSR_WFR	4002802C	6	1	rw	Wakeup frame received
ETHERNET_MAC	MACPMTCSR	ETHERNET_MAC_MACPMTCSR	GU	ETHERNET_MAC_MACPMTCSR_GU	4002802C	9	1	rw	Global unicast
ETHERNET_MAC	MACPMTCSR	ETHERNET_MAC_MACPMTCSR	WFFRPR	ETHERNET_MAC_MACPMTCSR_WFFRPR	4002802C	31	1	rw	Wakeup frame filter register pointer reset
ETHERNET_MAC	MACSR	ETHERNET_MAC_MACSR	PMTS	ETHERNET_MAC_MACSR_PMTS	40028038	3	1	rw	PMT status
ETHERNET_MAC	MACSR	ETHERNET_MAC_MACSR	MMCS	ETHERNET_MAC_MACSR_MMCS	40028038	4	1	rw	MMC status
ETHERNET_MAC	MACSR	ETHERNET_MAC_MACSR	MMCRS	ETHERNET_MAC_MACSR_MMCRS	40028038	5	1	rw	MMC receive status
ETHERNET_MAC	MACSR	ETHERNET_MAC_MACSR	MMCTS	ETHERNET_MAC_MACSR_MMCTS	40028038	6	1	rw	MMC transmit status
ETHERNET_MAC	MACSR	ETHERNET_MAC_MACSR	TSTS	ETHERNET_MAC_MACSR_TSTS	40028038	9	1	rw	Time stamp trigger status
ETHERNET_MAC	MACIMR	ETHERNET_MAC_MACIMR	PMTIM	ETHERNET_MAC_MACIMR_PMTIM	4002803C	3	1	rw	PMT interrupt mask
ETHERNET_MAC	MACIMR	ETHERNET_MAC_MACIMR	TSTIM	ETHERNET_MAC_MACIMR_TSTIM	4002803C	9	1	rw	Time stamp trigger interrupt mask
ETHERNET_MAC	MACA0HR	ETHERNET_MAC_MACA0HR	MACA0H	ETHERNET_MAC_MACA0HR_MACA0H	40028040	0	16	rw	MAC address0 high
ETHERNET_MAC	MACA0HR	ETHERNET_MAC_MACA0HR	MO	ETHERNET_MAC_MACA0HR_MO	40028040	31	1	ro	Always 1
ETHERNET_MAC	MACA0LR	ETHERNET_MAC_MACA0LR	MACA0L	ETHERNET_MAC_MACA0LR_MACA0L	40028044	0	32	rw	MAC address0 low
ETHERNET_MAC	MACA1HR	ETHERNET_MAC_MACA1HR	MACA1H	ETHERNET_MAC_MACA1HR_MACA1H	40028048	0	16	rw	MAC address1 high
ETHERNET_MAC	MACA1HR	ETHERNET_MAC_MACA1HR	MBC	ETHERNET_MAC_MACA1HR_MBC	40028048	24	6	rw	Mask byte control
ETHERNET_MAC	MACA1HR	ETHERNET_MAC_MACA1HR	SA	ETHERNET_MAC_MACA1HR_SA	40028048	30	1	rw	Source address
ETHERNET_MAC	MACA1HR	ETHERNET_MAC_MACA1HR	AE	ETHERNET_MAC_MACA1HR_AE	40028048	31	1	rw	Address enable
ETHERNET_MAC	MACA1LR	ETHERNET_MAC_MACA1LR	MACA1L	ETHERNET_MAC_MACA1LR_MACA1L	4002804C	0	32	rw	MAC address1 low
ETHERNET_MAC	MACA2HR	ETHERNET_MAC_MACA2HR	ETH_MACA2HR	ETHERNET_MAC_MACA2HR_ETH_MACA2HR	40028050	0	16	rw	Ethernet MAC address 2 high register
ETHERNET_MAC	MACA2HR	ETHERNET_MAC_MACA2HR	MBC	ETHERNET_MAC_MACA2HR_MBC	40028050	24	6	rw	Mask byte control
ETHERNET_MAC	MACA2HR	ETHERNET_MAC_MACA2HR	SA	ETHERNET_MAC_MACA2HR_SA	40028050	30	1	rw	Source address
ETHERNET_MAC	MACA2HR	ETHERNET_MAC_MACA2HR	AE	ETHERNET_MAC_MACA2HR_AE	40028050	31	1	rw	Address enable
ETHERNET_MAC	MACA2LR	ETHERNET_MAC_MACA2LR	MACA2L	ETHERNET_MAC_MACA2LR_MACA2L	40028054	0	31	rw	MAC address2 low
ETHERNET_MAC	MACA3HR	ETHERNET_MAC_MACA3HR	MACA3H	ETHERNET_MAC_MACA3HR_MACA3H	40028058	0	16	rw	MAC address3 high
ETHERNET_MAC	MACA3HR	ETHERNET_MAC_MACA3HR	MBC	ETHERNET_MAC_MACA3HR_MBC	40028058	24	6	rw	Mask byte control
ETHERNET_MAC	MACA3HR	ETHERNET_MAC_MACA3HR	SA	ETHERNET_MAC_MACA3HR_SA	40028058	30	1	rw	Source address
ETHERNET_MAC	MACA3HR	ETHERNET_MAC_MACA3HR	AE	ETHERNET_MAC_MACA3HR_AE	40028058	31	1	rw	Address enable
ETHERNET_MAC	MACA3LR	ETHERNET_MAC_MACA3LR	MBCA3L	ETHERNET_MAC_MACA3LR_MBCA3L	4002805C	0	32	rw	MAC address3 low
ETHERNET_PTP	PTPTSCR	ETHERNET_PTP_PTPTSCR	TSE	ETHERNET_PTP_PTPTSCR_TSE	40028700	0	1	rw	Time stamp enable
ETHERNET_PTP	PTPTSCR	ETHERNET_PTP_PTPTSCR	TSFCU	ETHERNET_PTP_PTPTSCR_TSFCU	40028700	1	1	rw	Time stamp fine or coarse update
ETHERNET_PTP	PTPTSCR	ETHERNET_PTP_PTPTSCR	TSSTI	ETHERNET_PTP_PTPTSCR_TSSTI	40028700	2	1	rw	Time stamp system time initialize
ETHERNET_PTP	PTPTSCR	ETHERNET_PTP_PTPTSCR	TSSTU	ETHERNET_PTP_PTPTSCR_TSSTU	40028700	3	1	rw	Time stamp system time update
ETHERNET_PTP	PTPTSCR	ETHERNET_PTP_PTPTSCR	TSITE	ETHERNET_PTP_PTPTSCR_TSITE	40028700	4	1	rw	Time stamp interrupt trigger enable
ETHERNET_PTP	PTPTSCR	ETHERNET_PTP_PTPTSCR	TSARU	ETHERNET_PTP_PTPTSCR_TSARU	40028700	5	1	rw	Time stamp addend register update
ETHERNET_PTP	PTPSSIR	ETHERNET_PTP_PTPSSIR	STSSI	ETHERNET_PTP_PTPSSIR_STSSI	40028704	0	8	rw	System time subsecond increment
ETHERNET_PTP	PTPTSHR	ETHERNET_PTP_PTPTSHR	STS	ETHERNET_PTP_PTPTSHR_STS	40028708	0	32	rw	System time second
ETHERNET_PTP	PTPTSLR	ETHERNET_PTP_PTPTSLR	STSS	ETHERNET_PTP_PTPTSLR_STSS	4002870C	0	31	rw	System time subseconds
ETHERNET_PTP	PTPTSLR	ETHERNET_PTP_PTPTSLR	STPNS	ETHERNET_PTP_PTPTSLR_STPNS	4002870C	31	1	rw	System time positive or negative sign
ETHERNET_PTP	PTPTSHUR	ETHERNET_PTP_PTPTSHUR	TSUS	ETHERNET_PTP_PTPTSHUR_TSUS	40028710	0	32	rw	Time stamp update second
ETHERNET_PTP	PTPTSLUR	ETHERNET_PTP_PTPTSLUR	TSUSS	ETHERNET_PTP_PTPTSLUR_TSUSS	40028714	0	31	rw	Time stamp update subseconds
ETHERNET_PTP	PTPTSLUR	ETHERNET_PTP_PTPTSLUR	TSUPNS	ETHERNET_PTP_PTPTSLUR_TSUPNS	40028714	31	1	rw	Time stamp update positive or negative sign
ETHERNET_PTP	PTPTSAR	ETHERNET_PTP_PTPTSAR	TSA	ETHERNET_PTP_PTPTSAR_TSA	40028718	0	32	rw	Time stamp addend
ETHERNET_PTP	PTPTTHR	ETHERNET_PTP_PTPTTHR	TTSH	ETHERNET_PTP_PTPTTHR_TTSH	4002871C	0	32	rw	Target time stamp high
ETHERNET_PTP	PTPTTLR	ETHERNET_PTP_PTPTTLR	TTSL	ETHERNET_PTP_PTPTTLR_TTSL	40028720	0	32	rw	Target time stamp low
ETHERNET_DMA	DMABMR	ETHERNET_DMA_DMABMR	SR	ETHERNET_DMA_DMABMR_SR	40029000	0	1	rw	Software reset
ETHERNET_DMA	DMABMR	ETHERNET_DMA_DMABMR	DA	ETHERNET_DMA_DMABMR_DA	40029000	1	1	rw	DMA Arbitration
ETHERNET_DMA	DMABMR	ETHERNET_DMA_DMABMR	DSL	ETHERNET_DMA_DMABMR_DSL	40029000	2	5	rw	Descriptor skip length
ETHERNET_DMA	DMABMR	ETHERNET_DMA_DMABMR	PBL	ETHERNET_DMA_DMABMR_PBL	40029000	8	6	rw	Programmable burst length
ETHERNET_DMA	DMABMR	ETHERNET_DMA_DMABMR	RTPR	ETHERNET_DMA_DMABMR_RTPR	40029000	14	2	rw	Rx Tx priority ratio
ETHERNET_DMA	DMABMR	ETHERNET_DMA_DMABMR	FB	ETHERNET_DMA_DMABMR_FB	40029000	16	1	rw	Fixed burst
ETHERNET_DMA	DMABMR	ETHERNET_DMA_DMABMR	RDP	ETHERNET_DMA_DMABMR_RDP	40029000	17	6	rw	Rx DMA PBL
ETHERNET_DMA	DMABMR	ETHERNET_DMA_DMABMR	USP	ETHERNET_DMA_DMABMR_USP	40029000	23	1	rw	Use separate PBL
ETHERNET_DMA	DMABMR	ETHERNET_DMA_DMABMR	FPM	ETHERNET_DMA_DMABMR_FPM	40029000	24	1	rw	4xPBL mode
ETHERNET_DMA	DMABMR	ETHERNET_DMA_DMABMR	AAB	ETHERNET_DMA_DMABMR_AAB	40029000	25	1	rw	Address-aligned beats
ETHERNET_DMA	DMATPDR	ETHERNET_DMA_DMATPDR	TPD	ETHERNET_DMA_DMATPDR_TPD	40029004	0	32	rw	Transmit poll demand
ETHERNET_DMA	DMARPDR	ETHERNET_DMA_DMARPDR	RPD	ETHERNET_DMA_DMARPDR_RPD	40029008	0	32	rw	Receive poll demand
ETHERNET_DMA	DMARDLAR	ETHERNET_DMA_DMARDLAR	SRL	ETHERNET_DMA_DMARDLAR_SRL	4002900C	0	32	rw	Start of receive list
ETHERNET_DMA	DMATDLAR	ETHERNET_DMA_DMATDLAR	STL	ETHERNET_DMA_DMATDLAR_STL	40029010	0	32	rw	Start of transmit list
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	TS	ETHERNET_DMA_DMASR_TS	40029014	0	1	rw	Transmit status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	TPSS	ETHERNET_DMA_DMASR_TPSS	40029014	1	1	rw	Transmit process stopped status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	TBUS	ETHERNET_DMA_DMASR_TBUS	40029014	2	1	rw	Transmit buffer unavailable status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	TJTS	ETHERNET_DMA_DMASR_TJTS	40029014	3	1	rw	Transmit jabber timeout status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	ROS	ETHERNET_DMA_DMASR_ROS	40029014	4	1	rw	Receive overflow status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	TUS	ETHERNET_DMA_DMASR_TUS	40029014	5	1	rw	Transmit underflow status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	RS	ETHERNET_DMA_DMASR_RS	40029014	6	1	rw	Receive status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	RBUS	ETHERNET_DMA_DMASR_RBUS	40029014	7	1	rw	Receive buffer unavailable status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	RPSS	ETHERNET_DMA_DMASR_RPSS	40029014	8	1	rw	Receive process stopped status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	PWTS	ETHERNET_DMA_DMASR_PWTS	40029014	9	1	rw	Receive watchdog timeout status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	ETS	ETHERNET_DMA_DMASR_ETS	40029014	10	1	rw	Early transmit status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	FBES	ETHERNET_DMA_DMASR_FBES	40029014	13	1	rw	Fatal bus error status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	ERS	ETHERNET_DMA_DMASR_ERS	40029014	14	1	rw	Early receive status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	AIS	ETHERNET_DMA_DMASR_AIS	40029014	15	1	rw	Abnormal interrupt summary
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	NIS	ETHERNET_DMA_DMASR_NIS	40029014	16	1	rw	Normal interrupt summary
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	RPS	ETHERNET_DMA_DMASR_RPS	40029014	17	3	ro	Receive process state
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	TPS	ETHERNET_DMA_DMASR_TPS	40029014	20	3	ro	Transmit process state
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	EBS	ETHERNET_DMA_DMASR_EBS	40029014	23	3	ro	Error bits status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	MMCS	ETHERNET_DMA_DMASR_MMCS	40029014	27	1	ro	MMC status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	PMTS	ETHERNET_DMA_DMASR_PMTS	40029014	28	1	ro	PMT status
ETHERNET_DMA	DMASR	ETHERNET_DMA_DMASR	TSTS	ETHERNET_DMA_DMASR_TSTS	40029014	29	1	ro	Time stamp trigger status
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	SR	ETHERNET_DMA_DMAOMR_SR	40029018	1	1	rw	SR
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	OSF	ETHERNET_DMA_DMAOMR_OSF	40029018	2	1	rw	OSF
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	RTC	ETHERNET_DMA_DMAOMR_RTC	40029018	3	2	rw	RTC
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	FUGF	ETHERNET_DMA_DMAOMR_FUGF	40029018	6	1	rw	FUGF
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	FEF	ETHERNET_DMA_DMAOMR_FEF	40029018	7	1	rw	FEF
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	ST	ETHERNET_DMA_DMAOMR_ST	40029018	13	1	rw	ST
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	TTC	ETHERNET_DMA_DMAOMR_TTC	40029018	14	3	rw	TTC
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	FTF	ETHERNET_DMA_DMAOMR_FTF	40029018	20	1	rw	FTF
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	TSF	ETHERNET_DMA_DMAOMR_TSF	40029018	21	1	rw	TSF
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	DFRF	ETHERNET_DMA_DMAOMR_DFRF	40029018	24	1	rw	DFRF
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	RSF	ETHERNET_DMA_DMAOMR_RSF	40029018	25	1	rw	RSF
ETHERNET_DMA	DMAOMR	ETHERNET_DMA_DMAOMR	DTCEFD	ETHERNET_DMA_DMAOMR_DTCEFD	40029018	26	1	rw	DTCEFD
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	TIE	ETHERNET_DMA_DMAIER_TIE	4002901C	0	1	rw	Transmit interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	TPSIE	ETHERNET_DMA_DMAIER_TPSIE	4002901C	1	1	rw	Transmit process stopped interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	TBUIE	ETHERNET_DMA_DMAIER_TBUIE	4002901C	2	1	rw	Transmit buffer unavailable interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	TJTIE	ETHERNET_DMA_DMAIER_TJTIE	4002901C	3	1	rw	Transmit jabber timeout interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	ROIE	ETHERNET_DMA_DMAIER_ROIE	4002901C	4	1	rw	Overflow interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	TUIE	ETHERNET_DMA_DMAIER_TUIE	4002901C	5	1	rw	Underflow interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	RIE	ETHERNET_DMA_DMAIER_RIE	4002901C	6	1	rw	Receive interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	RBUIE	ETHERNET_DMA_DMAIER_RBUIE	4002901C	7	1	rw	Receive buffer unavailable interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	RPSIE	ETHERNET_DMA_DMAIER_RPSIE	4002901C	8	1	rw	Receive process stopped interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	RWTIE	ETHERNET_DMA_DMAIER_RWTIE	4002901C	9	1	rw	receive watchdog timeout interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	ETIE	ETHERNET_DMA_DMAIER_ETIE	4002901C	10	1	rw	Early transmit interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	FBEIE	ETHERNET_DMA_DMAIER_FBEIE	4002901C	13	1	rw	Fatal bus error interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	ERIE	ETHERNET_DMA_DMAIER_ERIE	4002901C	14	1	rw	Early receive interrupt enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	AISE	ETHERNET_DMA_DMAIER_AISE	4002901C	15	1	rw	Abnormal interrupt summary enable
ETHERNET_DMA	DMAIER	ETHERNET_DMA_DMAIER	NISE	ETHERNET_DMA_DMAIER_NISE	4002901C	16	1	rw	Normal interrupt summary enable
ETHERNET_DMA	DMAMFBOCR	ETHERNET_DMA_DMAMFBOCR	MFC	ETHERNET_DMA_DMAMFBOCR_MFC	40029020	0	16	rw	Missed frames by the controller
ETHERNET_DMA	DMAMFBOCR	ETHERNET_DMA_DMAMFBOCR	OMFC	ETHERNET_DMA_DMAMFBOCR_OMFC	40029020	16	1	rw	Overflow bit for missed frame counter
ETHERNET_DMA	DMAMFBOCR	ETHERNET_DMA_DMAMFBOCR	MFA	ETHERNET_DMA_DMAMFBOCR_MFA	40029020	17	11	rw	Missed frames by the application
ETHERNET_DMA	DMAMFBOCR	ETHERNET_DMA_DMAMFBOCR	OFOC	ETHERNET_DMA_DMAMFBOCR_OFOC	40029020	28	1	rw	Overflow bit for FIFO overflow counter
ETHERNET_DMA	DMACHTDR	ETHERNET_DMA_DMACHTDR	HTDAP	ETHERNET_DMA_DMACHTDR_HTDAP	40029048	0	32	rw	Host transmit descriptor address pointer
ETHERNET_DMA	DMACHRDR	ETHERNET_DMA_DMACHRDR	HRDAP	ETHERNET_DMA_DMACHRDR_HRDAP	4002904C	0	32	rw	Host receive descriptor address pointer
ETHERNET_DMA	DMACHTBAR	ETHERNET_DMA_DMACHTBAR	HTBAP	ETHERNET_DMA_DMACHTBAR_HTBAP	40029050	0	32	rw	Host transmit buffer address pointer
ETHERNET_DMA	DMACHRBAR	ETHERNET_DMA_DMACHRBAR	HRBAP	ETHERNET_DMA_DMACHRBAR_HRBAP	40029054	0	32	rw	Host receive buffer address pointer
NVIC	ISER0	NVIC_ISER0	SETENA	NVIC_ISER0_SETENA	E000E100	0	32	rw	SETENA
NVIC	ISER1	NVIC_ISER1	SETENA	NVIC_ISER1_SETENA	E000E104	0	32	rw	SETENA
NVIC	ICER0	NVIC_ICER0	CLRENA	NVIC_ICER0_CLRENA	E000E180	0	32	rw	CLRENA
NVIC	ICER1	NVIC_ICER1	CLRENA	NVIC_ICER1_CLRENA	E000E184	0	32	rw	CLRENA
NVIC	ISPR0	NVIC_ISPR0	SETPEND	NVIC_ISPR0_SETPEND	E000E200	0	32	rw	SETPEND
NVIC	ISPR1	NVIC_ISPR1	SETPEND	NVIC_ISPR1_SETPEND	E000E204	0	32	rw	SETPEND
NVIC	ICPR0	NVIC_ICPR0	CLRPEND	NVIC_ICPR0_CLRPEND	E000E280	0	32	rw	CLRPEND
NVIC	ICPR1	NVIC_ICPR1	CLRPEND	NVIC_ICPR1_CLRPEND	E000E284	0	32	rw	CLRPEND
NVIC	IABR0	NVIC_IABR0	ACTIVE	NVIC_IABR0_ACTIVE	E000E300	0	32	rw	ACTIVE
NVIC	IABR1	NVIC_IABR1	ACTIVE	NVIC_IABR1_ACTIVE	E000E304	0	32	rw	ACTIVE
NVIC	IPR0	NVIC_IPR0	IPR_N0	NVIC_IPR0_IPR_N0	E000E400	0	8	rw	IPR_N0
NVIC	IPR0	NVIC_IPR0	IPR_N1	NVIC_IPR0_IPR_N1	E000E400	8	8	rw	IPR_N1
NVIC	IPR0	NVIC_IPR0	IPR_N2	NVIC_IPR0_IPR_N2	E000E400	16	8	rw	IPR_N2
NVIC	IPR0	NVIC_IPR0	IPR_N3	NVIC_IPR0_IPR_N3	E000E400	24	8	rw	IPR_N3
NVIC	IPR1	NVIC_IPR1	IPR_N0	NVIC_IPR1_IPR_N0	E000E404	0	8	rw	IPR_N0
NVIC	IPR1	NVIC_IPR1	IPR_N1	NVIC_IPR1_IPR_N1	E000E404	8	8	rw	IPR_N1
NVIC	IPR1	NVIC_IPR1	IPR_N2	NVIC_IPR1_IPR_N2	E000E404	16	8	rw	IPR_N2
NVIC	IPR1	NVIC_IPR1	IPR_N3	NVIC_IPR1_IPR_N3	E000E404	24	8	rw	IPR_N3
NVIC	IPR2	NVIC_IPR2	IPR_N0	NVIC_IPR2_IPR_N0	E000E408	0	8	rw	IPR_N0
NVIC	IPR2	NVIC_IPR2	IPR_N1	NVIC_IPR2_IPR_N1	E000E408	8	8	rw	IPR_N1
NVIC	IPR2	NVIC_IPR2	IPR_N2	NVIC_IPR2_IPR_N2	E000E408	16	8	rw	IPR_N2
NVIC	IPR2	NVIC_IPR2	IPR_N3	NVIC_IPR2_IPR_N3	E000E408	24	8	rw	IPR_N3
NVIC	IPR3	NVIC_IPR3	IPR_N0	NVIC_IPR3_IPR_N0	E000E40C	0	8	rw	IPR_N0
NVIC	IPR3	NVIC_IPR3	IPR_N1	NVIC_IPR3_IPR_N1	E000E40C	8	8	rw	IPR_N1
NVIC	IPR3	NVIC_IPR3	IPR_N2	NVIC_IPR3_IPR_N2	E000E40C	16	8	rw	IPR_N2
NVIC	IPR3	NVIC_IPR3	IPR_N3	NVIC_IPR3_IPR_N3	E000E40C	24	8	rw	IPR_N3
NVIC	IPR4	NVIC_IPR4	IPR_N0	NVIC_IPR4_IPR_N0	E000E410	0	8	rw	IPR_N0
NVIC	IPR4	NVIC_IPR4	IPR_N1	NVIC_IPR4_IPR_N1	E000E410	8	8	rw	IPR_N1
NVIC	IPR4	NVIC_IPR4	IPR_N2	NVIC_IPR4_IPR_N2	E000E410	16	8	rw	IPR_N2
NVIC	IPR4	NVIC_IPR4	IPR_N3	NVIC_IPR4_IPR_N3	E000E410	24	8	rw	IPR_N3
NVIC	IPR5	NVIC_IPR5	IPR_N0	NVIC_IPR5_IPR_N0	E000E414	0	8	rw	IPR_N0
NVIC	IPR5	NVIC_IPR5	IPR_N1	NVIC_IPR5_IPR_N1	E000E414	8	8	rw	IPR_N1
NVIC	IPR5	NVIC_IPR5	IPR_N2	NVIC_IPR5_IPR_N2	E000E414	16	8	rw	IPR_N2
NVIC	IPR5	NVIC_IPR5	IPR_N3	NVIC_IPR5_IPR_N3	E000E414	24	8	rw	IPR_N3
NVIC	IPR6	NVIC_IPR6	IPR_N0	NVIC_IPR6_IPR_N0	E000E418	0	8	rw	IPR_N0
NVIC	IPR6	NVIC_IPR6	IPR_N1	NVIC_IPR6_IPR_N1	E000E418	8	8	rw	IPR_N1
NVIC	IPR6	NVIC_IPR6	IPR_N2	NVIC_IPR6_IPR_N2	E000E418	16	8	rw	IPR_N2
NVIC	IPR6	NVIC_IPR6	IPR_N3	NVIC_IPR6_IPR_N3	E000E418	24	8	rw	IPR_N3
NVIC	IPR7	NVIC_IPR7	IPR_N0	NVIC_IPR7_IPR_N0	E000E41C	0	8	rw	IPR_N0
NVIC	IPR7	NVIC_IPR7	IPR_N1	NVIC_IPR7_IPR_N1	E000E41C	8	8	rw	IPR_N1
NVIC	IPR7	NVIC_IPR7	IPR_N2	NVIC_IPR7_IPR_N2	E000E41C	16	8	rw	IPR_N2
NVIC	IPR7	NVIC_IPR7	IPR_N3	NVIC_IPR7_IPR_N3	E000E41C	24	8	rw	IPR_N3
NVIC	IPR8	NVIC_IPR8	IPR_N0	NVIC_IPR8_IPR_N0	E000E420	0	8	rw	IPR_N0
NVIC	IPR8	NVIC_IPR8	IPR_N1	NVIC_IPR8_IPR_N1	E000E420	8	8	rw	IPR_N1
NVIC	IPR8	NVIC_IPR8	IPR_N2	NVIC_IPR8_IPR_N2	E000E420	16	8	rw	IPR_N2
NVIC	IPR8	NVIC_IPR8	IPR_N3	NVIC_IPR8_IPR_N3	E000E420	24	8	rw	IPR_N3
NVIC	IPR9	NVIC_IPR9	IPR_N0	NVIC_IPR9_IPR_N0	E000E424	0	8	rw	IPR_N0
NVIC	IPR9	NVIC_IPR9	IPR_N1	NVIC_IPR9_IPR_N1	E000E424	8	8	rw	IPR_N1
NVIC	IPR9	NVIC_IPR9	IPR_N2	NVIC_IPR9_IPR_N2	E000E424	16	8	rw	IPR_N2
NVIC	IPR9	NVIC_IPR9	IPR_N3	NVIC_IPR9_IPR_N3	E000E424	24	8	rw	IPR_N3
NVIC	IPR10	NVIC_IPR10	IPR_N0	NVIC_IPR10_IPR_N0	E000E428	0	8	rw	IPR_N0
NVIC	IPR10	NVIC_IPR10	IPR_N1	NVIC_IPR10_IPR_N1	E000E428	8	8	rw	IPR_N1
NVIC	IPR10	NVIC_IPR10	IPR_N2	NVIC_IPR10_IPR_N2	E000E428	16	8	rw	IPR_N2
NVIC	IPR10	NVIC_IPR10	IPR_N3	NVIC_IPR10_IPR_N3	E000E428	24	8	rw	IPR_N3
NVIC	IPR11	NVIC_IPR11	IPR_N0	NVIC_IPR11_IPR_N0	E000E42C	0	8	rw	IPR_N0
NVIC	IPR11	NVIC_IPR11	IPR_N1	NVIC_IPR11_IPR_N1	E000E42C	8	8	rw	IPR_N1
NVIC	IPR11	NVIC_IPR11	IPR_N2	NVIC_IPR11_IPR_N2	E000E42C	16	8	rw	IPR_N2
NVIC	IPR11	NVIC_IPR11	IPR_N3	NVIC_IPR11_IPR_N3	E000E42C	24	8	rw	IPR_N3
NVIC	IPR12	NVIC_IPR12	IPR_N0	NVIC_IPR12_IPR_N0	E000E430	0	8	rw	IPR_N0
NVIC	IPR12	NVIC_IPR12	IPR_N1	NVIC_IPR12_IPR_N1	E000E430	8	8	rw	IPR_N1
NVIC	IPR12	NVIC_IPR12	IPR_N2	NVIC_IPR12_IPR_N2	E000E430	16	8	rw	IPR_N2
NVIC	IPR12	NVIC_IPR12	IPR_N3	NVIC_IPR12_IPR_N3	E000E430	24	8	rw	IPR_N3
NVIC	IPR13	NVIC_IPR13	IPR_N0	NVIC_IPR13_IPR_N0	E000E434	0	8	rw	IPR_N0
NVIC	IPR13	NVIC_IPR13	IPR_N1	NVIC_IPR13_IPR_N1	E000E434	8	8	rw	IPR_N1
NVIC	IPR13	NVIC_IPR13	IPR_N2	NVIC_IPR13_IPR_N2	E000E434	16	8	rw	IPR_N2
NVIC	IPR13	NVIC_IPR13	IPR_N3	NVIC_IPR13_IPR_N3	E000E434	24	8	rw	IPR_N3
NVIC	IPR14	NVIC_IPR14	IPR_N0	NVIC_IPR14_IPR_N0	E000E438	0	8	rw	IPR_N0
NVIC	IPR14	NVIC_IPR14	IPR_N1	NVIC_IPR14_IPR_N1	E000E438	8	8	rw	IPR_N1
NVIC	IPR14	NVIC_IPR14	IPR_N2	NVIC_IPR14_IPR_N2	E000E438	16	8	rw	IPR_N2
NVIC	IPR14	NVIC_IPR14	IPR_N3	NVIC_IPR14_IPR_N3	E000E438	24	8	rw	IPR_N3
MPU	MPU_TYPER	MPU_MPU_TYPER	SEPARATE	MPU_MPU_TYPER_SEPARATE	E000ED90	0	1	rw	Separate flag
MPU	MPU_TYPER	MPU_MPU_TYPER	DREGION	MPU_MPU_TYPER_DREGION	E000ED90	8	8	rw	Number of MPU data regions
MPU	MPU_TYPER	MPU_MPU_TYPER	IREGION	MPU_MPU_TYPER_IREGION	E000ED90	16	8	rw	Number of MPU instruction regions
MPU	MPU_CTRL	MPU_MPU_CTRL	ENABLE	MPU_MPU_CTRL_ENABLE	E000ED94	0	1	rw	Enables the MPU
MPU	MPU_CTRL	MPU_MPU_CTRL	HFNMIENA	MPU_MPU_CTRL_HFNMIENA	E000ED94	1	1	rw	Enables the operation of MPU during hard fault
MPU	MPU_CTRL	MPU_MPU_CTRL	PRIVDEFENA	MPU_MPU_CTRL_PRIVDEFENA	E000ED94	2	1	rw	Enable priviliged software access to default memory map
MPU	MPU_RNR	MPU_MPU_RNR	REGION	MPU_MPU_RNR_REGION	E000ED98	0	8	rw	MPU region
MPU	MPU_RBAR	MPU_MPU_RBAR	REGION	MPU_MPU_RBAR_REGION	E000ED9C	0	4	rw	MPU region field
MPU	MPU_RBAR	MPU_MPU_RBAR	VALID	MPU_MPU_RBAR_VALID	E000ED9C	4	1	rw	MPU region number valid
MPU	MPU_RBAR	MPU_MPU_RBAR	ADDR	MPU_MPU_RBAR_ADDR	E000ED9C	5	27	rw	Region base address field
MPU	MPU_RASR	MPU_MPU_RASR	ENABLE	MPU_MPU_RASR_ENABLE	E000EDA0	0	1	rw	Region enable bit.
MPU	MPU_RASR	MPU_MPU_RASR	SIZE	MPU_MPU_RASR_SIZE	E000EDA0	1	5	rw	Size of the MPU protection region
MPU	MPU_RASR	MPU_MPU_RASR	SRD	MPU_MPU_RASR_SRD	E000EDA0	8	8	rw	Subregion disable bits
MPU	MPU_RASR	MPU_MPU_RASR	B	MPU_MPU_RASR_B	E000EDA0	16	1	rw	memory attribute
MPU	MPU_RASR	MPU_MPU_RASR	C	MPU_MPU_RASR_C	E000EDA0	17	1	rw	memory attribute
MPU	MPU_RASR	MPU_MPU_RASR	S	MPU_MPU_RASR_S	E000EDA0	18	1	rw	Shareable memory attribute
MPU	MPU_RASR	MPU_MPU_RASR	TEX	MPU_MPU_RASR_TEX	E000EDA0	19	3	rw	memory attribute
MPU	MPU_RASR	MPU_MPU_RASR	AP	MPU_MPU_RASR_AP	E000EDA0	24	3	rw	Access permission
MPU	MPU_RASR	MPU_MPU_RASR	XN	MPU_MPU_RASR_XN	E000EDA0	28	1	rw	Instruction access disable bit
SCB_ACTRL	ACTRL	SCB_ACTRL_ACTRL	DISFOLD	SCB_ACTRL_ACTRL_DISFOLD	E000E008	2	1	rw	DISFOLD
SCB_ACTRL	ACTRL	SCB_ACTRL_ACTRL	FPEXCODIS	SCB_ACTRL_ACTRL_FPEXCODIS	E000E008	10	1	rw	FPEXCODIS
SCB_ACTRL	ACTRL	SCB_ACTRL_ACTRL	DISRAMODE	SCB_ACTRL_ACTRL_DISRAMODE	E000E008	11	1	rw	DISRAMODE
SCB_ACTRL	ACTRL	SCB_ACTRL_ACTRL	DISITMATBFLUSH	SCB_ACTRL_ACTRL_DISITMATBFLUSH	E000E008	12	1	rw	DISITMATBFLUSH
NVIC_STIR	STIR	NVIC_STIR_STIR	INTID	NVIC_STIR_STIR_INTID	E000EF00	0	9	rw	Software generated interrupt ID
SCB	CPUID	SCB_CPUID	Revision	SCB_CPUID_Revision	E000ED00	0	4	rw	Revision number
SCB	CPUID	SCB_CPUID	PartNo	SCB_CPUID_PartNo	E000ED00	4	12	rw	Part number of the processor
SCB	CPUID	SCB_CPUID	Constant	SCB_CPUID_Constant	E000ED00	16	4	rw	Reads as F
SCB	CPUID	SCB_CPUID	Variant	SCB_CPUID_Variant	E000ED00	20	4	rw	Variant number
SCB	CPUID	SCB_CPUID	Implementer	SCB_CPUID_Implementer	E000ED00	24	8	rw	Implementer code
SCB	ICSR	SCB_ICSR	VECTACTIVE	SCB_ICSR_VECTACTIVE	E000ED04	0	9	rw	Active vector
SCB	ICSR	SCB_ICSR	RETTOBASE	SCB_ICSR_RETTOBASE	E000ED04	11	1	rw	Return to base level
SCB	ICSR	SCB_ICSR	VECTPENDING	SCB_ICSR_VECTPENDING	E000ED04	12	7	rw	Pending vector
SCB	ICSR	SCB_ICSR	ISRPENDING	SCB_ICSR_ISRPENDING	E000ED04	22	1	rw	Interrupt pending flag
SCB	ICSR	SCB_ICSR	PENDSTCLR	SCB_ICSR_PENDSTCLR	E000ED04	25	1	rw	SysTick exception clear-pending bit
SCB	ICSR	SCB_ICSR	PENDSTSET	SCB_ICSR_PENDSTSET	E000ED04	26	1	rw	SysTick exception set-pending bit
SCB	ICSR	SCB_ICSR	PENDSVCLR	SCB_ICSR_PENDSVCLR	E000ED04	27	1	rw	PendSV clear-pending bit
SCB	ICSR	SCB_ICSR	PENDSVSET	SCB_ICSR_PENDSVSET	E000ED04	28	1	rw	PendSV set-pending bit
SCB	ICSR	SCB_ICSR	NMIPENDSET	SCB_ICSR_NMIPENDSET	E000ED04	31	1	rw	NMI set-pending bit.
SCB	VTOR	SCB_VTOR	TBLOFF	SCB_VTOR_TBLOFF	E000ED08	9	21	rw	Vector table base offset field
SCB	AIRCR	SCB_AIRCR	VECTRESET	SCB_AIRCR_VECTRESET	E000ED0C	0	1	rw	VECTRESET
SCB	AIRCR	SCB_AIRCR	VECTCLRACTIVE	SCB_AIRCR_VECTCLRACTIVE	E000ED0C	1	1	rw	VECTCLRACTIVE
SCB	AIRCR	SCB_AIRCR	SYSRESETREQ	SCB_AIRCR_SYSRESETREQ	E000ED0C	2	1	rw	SYSRESETREQ
SCB	AIRCR	SCB_AIRCR	PRIGROUP	SCB_AIRCR_PRIGROUP	E000ED0C	8	3	rw	PRIGROUP
SCB	AIRCR	SCB_AIRCR	ENDIANESS	SCB_AIRCR_ENDIANESS	E000ED0C	15	1	rw	ENDIANESS
SCB	AIRCR	SCB_AIRCR	VECTKEYSTAT	SCB_AIRCR_VECTKEYSTAT	E000ED0C	16	16	rw	Register key
SCB	SCR	SCB_SCR	SLEEPONEXIT	SCB_SCR_SLEEPONEXIT	E000ED10	1	1	rw	SLEEPONEXIT
SCB	SCR	SCB_SCR	SLEEPDEEP	SCB_SCR_SLEEPDEEP	E000ED10	2	1	rw	SLEEPDEEP
SCB	SCR	SCB_SCR	SEVEONPEND	SCB_SCR_SEVEONPEND	E000ED10	4	1	rw	Send Event on Pending bit
SCB	CCR	SCB_CCR	NONBASETHRDENA	SCB_CCR_NONBASETHRDENA	E000ED14	0	1	rw	Configures how the processor enters Thread mode
SCB	CCR	SCB_CCR	USERSETMPEND	SCB_CCR_USERSETMPEND	E000ED14	1	1	rw	USERSETMPEND
SCB	CCR	SCB_CCR	UNALIGN__TRP	SCB_CCR_UNALIGN__TRP	E000ED14	3	1	rw	UNALIGN_ TRP
SCB	CCR	SCB_CCR	DIV_0_TRP	SCB_CCR_DIV_0_TRP	E000ED14	4	1	rw	DIV_0_TRP
SCB	CCR	SCB_CCR	BFHFNMIGN	SCB_CCR_BFHFNMIGN	E000ED14	8	1	rw	BFHFNMIGN
SCB	CCR	SCB_CCR	STKALIGN	SCB_CCR_STKALIGN	E000ED14	9	1	rw	STKALIGN
SCB	SHPR1	SCB_SHPR1	PRI_4	SCB_SHPR1_PRI_4	E000ED18	0	8	rw	Priority of system handler 4
SCB	SHPR1	SCB_SHPR1	PRI_5	SCB_SHPR1_PRI_5	E000ED18	8	8	rw	Priority of system handler 5
SCB	SHPR1	SCB_SHPR1	PRI_6	SCB_SHPR1_PRI_6	E000ED18	16	8	rw	Priority of system handler 6
SCB	SHPR2	SCB_SHPR2	PRI_11	SCB_SHPR2_PRI_11	E000ED1C	24	8	rw	Priority of system handler 11
SCB	SHPR3	SCB_SHPR3	PRI_14	SCB_SHPR3_PRI_14	E000ED20	16	8	rw	Priority of system handler 14
SCB	SHPR3	SCB_SHPR3	PRI_15	SCB_SHPR3_PRI_15	E000ED20	24	8	rw	Priority of system handler 15
SCB	SHCRS	SCB_SHCRS	MEMFAULTACT	SCB_SHCRS_MEMFAULTACT	E000ED24	0	1	rw	Memory management fault exception active bit
SCB	SHCRS	SCB_SHCRS	BUSFAULTACT	SCB_SHCRS_BUSFAULTACT	E000ED24	1	1	rw	Bus fault exception active bit
SCB	SHCRS	SCB_SHCRS	USGFAULTACT	SCB_SHCRS_USGFAULTACT	E000ED24	3	1	rw	Usage fault exception active bit
SCB	SHCRS	SCB_SHCRS	SVCALLACT	SCB_SHCRS_SVCALLACT	E000ED24	7	1	rw	SVC call active bit
SCB	SHCRS	SCB_SHCRS	MONITORACT	SCB_SHCRS_MONITORACT	E000ED24	8	1	rw	Debug monitor active bit
SCB	SHCRS	SCB_SHCRS	PENDSVACT	SCB_SHCRS_PENDSVACT	E000ED24	10	1	rw	PendSV exception active bit
SCB	SHCRS	SCB_SHCRS	SYSTICKACT	SCB_SHCRS_SYSTICKACT	E000ED24	11	1	rw	SysTick exception active bit
SCB	SHCRS	SCB_SHCRS	USGFAULTPENDED	SCB_SHCRS_USGFAULTPENDED	E000ED24	12	1	rw	Usage fault exception pending bit
SCB	SHCRS	SCB_SHCRS	MEMFAULTPENDED	SCB_SHCRS_MEMFAULTPENDED	E000ED24	13	1	rw	Memory management fault exception pending bit
SCB	SHCRS	SCB_SHCRS	BUSFAULTPENDED	SCB_SHCRS_BUSFAULTPENDED	E000ED24	14	1	rw	Bus fault exception pending bit
SCB	SHCRS	SCB_SHCRS	SVCALLPENDED	SCB_SHCRS_SVCALLPENDED	E000ED24	15	1	rw	SVC call pending bit
SCB	SHCRS	SCB_SHCRS	MEMFAULTENA	SCB_SHCRS_MEMFAULTENA	E000ED24	16	1	rw	Memory management fault enable bit
SCB	SHCRS	SCB_SHCRS	BUSFAULTENA	SCB_SHCRS_BUSFAULTENA	E000ED24	17	1	rw	Bus fault enable bit
SCB	SHCRS	SCB_SHCRS	USGFAULTENA	SCB_SHCRS_USGFAULTENA	E000ED24	18	1	rw	Usage fault enable bit
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	IACCVIOL	SCB_CFSR_UFSR_BFSR_MMFSR_IACCVIOL	E000ED28	0	1	rw	IACCVIOL
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	DACCVIOL	SCB_CFSR_UFSR_BFSR_MMFSR_DACCVIOL	E000ED28	1	1	rw	DACCVIOL
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	MUNSTKERR	SCB_CFSR_UFSR_BFSR_MMFSR_MUNSTKERR	E000ED28	3	1	rw	MUNSTKERR
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	MSTKERR	SCB_CFSR_UFSR_BFSR_MMFSR_MSTKERR	E000ED28	4	1	rw	MSTKERR
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	MLSPERR	SCB_CFSR_UFSR_BFSR_MMFSR_MLSPERR	E000ED28	5	1	rw	MLSPERR
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	MMARVALID	SCB_CFSR_UFSR_BFSR_MMFSR_MMARVALID	E000ED28	7	1	rw	MMARVALID
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	IBUSERR	SCB_CFSR_UFSR_BFSR_MMFSR_IBUSERR	E000ED28	8	1	rw	Instruction bus error
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	PRECISERR	SCB_CFSR_UFSR_BFSR_MMFSR_PRECISERR	E000ED28	9	1	rw	Precise data bus error
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	IMPRECISERR	SCB_CFSR_UFSR_BFSR_MMFSR_IMPRECISERR	E000ED28	10	1	rw	Imprecise data bus error
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	UNSTKERR	SCB_CFSR_UFSR_BFSR_MMFSR_UNSTKERR	E000ED28	11	1	rw	Bus fault on unstacking for a return from exception
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	STKERR	SCB_CFSR_UFSR_BFSR_MMFSR_STKERR	E000ED28	12	1	rw	Bus fault on stacking for exception entry
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	LSPERR	SCB_CFSR_UFSR_BFSR_MMFSR_LSPERR	E000ED28	13	1	rw	Bus fault on floating-point lazy state preservation
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	BFARVALID	SCB_CFSR_UFSR_BFSR_MMFSR_BFARVALID	E000ED28	15	1	rw	Bus Fault Address Register (BFAR) valid flag
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	UNDEFINSTR	SCB_CFSR_UFSR_BFSR_MMFSR_UNDEFINSTR	E000ED28	16	1	rw	Undefined instruction usage fault
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	INVSTATE	SCB_CFSR_UFSR_BFSR_MMFSR_INVSTATE	E000ED28	17	1	rw	Invalid state usage fault
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	INVPC	SCB_CFSR_UFSR_BFSR_MMFSR_INVPC	E000ED28	18	1	rw	Invalid PC load usage fault
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	NOCP	SCB_CFSR_UFSR_BFSR_MMFSR_NOCP	E000ED28	19	1	rw	No coprocessor usage fault.
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	UNALIGNED	SCB_CFSR_UFSR_BFSR_MMFSR_UNALIGNED	E000ED28	24	1	rw	Unaligned access usage fault
SCB	CFSR_UFSR_BFSR_MMFSR	SCB_CFSR_UFSR_BFSR_MMFSR	DIVBYZERO	SCB_CFSR_UFSR_BFSR_MMFSR_DIVBYZERO	E000ED28	25	1	rw	Divide by zero usage fault
SCB	HFSR	SCB_HFSR	VECTTBL	SCB_HFSR_VECTTBL	E000ED2C	1	1	rw	Vector table hard fault
SCB	HFSR	SCB_HFSR	FORCED	SCB_HFSR_FORCED	E000ED2C	30	1	rw	Forced hard fault
SCB	HFSR	SCB_HFSR	DEBUG_VT	SCB_HFSR_DEBUG_VT	E000ED2C	31	1	rw	Reserved for Debug use
SCB	MMFAR	SCB_MMFAR	MMFAR	SCB_MMFAR_MMFAR	E000ED34	0	32	rw	Memory management fault address
SCB	BFAR	SCB_BFAR	BFAR	SCB_BFAR_BFAR	E000ED38	0	32	rw	Bus fault address
STK	CTRL	STK_CTRL	ENABLE	STK_CTRL_ENABLE	E000E010	0	1	rw	Counter enable
STK	CTRL	STK_CTRL	TICKINT	STK_CTRL_TICKINT	E000E010	1	1	rw	SysTick exception request enable
STK	CTRL	STK_CTRL	CLKSOURCE	STK_CTRL_CLKSOURCE	E000E010	2	1	rw	Clock source selection
STK	CTRL	STK_CTRL	COUNTFLAG	STK_CTRL_COUNTFLAG	E000E010	16	1	rw	COUNTFLAG
STK	LOAD_	STK_LOAD_	RELOAD	STK_LOAD__RELOAD	E000E014	0	24	rw	RELOAD value
STK	VAL	STK_VAL	CURRENT	STK_VAL_CURRENT	E000E018	0	24	rw	Current counter value
STK	CALIB	STK_CALIB	TENMS	STK_CALIB_TENMS	E000E01C	0	24	rw	Calibration value
