Reading resource constraints from BULB_resources/r/2Alu2Mul

Available resources:
RES00:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES01:		And, Or, Mem, Add, Cmp, Other, Shift, Sub, 
RES02:		Mul, Div, 
RES03:		Mul, Div, 

Available operations:
Mem:		RES00, RES01, 
Add:		RES00, RES01, 
Sub:		RES00, RES01, 
Mul:		RES02, RES03, 
Div:		RES02, RES03, 
Shift:		RES00, RES01, 
And:		RES00, RES01, 
Or:		RES00, RES01, 
Cmp:		RES00, RES01, 
Other:		RES00, RES01, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/BLAKE256Digest-processBlock-189-1577.dot
Input graph:

n90 (Or):
  successors
   n63--1267:IADD 	0
   n89--1305:IXOR 	0
  predecessors
   n187--877:ISHL 	0
   n186--871:IUSHR 	0

n92 (Mem):
  successors
   n156--816:DMA_LOAD 	0
   n229--749:DMA_LOAD 	0
  predecessors
   n94--730:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n91 (Add):
  successors
   n83--1372:IADD 	0
   n89--1305:IXOR 	0
  predecessors
   n111--338:IADD 	0
   n123--1290:IOR 	0

n94 (Add):
  successors
   n92--731:DMA_LOAD 	0
  predecessors
   n247--727:ISHL 	0

n93 (Mem):
  successors
   n92--731:DMA_LOAD 	0
   n87--1247:DMA_LOAD 	0
   n76--219:DMA_LOAD 	0
   n23--374:DMA_LOAD 	0
   n33--893:DMA_LOAD 	0
   n297--1233:DMA_LOAD 	0
   n35--1077:DMA_LOAD 	0
   n243--387:DMA_LOAD 	0
   n174--1063:DMA_LOAD 	0
   n38--907:DMA_LOAD 	0
   n130--1423:DMA_LOAD 	0
   n125--717:DMA_LOAD 	0
   n235--542:DMA_LOAD 	0
   n189--555:DMA_LOAD 	0
   n215--206:DMA_LOAD 	0
   n106--1409:DMA_LOAD 	0

n96 (Shift):
  successors
   n3--1147:IOR 	0
  predecessors
   n233--1145:ISUB 	0
   n161--1132:IXOR 	0

n95 (Shift):
  successors
   n3--1147:IOR 	0
  predecessors
   n161--1132:IXOR 	0

n98 (Sub):
  successors
   n97--627:ISHL 	0

n97 (Shift):
  successors
   n14--628:IOR 	0
  predecessors
   n0--613:IXOR 	0
   n98--626:ISUB 	0

n99 (Shift):
  successors
   n196--330:IOR 	0
  predecessors
   n100--315:IXOR 	0

n301 (Shift):
  successors
   n282--386:IADD 	0

n302 (Shift):
  successors
   n201--218:IADD 	0

n300 (Shift):
  successors
   n107--1408:IADD 	0

n305 (Add):
  successors
   n62--650:IADD 	0
  predecessors
   n14--628:IOR 	0
   n304--648:IXOR 	0

n306 (Add):

n303 (Shift):
  successors
   n219--906:IADD 	0

n304 (Or):
  successors
   n305--649:IADD 	0
  predecessors
   n274--640:DMA_LOAD 	0
   n234--647:DMA_LOAD 	0

n307 (Cmp):

n210 (Shift):
  successors
   n146--1246:IADD 	0

n213 (Sub):
  successors
   n212--1363:ISHL 	0

n214 (Mem):
  successors
   n51--237:IXOR 	0
  predecessors
   n215--206:DMA_LOAD 	0

n211 (Shift):
  successors
   n110--289:IOR 	0
  predecessors
   n295--287:ISUB 	0
   n41--274:IXOR 	0

n212 (Shift):
  successors
   n222--1364:IOR 	0
  predecessors
   n122--1349:IXOR 	0
   n213--1362:ISUB 	0

n217 (Mem):
  successors
   n124--574:IXOR 	0
  predecessors
   n37--231:DMA_LOAD(ref) 	0
   n189--555:DMA_LOAD 	0

n218 (Add):
  successors
   n23--374:DMA_LOAD 	0
  predecessors
   n258--371:ISHL 	0

n215 (Mem):
  successors
   n214--229:DMA_LOAD 	0
   n283--307:DMA_LOAD 	0
  predecessors
   n93--197:DMA_LOAD(ref) 	0
   n73--205:IADD 	0

n216 (Or):
  successors
   n132--483:IXOR 	0
   n46--435:IADD 	0
  predecessors
   n288--420:IUSHR 	0
   n116--426:ISHL 	0

n219 (Add):
  successors
   n38--907:DMA_LOAD 	0
  predecessors
   n303--903:ISHL 	0

n202 (Shift):
  successors
   n260--774:IOR 	0
  predecessors
   n20--759:IXOR 	0

n203 (Sub):
  successors
   n170--976:ISHL 	0

n200 (Sub):
  successors
   n78--527:ISHL 	0

n201 (Add):
  successors
   n76--219:DMA_LOAD 	0
  predecessors
   n302--216:ISHL 	0

n206 (Or):
  successors
   n114--258:ISHL 	0
   n113--252:IUSHR 	0
  predecessors
   n135--239:IADD 	0

n207 (Sub):
  successors
   n114--258:ISHL 	0

n204 (Or):
  successors
   n152--1517:IADD 	0
  predecessors
   n129--1508:DMA_LOAD 	0
   n205--1515:DMA_LOAD 	0

n205 (Mem):
  successors
   n204--1516:IXOR 	0
  predecessors
   n37--231:DMA_LOAD(ref) 	0
   n106--1409:DMA_LOAD 	0

n208 (Or):
  successors
   n6--1563:IUSHR 	0
   n7--1569:ISHL 	0
  predecessors
   n180--1548:IADD 	0
   n237--1496:IOR 	0

n209 (Mem):
  successors
   n4--1166:IXOR 	0
  predecessors
   n174--1063:DMA_LOAD 	0
   n37--231:DMA_LOAD(ref) 	0

n110 (Or):
  successors
   n25--345:IXOR 	0
   n183--309:IADD 	0
  predecessors
   n211--288:ISHL 	0
   n40--282:IUSHR 	0

n231 (Shift):
  successors
   n182--1540:IOR 	0
  predecessors
   n52--1525:IXOR 	0

n111 (Add):
  successors
   n25--345:IXOR 	0
   n91--1298:IADD 	0
  predecessors
   n196--330:IOR 	0
   n88--267:IADD 	0

n232 (Shift):
  successors
   n182--1540:IOR 	0
  predecessors
   n287--1538:ISUB 	0
   n52--1525:IXOR 	0

n230 (Sub):
  successors
   n145--1017:ISHL 	0

n114 (Shift):
  successors
   n112--259:IOR 	0
  predecessors
   n206--244:IXOR 	0
   n207--257:ISUB 	0

n235 (Mem):
  successors
   n253--566:DMA_LOAD 	0
   n234--647:DMA_LOAD 	0
  predecessors
   n263--541:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n115 (Shift):
  successors
   n140--1394:IOR 	0
  predecessors
   n82--1379:IXOR 	0

n236 (Mem):
  successors
   n194--1442:IXOR 	0
  predecessors
   n130--1423:DMA_LOAD 	0
   n37--231:DMA_LOAD(ref) 	0

n112 (Or):
  successors
   n100--315:IXOR 	0
   n88--267:IADD 	0
  predecessors
   n114--258:ISHL 	0
   n113--252:IUSHR 	0

n233 (Sub):
  successors
   n96--1146:ISHL 	0

n113 (Shift):
  successors
   n112--259:IOR 	0
  predecessors
   n206--244:IXOR 	0

n234 (Mem):
  successors
   n304--648:IXOR 	0
  predecessors
   n37--231:DMA_LOAD(ref) 	0
   n235--542:DMA_LOAD 	0

n118 (Sub):
  successors
   n116--426:ISHL 	0

n239 (Add):
  successors
   n297--1233:DMA_LOAD 	0
  predecessors
   n240--1229:ISHL 	0

n119 (Or):
  successors
   n246--940:IUSHR 	0
   n127--946:ISHL 	0
  predecessors
   n121--927:IADD 	0
   n120--848:IOR 	0

n116 (Shift):
  successors
   n216--427:IOR 	0
  predecessors
   n118--425:ISUB 	0
   n117--412:IXOR 	0

n237 (Or):
  successors
   n152--1517:IADD 	0
   n208--1555:IXOR 	0
  predecessors
   n220--1495:ISHL 	0
   n108--1489:IUSHR 	0

n117 (Or):
  successors
   n288--420:IUSHR 	0
   n116--426:ISHL 	0
  predecessors
   n137--407:IADD 	0

n238 (Add):
  successors
   n68--856:IADD 	0
   n271--789:IXOR 	0
  predecessors
   n260--774:IOR 	0

n220 (Shift):
  successors
   n237--1496:IOR 	0
  predecessors
   n221--1494:ISUB 	0
   n109--1481:IXOR 	0

n100 (Or):
  successors
   n167--329:ISHL 	0
   n99--323:IUSHR 	0
  predecessors
   n163--310:IADD 	0
   n112--259:IOR 	0

n221 (Sub):
  successors
   n220--1495:ISHL 	0

n103 (Sub):
  successors
   n101--1217:ISHL 	0

n224 (Shift):
  successors
   n120--848:IOR 	0
  predecessors
   n225--833:IXOR 	0

n104 (Or):
  successors
   n276--406:IADD 	0
  predecessors
   n105--404:DMA_LOAD 	0
   n22--397:DMA_LOAD 	0

n225 (Or):
  successors
   n224--841:IUSHR 	0
   n290--847:ISHL 	0
  predecessors
   n164--826:IADD 	0
   n260--774:IOR 	0

n101 (Shift):
  successors
   n289--1218:IOR 	0
  predecessors
   n103--1216:ISUB 	0
   n102--1203:IXOR 	0

n222 (Or):
  successors
   n83--1372:IADD 	0
  predecessors
   n223--1357:IUSHR 	0
   n212--1363:ISHL 	0

n102 (Or):
  successors
   n176--1211:IUSHR 	0
   n101--1217:ISHL 	0
  predecessors
   n3--1147:IOR 	0
   n280--1196:IADD 	0

n223 (Shift):
  successors
   n222--1364:IOR 	0
  predecessors
   n122--1349:IXOR 	0

n107 (Add):
  successors
   n106--1409:DMA_LOAD 	0
  predecessors
   n300--1405:ISHL 	0

n228 (Shift):
  successors
   n177--892:IADD 	0

n108 (Shift):
  successors
   n237--1496:IOR 	0
  predecessors
   n109--1481:IXOR 	0

n229 (Mem):
  successors
   n58--750:IXOR 	0
  predecessors
   n37--231:DMA_LOAD(ref) 	0
   n92--731:DMA_LOAD 	0

n105 (Mem):
  successors
   n104--405:IXOR 	0
  predecessors
   n243--387:DMA_LOAD 	0
   n37--231:DMA_LOAD(ref) 	0

n226 (Mem):
  successors
   n49--476:IXOR 	0
  predecessors
   n37--231:DMA_LOAD(ref) 	0
   n23--374:DMA_LOAD 	0

n106 (Mem):
  successors
   n275--1434:DMA_LOAD 	0
   n205--1515:DMA_LOAD 	0
  predecessors
   n107--1408:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n227 (Shift):
  successors
   n69--1320:IOR 	0
  predecessors
   n89--1305:IXOR 	0

n109 (Or):
  successors
   n220--1495:ISHL 	0
   n108--1489:IUSHR 	0
  predecessors
   n64--360:IOR 	0
   n181--1474:IADD 	0

n10 (Shift):
  successors
   n171--598:IOR 	0
  predecessors
   n12--596:ISUB 	0
   n11--583:IXOR 	0

n260 (Or):
  successors
   n225--833:IXOR 	0
   n238--782:IADD 	0
  predecessors
   n202--767:IUSHR 	0
   n19--773:ISHL 	0

n140 (Or):
  predecessors
   n115--1387:IUSHR 	0
   n138--1393:ISHL 	0

n261 (Add):
  successors
   n121--927:IADD 	0
  predecessors
   n266--925:IXOR 	0
   n30--528:IOR 	0

n12 (Sub):
  successors
   n10--597:ISHL 	0

n11 (Or):
  successors
   n245--591:IUSHR 	0
   n10--597:ISHL 	0
  predecessors
   n84--576:IADD 	0

n14 (Or):
  successors
   n13--687:IXOR 	0
   n305--649:IADD 	0
  predecessors
   n265--621:IUSHR 	0
   n97--627:ISHL 	0

n132 (Or):
  successors
   n131--491:IUSHR 	0
   n259--497:ISHL 	0
  predecessors
   n136--478:IADD 	0
   n216--427:IOR 	0

n253 (Mem):
  successors
   n124--574:IXOR 	0
  predecessors
   n235--542:DMA_LOAD 	0

n13 (Or):
  successors
   n279--695:IUSHR 	0
   n256--701:ISHL 	0
  predecessors
   n14--628:IOR 	0
   n15--680:IADD 	0

n133 (Shift):
  successors
   n123--1290:IOR 	0
  predecessors
   n134--1288:ISUB 	0
   n77--1275:IXOR 	0

n254 (Or):
  predecessors
   n158--1047:ISHL 	0
   n255--1041:IUSHR 	0

n16 (Or):
  successors
   n39--1459:IUSHR 	0
   n150--1465:ISHL 	0
  predecessors
   n18--1444:IADD 	0
   n17--672:IOR 	0

n130 (Mem):
  successors
   n236--1441:DMA_LOAD 	0
   n129--1508:DMA_LOAD 	0
  predecessors
   n178--1422:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n251 (Mem):
  successors
   n58--750:IXOR 	0
  predecessors
   n125--717:DMA_LOAD 	0

n15 (Add):
  successors
   n13--687:IXOR 	0
   n31--955:IADD 	0
  predecessors
   n1--606:IADD 	0
   n17--672:IOR 	0

n131 (Shift):
  successors
   n56--498:IOR 	0
  predecessors
   n132--483:IXOR 	0

n252 (Add):
  successors
   n28--1173:IXOR 	0
  predecessors
   n197--1097:IADD 	0
   n2--1167:IADD 	0

n18 (Add):
  successors
   n16--1451:IXOR 	0
   n54--1518:IADD 	0
  predecessors
   n164--826:IADD 	0
   n193--1443:IADD 	0

n136 (Add):
  successors
   n132--483:IXOR 	0
   n197--1097:IADD 	0
  predecessors
   n47--477:IADD 	0
   n137--407:IADD 	0

n257 (Sub):
  successors
   n256--701:ISHL 	0

n17 (Or):
  successors
   n16--1451:IXOR 	0
   n15--680:IADD 	0
  predecessors
   n241--665:IUSHR 	0
   n42--671:ISHL 	0

n137 (Add):
  successors
   n136--478:IADD 	0
   n117--412:IXOR 	0
  predecessors
   n276--406:IADD 	0

n258 (Shift):
  successors
   n218--373:IADD 	0

n134 (Sub):
  successors
   n133--1289:ISHL 	0

n255 (Shift):
  successors
   n254--1048:IOR 	0
  predecessors
   n159--1033:IXOR 	0

n19 (Shift):
  successors
   n260--774:IOR 	0
  predecessors
   n21--772:ISUB 	0
   n20--759:IXOR 	0

n135 (Add):
  successors
   n163--310:IADD 	0
   n206--244:IXOR 	0
  predecessors
   n50--238:IADD 	0

n256 (Shift):
  successors
   n148--702:IOR 	0
  predecessors
   n13--687:IXOR 	0
   n257--700:ISUB 	0

n138 (Shift):
  successors
   n140--1394:IOR 	0
  predecessors
   n82--1379:IXOR 	0
   n139--1392:ISUB 	0

n259 (Shift):
  successors
   n56--498:IOR 	0
  predecessors
   n132--483:IXOR 	0
   n292--496:ISUB 	0

n139 (Sub):
  successors
   n138--1393:ISHL 	0

n21 (Sub):
  successors
   n19--773:ISHL 	0

n20 (Or):
  successors
   n202--767:IUSHR 	0
   n19--773:ISHL 	0
  predecessors
   n165--752:IADD 	0

n250 (Shift):
  successors
   n249--1188:IOR 	0
  predecessors
   n285--1186:ISUB 	0
   n28--1173:IXOR 	0

n23 (Mem):
  successors
   n226--475:DMA_LOAD 	0
   n22--397:DMA_LOAD 	0
  predecessors
   n93--197:DMA_LOAD(ref) 	0
   n218--373:IADD 	0

n22 (Mem):
  successors
   n104--405:IXOR 	0
  predecessors
   n23--374:DMA_LOAD 	0

n25 (Or):
  successors
   n24--359:ISHL 	0
   n65--353:IUSHR 	0
  predecessors
   n110--289:IOR 	0
   n111--338:IADD 	0

n121 (Add):
  successors
   n199--998:IADD 	0
   n119--932:IXOR 	0
  predecessors
   n163--310:IADD 	0
   n261--926:IADD 	0

n242 (Mem):
  successors
   n49--476:IXOR 	0
  predecessors
   n243--387:DMA_LOAD 	0

n24 (Shift):
  successors
   n64--360:IOR 	0
  predecessors
   n25--345:IXOR 	0
   n26--358:ISUB 	0

n122 (Or):
  successors
   n212--1363:ISHL 	0
   n223--1357:IUSHR 	0
  predecessors
   n59--1342:IADD 	0
   n123--1290:IOR 	0

n243 (Mem):
  successors
   n242--468:DMA_LOAD 	0
   n105--404:DMA_LOAD 	0
  predecessors
   n93--197:DMA_LOAD(ref) 	0
   n282--386:IADD 	0

n27 (Shift):
  successors
   n249--1188:IOR 	0
  predecessors
   n28--1173:IXOR 	0

n240 (Shift):
  successors
   n239--1232:IADD 	0

n26 (Sub):
  successors
   n24--359:ISHL 	0

n120 (Or):
  successors
   n68--856:IADD 	0
   n119--932:IXOR 	0
  predecessors
   n224--841:IUSHR 	0
   n290--847:ISHL 	0

n241 (Shift):
  successors
   n17--672:IOR 	0
  predecessors
   n43--657:IXOR 	0

n29 (Or):
  successors
   n151--970:IUSHR 	0
   n170--976:ISHL 	0
  predecessors
   n30--528:IOR 	0
   n31--955:IADD 	0

n125 (Mem):
  successors
   n251--742:DMA_LOAD 	0
   n157--823:DMA_LOAD 	0
  predecessors
   n126--716:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n246 (Shift):
  successors
   n195--947:IOR 	0
  predecessors
   n119--932:IXOR 	0

n28 (Or):
  successors
   n27--1181:IUSHR 	0
   n250--1187:ISHL 	0
  predecessors
   n262--1117:IOR 	0
   n252--1168:IADD 	0

n126 (Add):
  successors
   n125--717:DMA_LOAD 	0
  predecessors
   n244--713:ISHL 	0

n247 (Shift):
  successors
   n94--730:IADD 	0

n123 (Or):
  successors
   n122--1349:IXOR 	0
   n91--1298:IADD 	0
  predecessors
   n133--1289:ISHL 	0
   n185--1283:IUSHR 	0

n244 (Shift):
  successors
   n126--716:IADD 	0

n124 (Or):
  successors
   n85--575:IADD 	0
  predecessors
   n253--566:DMA_LOAD 	0
   n217--573:DMA_LOAD 	0

n245 (Shift):
  successors
   n171--598:IOR 	0
  predecessors
   n11--583:IXOR 	0

n129 (Mem):
  successors
   n204--1516:IXOR 	0
  predecessors
   n130--1423:DMA_LOAD 	0

n127 (Shift):
  successors
   n195--947:IOR 	0
  predecessors
   n119--932:IXOR 	0
   n128--945:ISUB 	0

n248 (Shift):
  successors
   n262--1117:IOR 	0
  predecessors
   n191--1102:IXOR 	0

n128 (Sub):
  successors
   n127--946:ISHL 	0

n249 (Or):
  successors
   n280--1196:IADD 	0
  predecessors
   n27--1181:IUSHR 	0
   n250--1187:ISHL 	0

n30 (Or):
  successors
   n29--962:IXOR 	0
   n261--926:IADD 	0
  predecessors
   n8--521:IUSHR 	0
   n78--527:ISHL 	0

n32 (Mem):
  successors
   n266--925:IXOR 	0
  predecessors
   n33--893:DMA_LOAD 	0

n161 (Or):
  successors
   n96--1146:ISHL 	0
   n95--1140:IUSHR 	0
  predecessors
   n148--702:IOR 	0
   n162--1125:IADD 	0

n282 (Add):
  successors
   n243--387:DMA_LOAD 	0
  predecessors
   n301--384:ISHL 	0

n31 (Add):
  successors
   n29--962:IXOR 	0
   n277--1026:IADD 	0
  predecessors
   n15--680:IADD 	0
   n195--947:IOR 	0

n162 (Add):
  successors
   n161--1132:IXOR 	0
   n280--1196:IADD 	0
  predecessors
   n68--856:IADD 	0
   n262--1117:IOR 	0

n283 (Mem):
  successors
   n184--308:IXOR 	0
  predecessors
   n37--231:DMA_LOAD(ref) 	0
   n215--206:DMA_LOAD 	0

n34 (Mem):
  successors
   n4--1166:IXOR 	0
  predecessors
   n35--1077:DMA_LOAD 	0

n280 (Add):
  successors
   n102--1203:IXOR 	0
  predecessors
   n249--1188:IOR 	0
   n162--1125:IADD 	0

n33 (Mem):
  successors
   n32--917:DMA_LOAD 	0
   n270--995:DMA_LOAD 	0
  predecessors
   n177--892:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n160 (Sub):
  successors
   n158--1047:ISHL 	0

n281 (Shift):
  successors
   n69--1320:IOR 	0
  predecessors
   n299--1318:ISUB 	0
   n89--1305:IXOR 	0

n36 (Mem):
  successors
   n266--925:IXOR 	0
  predecessors
   n38--907:DMA_LOAD 	0
   n37--231:DMA_LOAD(ref) 	0

n154 (Shift):
  successors
   n67--804:IOR 	0
  predecessors
   n286--802:ISUB 	0
   n271--789:IXOR 	0

n275 (Mem):
  successors
   n194--1442:IXOR 	0
  predecessors
   n106--1409:DMA_LOAD 	0

n35 (Mem):
  successors
   n173--1094:DMA_LOAD 	0
   n34--1158:DMA_LOAD 	0
  predecessors
   n188--1076:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n155 (Or):
  successors
   n166--825:IADD 	0
  predecessors
   n156--816:DMA_LOAD 	0
   n157--823:DMA_LOAD 	0

n276 (Add):
  successors
   n137--407:IADD 	0
  predecessors
   n104--405:IXOR 	0

n38 (Mem):
  successors
   n36--924:DMA_LOAD 	0
   n269--988:DMA_LOAD 	0
  predecessors
   n93--197:DMA_LOAD(ref) 	0
   n219--906:IADD 	0

n152 (Add):
  successors
   n54--1518:IADD 	0
  predecessors
   n237--1496:IOR 	0
   n204--1516:IXOR 	0

n273 (Mem):
  successors
   n70--1340:IXOR 	0
  predecessors
   n297--1233:DMA_LOAD 	0
   n37--231:DMA_LOAD(ref) 	0

n37 (Mem):
  successors
   n81--1265:DMA_LOAD 	0
   n173--1094:DMA_LOAD 	0
   n283--307:DMA_LOAD 	0
   n270--995:DMA_LOAD 	0
   n36--924:DMA_LOAD 	0
   n298--236:DMA_LOAD 	0
   n273--1339:DMA_LOAD 	0
   n236--1441:DMA_LOAD 	0
   n157--823:DMA_LOAD 	0
   n234--647:DMA_LOAD 	0
   n217--573:DMA_LOAD 	0
   n229--749:DMA_LOAD 	0
   n226--475:DMA_LOAD 	0
   n105--404:DMA_LOAD 	0
   n205--1515:DMA_LOAD 	0
   n209--1165:DMA_LOAD 	0

n153 (Shift):
  successors
   n67--804:IOR 	0
  predecessors
   n271--789:IXOR 	0

n274 (Mem):
  successors
   n304--648:IXOR 	0
  predecessors
   n189--555:DMA_LOAD 	0

n158 (Shift):
  successors
   n254--1048:IOR 	0
  predecessors
   n159--1033:IXOR 	0
   n160--1046:ISUB 	0

n279 (Shift):
  successors
   n148--702:IOR 	0
  predecessors
   n13--687:IXOR 	0

n39 (Shift):
  successors
   n53--1466:IOR 	0
  predecessors
   n16--1451:IXOR 	0

n159 (Or):
  successors
   n158--1047:ISHL 	0
   n255--1041:IUSHR 	0
  predecessors
   n169--977:IOR 	0
   n277--1026:IADD 	0

n156 (Mem):
  successors
   n155--824:IXOR 	0
  predecessors
   n92--731:DMA_LOAD 	0

n277 (Add):
  successors
   n159--1033:IXOR 	0
  predecessors
   n143--1018:IOR 	0
   n31--955:IADD 	0

n157 (Mem):
  successors
   n155--824:IXOR 	0
  predecessors
   n37--231:DMA_LOAD(ref) 	0
   n125--717:DMA_LOAD 	0

n278 (Shift):
  successors
   n48--457:IOR 	0
  predecessors
   n45--442:IXOR 	0

n41 (Or):
  successors
   n211--288:ISHL 	0
   n40--282:IUSHR 	0
  predecessors
   n88--267:IADD 	0

n40 (Shift):
  successors
   n110--289:IOR 	0
  predecessors
   n41--274:IXOR 	0

n43 (Or):
  successors
   n241--665:IUSHR 	0
   n42--671:ISHL 	0
  predecessors
   n62--650:IADD 	0
   n171--598:IOR 	0

n150 (Shift):
  successors
   n53--1466:IOR 	0
  predecessors
   n16--1451:IXOR 	0
   n272--1464:ISUB 	0

n271 (Or):
  successors
   n154--803:ISHL 	0
   n153--797:IUSHR 	0
  predecessors
   n238--782:IADD 	0

n42 (Shift):
  successors
   n17--672:IOR 	0
  predecessors
   n43--657:IXOR 	0
   n44--670:ISUB 	0

n151 (Shift):
  successors
   n169--977:IOR 	0
  predecessors
   n29--962:IXOR 	0

n272 (Sub):
  successors
   n150--1465:ISHL 	0

n45 (Or):
  successors
   n141--456:ISHL 	0
   n278--450:IUSHR 	0
  predecessors
   n46--435:IADD 	0

n44 (Sub):
  successors
   n42--671:ISHL 	0

n270 (Mem):
  successors
   n268--996:IXOR 	0
  predecessors
   n37--231:DMA_LOAD(ref) 	0
   n33--893:DMA_LOAD 	0

n47 (Add):
  successors
   n136--478:IADD 	0
  predecessors
   n49--476:IXOR 	0
   n48--457:IOR 	0

n143 (Or):
  successors
   n277--1026:IADD 	0
  predecessors
   n144--1011:IUSHR 	0
   n145--1017:ISHL 	0

n264 (Shift):
  successors
   n263--541:IADD 	0

n46 (Add):
  successors
   n45--442:IXOR 	0
   n55--506:IADD 	0
  predecessors
   n216--427:IOR 	0

n144 (Shift):
  successors
   n143--1018:IOR 	0
  predecessors
   n198--1003:IXOR 	0

n265 (Shift):
  successors
   n14--628:IOR 	0
  predecessors
   n0--613:IXOR 	0

n49 (Or):
  successors
   n47--477:IADD 	0
  predecessors
   n242--468:DMA_LOAD 	0
   n226--475:DMA_LOAD 	0

n141 (Shift):
  successors
   n48--457:IOR 	0
  predecessors
   n142--455:ISUB 	0
   n45--442:IXOR 	0

n262 (Or):
  successors
   n28--1173:IXOR 	0
   n162--1125:IADD 	0
  predecessors
   n190--1116:ISHL 	0
   n248--1110:IUSHR 	0

n48 (Or):
  successors
   n47--477:IADD 	0
   n9--513:IXOR 	0
  predecessors
   n141--456:ISHL 	0
   n278--450:IUSHR 	0

n142 (Sub):
  successors
   n141--456:ISHL 	0

n263 (Add):
  successors
   n235--542:DMA_LOAD 	0
  predecessors
   n264--539:ISHL 	0

n147 (Add):
  successors
   n197--1097:IADD 	0
  predecessors
   n148--702:IOR 	0
   n149--1095:IXOR 	0

n268 (Or):
  successors
   n267--997:IADD 	0
  predecessors
   n269--988:DMA_LOAD 	0
   n270--995:DMA_LOAD 	0

n148 (Or):
  successors
   n147--1096:IADD 	0
   n161--1132:IXOR 	0
  predecessors
   n279--695:IUSHR 	0
   n256--701:ISHL 	0

n269 (Mem):
  successors
   n268--996:IXOR 	0
  predecessors
   n38--907:DMA_LOAD 	0

n145 (Shift):
  successors
   n143--1018:IOR 	0
  predecessors
   n198--1003:IXOR 	0
   n230--1016:ISUB 	0

n266 (Or):
  successors
   n261--926:IADD 	0
  predecessors
   n36--924:DMA_LOAD 	0
   n32--917:DMA_LOAD 	0

n146 (Add):
  successors
   n87--1247:DMA_LOAD 	0
  predecessors
   n210--1243:ISHL 	0

n267 (Add):
  successors
   n199--998:IADD 	0
  predecessors
   n169--977:IOR 	0
   n268--996:IXOR 	0

n149 (Or):
  successors
   n147--1096:IADD 	0
  predecessors
   n172--1087:DMA_LOAD 	0
   n173--1094:DMA_LOAD 	0

n0 (Or):
  successors
   n265--621:IUSHR 	0
   n97--627:ISHL 	0
  predecessors
   n1--606:IADD 	0

n1 (Add):
  successors
   n0--613:IXOR 	0
   n15--680:IADD 	0
  predecessors
   n171--598:IOR 	0

n2 (Add):
  successors
   n252--1168:IADD 	0
  predecessors
   n3--1147:IOR 	0
   n4--1166:IXOR 	0

n3 (Or):
  successors
   n2--1167:IADD 	0
   n102--1203:IXOR 	0
  predecessors
   n96--1146:ISHL 	0
   n95--1140:IUSHR 	0

n4 (Or):
  successors
   n2--1167:IADD 	0
  predecessors
   n34--1158:DMA_LOAD 	0
   n209--1165:DMA_LOAD 	0

n5 (Or):
  predecessors
   n6--1563:IUSHR 	0
   n7--1569:ISHL 	0

n6 (Shift):
  successors
   n5--1570:IOR 	0
  predecessors
   n208--1555:IXOR 	0

n50 (Add):
  successors
   n135--239:IADD 	0
  predecessors
   n51--237:IXOR 	0

n7 (Shift):
  successors
   n5--1570:IOR 	0
  predecessors
   n293--1568:ISUB 	0
   n208--1555:IXOR 	0

n180 (Add):
  successors
   n208--1555:IXOR 	0
  predecessors
   n181--1474:IADD 	0
   n182--1540:IOR 	0

n8 (Shift):
  successors
   n30--528:IOR 	0
  predecessors
   n9--513:IXOR 	0

n52 (Or):
  successors
   n231--1533:IUSHR 	0
   n232--1539:ISHL 	0
  predecessors
   n54--1518:IADD 	0
   n53--1466:IOR 	0

n9 (Or):
  successors
   n8--521:IUSHR 	0
   n78--527:ISHL 	0
  predecessors
   n48--457:IOR 	0
   n55--506:IADD 	0

n51 (Or):
  successors
   n50--238:IADD 	0
  predecessors
   n298--236:DMA_LOAD 	0
   n214--229:DMA_LOAD 	0

n54 (Add):
  successors
   n52--1525:IXOR 	0
  predecessors
   n152--1517:IADD 	0
   n18--1444:IADD 	0

n183 (Add):
  successors
   n163--310:IADD 	0
  predecessors
   n110--289:IOR 	0
   n184--308:IXOR 	0

n53 (Or):
  successors
   n52--1525:IXOR 	0
   n181--1474:IADD 	0
  predecessors
   n39--1459:IUSHR 	0
   n150--1465:ISHL 	0

n184 (Or):
  successors
   n183--309:IADD 	0
  predecessors
   n75--300:DMA_LOAD 	0
   n283--307:DMA_LOAD 	0

n56 (Or):
  successors
   n55--506:IADD 	0
   n77--1275:IXOR 	0
  predecessors
   n131--491:IUSHR 	0
   n259--497:ISHL 	0

n181 (Add):
  successors
   n180--1548:IADD 	0
   n109--1481:IXOR 	0
  predecessors
   n53--1466:IOR 	0
   n55--506:IADD 	0

n55 (Add):
  successors
   n9--513:IXOR 	0
   n181--1474:IADD 	0
  predecessors
   n46--435:IADD 	0
   n56--498:IOR 	0

n182 (Or):
  successors
   n180--1548:IADD 	0
  predecessors
   n231--1533:IUSHR 	0
   n232--1539:ISHL 	0

n58 (Or):
  successors
   n57--751:IADD 	0
  predecessors
   n251--742:DMA_LOAD 	0
   n229--749:DMA_LOAD 	0

n176 (Shift):
  successors
   n289--1218:IOR 	0
  predecessors
   n102--1203:IXOR 	0

n297 (Mem):
  successors
   n273--1339:DMA_LOAD 	0
   n80--1258:DMA_LOAD 	0
  predecessors
   n239--1232:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n57 (Add):
  successors
   n165--752:IADD 	0
  predecessors
   n58--750:IXOR 	0

n177 (Add):
  successors
   n33--893:DMA_LOAD 	0
  predecessors
   n228--889:ISHL 	0

n298 (Mem):
  successors
   n51--237:IXOR 	0
  predecessors
   n37--231:DMA_LOAD(ref) 	0
   n76--219:DMA_LOAD 	0

n174 (Mem):
  successors
   n172--1087:DMA_LOAD 	0
   n209--1165:DMA_LOAD 	0
  predecessors
   n175--1062:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n295 (Sub):
  successors
   n211--288:ISHL 	0

n59 (Add):
  successors
   n122--1349:IXOR 	0
  predecessors
   n61--1341:IADD 	0
   n60--1268:IADD 	0

n175 (Add):
  successors
   n174--1063:DMA_LOAD 	0
  predecessors
   n296--1059:ISHL 	0

n296 (Shift):
  successors
   n175--1062:IADD 	0

n178 (Add):
  successors
   n130--1423:DMA_LOAD 	0
  predecessors
   n179--1419:ISHL 	0

n299 (Sub):
  successors
   n281--1319:ISHL 	0

n179 (Shift):
  successors
   n178--1422:IADD 	0

n61 (Add):
  successors
   n59--1342:IADD 	0
  predecessors
   n69--1320:IOR 	0
   n70--1340:IXOR 	0

n60 (Add):
  successors
   n59--1342:IADD 	0
   n77--1275:IXOR 	0
  predecessors
   n63--1267:IADD 	0
   n62--650:IADD 	0

n290 (Shift):
  successors
   n120--848:IOR 	0
  predecessors
   n225--833:IXOR 	0
   n294--846:ISUB 	0

n63 (Add):
  successors
   n60--1268:IADD 	0
  predecessors
   n79--1266:IXOR 	0
   n90--878:IOR 	0

n62 (Add):
  successors
   n60--1268:IADD 	0
   n43--657:IXOR 	0
  predecessors
   n305--649:IADD 	0
   n84--576:IADD 	0

n65 (Shift):
  successors
   n64--360:IOR 	0
  predecessors
   n25--345:IXOR 	0

n172 (Mem):
  successors
   n149--1095:IXOR 	0
  predecessors
   n174--1063:DMA_LOAD 	0

n293 (Sub):
  successors
   n7--1569:ISHL 	0

n64 (Or):
  successors
   n109--1481:IXOR 	0
   n193--1443:IADD 	0
  predecessors
   n24--359:ISHL 	0
   n65--353:IUSHR 	0

n173 (Mem):
  successors
   n149--1095:IXOR 	0
  predecessors
   n35--1077:DMA_LOAD 	0
   n37--231:DMA_LOAD(ref) 	0

n294 (Sub):
  successors
   n290--847:ISHL 	0

n67 (Or):
  successors
   n166--825:IADD 	0
   n66--863:IXOR 	0
  predecessors
   n154--803:ISHL 	0
   n153--797:IUSHR 	0

n170 (Shift):
  successors
   n169--977:IOR 	0
  predecessors
   n29--962:IXOR 	0
   n203--975:ISUB 	0

n291 (Shift):
  successors
   n188--1076:IADD 	0

n66 (Or):
  successors
   n187--877:ISHL 	0
   n186--871:IUSHR 	0
  predecessors
   n68--856:IADD 	0
   n67--804:IOR 	0

n171 (Or):
  successors
   n1--606:IADD 	0
   n43--657:IXOR 	0
  predecessors
   n245--591:IUSHR 	0
   n10--597:ISHL 	0

n292 (Sub):
  successors
   n259--497:ISHL 	0

n69 (Or):
  successors
   n61--1341:IADD 	0
   n82--1379:IXOR 	0
  predecessors
   n227--1313:IUSHR 	0
   n281--1319:ISHL 	0

n165 (Add):
  successors
   n164--826:IADD 	0
   n20--759:IXOR 	0
  predecessors
   n57--751:IADD 	0

n286 (Sub):
  successors
   n154--803:ISHL 	0

n68 (Add):
  successors
   n162--1125:IADD 	0
   n66--863:IXOR 	0
  predecessors
   n120--848:IOR 	0
   n238--782:IADD 	0

n166 (Add):
  successors
   n164--826:IADD 	0
  predecessors
   n155--824:IXOR 	0
   n67--804:IOR 	0

n287 (Sub):
  successors
   n232--1539:ISHL 	0

n163 (Add):
  successors
   n121--927:IADD 	0
   n100--315:IXOR 	0
  predecessors
   n135--239:IADD 	0
   n183--309:IADD 	0

n284 (Sub):
  successors
   n187--877:ISHL 	0

n164 (Add):
  successors
   n18--1444:IADD 	0
   n225--833:IXOR 	0
  predecessors
   n165--752:IADD 	0
   n166--825:IADD 	0

n285 (Sub):
  successors
   n250--1187:ISHL 	0

n169 (Or):
  successors
   n159--1033:IXOR 	0
   n267--997:IADD 	0
  predecessors
   n151--970:IUSHR 	0
   n170--976:ISHL 	0

n167 (Shift):
  successors
   n196--330:IOR 	0
  predecessors
   n100--315:IXOR 	0
   n168--328:ISUB 	0

n288 (Shift):
  successors
   n216--427:IOR 	0
  predecessors
   n117--412:IXOR 	0

n168 (Sub):
  successors
   n167--329:ISHL 	0

n289 (Or):
  predecessors
   n176--1211:IUSHR 	0
   n101--1217:ISHL 	0

n70 (Or):
  successors
   n61--1341:IADD 	0
  predecessors
   n273--1339:DMA_LOAD 	0
   n86--1332:DMA_LOAD 	0

n72 (Shift):
  successors
   n71--554:IADD 	0

n71 (Add):
  successors
   n189--555:DMA_LOAD 	0
  predecessors
   n72--552:ISHL 	0

n74 (Shift):
  successors
   n73--205:IADD 	0

n73 (Add):
  successors
   n215--206:DMA_LOAD 	0
  predecessors
   n74--203:ISHL 	0

n76 (Mem):
  successors
   n298--236:DMA_LOAD 	0
   n75--300:DMA_LOAD 	0
  predecessors
   n201--218:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n75 (Mem):
  successors
   n184--308:IXOR 	0
  predecessors
   n76--219:DMA_LOAD 	0

n78 (Shift):
  successors
   n30--528:IOR 	0
  predecessors
   n200--526:ISUB 	0
   n9--513:IXOR 	0

n77 (Or):
  successors
   n133--1289:ISHL 	0
   n185--1283:IUSHR 	0
  predecessors
   n60--1268:IADD 	0
   n56--498:IOR 	0

n198 (Or):
  successors
   n144--1011:IUSHR 	0
   n145--1017:ISHL 	0
  predecessors
   n199--998:IADD 	0
   n195--947:IOR 	0

n79 (Or):
  successors
   n63--1267:IADD 	0
  predecessors
   n81--1265:DMA_LOAD 	0
   n80--1258:DMA_LOAD 	0

n199 (Add):
  successors
   n198--1003:IXOR 	0
  predecessors
   n121--927:IADD 	0
   n267--997:IADD 	0

n196 (Or):
  successors
   n111--338:IADD 	0
   n191--1102:IXOR 	0
  predecessors
   n167--329:ISHL 	0
   n99--323:IUSHR 	0

n197 (Add):
  successors
   n252--1168:IADD 	0
   n191--1102:IXOR 	0
  predecessors
   n136--478:IADD 	0
   n147--1096:IADD 	0

n81 (Mem):
  successors
   n79--1266:IXOR 	0
  predecessors
   n37--231:DMA_LOAD(ref) 	0
   n87--1247:DMA_LOAD 	0

n80 (Mem):
  successors
   n79--1266:IXOR 	0
  predecessors
   n297--1233:DMA_LOAD 	0

n83 (Add):
  successors
   n82--1379:IXOR 	0
  predecessors
   n222--1364:IOR 	0
   n91--1298:IADD 	0

n190 (Shift):
  successors
   n262--1117:IOR 	0
  predecessors
   n191--1102:IXOR 	0
   n192--1115:ISUB 	0

n82 (Or):
  successors
   n115--1387:IUSHR 	0
   n138--1393:ISHL 	0
  predecessors
   n69--1320:IOR 	0
   n83--1372:IADD 	0

n191 (Or):
  successors
   n190--1116:ISHL 	0
   n248--1110:IUSHR 	0
  predecessors
   n196--330:IOR 	0
   n197--1097:IADD 	0

n85 (Add):
  successors
   n84--576:IADD 	0
  predecessors
   n124--574:IXOR 	0

n84 (Add):
  successors
   n62--650:IADD 	0
   n11--583:IXOR 	0
  predecessors
   n85--575:IADD 	0

n87 (Mem):
  successors
   n81--1265:DMA_LOAD 	0
   n86--1332:DMA_LOAD 	0
  predecessors
   n146--1246:IADD 	0
   n93--197:DMA_LOAD(ref) 	0

n194 (Or):
  successors
   n193--1443:IADD 	0
  predecessors
   n275--1434:DMA_LOAD 	0
   n236--1441:DMA_LOAD 	0

n86 (Mem):
  successors
   n70--1340:IXOR 	0
  predecessors
   n87--1247:DMA_LOAD 	0

n195 (Or):
  successors
   n198--1003:IXOR 	0
   n31--955:IADD 	0
  predecessors
   n246--940:IUSHR 	0
   n127--946:ISHL 	0

n89 (Or):
  successors
   n227--1313:IUSHR 	0
   n281--1319:ISHL 	0
  predecessors
   n90--878:IOR 	0
   n91--1298:IADD 	0

n192 (Sub):
  successors
   n190--1116:ISHL 	0

n88 (Add):
  successors
   n111--338:IADD 	0
   n41--274:IXOR 	0
  predecessors
   n112--259:IOR 	0

n193 (Add):
  successors
   n18--1444:IADD 	0
  predecessors
   n194--1442:IXOR 	0
   n64--360:IOR 	0

n187 (Shift):
  successors
   n90--878:IOR 	0
  predecessors
   n284--876:ISUB 	0
   n66--863:IXOR 	0

n188 (Add):
  successors
   n35--1077:DMA_LOAD 	0
  predecessors
   n291--1073:ISHL 	0

n185 (Shift):
  successors
   n123--1290:IOR 	0
  predecessors
   n77--1275:IXOR 	0

n186 (Shift):
  successors
   n90--878:IOR 	0
  predecessors
   n66--863:IXOR 	0

n189 (Mem):
  successors
   n274--640:DMA_LOAD 	0
   n217--573:DMA_LOAD 	0
  predecessors
   n93--197:DMA_LOAD(ref) 	0
   n71--554:IADD 	0

Nr of Nodes : 308
DOING ASAP SCHEDULE
Found schedule of length 43 with 308 nodes

n93--197:DMA_LOAD(ref) : [0:1]
n98--626:ISUB : [0:0]
n12--596:ISUB : [0:0]
n210--1243:ISHL : [0:0]
n295--287:ISUB : [0:0]
n296--1059:ISHL : [0:0]
n213--1362:ISUB : [0:0]
n257--700:ISUB : [0:0]
n258--371:ISHL : [0:0]
n134--1288:ISUB : [0:0]
n299--1318:ISUB : [0:0]
n179--1419:ISHL : [0:0]
n139--1392:ISUB : [0:0]
n21--772:ISUB : [0:0]
n293--1568:ISUB : [0:0]
n294--846:ISUB : [0:0]
n291--1073:ISHL : [0:0]
n292--496:ISUB : [0:0]
n286--802:ISUB : [0:0]
n287--1538:ISUB : [0:0]
n240--1229:ISHL : [0:0]
n284--876:ISUB : [0:0]
n26--358:ISUB : [0:0]
n285--1186:ISUB : [0:0]
n203--975:ISUB : [0:0]
n247--727:ISHL : [0:0]
n200--526:ISUB : [0:0]
n244--713:ISHL : [0:0]
n168--328:ISUB : [0:0]
n207--257:ISUB : [0:0]
n128--945:ISUB : [0:0]
n72--552:ISHL : [0:0]
n74--203:ISHL : [0:0]
n160--1046:ISUB : [0:0]
n230--1016:ISUB : [0:0]
n37--231:DMA_LOAD(ref) : [0:1]
n233--1145:ISUB : [0:0]
n118--425:ISUB : [0:0]
n272--1464:ISUB : [0:0]
n192--1115:ISUB : [0:0]
n44--670:ISUB : [0:0]
n264--539:ISHL : [0:0]
n221--1494:ISUB : [0:0]
n142--455:ISUB : [0:0]
n301--384:ISHL : [0:0]
n103--1216:ISUB : [0:0]
n302--216:ISHL : [0:0]
n300--1405:ISHL : [0:0]
n228--889:ISHL : [0:0]
n306--1574:IADD : [0:0]
n303--903:ISHL : [0:0]
n307--193:IFGE : [0:0]
n94--730:IADD : [1:1]
n71--554:IADD : [1:1]
n73--205:IADD : [1:1]
n282--386:IADD : [1:1]
n188--1076:IADD : [1:1]
n177--892:IADD : [1:1]
n175--1062:IADD : [1:1]
n263--541:IADD : [1:1]
n126--716:IADD : [1:1]
n178--1422:IADD : [1:1]
n146--1246:IADD : [1:1]
n201--218:IADD : [1:1]
n239--1232:IADD : [1:1]
n107--1408:IADD : [1:1]
n218--373:IADD : [1:1]
n219--906:IADD : [1:1]
n92--731:DMA_LOAD : [2:3]
n87--1247:DMA_LOAD : [2:3]
n76--219:DMA_LOAD : [2:3]
n23--374:DMA_LOAD : [2:3]
n33--893:DMA_LOAD : [2:3]
n297--1233:DMA_LOAD : [2:3]
n243--387:DMA_LOAD : [2:3]
n35--1077:DMA_LOAD : [2:3]
n174--1063:DMA_LOAD : [2:3]
n130--1423:DMA_LOAD : [2:3]
n38--907:DMA_LOAD : [2:3]
n235--542:DMA_LOAD : [2:3]
n125--717:DMA_LOAD : [2:3]
n189--555:DMA_LOAD : [2:3]
n215--206:DMA_LOAD : [2:3]
n106--1409:DMA_LOAD : [2:3]
n32--917:DMA_LOAD : [4:5]
n75--300:DMA_LOAD : [4:5]
n283--307:DMA_LOAD : [4:5]
n34--1158:DMA_LOAD : [4:5]
n36--924:DMA_LOAD : [4:5]
n253--566:DMA_LOAD : [4:5]
n275--1434:DMA_LOAD : [4:5]
n298--236:DMA_LOAD : [4:5]
n273--1339:DMA_LOAD : [4:5]
n251--742:DMA_LOAD : [4:5]
n274--640:DMA_LOAD : [4:5]
n236--1441:DMA_LOAD : [4:5]
n214--229:DMA_LOAD : [4:5]
n156--816:DMA_LOAD : [4:5]
n234--647:DMA_LOAD : [4:5]
n157--823:DMA_LOAD : [4:5]
n217--573:DMA_LOAD : [4:5]
n81--1265:DMA_LOAD : [4:5]
n80--1258:DMA_LOAD : [4:5]
n172--1087:DMA_LOAD : [4:5]
n86--1332:DMA_LOAD : [4:5]
n173--1094:DMA_LOAD : [4:5]
n22--397:DMA_LOAD : [4:5]
n270--995:DMA_LOAD : [4:5]
n242--468:DMA_LOAD : [4:5]
n269--988:DMA_LOAD : [4:5]
n129--1508:DMA_LOAD : [4:5]
n229--749:DMA_LOAD : [4:5]
n226--475:DMA_LOAD : [4:5]
n105--404:DMA_LOAD : [4:5]
n205--1515:DMA_LOAD : [4:5]
n209--1165:DMA_LOAD : [4:5]
n70--1340:IXOR : [6:6]
n4--1166:IXOR : [6:6]
n51--237:IXOR : [6:6]
n194--1442:IXOR : [6:6]
n184--308:IXOR : [6:6]
n58--750:IXOR : [6:6]
n155--824:IXOR : [6:6]
n79--1266:IXOR : [6:6]
n49--476:IXOR : [6:6]
n268--996:IXOR : [6:6]
n104--405:IXOR : [6:6]
n266--925:IXOR : [6:6]
n124--574:IXOR : [6:6]
n149--1095:IXOR : [6:6]
n204--1516:IXOR : [6:6]
n304--648:IXOR : [6:6]
n57--751:IADD : [7:7]
n276--406:IADD : [7:7]
n50--238:IADD : [7:7]
n85--575:IADD : [7:7]
n165--752:IADD : [8:8]
n137--407:IADD : [8:8]
n135--239:IADD : [8:8]
n84--576:IADD : [8:8]
n206--244:IXOR : [9:9]
n117--412:IXOR : [9:9]
n20--759:IXOR : [9:9]
n11--583:IXOR : [9:9]
n114--258:ISHL : [10:10]
n202--767:IUSHR : [10:10]
n288--420:IUSHR : [10:10]
n113--252:IUSHR : [10:10]
n19--773:ISHL : [10:10]
n245--591:IUSHR : [10:10]
n116--426:ISHL : [10:10]
n10--597:ISHL : [10:10]
n112--259:IOR : [11:11]
n216--427:IOR : [11:11]
n260--774:IOR : [11:11]
n171--598:IOR : [11:11]
n46--435:IADD : [12:12]
n1--606:IADD : [12:12]
n238--782:IADD : [12:12]
n88--267:IADD : [12:12]
n0--613:IXOR : [13:13]
n41--274:IXOR : [13:13]
n271--789:IXOR : [13:13]
n45--442:IXOR : [13:13]
n154--803:ISHL : [14:14]
n265--621:IUSHR : [14:14]
n141--456:ISHL : [14:14]
n153--797:IUSHR : [14:14]
n211--288:ISHL : [14:14]
n278--450:IUSHR : [14:14]
n40--282:IUSHR : [14:14]
n97--627:ISHL : [14:14]
n110--289:IOR : [15:15]
n14--628:IOR : [15:15]
n48--457:IOR : [15:15]
n67--804:IOR : [15:15]
n47--477:IADD : [16:16]
n166--825:IADD : [16:16]
n305--649:IADD : [16:16]
n183--309:IADD : [16:16]
n163--310:IADD : [17:17]
n164--826:IADD : [17:17]
n136--478:IADD : [17:17]
n62--650:IADD : [17:17]
n132--483:IXOR : [18:18]
n100--315:IXOR : [18:18]
n225--833:IXOR : [18:18]
n43--657:IXOR : [18:18]
n131--491:IUSHR : [19:19]
n241--665:IUSHR : [19:19]
n224--841:IUSHR : [19:19]
n167--329:ISHL : [19:19]
n290--847:ISHL : [19:19]
n259--497:ISHL : [19:19]
n42--671:ISHL : [19:19]
n99--323:IUSHR : [19:19]
n196--330:IOR : [20:20]
n120--848:IOR : [20:20]
n17--672:IOR : [20:20]
n56--498:IOR : [20:20]
n111--338:IADD : [21:21]
n68--856:IADD : [21:21]
n15--680:IADD : [21:21]
n55--506:IADD : [21:21]
n25--345:IXOR : [22:22]
n13--687:IXOR : [22:22]
n9--513:IXOR : [22:22]
n66--863:IXOR : [22:22]
n187--877:ISHL : [23:23]
n24--359:ISHL : [23:23]
n186--871:IUSHR : [23:23]
n279--695:IUSHR : [23:23]
n256--701:ISHL : [23:23]
n8--521:IUSHR : [23:23]
n65--353:IUSHR : [23:23]
n78--527:ISHL : [23:23]
n90--878:IOR : [24:24]
n148--702:IOR : [24:24]
n30--528:IOR : [24:24]
n64--360:IOR : [24:24]
n147--1096:IADD : [25:25]
n63--1267:IADD : [25:25]
n261--926:IADD : [25:25]
n193--1443:IADD : [25:25]
n121--927:IADD : [26:26]
n197--1097:IADD : [26:26]
n18--1444:IADD : [26:26]
n60--1268:IADD : [26:26]
n16--1451:IXOR : [27:27]
n119--932:IXOR : [27:27]
n191--1102:IXOR : [27:27]
n77--1275:IXOR : [27:27]
n133--1289:ISHL : [28:28]
n185--1283:IUSHR : [28:28]
n246--940:IUSHR : [28:28]
n39--1459:IUSHR : [28:28]
n190--1116:ISHL : [28:28]
n127--946:ISHL : [28:28]
n248--1110:IUSHR : [28:28]
n150--1465:ISHL : [28:28]
n262--1117:IOR : [29:29]
n123--1290:IOR : [29:29]
n195--947:IOR : [29:29]
n53--1466:IOR : [29:29]
n91--1298:IADD : [30:30]
n162--1125:IADD : [30:30]
n31--955:IADD : [30:30]
n181--1474:IADD : [30:30]
n29--962:IXOR : [31:31]
n161--1132:IXOR : [31:31]
n89--1305:IXOR : [31:31]
n109--1481:IXOR : [31:31]
n220--1495:ISHL : [32:32]
n108--1489:IUSHR : [32:32]
n96--1146:ISHL : [32:32]
n95--1140:IUSHR : [32:32]
n227--1313:IUSHR : [32:32]
n151--970:IUSHR : [32:32]
n170--976:ISHL : [32:32]
n281--1319:ISHL : [32:32]
n69--1320:IOR : [33:33]
n169--977:IOR : [33:33]
n3--1147:IOR : [33:33]
n237--1496:IOR : [33:33]
n152--1517:IADD : [34:34]
n2--1167:IADD : [34:34]
n267--997:IADD : [34:34]
n61--1341:IADD : [34:34]
n199--998:IADD : [35:35]
n252--1168:IADD : [35:35]
n59--1342:IADD : [35:35]
n54--1518:IADD : [35:35]
n198--1003:IXOR : [36:36]
n122--1349:IXOR : [36:36]
n28--1173:IXOR : [36:36]
n52--1525:IXOR : [36:36]
n231--1533:IUSHR : [37:37]
n144--1011:IUSHR : [37:37]
n232--1539:ISHL : [37:37]
n27--1181:IUSHR : [37:37]
n145--1017:ISHL : [37:37]
n212--1363:ISHL : [37:37]
n223--1357:IUSHR : [37:37]
n250--1187:ISHL : [37:37]
n143--1018:IOR : [38:38]
n222--1364:IOR : [38:38]
n249--1188:IOR : [38:38]
n182--1540:IOR : [38:38]
n277--1026:IADD : [39:39]
n83--1372:IADD : [39:39]
n180--1548:IADD : [39:39]
n280--1196:IADD : [39:39]
n159--1033:IXOR : [40:40]
n102--1203:IXOR : [40:40]
n82--1379:IXOR : [40:40]
n208--1555:IXOR : [40:40]
n176--1211:IUSHR : [41:41]
n158--1047:ISHL : [41:41]
n115--1387:IUSHR : [41:41]
n255--1041:IUSHR : [41:41]
n101--1217:ISHL : [41:41]
n6--1563:IUSHR : [41:41]
n7--1569:ISHL : [41:41]
n138--1393:ISHL : [41:41]
n254--1048:IOR : [42:42]
n289--1218:IOR : [42:42]
n5--1570:IOR : [42:42]
n140--1394:IOR : [42:42]

FINISHED ASAP SCHEDULE

DOING LAZY ALAP SCHEDULE
Found schedule of length 358 with 308 nodes

n264--539:ISHL : [0:0]
n301--384:ISHL : [1:1]
n302--216:ISHL : [2:2]
n247--727:ISHL : [3:3]
n258--371:ISHL : [4:4]
n244--713:ISHL : [5:5]
n72--552:ISHL : [6:6]
n93--197:DMA_LOAD(ref) : [7:8]
n74--203:ISHL : [9:9]
n263--541:IADD : [10:10]
n126--716:IADD : [11:11]
n201--218:IADD : [12:12]
n94--730:IADD : [13:13]
n71--554:IADD : [14:14]
n218--373:IADD : [15:15]
n73--205:IADD : [16:16]
n282--386:IADD : [17:17]
n243--387:DMA_LOAD : [18:19]
n37--231:DMA_LOAD(ref) : [20:21]
n235--542:DMA_LOAD : [22:23]
n125--717:DMA_LOAD : [24:25]
n189--555:DMA_LOAD : [26:27]
n92--731:DMA_LOAD : [28:29]
n215--206:DMA_LOAD : [30:31]
n76--219:DMA_LOAD : [32:33]
n23--374:DMA_LOAD : [34:35]
n253--566:DMA_LOAD : [36:37]
n298--236:DMA_LOAD : [38:39]
n251--742:DMA_LOAD : [40:41]
n214--229:DMA_LOAD : [42:43]
n217--573:DMA_LOAD : [44:45]
n229--749:DMA_LOAD : [46:47]
n105--404:DMA_LOAD : [48:49]
n22--397:DMA_LOAD : [50:51]
n58--750:IXOR : [52:52]
n104--405:IXOR : [53:53]
n124--574:IXOR : [54:54]
n51--237:IXOR : [55:55]
n57--751:IADD : [56:56]
n276--406:IADD : [57:57]
n50--238:IADD : [58:58]
n85--575:IADD : [59:59]
n165--752:IADD : [60:60]
n137--407:IADD : [61:61]
n135--239:IADD : [62:62]
n84--576:IADD : [63:63]
n206--244:IXOR : [64:64]
n118--425:ISUB : [65:65]
n207--257:ISUB : [66:66]
n117--412:IXOR : [67:67]
n21--772:ISUB : [68:68]
n20--759:IXOR : [69:69]
n12--596:ISUB : [70:70]
n11--583:IXOR : [71:71]
n114--258:ISHL : [72:72]
n202--767:IUSHR : [73:73]
n288--420:IUSHR : [74:74]
n113--252:IUSHR : [75:75]
n19--773:ISHL : [76:76]
n245--591:IUSHR : [77:77]
n116--426:ISHL : [78:78]
n10--597:ISHL : [79:79]
n112--259:IOR : [80:80]
n216--427:IOR : [81:81]
n260--774:IOR : [82:82]
n171--598:IOR : [83:83]
n46--435:IADD : [84:84]
n1--606:IADD : [85:85]
n238--782:IADD : [86:86]
n88--267:IADD : [87:87]
n0--613:IXOR : [88:88]
n41--274:IXOR : [89:89]
n98--626:ISUB : [90:90]
n271--789:IXOR : [91:91]
n75--300:DMA_LOAD : [92:93]
n283--307:DMA_LOAD : [94:95]
n45--442:IXOR : [96:96]
n242--468:DMA_LOAD : [97:98]
n286--802:ISUB : [99:99]
n295--287:ISUB : [100:100]
n274--640:DMA_LOAD : [101:102]
n142--455:ISUB : [103:103]
n156--816:DMA_LOAD : [104:105]
n157--823:DMA_LOAD : [106:107]
n234--647:DMA_LOAD : [108:109]
n226--475:DMA_LOAD : [110:111]
n40--282:IUSHR : [112:112]
n97--627:ISHL : [113:113]
n154--803:ISHL : [114:114]
n265--621:IUSHR : [115:115]
n141--456:ISHL : [116:116]
n153--797:IUSHR : [117:117]
n211--288:ISHL : [118:118]
n278--450:IUSHR : [119:119]
n14--628:IOR : [120:120]
n110--289:IOR : [121:121]
n155--824:IXOR : [122:122]
n49--476:IXOR : [123:123]
n48--457:IOR : [124:124]
n304--648:IXOR : [125:125]
n184--308:IXOR : [126:126]
n67--804:IOR : [127:127]
n47--477:IADD : [128:128]
n166--825:IADD : [129:129]
n305--649:IADD : [130:130]
n183--309:IADD : [131:131]
n163--310:IADD : [132:132]
n164--826:IADD : [133:133]
n136--478:IADD : [134:134]
n62--650:IADD : [135:135]
n43--657:IXOR : [136:136]
n294--846:ISUB : [137:137]
n291--1073:ISHL : [138:138]
n292--496:ISUB : [139:139]
n44--670:ISUB : [140:140]
n132--483:IXOR : [141:141]
n210--1243:ISHL : [142:142]
n100--315:IXOR : [143:143]
n240--1229:ISHL : [144:144]
n296--1059:ISHL : [145:145]
n225--833:IXOR : [146:146]
n179--1419:ISHL : [147:147]
n300--1405:ISHL : [148:148]
n168--328:ISUB : [149:149]
n228--889:ISHL : [150:150]
n303--903:ISHL : [151:151]
n290--847:ISHL : [152:152]
n42--671:ISHL : [153:153]
n99--323:IUSHR : [154:154]
n177--892:IADD : [155:155]
n188--1076:IADD : [156:156]
n175--1062:IADD : [157:157]
n241--665:IUSHR : [158:158]
n131--491:IUSHR : [159:159]
n224--841:IUSHR : [160:160]
n178--1422:IADD : [161:161]
n167--329:ISHL : [162:162]
n146--1246:IADD : [163:163]
n239--1232:IADD : [164:164]
n107--1408:IADD : [165:165]
n259--497:ISHL : [166:166]
n219--906:IADD : [167:167]
n297--1233:DMA_LOAD : [168:169]
n35--1077:DMA_LOAD : [170:171]
n174--1063:DMA_LOAD : [172:173]
n38--907:DMA_LOAD : [174:175]
n130--1423:DMA_LOAD : [176:177]
n196--330:IOR : [178:178]
n120--848:IOR : [179:179]
n17--672:IOR : [180:180]
n106--1409:DMA_LOAD : [181:182]
n87--1247:DMA_LOAD : [183:184]
n56--498:IOR : [185:185]
n33--893:DMA_LOAD : [186:187]
n68--856:IADD : [188:188]
n111--338:IADD : [189:189]
n15--680:IADD : [190:190]
n55--506:IADD : [191:191]
n81--1265:DMA_LOAD : [192:193]
n80--1258:DMA_LOAD : [194:195]
n9--513:IXOR : [196:196]
n32--917:DMA_LOAD : [197:198]
n172--1087:DMA_LOAD : [199:200]
n173--1094:DMA_LOAD : [201:202]
n66--863:IXOR : [203:203]
n36--924:DMA_LOAD : [204:205]
n275--1434:DMA_LOAD : [206:207]
n25--345:IXOR : [208:208]
n13--687:IXOR : [209:209]
n284--876:ISUB : [210:210]
n26--358:ISUB : [211:211]
n257--700:ISUB : [212:212]
n236--1441:DMA_LOAD : [213:214]
n200--526:ISUB : [215:215]
n8--521:IUSHR : [216:216]
n65--353:IUSHR : [217:217]
n78--527:ISHL : [218:218]
n187--877:ISHL : [219:219]
n24--359:ISHL : [220:220]
n186--871:IUSHR : [221:221]
n279--695:IUSHR : [222:222]
n256--701:ISHL : [223:223]
n79--1266:IXOR : [224:224]
n90--878:IOR : [225:225]
n148--702:IOR : [226:226]
n266--925:IXOR : [227:227]
n149--1095:IXOR : [228:228]
n30--528:IOR : [229:229]
n194--1442:IXOR : [230:230]
n64--360:IOR : [231:231]
n147--1096:IADD : [232:232]
n63--1267:IADD : [233:233]
n261--926:IADD : [234:234]
n193--1443:IADD : [235:235]
n121--927:IADD : [236:236]
n197--1097:IADD : [237:237]
n18--1444:IADD : [238:238]
n60--1268:IADD : [239:239]
n16--1451:IXOR : [240:240]
n134--1288:ISUB : [241:241]
n191--1102:IXOR : [242:242]
n119--932:IXOR : [243:243]
n128--945:ISUB : [244:244]
n272--1464:ISUB : [245:245]
n192--1115:ISUB : [246:246]
n77--1275:IXOR : [247:247]
n133--1289:ISHL : [248:248]
n185--1283:IUSHR : [249:249]
n246--940:IUSHR : [250:250]
n39--1459:IUSHR : [251:251]
n190--1116:ISHL : [252:252]
n248--1110:IUSHR : [253:253]
n127--946:ISHL : [254:254]
n150--1465:ISHL : [255:255]
n262--1117:IOR : [256:256]
n123--1290:IOR : [257:257]
n195--947:IOR : [258:258]
n53--1466:IOR : [259:259]
n91--1298:IADD : [260:260]
n31--955:IADD : [261:261]
n162--1125:IADD : [262:262]
n181--1474:IADD : [263:263]
n161--1132:IXOR : [264:264]
n86--1332:DMA_LOAD : [265:266]
n34--1158:DMA_LOAD : [267:268]
n89--1305:IXOR : [269:269]
n270--995:DMA_LOAD : [270:271]
n221--1494:ISUB : [272:272]
n273--1339:DMA_LOAD : [273:274]
n29--962:IXOR : [275:275]
n269--988:DMA_LOAD : [276:277]
n203--975:ISUB : [278:278]
n233--1145:ISUB : [279:279]
n299--1318:ISUB : [280:280]
n129--1508:DMA_LOAD : [281:282]
n205--1515:DMA_LOAD : [283:284]
n109--1481:IXOR : [285:285]
n209--1165:DMA_LOAD : [286:287]
n96--1146:ISHL : [288:288]
n95--1140:IUSHR : [289:289]
n151--970:IUSHR : [290:290]
n170--976:ISHL : [291:291]
n281--1319:ISHL : [292:292]
n220--1495:ISHL : [293:293]
n108--1489:IUSHR : [294:294]
n227--1313:IUSHR : [295:295]
n69--1320:IOR : [296:296]
n169--977:IOR : [297:297]
n268--996:IXOR : [298:298]
n3--1147:IOR : [299:299]
n4--1166:IXOR : [300:300]
n70--1340:IXOR : [301:301]
n237--1496:IOR : [302:302]
n204--1516:IXOR : [303:303]
n152--1517:IADD : [304:304]
n2--1167:IADD : [305:305]
n267--997:IADD : [306:306]
n61--1341:IADD : [307:307]
n199--998:IADD : [308:308]
n59--1342:IADD : [309:309]
n252--1168:IADD : [310:310]
n54--1518:IADD : [311:311]
n198--1003:IXOR : [312:312]
n287--1538:ISUB : [313:313]
n122--1349:IXOR : [314:314]
n230--1016:ISUB : [315:315]
n285--1186:ISUB : [316:316]
n213--1362:ISUB : [317:317]
n28--1173:IXOR : [318:318]
n52--1525:IXOR : [319:319]
n231--1533:IUSHR : [320:320]
n144--1011:IUSHR : [321:321]
n232--1539:ISHL : [322:322]
n27--1181:IUSHR : [323:323]
n145--1017:ISHL : [324:324]
n223--1357:IUSHR : [325:325]
n212--1363:ISHL : [326:326]
n250--1187:ISHL : [327:327]
n143--1018:IOR : [328:328]
n222--1364:IOR : [329:329]
n249--1188:IOR : [330:330]
n182--1540:IOR : [331:331]
n277--1026:IADD : [332:332]
n83--1372:IADD : [333:333]
n180--1548:IADD : [334:334]
n280--1196:IADD : [335:335]
n103--1216:ISUB : [336:336]
n159--1033:IXOR : [337:337]
n102--1203:IXOR : [338:338]
n82--1379:IXOR : [339:339]
n139--1392:ISUB : [340:340]
n293--1568:ISUB : [341:341]
n208--1555:IXOR : [342:342]
n160--1046:ISUB : [343:343]
n176--1211:IUSHR : [344:344]
n158--1047:ISHL : [345:345]
n115--1387:IUSHR : [346:346]
n255--1041:IUSHR : [347:347]
n101--1217:ISHL : [348:348]
n6--1563:IUSHR : [349:349]
n7--1569:ISHL : [350:350]
n138--1393:ISHL : [351:351]
n254--1048:IOR : [352:352]
n5--1570:IOR : [353:353]
n289--1218:IOR : [354:354]
n306--1574:IADD : [355:355]
n140--1394:IOR : [356:356]
n307--193:IFGE : [357:357]

FINISHED ALAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 43 with 308 nodes

n264--539:ISHL : [0:0]
n301--384:ISHL : [0:0]
n302--216:ISHL : [0:0]
n247--727:ISHL : [0:0]
n258--371:ISHL : [0:0]
n244--713:ISHL : [0:0]
n72--552:ISHL : [0:0]
n93--197:DMA_LOAD(ref) : [0:1]
n74--203:ISHL : [0:0]
n263--541:IADD : [1:1]
n126--716:IADD : [1:1]
n201--218:IADD : [1:1]
n94--730:IADD : [1:1]
n71--554:IADD : [1:1]
n218--373:IADD : [1:1]
n73--205:IADD : [1:1]
n282--386:IADD : [1:1]
n243--387:DMA_LOAD : [2:3]
n37--231:DMA_LOAD(ref) : [2:3]
n235--542:DMA_LOAD : [2:3]
n125--717:DMA_LOAD : [2:3]
n189--555:DMA_LOAD : [2:3]
n92--731:DMA_LOAD : [2:3]
n215--206:DMA_LOAD : [2:3]
n76--219:DMA_LOAD : [2:3]
n23--374:DMA_LOAD : [2:3]
n253--566:DMA_LOAD : [4:5]
n298--236:DMA_LOAD : [4:5]
n251--742:DMA_LOAD : [4:5]
n214--229:DMA_LOAD : [4:5]
n217--573:DMA_LOAD : [4:5]
n229--749:DMA_LOAD : [4:5]
n105--404:DMA_LOAD : [4:5]
n22--397:DMA_LOAD : [4:5]
n58--750:IXOR : [6:6]
n104--405:IXOR : [6:6]
n124--574:IXOR : [6:6]
n51--237:IXOR : [6:6]
n57--751:IADD : [7:7]
n276--406:IADD : [7:7]
n50--238:IADD : [7:7]
n85--575:IADD : [7:7]
n165--752:IADD : [8:8]
n137--407:IADD : [8:8]
n135--239:IADD : [8:8]
n84--576:IADD : [8:8]
n206--244:IXOR : [9:9]
n118--425:ISUB : [9:9]
n207--257:ISUB : [9:9]
n117--412:IXOR : [9:9]
n21--772:ISUB : [9:9]
n20--759:IXOR : [9:9]
n12--596:ISUB : [9:9]
n11--583:IXOR : [9:9]
n114--258:ISHL : [10:10]
n202--767:IUSHR : [10:10]
n288--420:IUSHR : [10:10]
n113--252:IUSHR : [10:10]
n19--773:ISHL : [10:10]
n245--591:IUSHR : [10:10]
n116--426:ISHL : [10:10]
n10--597:ISHL : [10:10]
n112--259:IOR : [11:11]
n216--427:IOR : [11:11]
n260--774:IOR : [11:11]
n171--598:IOR : [11:11]
n46--435:IADD : [12:12]
n1--606:IADD : [12:12]
n238--782:IADD : [12:12]
n88--267:IADD : [12:12]
n0--613:IXOR : [13:13]
n41--274:IXOR : [13:13]
n98--626:ISUB : [13:13]
n271--789:IXOR : [13:13]
n75--300:DMA_LOAD : [13:14]
n283--307:DMA_LOAD : [13:14]
n45--442:IXOR : [13:13]
n242--468:DMA_LOAD : [13:14]
n286--802:ISUB : [13:13]
n295--287:ISUB : [13:13]
n274--640:DMA_LOAD : [13:14]
n142--455:ISUB : [13:13]
n156--816:DMA_LOAD : [13:14]
n157--823:DMA_LOAD : [13:14]
n234--647:DMA_LOAD : [13:14]
n226--475:DMA_LOAD : [13:14]
n40--282:IUSHR : [14:14]
n97--627:ISHL : [14:14]
n154--803:ISHL : [14:14]
n265--621:IUSHR : [14:14]
n141--456:ISHL : [14:14]
n153--797:IUSHR : [14:14]
n211--288:ISHL : [14:14]
n278--450:IUSHR : [14:14]
n14--628:IOR : [15:15]
n110--289:IOR : [15:15]
n155--824:IXOR : [15:15]
n49--476:IXOR : [15:15]
n48--457:IOR : [15:15]
n304--648:IXOR : [15:15]
n184--308:IXOR : [15:15]
n67--804:IOR : [15:15]
n47--477:IADD : [16:16]
n166--825:IADD : [16:16]
n305--649:IADD : [16:16]
n183--309:IADD : [16:16]
n163--310:IADD : [17:17]
n164--826:IADD : [17:17]
n136--478:IADD : [17:17]
n62--650:IADD : [17:17]
n43--657:IXOR : [18:18]
n294--846:ISUB : [18:18]
n291--1073:ISHL : [18:18]
n292--496:ISUB : [18:18]
n44--670:ISUB : [18:18]
n132--483:IXOR : [18:18]
n210--1243:ISHL : [18:18]
n100--315:IXOR : [18:18]
n240--1229:ISHL : [18:18]
n296--1059:ISHL : [18:18]
n225--833:IXOR : [18:18]
n179--1419:ISHL : [18:18]
n300--1405:ISHL : [18:18]
n168--328:ISUB : [18:18]
n228--889:ISHL : [18:18]
n303--903:ISHL : [18:18]
n290--847:ISHL : [19:19]
n42--671:ISHL : [19:19]
n99--323:IUSHR : [19:19]
n177--892:IADD : [19:19]
n188--1076:IADD : [19:19]
n175--1062:IADD : [19:19]
n241--665:IUSHR : [19:19]
n131--491:IUSHR : [19:19]
n224--841:IUSHR : [19:19]
n178--1422:IADD : [19:19]
n167--329:ISHL : [19:19]
n146--1246:IADD : [19:19]
n239--1232:IADD : [19:19]
n107--1408:IADD : [19:19]
n259--497:ISHL : [19:19]
n219--906:IADD : [19:19]
n297--1233:DMA_LOAD : [20:21]
n35--1077:DMA_LOAD : [20:21]
n174--1063:DMA_LOAD : [20:21]
n38--907:DMA_LOAD : [20:21]
n130--1423:DMA_LOAD : [20:21]
n196--330:IOR : [20:20]
n120--848:IOR : [20:20]
n17--672:IOR : [20:20]
n106--1409:DMA_LOAD : [20:21]
n87--1247:DMA_LOAD : [20:21]
n56--498:IOR : [20:20]
n33--893:DMA_LOAD : [20:21]
n68--856:IADD : [21:21]
n111--338:IADD : [21:21]
n15--680:IADD : [21:21]
n55--506:IADD : [21:21]
n81--1265:DMA_LOAD : [22:23]
n80--1258:DMA_LOAD : [22:23]
n9--513:IXOR : [22:22]
n32--917:DMA_LOAD : [22:23]
n172--1087:DMA_LOAD : [22:23]
n173--1094:DMA_LOAD : [22:23]
n66--863:IXOR : [22:22]
n36--924:DMA_LOAD : [22:23]
n275--1434:DMA_LOAD : [22:23]
n25--345:IXOR : [22:22]
n13--687:IXOR : [22:22]
n284--876:ISUB : [22:22]
n26--358:ISUB : [22:22]
n257--700:ISUB : [22:22]
n236--1441:DMA_LOAD : [22:23]
n200--526:ISUB : [22:22]
n8--521:IUSHR : [23:23]
n65--353:IUSHR : [23:23]
n78--527:ISHL : [23:23]
n187--877:ISHL : [23:23]
n24--359:ISHL : [23:23]
n186--871:IUSHR : [23:23]
n279--695:IUSHR : [23:23]
n256--701:ISHL : [23:23]
n79--1266:IXOR : [24:24]
n90--878:IOR : [24:24]
n148--702:IOR : [24:24]
n266--925:IXOR : [24:24]
n149--1095:IXOR : [24:24]
n30--528:IOR : [24:24]
n194--1442:IXOR : [24:24]
n64--360:IOR : [24:24]
n147--1096:IADD : [25:25]
n63--1267:IADD : [25:25]
n261--926:IADD : [25:25]
n193--1443:IADD : [25:25]
n121--927:IADD : [26:26]
n197--1097:IADD : [26:26]
n18--1444:IADD : [26:26]
n60--1268:IADD : [26:26]
n16--1451:IXOR : [27:27]
n134--1288:ISUB : [27:27]
n191--1102:IXOR : [27:27]
n119--932:IXOR : [27:27]
n128--945:ISUB : [27:27]
n272--1464:ISUB : [27:27]
n192--1115:ISUB : [27:27]
n77--1275:IXOR : [27:27]
n133--1289:ISHL : [28:28]
n185--1283:IUSHR : [28:28]
n246--940:IUSHR : [28:28]
n39--1459:IUSHR : [28:28]
n190--1116:ISHL : [28:28]
n248--1110:IUSHR : [28:28]
n127--946:ISHL : [28:28]
n150--1465:ISHL : [28:28]
n262--1117:IOR : [29:29]
n123--1290:IOR : [29:29]
n195--947:IOR : [29:29]
n53--1466:IOR : [29:29]
n91--1298:IADD : [30:30]
n31--955:IADD : [30:30]
n162--1125:IADD : [30:30]
n181--1474:IADD : [30:30]
n161--1132:IXOR : [31:31]
n86--1332:DMA_LOAD : [31:32]
n34--1158:DMA_LOAD : [31:32]
n89--1305:IXOR : [31:31]
n270--995:DMA_LOAD : [31:32]
n221--1494:ISUB : [31:31]
n273--1339:DMA_LOAD : [31:32]
n29--962:IXOR : [31:31]
n269--988:DMA_LOAD : [31:32]
n203--975:ISUB : [31:31]
n233--1145:ISUB : [31:31]
n299--1318:ISUB : [31:31]
n129--1508:DMA_LOAD : [31:32]
n205--1515:DMA_LOAD : [31:32]
n109--1481:IXOR : [31:31]
n209--1165:DMA_LOAD : [31:32]
n96--1146:ISHL : [32:32]
n95--1140:IUSHR : [32:32]
n151--970:IUSHR : [32:32]
n170--976:ISHL : [32:32]
n281--1319:ISHL : [32:32]
n220--1495:ISHL : [32:32]
n108--1489:IUSHR : [32:32]
n227--1313:IUSHR : [32:32]
n69--1320:IOR : [33:33]
n169--977:IOR : [33:33]
n268--996:IXOR : [33:33]
n3--1147:IOR : [33:33]
n4--1166:IXOR : [33:33]
n70--1340:IXOR : [33:33]
n237--1496:IOR : [33:33]
n204--1516:IXOR : [33:33]
n152--1517:IADD : [34:34]
n2--1167:IADD : [34:34]
n267--997:IADD : [34:34]
n61--1341:IADD : [34:34]
n199--998:IADD : [35:35]
n59--1342:IADD : [35:35]
n252--1168:IADD : [35:35]
n54--1518:IADD : [35:35]
n198--1003:IXOR : [36:36]
n287--1538:ISUB : [36:36]
n122--1349:IXOR : [36:36]
n230--1016:ISUB : [36:36]
n285--1186:ISUB : [36:36]
n213--1362:ISUB : [36:36]
n28--1173:IXOR : [36:36]
n52--1525:IXOR : [36:36]
n231--1533:IUSHR : [37:37]
n144--1011:IUSHR : [37:37]
n232--1539:ISHL : [37:37]
n27--1181:IUSHR : [37:37]
n145--1017:ISHL : [37:37]
n223--1357:IUSHR : [37:37]
n212--1363:ISHL : [37:37]
n250--1187:ISHL : [37:37]
n143--1018:IOR : [38:38]
n222--1364:IOR : [38:38]
n249--1188:IOR : [38:38]
n182--1540:IOR : [38:38]
n277--1026:IADD : [39:39]
n83--1372:IADD : [39:39]
n180--1548:IADD : [39:39]
n280--1196:IADD : [39:39]
n103--1216:ISUB : [40:40]
n159--1033:IXOR : [40:40]
n102--1203:IXOR : [40:40]
n82--1379:IXOR : [40:40]
n139--1392:ISUB : [40:40]
n293--1568:ISUB : [40:40]
n208--1555:IXOR : [40:40]
n160--1046:ISUB : [40:40]
n176--1211:IUSHR : [41:41]
n158--1047:ISHL : [41:41]
n115--1387:IUSHR : [41:41]
n255--1041:IUSHR : [41:41]
n101--1217:ISHL : [41:41]
n6--1563:IUSHR : [41:41]
n7--1569:ISHL : [41:41]
n138--1393:ISHL : [41:41]
n254--1048:IOR : [42:42]
n5--1570:IOR : [42:42]
n289--1218:IOR : [42:42]
n306--1574:IADD : [42:42]
n140--1394:IOR : [42:42]
n307--193:IFGE : [42:42]

FINISHED ALAP SCHEDULE


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 984 milliseconds to converge
Scheduling took 984 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 1012 milliseconds to converge
Scheduling took 1012 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 984 milliseconds to converge
Scheduling took 984 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 350 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 984 milliseconds to converge
Scheduling took 984 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 825 milliseconds to converge
Scheduling took 826 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 984 milliseconds to converge
Scheduling took 984 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 337 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 984 milliseconds to converge
Scheduling took 984 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 892 milliseconds to converge
Scheduling took 893 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 1012 milliseconds to converge
Scheduling took 1012 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 350 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 1012 milliseconds to converge
Scheduling took 1012 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 825 milliseconds to converge
Scheduling took 826 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 1012 milliseconds to converge
Scheduling took 1012 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 337 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 1012 milliseconds to converge
Scheduling took 1012 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 892 milliseconds to converge
Scheduling took 893 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 350 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 825 milliseconds to converge
Scheduling took 826 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 350 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 337 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 350 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 892 milliseconds to converge
Scheduling took 893 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 825 milliseconds to converge
Scheduling took 826 milliseconds


Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 337 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 825 milliseconds to converge
Scheduling took 826 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 892 milliseconds to converge
Scheduling took 893 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%



Comparing lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false 
		 with lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true

--->  Schedules are equal

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 337 milliseconds


Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 892 milliseconds to converge
Scheduling took 893 milliseconds

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%




%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 179 with 308 nodes

n37--231:DMA_LOAD(ref) : [0:1]
n93--197:DMA_LOAD(ref) : [0:1]
n264--539:ISHL : [2:2]
n301--384:ISHL : [2:2]
n302--216:ISHL : [3:3]
n247--727:ISHL : [3:3]
n258--371:ISHL : [4:4]
n244--713:ISHL : [4:4]
n72--552:ISHL : [5:5]
n74--203:ISHL : [5:5]
n263--541:IADD : [6:6]
n126--716:IADD : [6:6]
n201--218:IADD : [7:7]
n94--730:IADD : [7:7]
n71--554:IADD : [8:8]
n218--373:IADD : [8:8]
n73--205:IADD : [9:9]
n282--386:IADD : [9:9]
n243--387:DMA_LOAD : [10:11]
n235--542:DMA_LOAD : [10:11]
n125--717:DMA_LOAD : [12:13]
n189--555:DMA_LOAD : [12:13]
n92--731:DMA_LOAD : [14:15]
n215--206:DMA_LOAD : [14:15]
n76--219:DMA_LOAD : [16:17]
n23--374:DMA_LOAD : [16:17]
n253--566:DMA_LOAD : [18:19]
n298--236:DMA_LOAD : [18:19]
n251--742:DMA_LOAD : [20:21]
n214--229:DMA_LOAD : [20:21]
n217--573:DMA_LOAD : [22:23]
n229--749:DMA_LOAD : [22:23]
n105--404:DMA_LOAD : [24:25]
n22--397:DMA_LOAD : [24:25]
n58--750:IXOR : [26:26]
n104--405:IXOR : [26:26]
n124--574:IXOR : [27:27]
n51--237:IXOR : [27:27]
n57--751:IADD : [28:28]
n276--406:IADD : [28:28]
n50--238:IADD : [29:29]
n85--575:IADD : [29:29]
n165--752:IADD : [30:30]
n137--407:IADD : [30:30]
n135--239:IADD : [31:31]
n84--576:IADD : [31:31]
n206--244:IXOR : [32:32]
n117--412:IXOR : [32:32]
n20--759:IXOR : [33:33]
n11--583:IXOR : [33:33]
n118--425:ISUB : [34:34]
n207--257:ISUB : [34:34]
n21--772:ISUB : [35:35]
n12--596:ISUB : [35:35]
n114--258:ISHL : [36:36]
n202--767:IUSHR : [36:36]
n288--420:IUSHR : [37:37]
n113--252:IUSHR : [37:37]
n19--773:ISHL : [38:38]
n245--591:IUSHR : [38:38]
n116--426:ISHL : [39:39]
n10--597:ISHL : [39:39]
n112--259:IOR : [40:40]
n216--427:IOR : [40:40]
n260--774:IOR : [41:41]
n171--598:IOR : [41:41]
n46--435:IADD : [42:42]
n1--606:IADD : [42:42]
n238--782:IADD : [43:43]
n88--267:IADD : [43:43]
n0--613:IXOR : [44:44]
n41--274:IXOR : [44:44]
n271--789:IXOR : [45:45]
n45--442:IXOR : [45:45]
n286--802:ISUB : [46:46]
n295--287:ISUB : [46:46]
n142--455:ISUB : [47:47]
n98--626:ISUB : [47:47]
n154--803:ISHL : [48:48]
n265--621:IUSHR : [48:48]
n141--456:ISHL : [49:49]
n153--797:IUSHR : [49:49]
n211--288:ISHL : [50:50]
n278--450:IUSHR : [50:50]
n40--282:IUSHR : [51:51]
n97--627:ISHL : [51:51]
n14--628:IOR : [52:52]
n110--289:IOR : [52:52]
n48--457:IOR : [53:53]
n67--804:IOR : [53:53]
n242--468:DMA_LOAD : [54:55]
n274--640:DMA_LOAD : [54:55]
n156--816:DMA_LOAD : [56:57]
n157--823:DMA_LOAD : [56:57]
n234--647:DMA_LOAD : [58:59]
n226--475:DMA_LOAD : [58:59]
n75--300:DMA_LOAD : [60:61]
n283--307:DMA_LOAD : [60:61]
n155--824:IXOR : [62:62]
n49--476:IXOR : [62:62]
n304--648:IXOR : [63:63]
n184--308:IXOR : [63:63]
n47--477:IADD : [64:64]
n166--825:IADD : [64:64]
n305--649:IADD : [65:65]
n183--309:IADD : [65:65]
n163--310:IADD : [66:66]
n164--826:IADD : [66:66]
n136--478:IADD : [67:67]
n62--650:IADD : [67:67]
n132--483:IXOR : [68:68]
n100--315:IXOR : [68:68]
n225--833:IXOR : [69:69]
n43--657:IXOR : [69:69]
n168--328:ISUB : [70:70]
n294--846:ISUB : [70:70]
n292--496:ISUB : [71:71]
n44--670:ISUB : [71:71]
n241--665:IUSHR : [72:72]
n131--491:IUSHR : [72:72]
n224--841:IUSHR : [73:73]
n167--329:ISHL : [73:73]
n290--847:ISHL : [74:74]
n259--497:ISHL : [74:74]
n42--671:ISHL : [75:75]
n99--323:IUSHR : [75:75]
n196--330:IOR : [76:76]
n120--848:IOR : [76:76]
n17--672:IOR : [77:77]
n56--498:IOR : [77:77]
n68--856:IADD : [78:78]
n111--338:IADD : [78:78]
n15--680:IADD : [79:79]
n55--506:IADD : [79:79]
n25--345:IXOR : [80:80]
n13--687:IXOR : [80:80]
n9--513:IXOR : [81:81]
n66--863:IXOR : [81:81]
n284--876:ISUB : [82:82]
n26--358:ISUB : [82:82]
n257--700:ISUB : [83:83]
n200--526:ISUB : [83:83]
n187--877:ISHL : [84:84]
n24--359:ISHL : [84:84]
n186--871:IUSHR : [85:85]
n279--695:IUSHR : [85:85]
n256--701:ISHL : [86:86]
n8--521:IUSHR : [86:86]
n65--353:IUSHR : [87:87]
n78--527:ISHL : [87:87]
n90--878:IOR : [88:88]
n148--702:IOR : [88:88]
n30--528:IOR : [89:89]
n64--360:IOR : [89:89]
n210--1243:ISHL : [90:90]
n240--1229:ISHL : [90:90]
n296--1059:ISHL : [91:91]
n179--1419:ISHL : [91:91]
n300--1405:ISHL : [92:92]
n228--889:ISHL : [92:92]
n303--903:ISHL : [93:93]
n291--1073:ISHL : [93:93]
n177--892:IADD : [94:94]
n188--1076:IADD : [94:94]
n175--1062:IADD : [95:95]
n178--1422:IADD : [95:95]
n146--1246:IADD : [96:96]
n239--1232:IADD : [96:96]
n107--1408:IADD : [97:97]
n219--906:IADD : [97:97]
n297--1233:DMA_LOAD : [98:99]
n35--1077:DMA_LOAD : [98:99]
n174--1063:DMA_LOAD : [100:101]
n38--907:DMA_LOAD : [100:101]
n130--1423:DMA_LOAD : [102:103]
n106--1409:DMA_LOAD : [102:103]
n87--1247:DMA_LOAD : [104:105]
n33--893:DMA_LOAD : [104:105]
n36--924:DMA_LOAD : [106:107]
n275--1434:DMA_LOAD : [106:107]
n236--1441:DMA_LOAD : [108:109]
n81--1265:DMA_LOAD : [108:109]
n80--1258:DMA_LOAD : [110:111]
n32--917:DMA_LOAD : [110:111]
n172--1087:DMA_LOAD : [112:113]
n173--1094:DMA_LOAD : [112:113]
n79--1266:IXOR : [114:114]
n266--925:IXOR : [114:114]
n149--1095:IXOR : [115:115]
n194--1442:IXOR : [115:115]
n147--1096:IADD : [116:116]
n63--1267:IADD : [116:116]
n261--926:IADD : [117:117]
n193--1443:IADD : [117:117]
n121--927:IADD : [118:118]
n197--1097:IADD : [118:118]
n18--1444:IADD : [119:119]
n60--1268:IADD : [119:119]
n16--1451:IXOR : [120:120]
n191--1102:IXOR : [120:120]
n119--932:IXOR : [121:121]
n77--1275:IXOR : [121:121]
n134--1288:ISUB : [122:122]
n128--945:ISUB : [122:122]
n272--1464:ISUB : [123:123]
n192--1115:ISUB : [123:123]
n133--1289:ISHL : [124:124]
n185--1283:IUSHR : [124:124]
n246--940:IUSHR : [125:125]
n39--1459:IUSHR : [125:125]
n190--1116:ISHL : [126:126]
n248--1110:IUSHR : [126:126]
n127--946:ISHL : [127:127]
n150--1465:ISHL : [127:127]
n262--1117:IOR : [128:128]
n123--1290:IOR : [128:128]
n195--947:IOR : [129:129]
n53--1466:IOR : [129:129]
n91--1298:IADD : [130:130]
n31--955:IADD : [130:130]
n162--1125:IADD : [131:131]
n181--1474:IADD : [131:131]
n29--962:IXOR : [132:132]
n161--1132:IXOR : [132:132]
n89--1305:IXOR : [133:133]
n109--1481:IXOR : [133:133]
n221--1494:ISUB : [134:134]
n203--975:ISUB : [134:134]
n233--1145:ISUB : [135:135]
n299--1318:ISUB : [135:135]
n220--1495:ISHL : [136:136]
n108--1489:IUSHR : [136:136]
n96--1146:ISHL : [137:137]
n95--1140:IUSHR : [137:137]
n227--1313:IUSHR : [138:138]
n151--970:IUSHR : [138:138]
n170--976:ISHL : [139:139]
n281--1319:ISHL : [139:139]
n69--1320:IOR : [140:140]
n169--977:IOR : [140:140]
n3--1147:IOR : [141:141]
n237--1496:IOR : [141:141]
n273--1339:DMA_LOAD : [142:143]
n269--988:DMA_LOAD : [142:143]
n129--1508:DMA_LOAD : [144:145]
n205--1515:DMA_LOAD : [144:145]
n86--1332:DMA_LOAD : [146:147]
n34--1158:DMA_LOAD : [146:147]
n270--995:DMA_LOAD : [148:149]
n209--1165:DMA_LOAD : [148:149]
n268--996:IXOR : [150:150]
n4--1166:IXOR : [150:150]
n70--1340:IXOR : [151:151]
n204--1516:IXOR : [151:151]
n152--1517:IADD : [152:152]
n2--1167:IADD : [152:152]
n267--997:IADD : [153:153]
n61--1341:IADD : [153:153]
n199--998:IADD : [154:154]
n59--1342:IADD : [154:154]
n252--1168:IADD : [155:155]
n54--1518:IADD : [155:155]
n198--1003:IXOR : [156:156]
n122--1349:IXOR : [156:156]
n28--1173:IXOR : [157:157]
n52--1525:IXOR : [157:157]
n287--1538:ISUB : [158:158]
n230--1016:ISUB : [158:158]
n285--1186:ISUB : [159:159]
n213--1362:ISUB : [159:159]
n231--1533:IUSHR : [160:160]
n144--1011:IUSHR : [160:160]
n232--1539:ISHL : [161:161]
n27--1181:IUSHR : [161:161]
n145--1017:ISHL : [162:162]
n223--1357:IUSHR : [162:162]
n212--1363:ISHL : [163:163]
n250--1187:ISHL : [163:163]
n143--1018:IOR : [164:164]
n222--1364:IOR : [164:164]
n249--1188:IOR : [165:165]
n182--1540:IOR : [165:165]
n277--1026:IADD : [166:166]
n83--1372:IADD : [166:166]
n180--1548:IADD : [167:167]
n280--1196:IADD : [167:167]
n159--1033:IXOR : [168:168]
n102--1203:IXOR : [168:168]
n82--1379:IXOR : [169:169]
n208--1555:IXOR : [169:169]
n103--1216:ISUB : [170:170]
n139--1392:ISUB : [170:170]
n293--1568:ISUB : [171:171]
n160--1046:ISUB : [171:171]
n176--1211:IUSHR : [172:172]
n158--1047:ISHL : [172:172]
n115--1387:IUSHR : [173:173]
n255--1041:IUSHR : [173:173]
n101--1217:ISHL : [174:174]
n6--1563:IUSHR : [174:174]
n7--1569:ISHL : [175:175]
n138--1393:ISHL : [175:175]
n254--1048:IOR : [176:176]
n5--1570:IOR : [176:176]
n289--1218:IOR : [177:177]
n306--1574:IADD : [177:177]
n140--1394:IOR : [178:178]
n307--193:IFGE : [178:178]

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 984 milliseconds to converge
Scheduling took 984 milliseconds

Print BULB tree: 
l_bound: 179, u_bound: 179; investigated partial schedule: {}; 
└── l_bound: 179, u_bound: 179; investigated n264--539:ISHL in [0:0]; investigated partial schedule: {0=[n264--539:ISHL]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: false, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 1012 milliseconds to converge
Scheduling took 1012 milliseconds

Print BULB tree: 
l_bound: 179, u_bound: 179; investigated partial schedule: {}; 
└── l_bound: 179, u_bound: 179; investigated n264--539:ISHL in [0:0]; investigated partial schedule: {0=[n264--539:ISHL]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: false, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 350 milliseconds

Print BULB tree: 
l_bound: 43, u_bound: 179; investigated partial schedule: {}; 
└── l_bound: 43, u_bound: 179; investigated n264--539:ISHL in [0:0]; investigated partial schedule: {0=[n264--539:ISHL]}; 
    └── l_bound: 43, u_bound: 179; investigated n301--384:ISHL in [0:0]; investigated partial schedule: {0=[n264--539:ISHL, n301--384:ISHL]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: false
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 825 milliseconds to converge
Scheduling took 826 milliseconds

Print BULB tree: 
l_bound: 179, u_bound: 179; investigated partial schedule: {}; 
└── l_bound: 179, u_bound: 179; investigated n264--539:ISHL in [0:0]; investigated partial schedule: {0=[n264--539:ISHL]}; 

Printing BULB metrics for lBoundEstimator: ASAP, lazyALAP: true, updateAlapBound: false
BULB tree contains 3 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: false, 0 times
Best latency found: 179
Initial best latency: 179
0 out of 308 DFG nodes could be skipped to find best schedule
It took 0 milliseconds to converge
Scheduling took 337 milliseconds

Print BULB tree: 
l_bound: 43, u_bound: 179; investigated partial schedule: {}; 
└── l_bound: 43, u_bound: 179; investigated n264--539:ISHL in [0:0]; investigated partial schedule: {0=[n264--539:ISHL]}; 
    └── l_bound: 43, u_bound: 179; investigated n301--384:ISHL in [0:0]; investigated partial schedule: {0=[n264--539:ISHL, n301--384:ISHL]}; 

Printing BULB metrics for lBoundEstimator: PAPER, lazyALAP: true, updateAlapBound: true
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 179
Initial best latency: 179
307 out of 308 DFG nodes could be skipped to find best schedule
It took 892 milliseconds to converge
Scheduling took 893 milliseconds

Print BULB tree: 
l_bound: 179, u_bound: 179; investigated partial schedule: {}; 
└── l_bound: 179, u_bound: 179; investigated n264--539:ISHL in [0:0]; investigated partial schedule: {0=[n264--539:ISHL]}; 

