#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 13 18:44:12 2020
# Process ID: 10056
# Current directory: C:/Documenti/GitHub/project_reti_logiche/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10416 C:\Documenti\GitHub\project_reti_logiche\project\project.xpr
# Log file: C:/Documenti/GitHub/project_reti_logiche/project/vivado.log
# Journal file: C:/Documenti/GitHub/project_reti_logiche/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Documenti/GitHub/project_reti_logiche/project/project.xpr
update_compile_order -fileset sources_1
close [ open C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2020.vhd w ]
add_files C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2020.vhd
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche.vhd]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
add_bp {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2020.vhd} 156
remove_bps -file {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2020.vhd} -line 156
add_bp {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2020.vhd} 156
restart
run 10 us
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
remove_bps -file {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2020.vhd} -line 156
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
update_compile_order -fileset sources_1
close_sim
close synth_1
close [ open C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_1.vhd w ]
add_files C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_1.vhd
export_ip_user_files -of_objects  [get_files C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2020.vhd] -no_script -reset -force -quiet
remove_files  C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2020.vhd
export_ip_user_files -of_objects  [get_files C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_1.vhd] -no_script -reset -force -quiet
remove_files  C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_1.vhd
file delete -force C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_1.vhd
close [ open C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd w ]
add_files C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
add_bp {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} 68
add_bp {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} 69
add_bp {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} 78
add_bp {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} 80
remove_bps -file {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} -line 69
add_bp {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} 71
remove_bps -file {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} -line 78
add_bp {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} 96
add_bp {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} 101
add_bp {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} 110
restart
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/temp_address}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/temp_o_done}} 
current_wave_config {Untitled 4}
log_wave {/project_tb/UUT/temp_o_en} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/temp_o_en}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/temp_o_we}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/CS}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/NS}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/o_address}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/o_done}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/o_en}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/o_we}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/o_data}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/i_clk}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/i_start}} 
current_wave_config {Untitled 4}
add_wave {{/project_tb/UUT/i_rst}} 
reset_run synth_1
step
step
step
step
restart
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
add_force {/project_tb/UUT/o_done} -radix bin {0 0ns}
add_force {/project_tb/UUT/o_en} -radix bin {0 0ns}
add_force {/project_tb/UUT/o_we} -radix bin {0 0ns}
add_force {/project_tb/UUT/o_data} -radix bin {0 0ns}
add_force {/project_tb/UUT/o_address} -radix hex {0 0ns}
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
remove_bps -file {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} -line 96
remove_bps -file {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} -line 101
remove_bps -file {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} -line 80
remove_bps -file {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} -line 71
remove_bps -file {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} -line 68
remove_bps -file {C:/Documenti/GitHub/project_reti_logiche/project/project.srcs/sources_1/new/project_reti_logiche_2.vhd} -line 110
close_sim
launch_simulation
source project_tb.tcl
restart
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 6}
add_wave {{/project_tb/UUT/o_done}} 
current_wave_config {Untitled 6}
add_wave {{/project_tb/UUT/o_en}} 
current_wave_config {Untitled 6}
add_wave {{/project_tb/UUT/o_we}} 
current_wave_config {Untitled 6}
add_wave {{/project_tb/UUT/i_data}} 
current_wave_config {Untitled 6}
add_wave {{/project_tb/UUT/o_data}} 
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run 10 us
run 10 us
restart
run 2050 ns
restart
run 400 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 7}
add_wave {{/project_tb/UUT/CS}} 
current_wave_config {Untitled 7}
add_wave {{/project_tb/UUT/NS}} 
current_wave_config {Untitled 7}
add_wave {{/project_tb/UUT/temp_o_en}} 
current_wave_config {Untitled 7}
add_wave {{/project_tb/UUT/temp_o_we}} 
current_wave_config {Untitled 7}
add_wave {{/project_tb/UUT/o_en}} 
current_wave_config {Untitled 7}
add_wave {{/project_tb/UUT/o_we}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 50 ns
step
step
step
step
step
step
step
step
current_wave_config {Untitled 7}
add_wave {{/project_tb/UUT/counter}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
launch_simulation
source project_tb.tcl
restart
run 700 ns
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 700 ns
step
step
step
current_wave_config {Untitled 9}
add_wave {{/project_tb/UUT/i_data}} 
current_wave_config {Untitled 9}
add_wave {{/project_tb/UUT/counter}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 700 ns
restart
run 600 ns
step
step
step
current_wave_config {Untitled 10}
add_wave {{/project_tb/UUT/o_address}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
launch_simulation
source project_tb.tcl
add_force {/project_tb/mem_address[2]} -radix bin {1 0ns}
step
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 14}
add_wave {{/project_tb/UUT/counter}} 
step
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
launch_simulation
source project_tb.tcl
step
step
step
close_sim
close_design
