# system info platform on 2023.09.29.19:41:22
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1696038050
#
#
# Files generated for platform on 2023.09.29.19:41:22
files:
filepath,kind,attributes,module,is_top
simulation/platform.v,VERILOG,,platform,true
simulation/submodules/platform_HPS.v,VERILOG,,platform_HPS,false
simulation/submodules/platform_SDRAM.v,VERILOG,,platform_SDRAM,false
simulation/submodules/platform_clk.v,VERILOG,,platform_clk,false
simulation/submodules/platform_nios2.v,VERILOG,,platform_nios2,false
simulation/submodules/platform_pio_0.v,VERILOG,,platform_pio_0,false
simulation/submodules/platform_pio_display_0.v,VERILOG,,platform_pio_display_0,false
simulation/submodules/platform_pio_password.v,VERILOG,,platform_pio_password,false
simulation/submodules/platform_rom.hex,HEX,,platform_rom,false
simulation/submodules/platform_rom.v,VERILOG,,platform_rom,false
simulation/submodules/platform_mm_interconnect_0.v,VERILOG,,platform_mm_interconnect_0,false
simulation/submodules/platform_mm_interconnect_1.v,VERILOG,,platform_mm_interconnect_1,false
simulation/submodules/platform_irq_mapper.sv,SYSTEM_VERILOG,,platform_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,platform_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,platform_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,platform_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,platform_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,platform_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,platform_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,platform_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,platform_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,platform_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,platform_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,platform_HPS_fpga_interfaces,false
simulation/submodules/platform_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,platform_HPS_fpga_interfaces,false
simulation/submodules/platform_HPS_hps_io.v,VERILOG,,platform_HPS_hps_io,false
simulation/submodules/platform_clk_sys_pll.vo,VERILOG,,platform_clk_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/platform_nios2_cpu.v,VERILOG,,platform_nios2_cpu,false
simulation/submodules/platform_nios2_cpu_nios2_waves.do,OTHER,,platform_nios2_cpu,false
simulation/submodules/platform_nios2_cpu_rf_ram_a.dat,DAT,,platform_nios2_cpu,false
simulation/submodules/platform_nios2_cpu_rf_ram_a.hex,HEX,,platform_nios2_cpu,false
simulation/submodules/platform_nios2_cpu_rf_ram_a.mif,MIF,,platform_nios2_cpu,false
simulation/submodules/platform_nios2_cpu_rf_ram_b.dat,DAT,,platform_nios2_cpu,false
simulation/submodules/platform_nios2_cpu_rf_ram_b.hex,HEX,,platform_nios2_cpu,false
simulation/submodules/platform_nios2_cpu_rf_ram_b.mif,MIF,,platform_nios2_cpu,false
simulation/submodules/platform_nios2_cpu_test_bench.v,VERILOG,,platform_nios2_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/platform_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_router,false
simulation/submodules/platform_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_router_002,false
simulation/submodules/platform_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_router_003,false
simulation/submodules/platform_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/platform_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_cmd_demux,false
simulation/submodules/platform_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/platform_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_cmd_mux,false
simulation/submodules/platform_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/platform_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_rsp_demux,false
simulation/submodules/platform_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/platform_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_rsp_mux,false
simulation/submodules/platform_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/platform_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,platform_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/platform_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,platform_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/platform_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,platform_mm_interconnect_1_router,false
simulation/submodules/platform_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,platform_mm_interconnect_1_router_001,false
simulation/submodules/platform_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,platform_mm_interconnect_1_cmd_demux,false
simulation/submodules/platform_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,platform_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,platform_mm_interconnect_1_cmd_mux,false
simulation/submodules/platform_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,platform_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,platform_mm_interconnect_1_rsp_mux,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,platform_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,platform_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,platform_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,platform_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,platform_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,platform_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,platform_HPS_hps_io_border,false
simulation/submodules/platform_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,platform_HPS_hps_io_border,false
simulation/submodules/platform_HPS_hps_io_border.sv,SYSTEM_VERILOG,,platform_HPS_hps_io_border,false
simulation/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
platform.HPS,platform_HPS
platform.HPS.fpga_interfaces,platform_HPS_fpga_interfaces
platform.HPS.hps_io,platform_HPS_hps_io
platform.HPS.hps_io.border,platform_HPS_hps_io_border
platform.SDRAM,platform_SDRAM
platform.clk,platform_clk
platform.clk.sys_pll,platform_clk_sys_pll
platform.clk.reset_from_locked,altera_up_avalon_reset_from_locked_signal
platform.nios2,platform_nios2
platform.nios2.cpu,platform_nios2_cpu
platform.pio_0,platform_pio_0
platform.pio_display_0,platform_pio_display_0
platform.pio_password,platform_pio_password
platform.rom,platform_rom
platform.mm_interconnect_0,platform_mm_interconnect_0
platform.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
platform.mm_interconnect_0.SDRAM_s1_translator,altera_merlin_slave_translator
platform.mm_interconnect_0.pio_display_0_s1_translator,altera_merlin_slave_translator
platform.mm_interconnect_0.pio_password_s1_translator,altera_merlin_slave_translator
platform.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
platform.mm_interconnect_0.HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
platform.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
platform.mm_interconnect_0.SDRAM_s1_agent,altera_merlin_slave_agent
platform.mm_interconnect_0.pio_display_0_s1_agent,altera_merlin_slave_agent
platform.mm_interconnect_0.pio_password_s1_agent,altera_merlin_slave_agent
platform.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
platform.mm_interconnect_0.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platform.mm_interconnect_0.SDRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
platform.mm_interconnect_0.pio_display_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platform.mm_interconnect_0.pio_display_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
platform.mm_interconnect_0.pio_password_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platform.mm_interconnect_0.pio_password_s1_agent_rdata_fifo,altera_avalon_sc_fifo
platform.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platform.mm_interconnect_0.pio_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
platform.mm_interconnect_0.router,platform_mm_interconnect_0_router
platform.mm_interconnect_0.router_001,platform_mm_interconnect_0_router
platform.mm_interconnect_0.router_002,platform_mm_interconnect_0_router_002
platform.mm_interconnect_0.router_003,platform_mm_interconnect_0_router_003
platform.mm_interconnect_0.router_004,platform_mm_interconnect_0_router_004
platform.mm_interconnect_0.router_005,platform_mm_interconnect_0_router_004
platform.mm_interconnect_0.router_006,platform_mm_interconnect_0_router_004
platform.mm_interconnect_0.HPS_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
platform.mm_interconnect_0.HPS_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
platform.mm_interconnect_0.SDRAM_s1_burst_adapter,altera_merlin_burst_adapter
platform.mm_interconnect_0.pio_display_0_s1_burst_adapter,altera_merlin_burst_adapter
platform.mm_interconnect_0.pio_password_s1_burst_adapter,altera_merlin_burst_adapter
platform.mm_interconnect_0.pio_0_s1_burst_adapter,altera_merlin_burst_adapter
platform.mm_interconnect_0.cmd_demux,platform_mm_interconnect_0_cmd_demux
platform.mm_interconnect_0.cmd_demux_001,platform_mm_interconnect_0_cmd_demux
platform.mm_interconnect_0.cmd_demux_002,platform_mm_interconnect_0_cmd_demux_002
platform.mm_interconnect_0.cmd_mux,platform_mm_interconnect_0_cmd_mux
platform.mm_interconnect_0.cmd_mux_001,platform_mm_interconnect_0_cmd_mux_001
platform.mm_interconnect_0.cmd_mux_002,platform_mm_interconnect_0_cmd_mux_001
platform.mm_interconnect_0.cmd_mux_003,platform_mm_interconnect_0_cmd_mux_001
platform.mm_interconnect_0.rsp_demux,platform_mm_interconnect_0_rsp_demux
platform.mm_interconnect_0.rsp_demux_001,platform_mm_interconnect_0_rsp_demux_001
platform.mm_interconnect_0.rsp_demux_002,platform_mm_interconnect_0_rsp_demux_001
platform.mm_interconnect_0.rsp_demux_003,platform_mm_interconnect_0_rsp_demux_001
platform.mm_interconnect_0.rsp_mux,platform_mm_interconnect_0_rsp_mux
platform.mm_interconnect_0.rsp_mux_001,platform_mm_interconnect_0_rsp_mux
platform.mm_interconnect_0.rsp_mux_002,platform_mm_interconnect_0_rsp_mux_002
platform.mm_interconnect_0.HPS_h2f_axi_master_wr_to_pio_display_0_s1_cmd_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.HPS_h2f_axi_master_wr_to_pio_password_s1_cmd_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.HPS_h2f_axi_master_wr_to_pio_0_s1_cmd_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.HPS_h2f_axi_master_rd_to_pio_display_0_s1_cmd_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.HPS_h2f_axi_master_rd_to_pio_password_s1_cmd_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.HPS_h2f_axi_master_rd_to_pio_0_s1_cmd_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.nios2_data_master_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.SDRAM_s1_to_nios2_data_master_rsp_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.pio_display_0_s1_to_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.pio_display_0_s1_to_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.pio_password_s1_to_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.pio_password_s1_to_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.pio_0_s1_to_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.pio_0_s1_to_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
platform.mm_interconnect_0.avalon_st_adapter,platform_mm_interconnect_0_avalon_st_adapter
platform.mm_interconnect_0.avalon_st_adapter.error_adapter_0,platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0
platform.mm_interconnect_0.avalon_st_adapter_001,platform_mm_interconnect_0_avalon_st_adapter_001
platform.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
platform.mm_interconnect_0.avalon_st_adapter_002,platform_mm_interconnect_0_avalon_st_adapter_001
platform.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
platform.mm_interconnect_0.avalon_st_adapter_003,platform_mm_interconnect_0_avalon_st_adapter_001
platform.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
platform.mm_interconnect_1,platform_mm_interconnect_1
platform.mm_interconnect_1.nios2_instruction_master_translator,altera_merlin_master_translator
platform.mm_interconnect_1.rom_s1_translator,altera_merlin_slave_translator
platform.mm_interconnect_1.nios2_instruction_master_agent,altera_merlin_master_agent
platform.mm_interconnect_1.rom_s1_agent,altera_merlin_slave_agent
platform.mm_interconnect_1.rom_s1_agent_rsp_fifo,altera_avalon_sc_fifo
platform.mm_interconnect_1.router,platform_mm_interconnect_1_router
platform.mm_interconnect_1.router_001,platform_mm_interconnect_1_router_001
platform.mm_interconnect_1.cmd_demux,platform_mm_interconnect_1_cmd_demux
platform.mm_interconnect_1.rsp_demux,platform_mm_interconnect_1_cmd_demux
platform.mm_interconnect_1.cmd_mux,platform_mm_interconnect_1_cmd_mux
platform.mm_interconnect_1.rsp_mux,platform_mm_interconnect_1_rsp_mux
platform.mm_interconnect_1.avalon_st_adapter,platform_mm_interconnect_0_avalon_st_adapter_001
platform.mm_interconnect_1.avalon_st_adapter.error_adapter_0,platform_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
platform.irq_mapper,platform_irq_mapper
platform.rst_controller,altera_reset_controller
platform.rst_controller_001,altera_reset_controller
