
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v' to AST representation.
Generating RTLIL representation for module `\picorv32'.
Generating RTLIL representation for module `\picorv32_regs'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_axi'.
Generating RTLIL representation for module `\picorv32_axi_adapter'.
Generating RTLIL representation for module `\picorv32_wb'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \picorv32
Parameter \ENABLE_COUNTERS = 1'0
Parameter \ENABLE_COUNTERS64 = 1'0
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'0
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'0
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'0
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'0
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'0
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 30'100000000000100000000000000000
Parameter \PROGADDR_IRQ = 30'100000000000100000000000010000
Parameter \STACKADDR = 32'11111111111111111111111111111111

4.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_COUNTERS = 1'0
Parameter \ENABLE_COUNTERS64 = 1'0
Parameter \ENABLE_REGS_16_31 = 1'1
Parameter \ENABLE_REGS_DUALPORT = 1'1
Parameter \LATCHED_MEM_RDATA = 1'0
Parameter \TWO_STAGE_SHIFT = 1'0
Parameter \TWO_CYCLE_COMPARE = 1'0
Parameter \TWO_CYCLE_ALU = 1'0
Parameter \CATCH_MISALIGN = 1'0
Parameter \CATCH_ILLINSN = 1'1
Parameter \ENABLE_PCPI = 1'0
Parameter \ENABLE_MUL = 1'0
Parameter \ENABLE_FAST_MUL = 1'0
Parameter \ENABLE_DIV = 1'0
Parameter \ENABLE_IRQ = 1'1
Parameter \ENABLE_IRQ_QREGS = 1'1
Parameter \ENABLE_IRQ_TIMER = 1'0
Parameter \ENABLE_TRACE = 1'0
Parameter \MASKED_IRQ = 1'0
Parameter \LATCHED_IRQ = 32'11111111111111111111111111111111
Parameter \PROGADDR_RESET = 30'100000000000100000000000000000
Parameter \PROGADDR_IRQ = 30'100000000000100000000000010000
Parameter \STACKADDR = 32'11111111111111111111111111111111
Generating RTLIL representation for module `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32'.

4.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32

4.2.4. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32
Removing unused module `\picorv32_wb'.
Removing unused module `\picorv32_axi_adapter'.
Removing unused module `\picorv32_axi'.
Removing unused module `\picorv32_pcpi_div'.
Removing unused module `\picorv32_pcpi_fast_mul'.
Removing unused module `\picorv32_pcpi_mul'.
Removing unused module `\picorv32_regs'.
Removing unused module `\picorv32'.
Removed 8 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1919$1589'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1240$1329'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1232$1328'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1224$1327'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1216$1326'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1208$1325'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1200$1324'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1192$1323'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1184$1322'.
Found and cleaned up 1 empty switch in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:189$2405'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:189$2405'.
Found and cleaned up 14 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
Found and cleaned up 1 empty switch in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1320$2203'.
Found and cleaned up 6 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:529$1845'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:529$1845'.
Cleaned up 32 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 23 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:885$958 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:831$954 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:810$951 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:735$929 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:706$918 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:676$907 in module top.
Marked 38 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1287$2185 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1273$2180 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 8 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1164$2145 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:790$1883 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 47 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:683$1878 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:413$1814 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Removed 2 dead cases from process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:384$1811 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:384$1811 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:373$1806 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:308$1732 in module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
Removed a total of 2 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 25 redundant assignments.
Promoted 261 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:586$1588'.
  Set init value: \regs1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:585$1587'.
  Set init value: \regs0 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:584$1586'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:583$1585'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:582$1584'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:581$1583'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:580$1582'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:579$1581'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:578$1580'.
  Set init value: \array_muxed1 = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:577$1579'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:555$1578'.
  Set init value: \csrbankarray_interface6_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:538$1577'.
  Set init value: \csrbankarray_interface5_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:473$1576'.
  Set init value: \csrbankarray_interface4_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:456$1575'.
  Set init value: \csrbankarray_interface3_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:439$1574'.
  Set init value: \csrbankarray_interface2_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:435$1573'.
  Set init value: \csrbankarray_sel_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:431$1572'.
  Set init value: \csrbankarray_sram_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:394$1571'.
  Set init value: \csrbankarray_interface1_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:381$1570'.
  Set init value: \csrbankarray_interface0_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:377$1569'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:374$1568'.
  Set init value: \error = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:373$1567'.
  Set init value: \slave_sel_r = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:372$1566'.
  Set init value: \slave_sel = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:365$1565'.
  Set init value: \shared_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:361$1564'.
  Set init value: \shared_dat_r = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:358$1563'.
  Set init value: \next_state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:357$1562'.
  Set init value: \state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:356$1561'.
  Set init value: \spram_maskwren11 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:354$1560'.
  Set init value: \spram_datain11 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:353$1559'.
  Set init value: \spram_maskwren01 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:351$1558'.
  Set init value: \spram_datain01 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:348$1557'.
  Set init value: \spram_dataout1 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:346$1556'.
  Set init value: \spram_maskwren10 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:344$1555'.
  Set init value: \spram_datain10 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:343$1554'.
  Set init value: \spram_maskwren00 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:341$1553'.
  Set init value: \spram_datain00 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:338$1552'.
  Set init value: \spram_dataout0 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:332$1550'.
  Set init value: \spram_bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:328$1549'.
  Set init value: \spram_bus_dat_r = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:324$1548'.
  Set init value: \led_ctrl_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:323$1547'.
  Set init value: \led_ctrl_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:322$1546'.
  Set init value: \led_addr_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:321$1545'.
  Set init value: \led_addr_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:320$1544'.
  Set init value: \led_dat_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:319$1543'.
  Set init value: \led_dat_storage = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:317$1542'.
  Set init value: \spiflash_counter = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:316$1541'.
  Set init value: \spiflash_miso1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:315$1540'.
  Set init value: \spiflash_i = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:314$1539'.
  Set init value: \spiflash_sr = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:313$1538'.
  Set init value: \spiflash_clk1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:312$1537'.
  Set init value: \spiflash_cs_n1 = 1'1
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:311$1536'.
  Set init value: \spiflash_bitbang_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:310$1535'.
  Set init value: \spiflash_bitbang_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:308$1534'.
  Set init value: \spiflash_miso_status = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:307$1533'.
  Set init value: \spiflash_bitbang_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:306$1532'.
  Set init value: \spiflash_bitbang_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:301$1530'.
  Set init value: \spiflash_bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:294$1529'.
  Set init value: \eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:293$1528'.
  Set init value: \eventmanager_storage = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:292$1527'.
  Set init value: \eventmanager_pending_w = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:288$1526'.
  Set init value: \eventmanager_status_w = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:284$1525'.
  Set init value: \waittimer2_count = 17'11101010011000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:281$1524'.
  Set init value: \eventsourceprocess2_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:280$1523'.
  Set init value: \eventsourceprocess2_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:278$1522'.
  Set init value: \eventsourceprocess2_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:276$1521'.
  Set init value: \waittimer1_count = 17'11101010011000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:273$1520'.
  Set init value: \eventsourceprocess1_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:272$1519'.
  Set init value: \eventsourceprocess1_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:270$1518'.
  Set init value: \eventsourceprocess1_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:268$1517'.
  Set init value: \waittimer0_count = 17'11101010011000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:265$1516'.
  Set init value: \eventsourceprocess0_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:264$1515'.
  Set init value: \eventsourceprocess0_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:262$1514'.
  Set init value: \eventsourceprocess0_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:259$1513'.
  Set init value: \leds_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:258$1512'.
  Set init value: \leds_storage = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:256$1511'.
  Set init value: \reset_delay = 12'111111111111
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:246$1508'.
  Set init value: \bus_wishbone_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:237$1507'.
  Set init value: \we = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:236$1506'.
  Set init value: \adr = 14'00000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:235$1505'.
  Set init value: \timer0_value = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:234$1504'.
  Set init value: \timer0_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:233$1503'.
  Set init value: \timer0_eventmanager_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:224$1502'.
  Set init value: \timer0_zero_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:223$1501'.
  Set init value: \timer0_zero_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:221$1500'.
  Set init value: \timer0_zero_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:217$1499'.
  Set init value: \timer0_value_status = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:216$1498'.
  Set init value: \timer0_update_value_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:215$1497'.
  Set init value: \timer0_update_value_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:214$1496'.
  Set init value: \timer0_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:213$1495'.
  Set init value: \timer0_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:212$1494'.
  Set init value: \timer0_reload_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:211$1493'.
  Set init value: \timer0_reload_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:210$1492'.
  Set init value: \timer0_load_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:209$1491'.
  Set init value: \timer0_load_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:193$1489'.
  Set init value: \uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:192$1488'.
  Set init value: \uart_rx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:191$1487'.
  Set init value: \uart_rx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:189$1485'.
  Set init value: \uart_rx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:182$1484'.
  Set init value: \uart_rx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:156$1483'.
  Set init value: \uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:155$1482'.
  Set init value: \uart_tx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:154$1481'.
  Set init value: \uart_tx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:152$1479'.
  Set init value: \uart_tx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:145$1478'.
  Set init value: \uart_tx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:133$1475'.
  Set init value: \uart_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:132$1474'.
  Set init value: \uart_eventmanager_storage = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:131$1473'.
  Set init value: \uart_eventmanager_pending_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:127$1472'.
  Set init value: \uart_eventmanager_status_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:123$1471'.
  Set init value: \uart_rx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:122$1470'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:120$1469'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:118$1468'.
  Set init value: \uart_tx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:117$1467'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:115$1466'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:104$1465'.
  Set init value: \uart_phy_rx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:103$1464'.
  Set init value: \uart_phy_rx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:102$1463'.
  Set init value: \uart_phy_rx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:101$1462'.
  Set init value: \uart_phy_rx_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:99$1461'.
  Set init value: \uart_phy_phase_accumulator_rx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:98$1460'.
  Set init value: \uart_phy_uart_clk_rxen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:97$1459'.
  Set init value: \uart_phy_source_payload_data = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:93$1456'.
  Set init value: \uart_phy_source_valid = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:92$1455'.
  Set init value: \uart_phy_tx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:91$1454'.
  Set init value: \uart_phy_tx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:90$1453'.
  Set init value: \uart_phy_tx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:89$1452'.
  Set init value: \uart_phy_phase_accumulator_tx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:88$1451'.
  Set init value: \uart_phy_uart_clk_txen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:84$1450'.
  Set init value: \uart_phy_sink_ready = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:82$1449'.
  Set init value: \uart_phy_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:81$1448'.
  Set init value: \uart_phy_storage = 41231686
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:51$1447'.
  Set init value: \picorv32_interrupt = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:38$1446'.
  Set init value: \ctrl_bus_errors = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:33$1445'.
  Set init value: \ctrl_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:32$1444'.
  Set init value: \ctrl_storage = 305419896

4.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:586$1588'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:585$1587'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:584$1586'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:583$1585'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:582$1584'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:581$1583'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:580$1582'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:579$1581'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:578$1580'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:577$1579'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:555$1578'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:538$1577'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:473$1576'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:456$1575'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:439$1574'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:435$1573'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:431$1572'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:394$1571'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:381$1570'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:377$1569'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:374$1568'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:373$1567'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:372$1566'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:365$1565'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:361$1564'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:358$1563'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:357$1562'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:356$1561'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:354$1560'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:353$1559'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:351$1558'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:348$1557'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:346$1556'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:344$1555'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:343$1554'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:341$1553'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:338$1552'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:336$1551'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:332$1550'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:328$1549'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:324$1548'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:323$1547'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:322$1546'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:321$1545'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:320$1544'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:319$1543'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:317$1542'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:316$1541'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:315$1540'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:314$1539'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:313$1538'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:312$1537'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:311$1536'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:310$1535'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:308$1534'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:307$1533'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:306$1532'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:305$1531'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:301$1530'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:294$1529'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:293$1528'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:292$1527'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:288$1526'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:284$1525'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:281$1524'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:280$1523'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:278$1522'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:276$1521'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:273$1520'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:272$1519'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:270$1518'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:268$1517'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:265$1516'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:264$1515'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:262$1514'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:259$1513'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:258$1512'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:256$1511'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:253$1510'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:250$1509'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:246$1508'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:237$1507'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:236$1506'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:235$1505'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:234$1504'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:233$1503'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:224$1502'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:223$1501'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:221$1500'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:217$1499'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:216$1498'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:215$1497'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:214$1496'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:213$1495'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:212$1494'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:211$1493'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:210$1492'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:209$1491'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:208$1490'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:193$1489'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:192$1488'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:191$1487'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:190$1486'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:189$1485'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:182$1484'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:156$1483'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:155$1482'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:154$1481'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:153$1480'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:152$1479'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:145$1478'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:137$1477'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:136$1476'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:133$1475'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:132$1474'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:131$1473'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:127$1472'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:123$1471'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:122$1470'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:120$1469'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:118$1468'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:117$1467'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:115$1466'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:104$1465'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:103$1464'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:102$1463'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:101$1462'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:99$1461'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:98$1460'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:97$1459'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:96$1458'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:95$1457'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:93$1456'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:92$1455'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:91$1454'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:90$1453'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:89$1452'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:88$1451'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:84$1450'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:82$1449'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:81$1448'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:51$1447'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:38$1446'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:33$1445'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:32$1444'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:31$1443'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1913$1432'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1903$1430'.
     1/1: $0\memdat_3[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1897$1425'.
     1/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428
     2/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_DATA[9:0]$1427
     3/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_ADDR[3:0]$1426
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1886$1423'.
     1/1: $0\memdat_1[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1880$1418'.
     1/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421
     2/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_DATA[9:0]$1420
     3/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_ADDR[3:0]$1419
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
     1/104: $0\spiflash_sr[31:0] [31:24]
     2/104: $0\uart_phy_phase_accumulator_rx[31:0]
     3/104: $0\uart_phy_phase_accumulator_tx[31:0]
     4/104: $0\ctrl_storage[31:0] [31:24]
     5/104: $0\uart_phy_storage[31:0] [15:8]
     6/104: $0\uart_phy_storage[31:0] [23:16]
     7/104: $0\timer0_load_storage[31:0] [31:24]
     8/104: $0\timer0_reload_storage[31:0] [15:8]
     9/104: $0\timer0_reload_storage[31:0] [23:16]
    10/104: $0\uart_phy_uart_clk_rxen[0:0]
    11/104: $0\timer0_load_storage[31:0] [15:8]
    12/104: $0\timer0_load_storage[31:0] [23:16]
    13/104: $0\uart_phy_storage[31:0] [7:0]
    14/104: $0\ctrl_storage[31:0] [15:8]
    15/104: $0\ctrl_storage[31:0] [23:16]
    16/104: $0\timer0_reload_storage[31:0] [31:24]
    17/104: $0\spiflash_sr[31:0] [7:0]
    18/104: $0\timer0_value[31:0]
    19/104: $0\uart_phy_uart_clk_txen[0:0]
    20/104: $0\uart_phy_storage[31:0] [31:24]
    21/104: $0\uart_phy_re[0:0]
    22/104: $0\csrbankarray_interface6_bank_bus_dat_r[7:0]
    23/104: $0\uart_eventmanager_re[0:0]
    24/104: $0\csrbankarray_interface5_bank_bus_dat_r[7:0]
    25/104: $0\timer0_eventmanager_re[0:0]
    26/104: $0\timer0_update_value_re[0:0]
    27/104: $0\timer0_en_re[0:0]
    28/104: $0\timer0_reload_re[0:0]
    29/104: $0\timer0_load_re[0:0]
    30/104: $0\csrbankarray_interface4_bank_bus_dat_r[7:0]
    31/104: $0\spiflash_bitbang_en_re[0:0]
    32/104: $0\spiflash_bitbang_re[0:0]
    33/104: $0\csrbankarray_interface3_bank_bus_dat_r[7:0]
    34/104: $0\led_ctrl_re[0:0]
    35/104: $0\led_addr_re[0:0]
    36/104: $0\led_dat_re[0:0]
    37/104: $0\csrbankarray_interface2_bank_bus_dat_r[7:0]
    38/104: $0\csrbankarray_sel_r[0:0]
    39/104: $0\ctrl_re[0:0]
    40/104: $0\csrbankarray_interface1_bank_bus_dat_r[7:0]
    41/104: $0\eventmanager_re[0:0]
    42/104: $0\leds_re[0:0]
    43/104: $0\csrbankarray_interface0_bank_bus_dat_r[7:0]
    44/104: $0\slave_sel_r[2:0]
    45/104: $0\spram_bus_ack[0:0]
    46/104: $0\eventsourceprocess2_old_trigger[0:0]
    47/104: $0\eventsourceprocess1_old_trigger[0:0]
    48/104: $0\eventsourceprocess0_old_trigger[0:0]
    49/104: $0\state[0:0]
    50/104: $0\timer0_zero_old_trigger[0:0]
    51/104: $0\uart_rx_old_trigger[0:0]
    52/104: $0\uart_tx_old_trigger[0:0]
    53/104: $0\uart_phy_rx_r[0:0]
    54/104: $0\uart_phy_source_valid[0:0]
    55/104: $0\uart_phy_sink_ready[0:0]
    56/104: $0\count[19:0]
    57/104: $0\led_ctrl_storage[3:0]
    58/104: $0\led_addr_storage[3:0]
    59/104: $0\led_dat_storage[7:0]
    60/104: $0\spiflash_counter[7:0]
    61/104: $0\spiflash_miso1[0:0]
    62/104: $0\spiflash_i[0:0]
    63/104: $0\spiflash_clk1[0:0]
    64/104: $0\spiflash_cs_n1[0:0]
    65/104: $0\spiflash_bitbang_en_storage[0:0]
    66/104: $0\spiflash_bitbang_storage[3:0]
    67/104: $0\spiflash_bus_ack[0:0]
    68/104: $0\eventmanager_storage[2:0]
    69/104: $0\waittimer2_count[16:0]
    70/104: $0\eventsourceprocess2_pending[0:0]
    71/104: $0\waittimer1_count[16:0]
    72/104: $0\eventsourceprocess1_pending[0:0]
    73/104: $0\waittimer0_count[16:0]
    74/104: $0\eventsourceprocess0_pending[0:0]
    75/104: $0\leds_storage[4:0]
    76/104: $0\timer0_eventmanager_storage[0:0]
    77/104: $0\timer0_zero_pending[0:0]
    78/104: $0\timer0_value_status[31:0]
    79/104: $0\timer0_update_value_storage[0:0]
    80/104: $0\timer0_en_storage[0:0]
    81/104: $0\timer0_load_storage[31:0] [7:0]
    82/104: $0\ctrl_storage[31:0] [7:0]
    83/104: $0\uart_rx_fifo_consume[3:0]
    84/104: $0\uart_rx_fifo_produce[3:0]
    85/104: $0\uart_rx_fifo_level0[4:0]
    86/104: $0\uart_rx_fifo_readable[0:0]
    87/104: $0\uart_tx_fifo_consume[3:0]
    88/104: $0\uart_tx_fifo_produce[3:0]
    89/104: $0\uart_tx_fifo_level0[4:0]
    90/104: $0\uart_tx_fifo_readable[0:0]
    91/104: $0\uart_eventmanager_storage[1:0]
    92/104: $0\uart_rx_pending[0:0]
    93/104: $0\uart_tx_pending[0:0]
    94/104: $0\uart_phy_rx_busy[0:0]
    95/104: $0\uart_phy_rx_bitcount[3:0]
    96/104: $0\uart_phy_rx_reg[7:0]
    97/104: $0\uart_phy_source_payload_data[7:0]
    98/104: $0\uart_phy_tx_busy[0:0]
    99/104: $0\uart_phy_tx_bitcount[3:0]
   100/104: $0\uart_phy_tx_reg[7:0]
   101/104: $0\timer0_reload_storage[31:0] [7:0]
   102/104: $0\ctrl_bus_errors[31:0]
   103/104: $0\spiflash_sr[31:0] [23:8]
   104/104: $0\serial_tx[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1250$1330'.
     1/1: $0\reset_delay[11:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1240$1329'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1232$1328'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1224$1327'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1216$1326'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1208$1325'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1200$1324'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1192$1323'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1184$1322'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1012$1078'.
     1/1: $0\csrbankarray_sram_bus_dat_r[7:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:946$975'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:914$963'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:885$958'.
     1/5: $0\spram_dataout1[15:0]
     2/5: $0\spram_datain11[15:0]
     3/5: $0\spram_maskwren01[3:0]
     4/5: $0\spram_maskwren11[3:0]
     5/5: $0\spram_datain01[15:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:847$955'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:831$954'.
     1/5: $0\spram_dataout0[15:0]
     2/5: $0\spram_datain10[15:0]
     3/5: $0\spram_maskwren00[3:0]
     4/5: $0\spram_datain00[15:0]
     5/5: $0\spram_maskwren10[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:810$951'.
     1/4: $0\spiflash_mosi[0:0]
     2/4: $0\spiflash_cs_n[0:0]
     3/4: $0\spiflash_clk[0:0]
     4/4: $0\spiflash_miso_status[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:794$942'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:788$940'.
     1/1: $0\eventsourceprocess2_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:782$939'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:776$937'.
     1/1: $0\eventsourceprocess1_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:770$935'.
     1/1: $0\eventsourceprocess0_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:735$929'.
     1/4: $0\next_state[0:0]
     2/4: $0\bus_wishbone_ack[0:0]
     3/4: $0\we[0:0]
     4/4: $0\adr[13:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:724$926'.
     1/1: $0\timer0_zero_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:706$918'.
     1/1: $0\uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:676$907'.
     1/1: $0\uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:654$899'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:648$897'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:643$896'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:637$894'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:591$888'.
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
     1/83: $0\reg_next_pc[31:0] [31:2]
     2/83: $0\reg_next_pc[31:0] [1:0]
     3/83: $0\reg_pc[31:0] [1:0]
     4/83: $19\next_irq_pending[2:2]
     5/83: $18\next_irq_pending[2:2]
     6/83: $17\next_irq_pending[2:2]
     7/83: $16\next_irq_pending[2:2]
     8/83: $15\next_irq_pending[2:2]
     9/83: $14\next_irq_pending[2:2]
    10/83: $5\next_irq_pending[31:0] [31:2]
    11/83: $3\set_mem_do_rdata[0:0]
    12/83: $5\next_irq_pending[31:0] [1]
    13/83: $3\set_mem_do_wdata[0:0]
    14/83: $5\next_irq_pending[31:0] [0]
    15/83: $4\set_mem_do_rinst[0:0]
    16/83: $3\set_mem_do_rinst[0:0]
    17/83: $4\set_mem_do_wdata[0:0]
    18/83: $12\next_irq_pending[1:1]
    19/83: $11\next_irq_pending[1:1]
    20/83: $10\next_irq_pending[1:1]
    21/83: $4\set_mem_do_rdata[0:0]
    22/83: $8\next_irq_pending[1:1]
    23/83: $7\next_irq_pending[1:1]
    24/83: $13\next_irq_pending[1:1]
    25/83: $5\set_mem_do_rinst[0:0]
    26/83: $9\next_irq_pending[1:1]
    27/83: $6\next_irq_pending[31:0]
    28/83: $3\current_pc[31:0]
    29/83: $2\current_pc[31:0]
    30/83: $2\set_mem_do_wdata[0:0]
    31/83: $2\set_mem_do_rdata[0:0]
    32/83: $2\set_mem_do_rinst[0:0]
    33/83: $4\next_irq_pending[31:0]
    34/83: $1\current_pc[31:0]
    35/83: $1\set_mem_do_wdata[0:0]
    36/83: $1\set_mem_do_rdata[0:0]
    37/83: $1\set_mem_do_rinst[0:0]
    38/83: $0\trace_data[35:0]
    39/83: $3\next_irq_pending[31:0]
    40/83: $2\next_irq_pending[0:0]
    41/83: $1\next_irq_pending[0:0]
    42/83: $0\count_instr[63:0]
    43/83: $0\count_cycle[63:0]
    44/83: $0\trace_valid[0:0]
    45/83: $0\do_waitirq[0:0]
    46/83: $0\decoder_pseudo_trigger[0:0]
    47/83: $0\decoder_trigger[0:0]
    48/83: $0\alu_wait_2[0:0]
    49/83: $0\alu_wait[0:0]
    50/83: $0\reg_out[31:0]
    51/83: $0\reg_sh[4:0]
    52/83: $0\trap[0:0]
    53/83: $0\pcpi_timeout[0:0]
    54/83: $0\latched_rd[5:0]
    55/83: $0\latched_is_lb[0:0]
    56/83: $0\latched_is_lh[0:0]
    57/83: $0\latched_is_lu[0:0]
    58/83: $0\latched_trace[0:0]
    59/83: $0\latched_compr[0:0]
    60/83: $0\latched_branch[0:0]
    61/83: $0\latched_stalu[0:0]
    62/83: $0\latched_store[0:0]
    63/83: $0\irq_state[1:0]
    64/83: $0\cpu_state[7:0]
    65/83: $0\dbg_rs2val_valid[0:0]
    66/83: $0\dbg_rs1val_valid[0:0]
    67/83: $0\dbg_rs2val[31:0]
    68/83: $0\dbg_rs1val[31:0]
    69/83: $0\mem_do_wdata[0:0]
    70/83: $0\mem_do_rdata[0:0]
    71/83: $0\mem_do_rinst[0:0]
    72/83: $0\mem_do_prefetch[0:0]
    73/83: $0\mem_wordsize[1:0]
    74/83: $0\timer[31:0]
    75/83: $0\irq_mask[31:0]
    76/83: $0\irq_active[0:0]
    77/83: $0\irq_delay[0:0]
    78/83: $0\reg_op2[31:0]
    79/83: $0\reg_op1[31:0]
    80/83: $0\reg_pc[31:0] [31:2]
    81/83: $20\next_irq_pending[2:2]
    82/83: $0\eoi[31:0]
    83/83: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1320$2203'.
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1315$2197'.
     1/3: $0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200
     2/3: $0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_DATA[31:0]$2199
     3/3: $0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_ADDR[5:0]$2198
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1287$2185'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1273$2180'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1271$2179'.
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1227$2157'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1164$2145'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
     1/76: $0\decoded_rs1[5:0] [5]
     2/76: $0\decoded_imm_uj[31:0] [10]
     3/76: $0\decoded_imm_uj[31:0] [7]
     4/76: $0\decoded_imm_uj[31:0] [6]
     5/76: $0\decoded_imm_uj[31:0] [3:1]
     6/76: $0\decoded_imm_uj[31:0] [5]
     7/76: $0\decoded_imm_uj[31:0] [9:8]
     8/76: $0\decoded_imm_uj[31:0] [31:20]
     9/76: $0\decoded_imm_uj[31:0] [4]
    10/76: $0\decoded_imm_uj[31:0] [11]
    11/76: $0\decoded_imm_uj[31:0] [0]
    12/76: $0\decoded_rs1[5:0] [4:0]
    13/76: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/76: $0\is_alu_reg_reg[0:0]
    15/76: $0\is_alu_reg_imm[0:0]
    16/76: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/76: $0\is_sll_srl_sra[0:0]
    18/76: $0\is_sb_sh_sw[0:0]
    19/76: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/76: $0\is_slli_srli_srai[0:0]
    21/76: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/76: $0\compressed_instr[0:0]
    23/76: $0\is_compare[0:0]
    24/76: $0\decoded_imm[31:0]
    25/76: $0\decoded_rs2[5:0]
    26/76: $0\decoded_imm_uj[31:0] [19:12]
    27/76: $0\decoded_rd[5:0]
    28/76: $0\instr_timer[0:0]
    29/76: $0\instr_waitirq[0:0]
    30/76: $0\instr_maskirq[0:0]
    31/76: $0\instr_retirq[0:0]
    32/76: $0\instr_setq[0:0]
    33/76: $0\instr_getq[0:0]
    34/76: $0\instr_ecall_ebreak[0:0]
    35/76: $0\instr_rdinstrh[0:0]
    36/76: $0\instr_rdinstr[0:0]
    37/76: $0\instr_rdcycleh[0:0]
    38/76: $0\instr_rdcycle[0:0]
    39/76: $0\instr_and[0:0]
    40/76: $0\instr_or[0:0]
    41/76: $0\instr_sra[0:0]
    42/76: $0\instr_srl[0:0]
    43/76: $0\instr_xor[0:0]
    44/76: $0\instr_sltu[0:0]
    45/76: $0\instr_slt[0:0]
    46/76: $0\instr_sll[0:0]
    47/76: $0\instr_sub[0:0]
    48/76: $0\instr_add[0:0]
    49/76: $0\instr_srai[0:0]
    50/76: $0\instr_srli[0:0]
    51/76: $0\instr_slli[0:0]
    52/76: $0\instr_andi[0:0]
    53/76: $0\instr_ori[0:0]
    54/76: $0\instr_xori[0:0]
    55/76: $0\instr_sltiu[0:0]
    56/76: $0\instr_slti[0:0]
    57/76: $0\instr_addi[0:0]
    58/76: $0\instr_sw[0:0]
    59/76: $0\instr_sh[0:0]
    60/76: $0\instr_sb[0:0]
    61/76: $0\instr_lhu[0:0]
    62/76: $0\instr_lbu[0:0]
    63/76: $0\instr_lw[0:0]
    64/76: $0\instr_lh[0:0]
    65/76: $0\instr_lb[0:0]
    66/76: $0\instr_bgeu[0:0]
    67/76: $0\instr_bltu[0:0]
    68/76: $0\instr_bge[0:0]
    69/76: $0\instr_blt[0:0]
    70/76: $0\instr_bne[0:0]
    71/76: $0\instr_beq[0:0]
    72/76: $0\instr_jalr[0:0]
    73/76: $0\instr_jal[0:0]
    74/76: $0\instr_auipc[0:0]
    75/76: $0\instr_lui[0:0]
    76/76: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:790$1883'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:683$1878'.
     1/47: $47\new_ascii_instr[63:0]
     2/47: $46\new_ascii_instr[63:0]
     3/47: $45\new_ascii_instr[63:0]
     4/47: $44\new_ascii_instr[63:0]
     5/47: $43\new_ascii_instr[63:0]
     6/47: $42\new_ascii_instr[63:0]
     7/47: $41\new_ascii_instr[63:0]
     8/47: $40\new_ascii_instr[63:0]
     9/47: $39\new_ascii_instr[63:0]
    10/47: $38\new_ascii_instr[63:0]
    11/47: $37\new_ascii_instr[63:0]
    12/47: $36\new_ascii_instr[63:0]
    13/47: $35\new_ascii_instr[63:0]
    14/47: $34\new_ascii_instr[63:0]
    15/47: $33\new_ascii_instr[63:0]
    16/47: $32\new_ascii_instr[63:0]
    17/47: $31\new_ascii_instr[63:0]
    18/47: $30\new_ascii_instr[63:0]
    19/47: $29\new_ascii_instr[63:0]
    20/47: $28\new_ascii_instr[63:0]
    21/47: $27\new_ascii_instr[63:0]
    22/47: $26\new_ascii_instr[63:0]
    23/47: $25\new_ascii_instr[63:0]
    24/47: $24\new_ascii_instr[63:0]
    25/47: $23\new_ascii_instr[63:0]
    26/47: $22\new_ascii_instr[63:0]
    27/47: $21\new_ascii_instr[63:0]
    28/47: $20\new_ascii_instr[63:0]
    29/47: $19\new_ascii_instr[63:0]
    30/47: $18\new_ascii_instr[63:0]
    31/47: $17\new_ascii_instr[63:0]
    32/47: $16\new_ascii_instr[63:0]
    33/47: $15\new_ascii_instr[63:0]
    34/47: $14\new_ascii_instr[63:0]
    35/47: $13\new_ascii_instr[63:0]
    36/47: $12\new_ascii_instr[63:0]
    37/47: $11\new_ascii_instr[63:0]
    38/47: $10\new_ascii_instr[63:0]
    39/47: $9\new_ascii_instr[63:0]
    40/47: $8\new_ascii_instr[63:0]
    41/47: $7\new_ascii_instr[63:0]
    42/47: $6\new_ascii_instr[63:0]
    43/47: $5\new_ascii_instr[63:0]
    44/47: $4\new_ascii_instr[63:0]
    45/47: $3\new_ascii_instr[63:0]
    46/47: $2\new_ascii_instr[63:0]
    47/47: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1217$2393'.
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:413$1814'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:384$1811'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:373$1806'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:308$1732'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]

4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\spram_bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:336$1551'.
No latch inferred for signal `\top.\spiflash_bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:305$1531'.
No latch inferred for signal `\top.\reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:253$1510'.
No latch inferred for signal `\top.\bus_wishbone_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:250$1509'.
No latch inferred for signal `\top.\uart_reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:208$1490'.
No latch inferred for signal `\top.\uart_rx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:190$1486'.
No latch inferred for signal `\top.\uart_tx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:153$1480'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:137$1477'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:136$1476'.
No latch inferred for signal `\top.\uart_phy_source_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:96$1458'.
No latch inferred for signal `\top.\uart_phy_source_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:95$1457'.
No latch inferred for signal `\top.\ctrl_reset_reset_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:31$1443'.
No latch inferred for signal `\top.\array_muxed7' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1240$1329'.
No latch inferred for signal `\top.\array_muxed6' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1232$1328'.
No latch inferred for signal `\top.\array_muxed5' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1224$1327'.
No latch inferred for signal `\top.\array_muxed4' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1216$1326'.
No latch inferred for signal `\top.\array_muxed3' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1208$1325'.
No latch inferred for signal `\top.\array_muxed2' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1200$1324'.
No latch inferred for signal `\top.\array_muxed1' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1192$1323'.
No latch inferred for signal `\top.\array_muxed0' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1184$1322'.
No latch inferred for signal `\top.\csrbankarray_sram_bus_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1012$1078'.
No latch inferred for signal `\top.\shared_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:946$975'.
No latch inferred for signal `\top.\shared_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:946$975'.
No latch inferred for signal `\top.\error' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:946$975'.
No latch inferred for signal `\top.\slave_sel' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:914$963'.
No latch inferred for signal `\top.\spram_dataout1' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:885$958'.
No latch inferred for signal `\top.\spram_datain01' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:885$958'.
No latch inferred for signal `\top.\spram_maskwren01' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:885$958'.
No latch inferred for signal `\top.\spram_datain11' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:885$958'.
No latch inferred for signal `\top.\spram_maskwren11' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:885$958'.
No latch inferred for signal `\top.\spram_bus_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:847$955'.
No latch inferred for signal `\top.\spram_dataout0' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:831$954'.
No latch inferred for signal `\top.\spram_datain00' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:831$954'.
No latch inferred for signal `\top.\spram_maskwren00' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:831$954'.
No latch inferred for signal `\top.\spram_datain10' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:831$954'.
No latch inferred for signal `\top.\spram_maskwren10' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:831$954'.
No latch inferred for signal `\top.\spiflash_cs_n' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:810$951'.
No latch inferred for signal `\top.\spiflash_clk' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:810$951'.
No latch inferred for signal `\top.\spiflash_mosi' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:810$951'.
No latch inferred for signal `\top.\spiflash_miso_status' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:810$951'.
No latch inferred for signal `\top.\eventmanager_pending_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:794$942'.
No latch inferred for signal `\top.\eventsourceprocess2_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:788$940'.
No latch inferred for signal `\top.\eventmanager_status_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:782$939'.
No latch inferred for signal `\top.\eventsourceprocess1_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:776$937'.
No latch inferred for signal `\top.\eventsourceprocess0_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:770$935'.
No latch inferred for signal `\top.\we' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:735$929'.
No latch inferred for signal `\top.\adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:735$929'.
No latch inferred for signal `\top.\bus_wishbone_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:735$929'.
No latch inferred for signal `\top.\next_state' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:735$929'.
No latch inferred for signal `\top.\timer0_zero_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:724$926'.
No latch inferred for signal `\top.\uart_rx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:706$918'.
No latch inferred for signal `\top.\uart_tx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:676$907'.
No latch inferred for signal `\top.\uart_eventmanager_pending_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:654$899'.
No latch inferred for signal `\top.\uart_rx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:648$897'.
No latch inferred for signal `\top.\uart_eventmanager_status_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:643$896'.
No latch inferred for signal `\top.\uart_tx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:637$894'.
No latch inferred for signal `\top.\picorv32_interrupt' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:591$888'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cpuregs_rs1' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1320$2203'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cpuregs_rs2' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1320$2203'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\decoded_rs' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1320$2203'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cpuregs_write' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1287$2185'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cpuregs_wrdata' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1287$2185'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\clear_prefetched_high_word' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1273$2180'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_out' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1227$2157'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_out_0' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1227$2157'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_ascii_state' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1164$2145'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_insn_opcode' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:790$1883'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_ascii_instr' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:790$1883'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_insn_imm' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:790$1883'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_insn_rs1' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:790$1883'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_insn_rs2' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:790$1883'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_insn_rd' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:790$1883'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\new_ascii_instr' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:683$1878'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_add_sub' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1217$2393'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_shl' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1217$2393'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_shr' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1217$2393'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_eq' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1217$2393'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_ltu' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1217$2393'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_lts' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1217$2393'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_la_wdata' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:384$1811'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_la_wstrb' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:384$1811'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_rdata_word' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:384$1811'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\pcpi_int_wr' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:308$1732'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\pcpi_int_rd' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:308$1732'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\pcpi_int_wait' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:308$1732'.
No latch inferred for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\pcpi_int_ready' from process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:308$1732'.

4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\memadr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1913$1432'.
  created $dff cell `$procdff$5853' with positive edge clock.
Creating register for signal `\top.\memdat_3' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1903$1430'.
  created $dff cell `$procdff$5854' with positive edge clock.
Creating register for signal `\top.\memdat_2' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1897$1425'.
  created $dff cell `$procdff$5855' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1897$1425'.
  created $dff cell `$procdff$5856' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1897$1425'.
  created $dff cell `$procdff$5857' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1897$1425'.
  created $dff cell `$procdff$5858' with positive edge clock.
Creating register for signal `\top.\memdat_1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1886$1423'.
  created $dff cell `$procdff$5859' with positive edge clock.
Creating register for signal `\top.\memdat' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1880$1418'.
  created $dff cell `$procdff$5860' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1880$1418'.
  created $dff cell `$procdff$5861' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1880$1418'.
  created $dff cell `$procdff$5862' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1880$1418'.
  created $dff cell `$procdff$5863' with positive edge clock.
Creating register for signal `\top.\state' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5864' with positive edge clock.
Creating register for signal `\top.\serial_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5865' with positive edge clock.
Creating register for signal `\top.\ctrl_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5866' with positive edge clock.
Creating register for signal `\top.\ctrl_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5867' with positive edge clock.
Creating register for signal `\top.\ctrl_bus_errors' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5868' with positive edge clock.
Creating register for signal `\top.\uart_phy_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5869' with positive edge clock.
Creating register for signal `\top.\uart_phy_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5870' with positive edge clock.
Creating register for signal `\top.\uart_phy_sink_ready' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5871' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_txen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5872' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5873' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5874' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5875' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5876' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_valid' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5877' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_payload_data' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5878' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_rxen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5879' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_rx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5880' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5881' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5882' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5883' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5884' with positive edge clock.
Creating register for signal `\top.\uart_tx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5885' with positive edge clock.
Creating register for signal `\top.\uart_tx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5886' with positive edge clock.
Creating register for signal `\top.\uart_rx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5887' with positive edge clock.
Creating register for signal `\top.\uart_rx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5888' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5889' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5890' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5891' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5892' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5893' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5894' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5895' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5896' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5897' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5898' with positive edge clock.
Creating register for signal `\top.\timer0_load_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5899' with positive edge clock.
Creating register for signal `\top.\timer0_load_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5900' with positive edge clock.
Creating register for signal `\top.\timer0_reload_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5901' with positive edge clock.
Creating register for signal `\top.\timer0_reload_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5902' with positive edge clock.
Creating register for signal `\top.\timer0_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5903' with positive edge clock.
Creating register for signal `\top.\timer0_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5904' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5905' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5906' with positive edge clock.
Creating register for signal `\top.\timer0_value_status' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5907' with positive edge clock.
Creating register for signal `\top.\timer0_zero_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5908' with positive edge clock.
Creating register for signal `\top.\timer0_zero_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5909' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5910' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5911' with positive edge clock.
Creating register for signal `\top.\timer0_value' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5912' with positive edge clock.
Creating register for signal `\top.\leds_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5913' with positive edge clock.
Creating register for signal `\top.\leds_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5914' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess0_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5915' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess0_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5916' with positive edge clock.
Creating register for signal `\top.\waittimer0_count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5917' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess1_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5918' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess1_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5919' with positive edge clock.
Creating register for signal `\top.\waittimer1_count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5920' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess2_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5921' with positive edge clock.
Creating register for signal `\top.\eventsourceprocess2_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5922' with positive edge clock.
Creating register for signal `\top.\waittimer2_count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5923' with positive edge clock.
Creating register for signal `\top.\eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5924' with positive edge clock.
Creating register for signal `\top.\eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5925' with positive edge clock.
Creating register for signal `\top.\spiflash_bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5926' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5927' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5928' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5929' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5930' with positive edge clock.
Creating register for signal `\top.\spiflash_cs_n1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5931' with positive edge clock.
Creating register for signal `\top.\spiflash_clk1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5932' with positive edge clock.
Creating register for signal `\top.\spiflash_sr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5933' with positive edge clock.
Creating register for signal `\top.\spiflash_i' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5934' with positive edge clock.
Creating register for signal `\top.\spiflash_miso1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5935' with positive edge clock.
Creating register for signal `\top.\spiflash_counter' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5936' with positive edge clock.
Creating register for signal `\top.\led_dat_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5937' with positive edge clock.
Creating register for signal `\top.\led_dat_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5938' with positive edge clock.
Creating register for signal `\top.\led_addr_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5939' with positive edge clock.
Creating register for signal `\top.\led_addr_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5940' with positive edge clock.
Creating register for signal `\top.\led_ctrl_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5941' with positive edge clock.
Creating register for signal `\top.\led_ctrl_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5942' with positive edge clock.
Creating register for signal `\top.\spram_bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5943' with positive edge clock.
Creating register for signal `\top.\slave_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5944' with positive edge clock.
Creating register for signal `\top.\count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5945' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface0_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5946' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface1_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5947' with positive edge clock.
Creating register for signal `\top.\csrbankarray_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5948' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface2_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5949' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface3_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5950' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface4_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5951' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface5_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5952' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface6_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5953' with positive edge clock.
Creating register for signal `\top.\regs0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5954' with positive edge clock.
Creating register for signal `\top.\regs1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
  created $dff cell `$procdff$5955' with positive edge clock.
Creating register for signal `\top.\reset_delay' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1250$1330'.
  created $dff cell `$procdff$5956' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\trap' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5957' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\pcpi_valid' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5958' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\eoi' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5959' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\trace_valid' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5960' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\trace_data' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5961' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\count_cycle' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5962' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\count_instr' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5963' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\reg_pc' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5964' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\reg_next_pc' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5965' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\reg_op1' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5966' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\reg_op2' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5967' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\reg_out' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5968' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\reg_sh' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5969' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\irq_delay' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5970' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\irq_active' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5971' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\irq_mask' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5972' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\irq_pending' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5973' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\timer' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5974' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_wordsize' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5975' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_do_prefetch' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5976' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_do_rinst' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5977' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_do_rdata' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5978' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_do_wdata' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5979' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\decoder_trigger' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5980' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\decoder_trigger_q' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5981' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\decoder_pseudo_trigger' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5982' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5983' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_rs1val' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5984' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_rs2val' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5985' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_rs1val_valid' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5986' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_rs2val_valid' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5987' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cpu_state' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5988' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\irq_state' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5989' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\set_mem_do_rinst' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5990' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\set_mem_do_rdata' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5991' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\set_mem_do_wdata' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5992' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\latched_store' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5993' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\latched_stalu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5994' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\latched_branch' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5995' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\latched_compr' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5996' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\latched_trace' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5997' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\latched_is_lu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5998' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\latched_is_lh' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$5999' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\latched_is_lb' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$6000' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\latched_rd' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$6001' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\current_pc' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$6002' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\pcpi_timeout' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$6003' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\next_irq_pending' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$6004' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\do_waitirq' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$6005' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_out_q' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$6006' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_out_0_q' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$6007' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_wait' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$6008' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\alu_wait_2' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
  created $dff cell `$procdff$6009' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_ADDR' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1315$2197'.
  created $dff cell `$procdff$6010' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_DATA' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1315$2197'.
  created $dff cell `$procdff$6011' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1315$2197'.
  created $dff cell `$procdff$6012' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\clear_prefetched_high_word_q' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1271$2179'.
  created $dff cell `$procdff$6013' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\pcpi_insn' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6014' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_lui' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6015' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_auipc' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6016' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_jal' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6017' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_jalr' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6018' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_beq' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6019' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_bne' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6020' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_blt' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6021' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_bge' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6022' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_bltu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6023' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_bgeu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6024' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_lb' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6025' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_lh' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6026' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_lw' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6027' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_lbu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6028' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_lhu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6029' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_sb' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6030' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_sh' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6031' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_sw' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6032' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_addi' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6033' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_slti' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6034' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_sltiu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6035' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_xori' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6036' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_ori' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6037' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_andi' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6038' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_slli' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6039' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_srli' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6040' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_srai' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6041' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_add' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6042' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_sub' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6043' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_sll' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6044' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_slt' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6045' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_sltu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6046' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_xor' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6047' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_srl' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6048' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_sra' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6049' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_or' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6050' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_and' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6051' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_rdcycle' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6052' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_rdcycleh' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6053' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_rdinstr' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6054' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_rdinstrh' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6055' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_ecall_ebreak' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6056' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_getq' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6057' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_setq' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6058' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_retirq' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6059' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_maskirq' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6060' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_waitirq' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6061' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\instr_timer' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6062' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\decoded_rd' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6063' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\decoded_rs1' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6064' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\decoded_rs2' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6065' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\decoded_imm' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6066' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\decoded_imm_uj' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6067' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\compressed_instr' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6068' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_lui_auipc_jal' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6069' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6070' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_slli_srli_srai' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6071' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6072' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_sb_sh_sw' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6073' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_sll_srl_sra' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6074' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6075' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_slti_blt_slt' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6076' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6077' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6078' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_lbu_lhu_lw' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6079' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_alu_reg_imm' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6080' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_alu_reg_reg' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6081' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\is_compare' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
  created $dff cell `$procdff$6082' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_insn_addr' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6083' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\q_ascii_instr' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6084' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\q_insn_imm' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6085' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\q_insn_opcode' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6086' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\q_insn_rs1' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6087' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\q_insn_rs2' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6088' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\q_insn_rd' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6089' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_next' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6090' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\dbg_valid_insn' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6091' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cached_ascii_instr' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6092' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cached_insn_imm' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6093' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cached_insn_opcode' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6094' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cached_insn_rs1' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6095' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cached_insn_rs2' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6096' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\cached_insn_rd' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
  created $dff cell `$procdff$6097' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_valid' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
  created $dff cell `$procdff$6098' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_instr' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
  created $dff cell `$procdff$6099' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_addr' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
  created $dff cell `$procdff$6100' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_wdata' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
  created $dff cell `$procdff$6101' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_wstrb' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
  created $dff cell `$procdff$6102' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_state' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
  created $dff cell `$procdff$6103' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_la_secondword' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
  created $dff cell `$procdff$6104' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\prefetched_high_word' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
  created $dff cell `$procdff$6105' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_16bit_buffer' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
  created $dff cell `$procdff$6106' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\next_insn_opcode' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:413$1814'.
  created $dff cell `$procdff$6107' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_rdata_q' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:413$1814'.
  created $dff cell `$procdff$6108' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\mem_la_firstword_reg' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:373$1806'.
  created $dff cell `$procdff$6109' with positive edge clock.
Creating register for signal `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.\last_mem_valid' using process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:373$1806'.
  created $dff cell `$procdff$6110' with positive edge clock.

4.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:586$1588'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:585$1587'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:584$1586'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:583$1585'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:582$1584'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:581$1583'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:580$1582'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:579$1581'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:578$1580'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:577$1579'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:555$1578'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:538$1577'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:473$1576'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:456$1575'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:439$1574'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:435$1573'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:431$1572'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:394$1571'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:381$1570'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:377$1569'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:374$1568'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:373$1567'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:372$1566'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:365$1565'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:361$1564'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:358$1563'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:357$1562'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:356$1561'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:354$1560'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:353$1559'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:351$1558'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:348$1557'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:346$1556'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:344$1555'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:343$1554'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:341$1553'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:338$1552'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:336$1551'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:332$1550'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:328$1549'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:324$1548'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:323$1547'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:322$1546'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:321$1545'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:320$1544'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:319$1543'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:317$1542'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:316$1541'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:315$1540'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:314$1539'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:313$1538'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:312$1537'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:311$1536'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:310$1535'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:308$1534'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:307$1533'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:306$1532'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:305$1531'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:301$1530'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:294$1529'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:293$1528'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:292$1527'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:288$1526'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:284$1525'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:281$1524'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:280$1523'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:278$1522'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:276$1521'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:273$1520'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:272$1519'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:270$1518'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:268$1517'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:265$1516'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:264$1515'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:262$1514'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:259$1513'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:258$1512'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:256$1511'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:253$1510'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:250$1509'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:246$1508'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:237$1507'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:236$1506'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:235$1505'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:234$1504'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:233$1503'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:224$1502'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:223$1501'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:221$1500'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:217$1499'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:216$1498'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:215$1497'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:214$1496'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:213$1495'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:212$1494'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:211$1493'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:210$1492'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:209$1491'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:208$1490'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:193$1489'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:192$1488'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:191$1487'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:190$1486'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:189$1485'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:182$1484'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:156$1483'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:155$1482'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:154$1481'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:153$1480'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:152$1479'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:145$1478'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:137$1477'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:136$1476'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:133$1475'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:132$1474'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:131$1473'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:127$1472'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:123$1471'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:122$1470'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:120$1469'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:118$1468'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:117$1467'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:115$1466'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:104$1465'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:103$1464'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:102$1463'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:101$1462'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:99$1461'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:98$1460'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:97$1459'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:96$1458'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:95$1457'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:93$1456'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:92$1455'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:91$1454'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:90$1453'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:89$1452'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:88$1451'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:84$1450'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:82$1449'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:81$1448'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:51$1447'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:38$1446'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:33$1445'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:32$1444'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:31$1443'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1913$1432'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1903$1430'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1903$1430'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1897$1425'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1897$1425'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1886$1423'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1886$1423'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1880$1418'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1880$1418'.
Found and cleaned up 105 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1259$1333'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1250$1330'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1250$1330'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1240$1329'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1232$1328'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1224$1327'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1216$1326'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1208$1325'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1200$1324'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1192$1323'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1184$1322'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1012$1078'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1012$1078'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:946$975'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:946$975'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:914$963'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:885$958'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:885$958'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:847$955'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:831$954'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:831$954'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:810$951'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:810$951'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:794$942'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:788$940'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:788$940'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:782$939'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:776$937'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:776$937'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:770$935'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:770$935'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:735$929'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:735$929'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:724$926'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:724$926'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:706$918'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:706$918'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:676$907'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:676$907'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:654$899'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:648$897'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:648$897'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:643$896'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:637$894'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:637$894'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:591$888'.
Found and cleaned up 56 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1374$2219'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1320$2203'.
Found and cleaned up 1 empty switch in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1315$2197'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1315$2197'.
Found and cleaned up 2 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1287$2185'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1287$2185'.
Found and cleaned up 2 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1273$2180'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1273$2180'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1271$2179'.
Found and cleaned up 2 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1227$2157'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1227$2157'.
Found and cleaned up 8 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1164$2145'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1164$2145'.
Found and cleaned up 22 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:839$1885'.
Found and cleaned up 3 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:790$1883'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:790$1883'.
Found and cleaned up 5 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:759$1879'.
Found and cleaned up 47 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:683$1878'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:683$1878'.
Found and cleaned up 16 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:548$1854'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1217$2393'.
Found and cleaned up 19 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:413$1814'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:413$1814'.
Found and cleaned up 3 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:384$1811'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:384$1811'.
Found and cleaned up 2 empty switches in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:373$1806'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:373$1806'.
Found and cleaned up 1 empty switch in `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:308$1732'.
Removing empty process `$paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:308$1732'.
Cleaned up 316 empty switches.

4.4. Executing FLATTEN pass (flatten design).
Using template $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32 for cells of type $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.
No more expansions possible.
Deleting now unused module $paramod$8bce09f79fbeefc2467425514ce45c6c7a5f529d\picorv32.

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 991 unused cells and 3232 unused wires.

4.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 288 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$3088: \state -> 1'0
      Replacing known input bits on port A of cell $procmux$2917: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2913: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2910: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2920: \uart_phy_rx_busy -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2721.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3231.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3237.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3240.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3253.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3260.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3263.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3276.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3288.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3291.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3300.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3303.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3311.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3313.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3316.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3367.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3370.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3377.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3379.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3382.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3401.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3403.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3406.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3427.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3430.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3464.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3469.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3472.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3494.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3496.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3499.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3511.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3514.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3557.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3570.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$3583.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$3623.
    dead port 1/7 on $pmux $techmap\picorv32.$procmux$3820.
    dead port 6/7 on $pmux $techmap\picorv32.$procmux$3820.
    dead port 1/5 on $pmux $techmap\picorv32.$procmux$3826.
    dead port 2/5 on $pmux $techmap\picorv32.$procmux$3826.
    dead port 3/5 on $pmux $techmap\picorv32.$procmux$3826.
    dead port 4/5 on $pmux $techmap\picorv32.$procmux$3826.
    dead port 5/5 on $pmux $techmap\picorv32.$procmux$3826.
    dead port 4/12 on $pmux $techmap\picorv32.$procmux$3859.
    dead port 10/12 on $pmux $techmap\picorv32.$procmux$3859.
    dead port 1/7 on $pmux $techmap\picorv32.$procmux$4064.
    dead port 6/7 on $pmux $techmap\picorv32.$procmux$4064.
    dead port 3/4 on $pmux $techmap\picorv32.$procmux$4128.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$4133.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$4133.
    dead port 1/2 on $mux $techmap\picorv32.$procmux$4135.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$4135.
    dead port 4/12 on $pmux $techmap\picorv32.$procmux$4147.
    dead port 10/12 on $pmux $techmap\picorv32.$procmux$4147.
    dead port 3/4 on $pmux $techmap\picorv32.$procmux$4329.
    dead port 4/12 on $pmux $techmap\picorv32.$procmux$4345.
    dead port 10/12 on $pmux $techmap\picorv32.$procmux$4345.
    dead port 4/12 on $pmux $techmap\picorv32.$procmux$4527.
    dead port 10/12 on $pmux $techmap\picorv32.$procmux$4527.
    dead port 1/9 on $pmux $techmap\picorv32.$procmux$4578.
    dead port 7/9 on $pmux $techmap\picorv32.$procmux$4578.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$4666.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$4675.
    dead port 1/8 on $pmux $techmap\picorv32.$procmux$4690.
    dead port 2/8 on $pmux $techmap\picorv32.$procmux$4690.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$5812.
    dead port 2/2 on $mux $techmap\picorv32.$procmux$5819.
Removed 68 multiplexer ports.

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:845$1891: { \picorv32.is_beq_bne_blt_bge_bltu_bgeu \picorv32.instr_sltu \picorv32.instr_slt \picorv32.instr_sltiu \picorv32.instr_slti }
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:844$1890: { \picorv32.instr_lhu \picorv32.instr_lbu \picorv32.instr_lw }
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:843$1889: { \picorv32.instr_sltu \picorv32.instr_sltiu \picorv32.instr_bltu }
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:842$1888: { \picorv32.instr_slt \picorv32.instr_slti \picorv32.instr_blt }
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:841$1887: { \picorv32.instr_sub \picorv32.instr_add \picorv32.instr_addi \picorv32.instr_jalr \picorv32.instr_jal \picorv32.instr_auipc \picorv32.instr_lui }
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:840$1886: { \picorv32.instr_jal \picorv32.instr_auipc \picorv32.instr_lui }
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:359$1761: { \picorv32.mem_state [0] \picorv32.mem_state [1] }
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1516$2258: { $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [0] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [1] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [2] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [3] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [4] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [5] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [6] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [7] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [8] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [9] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [10] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [11] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [12] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [13] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [14] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [15] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [16] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [17] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [18] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [19] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [20] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [21] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [22] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [23] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [24] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [25] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [26] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [27] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [28] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [29] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [30] $techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1307$2196_Y [31] }
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1105$2143: { \picorv32.is_alu_reg_imm \picorv32.is_lb_lh_lw_lbu_lhu \picorv32.instr_jalr }
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1103$2141: { \picorv32.instr_auipc \picorv32.instr_lui }
    New input vector for $reduce_or cell $techmap\picorv32.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1088$2127: { $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1040$1997_Y $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1030$1981_Y $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1026$1975_Y $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1025$1973_Y $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1023$1969_Y $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1021$1965_Y }
    New input vector for $reduce_and cell $techmap\picorv32.$reduce_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:359$1766: { \picorv32.mem_state [0] \picorv32.mem_state [1] }
    New ctrl vector for $pmux cell $procmux$2602: { $procmux$2610_CMP $procmux$2609_CMP $procmux$2608_CMP $procmux$2607_CMP $procmux$2606_CMP $procmux$2605_CMP $procmux$2604_CMP $procmux$2603_CMP }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3221: { $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y $auto$opt_reduce.cc:132:opt_mux$6112 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3243: { $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y $techmap\picorv32.$procmux$3227_CMP $auto$opt_reduce.cc:132:opt_mux$6114 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3266: { $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y $auto$opt_reduce.cc:132:opt_mux$6116 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3547: { $techmap\picorv32.$procmux$3223_CMP $auto$opt_reduce.cc:132:opt_mux$6118 }
    Consolidated identical input bits for $mux cell $procmux$2408:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [0]
      New connections: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [9:1] = { $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_EN[9:0]$1428 [0] }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3560: { $auto$opt_reduce.cc:132:opt_mux$6120 $techmap\picorv32.$procmux$3222_CMP }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3573: { $techmap\picorv32.$procmux$3225_CMP $auto$opt_reduce.cc:132:opt_mux$6122 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3800: { $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y $techmap\picorv32.$procmux$3227_CMP $techmap\picorv32.$procmux$3225_CMP $techmap\picorv32.$procmux$3224_CMP $techmap\picorv32.$procmux$3222_CMP }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3820: { $auto$opt_reduce.cc:132:opt_mux$6124 \picorv32.instr_maskirq }
    Consolidated identical input bits for $mux cell $procmux$2416:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [0]
      New connections: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [9:1] = { $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_EN[9:0]$1421 [0] }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3859: { \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:132:opt_mux$6126 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$4041: { $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y $techmap\picorv32.$procmux$3227_CMP $techmap\picorv32.$procmux$3225_CMP $auto$opt_reduce.cc:132:opt_mux$6128 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$4064: $auto$opt_reduce.cc:132:opt_mux$6130
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$4147: { \picorv32.instr_trap $auto$opt_reduce.cc:132:opt_mux$6134 $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y \picorv32.is_slli_srli_srai $auto$opt_reduce.cc:132:opt_mux$6132 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$4319: { $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y $techmap\picorv32.$procmux$3227_CMP $techmap\picorv32.$procmux$3226_CMP $techmap\picorv32.$procmux$3224_CMP }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$4345: { $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y $auto$opt_reduce.cc:132:opt_mux$6138 $auto$opt_reduce.cc:132:opt_mux$6136 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$4527: { $auto$opt_reduce.cc:132:opt_mux$6142 $auto$opt_reduce.cc:132:opt_mux$6140 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$4578: { \picorv32.is_lui_auipc_jal $auto$opt_reduce.cc:132:opt_mux$6144 }
    Consolidated identical input bits for $mux cell $techmap\picorv32.$procmux$4653:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200
      New ports: A=1'0, B=1'1, Y=$techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0]
      New connections: $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [31:1] = { $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] $techmap\picorv32.$0$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$1731_EN[31:0]$2200 [0] }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$4661: $auto$opt_reduce.cc:132:opt_mux$6146
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6117: { $techmap\picorv32.$procmux$3229_CMP $techmap\picorv32.$procmux$3227_CMP $techmap\picorv32.$procmux$3226_CMP $techmap\picorv32.$procmux$3225_CMP $techmap\picorv32.$procmux$3224_CMP $techmap\picorv32.$procmux$3222_CMP $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6119: { $techmap\picorv32.$procmux$3229_CMP $techmap\picorv32.$procmux$3227_CMP $techmap\picorv32.$procmux$3226_CMP $techmap\picorv32.$procmux$3225_CMP $techmap\picorv32.$procmux$3224_CMP $techmap\picorv32.$procmux$3223_CMP $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6121: { $techmap\picorv32.$procmux$3229_CMP $techmap\picorv32.$procmux$3227_CMP $techmap\picorv32.$procmux$3226_CMP $techmap\picorv32.$procmux$3224_CMP $techmap\picorv32.$procmux$3223_CMP $techmap\picorv32.$procmux$3222_CMP $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6123: { \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6125: { $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi \picorv32.is_lui_auipc_jal \picorv32.instr_trap \picorv32.instr_maskirq \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6129: { \picorv32.instr_maskirq \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6131: { \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi \picorv32.is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6133: { \picorv32.instr_maskirq \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6135: { \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi \picorv32.is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6137: { \picorv32.is_slli_srli_srai \picorv32.instr_trap \picorv32.instr_maskirq \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6139: { \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi \picorv32.is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6141: { $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y \picorv32.is_slli_srli_srai \picorv32.instr_trap \picorv32.instr_maskirq \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6143: { \picorv32.instr_trap \picorv32.instr_maskirq \picorv32.instr_retirq \picorv32.instr_setq \picorv32.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6145: { $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1298$2190_Y \picorv32.latched_branch \picorv32.irq_state [0] \picorv32.irq_state [1] }
  Optimizing cells in module \top.
Performed a total of 47 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 17 cells.

4.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\picorv32.$procdff$5962 ($dff) from module top.
Removing $techmap\picorv32.$procdff$6003 ($dff) from module top.
Removing $techmap\picorv32.$procdff$6052 ($dff) from module top.
Removing $techmap\picorv32.$procdff$6053 ($dff) from module top.
Removing $techmap\picorv32.$procdff$6054 ($dff) from module top.
Removing $techmap\picorv32.$procdff$6055 ($dff) from module top.
Removing $techmap\picorv32.$procdff$6062 ($dff) from module top.
Removing $techmap\picorv32.$procdff$6068 ($dff) from module top.
Promoting init spec \ctrl_re = 1'0 to constant driver in module top.
Promoting init spec \uart_phy_re = 1'0 to constant driver in module top.
Promoting init spec \uart_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_load_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_reload_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_en_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \leds_re = 1'0 to constant driver in module top.
Promoting init spec \eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \spiflash_bitbang_re = 1'0 to constant driver in module top.
Promoting init spec \spiflash_bitbang_en_re = 1'0 to constant driver in module top.
Promoting init spec \led_addr_re = 1'0 to constant driver in module top.
Promoting init spec \led_ctrl_re = 1'0 to constant driver in module top.
Promoted 13 init specs to constant drivers.
Replaced 8 DFF cells.

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 18 unused cells and 363 unused wires.

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3671: $auto$opt_reduce.cc:132:opt_mux$6148
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$3688: { $techmap\picorv32.$procmux$3225_CMP $auto$opt_reduce.cc:132:opt_mux$6150 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$4106: { $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y $techmap\picorv32.$procmux$3227_CMP $techmap\picorv32.$procmux$3226_CMP $techmap\picorv32.$procmux$3225_CMP $techmap\picorv32.$procmux$3224_CMP $auto$opt_reduce.cc:132:opt_mux$6152 }
    New ctrl vector for $pmux cell $techmap\picorv32.$procmux$5571: { $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:363$1781_Y $auto$opt_reduce.cc:132:opt_mux$6154 }
  Optimizing cells in module \top.
Performed a total of 4 changes.

4.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 2 cells.

4.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.

4.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.16. Rerunning OPT passes. (Maybe there is more to do..)

4.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

4.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.23. Finished OPT passes. (There is nothing left to do.)

4.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port top.$meminit$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1920$1440 (mem).
Removed top 3 bits (of 8) from mux cell top.$procmux$2620 ($pmux).
Removed top 3 bits (of 4) from port B of cell top.$procmux$2610_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2609_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2608_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2607_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2606_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2605_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2604_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top.$procmux$2576 ($pmux).
Removed top 4 bits (of 5) from port B of cell top.$procmux$2566_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2565_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2564_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2563_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2562_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2561_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2560_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2559_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2558_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2557_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2556_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2555_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2554_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2553_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2552_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$2534_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2533_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2532_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$2521_CMP0 ($eq).
Removed cell top.$procmux$2420 ($mux).
Removed cell top.$procmux$2418 ($mux).
Removed cell top.$procmux$2412 ($mux).
Removed cell top.$procmux$2410 ($mux).
Removed top 24 bits (of 32) from port B of cell top.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:951$978 ($and).
Removed top 2 bits (of 10) from FF cell top.$procdff$5857 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$5858 ($dff).
Removed top 2 bits (of 10) from FF cell top.$procdff$5862 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$5863 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\picorv32.$procdff$6012 ($dff).
Removed top 1 bits (of 2) from port B of cell top.$techmap\picorv32.$procmux$5820_CMP0 ($eq).
Removed top 16 bits (of 32) from mux cell top.$techmap\picorv32.$procmux$5816 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\picorv32.$procmux$5810_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell top.$techmap\picorv32.$procmux$5807 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\picorv32.$procmux$5523_CMP0 ($eq).
Removed cell top.$techmap\picorv32.$procmux$4678 ($mux).
Removed cell top.$techmap\picorv32.$procmux$4657 ($mux).
Removed cell top.$techmap\picorv32.$procmux$4655 ($mux).
Removed top 4 bits (of 8) from mux cell top.$techmap\picorv32.$procmux$4128 ($pmux).
Removed cell top.$techmap\picorv32.$procmux$3873 ($mux).
Removed cell top.$techmap\picorv32.$procmux$3853 ($mux).
Removed cell top.$techmap\picorv32.$procmux$3844 ($mux).
Removed cell top.$techmap\picorv32.$procmux$3840 ($mux).
Removed cell top.$techmap\picorv32.$procmux$3837 ($mux).
Removed cell top.$techmap\picorv32.$procmux$3835 ($mux).
Removed cell top.$techmap\picorv32.$procmux$3803 ($mux).
Removed cell top.$techmap\picorv32.$procmux$3798 ($mux).
Removed cell top.$techmap\picorv32.$procmux$3796 ($mux).
Removed cell top.$techmap\picorv32.$procmux$3531 ($mux).
Removed cell top.$techmap\picorv32.$procmux$3528 ($mux).
Removed top 2 bits (of 8) from port B of cell top.$techmap\picorv32.$procmux$3227_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell top.$techmap\picorv32.$procmux$3226_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell top.$techmap\picorv32.$procmux$3225_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell top.$techmap\picorv32.$procmux$3224_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell top.$techmap\picorv32.$procmux$3223_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell top.$techmap\picorv32.$procmux$3222_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1828$2345 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1828$2345 ($sub).
Removed top 26 bits (of 32) from port B of cell top.$techmap\picorv32.$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1641$2290 ($or).
Removed top 26 bits (of 32) from port Y of cell top.$techmap\picorv32.$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1641$2290 ($or).
Removed top 29 bits (of 32) from port B of cell top.$techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1530$2272 ($add).
Removed top 26 bits (of 32) from port A of cell top.$techmap\picorv32.$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1522$2266 ($or).
Removed top 26 bits (of 32) from port Y of cell top.$techmap\picorv32.$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1522$2266 ($or).
Removed top 1 bits (of 2) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1519$2263 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$techmap\picorv32.$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1421$2226 ($or).
Removed top 31 bits (of 32) from port B of cell top.$techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1415$2223 ($sub).
Removed top 29 bits (of 32) from mux cell top.$techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1295$2187 ($mux).
Removed top 1 bits (of 8) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1072$2102 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1071$2097 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1070$2091 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1047$2015 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1040$1997 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1030$1981 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1022$1967 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:859$1911 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:858$1910 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:857$1909 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:856$1908 ($eq).
Removed top 4 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:853$1904 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:852$1900 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:852$1899 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:849$1894 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:848$1893 ($eq).
Removed top 30 bits (of 32) from mux cell top.$techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:600$1874 ($mux).
Removed top 3 bits (of 4) from port A of cell top.$techmap\picorv32.$shl$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:402$1813 ($shl).
Removed top 2 bits (of 10) from wire top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$886_DATA.
Removed top 2 bits (of 10) from wire top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$887_DATA.
Removed top 4 bits (of 8) from wire top.$procmux$2576_Y.
Removed top 3 bits (of 8) from wire top.$procmux$2620_Y.
Removed top 16 bits (of 32) from wire top.$techmap\picorv32.$2\mem_rdata_word[31:0].
Removed top 24 bits (of 32) from wire top.$techmap\picorv32.$3\mem_rdata_word[31:0].
Removed top 26 bits (of 32) from wire top.$techmap\picorv32.$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1522$2266_Y.
Removed top 26 bits (of 32) from wire top.$techmap\picorv32.$or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1641$2290_Y.
Removed top 4 bits (of 8) from wire top.$techmap\picorv32.$procmux$4128_Y.
Removed top 29 bits (of 32) from wire top.$techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1295$2187_Y.
Removed top 30 bits (of 32) from wire top.picorv32.irq.

4.12. Executing PEEPOPT pass (run peephole optimizers).
dffcemux pattern in top: dff=$techmap\picorv32.$procdff$6063, cemux=$techmap\picorv32.$procmux$5054, rstmux=n/a; removed 1 constant bits.
dffcemux pattern in top: dff=$techmap\picorv32.$procdff$6065, cemux=$techmap\picorv32.$procmux$5003, rstmux=n/a; removed 1 constant bits.

4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 31 unused wires.

4.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2207 ($memrd):
    Found 4 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6142 $auto$opt_reduce.cc:132:opt_mux$6132 $auto$opt_reduce.cc:132:opt_mux$6126 \picorv32.is_slli_srli_srai $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2208_Y $techmap\picorv32.$procmux$3226_CMP $techmap\picorv32.$procmux$3227_CMP $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y }.
    Found 1 candidates: $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2204
    Analyzing resource sharing with $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2204 ($memrd):
      Found 3 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6144 $auto$opt_reduce.cc:132:opt_mux$6124 \picorv32.instr_maskirq \picorv32.is_lui_auipc_jal $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2205_Y $techmap\picorv32.$procmux$3227_CMP $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y }.
      Activation pattern for cell $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2207: { $auto$opt_reduce.cc:132:opt_mux$6142 $auto$opt_reduce.cc:132:opt_mux$6132 $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2208_Y $techmap\picorv32.$procmux$3227_CMP $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y } = 5'00110
      Activation pattern for cell $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2207: { $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2208_Y $techmap\picorv32.$procmux$3226_CMP $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y } = 3'110
      Activation pattern for cell $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2207: { $auto$opt_reduce.cc:132:opt_mux$6126 \picorv32.is_slli_srli_srai $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2208_Y $techmap\picorv32.$procmux$3227_CMP } = 4'0011
      Activation pattern for cell $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2207: { $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2208_Y $techmap\picorv32.$procmux$3226_CMP } = 2'11
      Activation pattern for cell $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2204: { $auto$opt_reduce.cc:132:opt_mux$6144 \picorv32.is_lui_auipc_jal $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2205_Y $techmap\picorv32.$procmux$3227_CMP $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y } = 5'00110
      Activation pattern for cell $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2204: { \picorv32.instr_maskirq $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2205_Y $techmap\picorv32.$procmux$3227_CMP $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y } = 4'1110
      Activation pattern for cell $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2204: { $auto$opt_reduce.cc:132:opt_mux$6124 $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2205_Y $techmap\picorv32.$procmux$3227_CMP } = 3'111
      Adding exclusive control bits: \picorv32.instr_maskirq vs. $auto$opt_reduce.cc:132:opt_mux$6124
      Adding exclusive control bits: $techmap\picorv32.$procmux$3227_CMP vs. $techmap\picorv32.$procmux$3226_CMP
      Adding exclusive control bits: \picorv32.is_slli_srli_srai vs. $auto$opt_reduce.cc:132:opt_mux$6126
      Adding exclusive control bits: $techmap\picorv32.$procmux$3227_CMP vs. $techmap\picorv32.$procmux$3226_CMP
      Adding exclusive control bits: \picorv32.is_slli_srli_srai vs. $auto$opt_reduce.cc:132:opt_mux$6132
      Adding exclusive control bits: \picorv32.is_slli_srli_srai vs. \picorv32.instr_trap
      Adding exclusive control bits: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y vs. $auto$opt_reduce.cc:132:opt_mux$6132
      Adding exclusive control bits: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y vs. \picorv32.is_slli_srli_srai
      Adding exclusive control bits: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y vs. \picorv32.instr_trap
      Adding exclusive control bits: \picorv32.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6132
      Adding exclusive control bits: $techmap\picorv32.$procmux$3227_CMP vs. $techmap\picorv32.$procmux$3226_CMP
      Adding exclusive control bits: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y vs. $auto$opt_reduce.cc:132:opt_mux$6132
      Adding exclusive control bits: \picorv32.instr_sw vs. \picorv32.instr_sh
      Adding exclusive control bits: \picorv32.instr_sw vs. \picorv32.instr_sb
      Adding exclusive control bits: \picorv32.instr_sh vs. \picorv32.instr_sb
      Adding exclusive control bits: $techmap\picorv32.$procmux$3227_CMP vs. $techmap\picorv32.$procmux$3226_CMP
      Adding exclusive control bits: $auto$opt_reduce.cc:132:opt_mux$6132 vs. $auto$opt_reduce.cc:132:opt_mux$6142
      Adding exclusive control bits: \picorv32.is_lui_auipc_jal vs. $auto$opt_reduce.cc:132:opt_mux$6144
      Adding exclusive control bits: \picorv32.instr_bgeu vs. \picorv32.instr_bge
      Adding exclusive control bits: \picorv32.instr_bgeu vs. \picorv32.instr_bne
      Adding exclusive control bits: \picorv32.instr_bgeu vs. \picorv32.instr_beq
      Adding exclusive control bits: \picorv32.instr_bge vs. \picorv32.instr_bne
      Adding exclusive control bits: \picorv32.instr_bge vs. \picorv32.instr_beq
      Adding exclusive control bits: \picorv32.instr_bne vs. \picorv32.instr_beq
      Size of SAT problem: 26 cells, 510 variables, 1255 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:132:opt_mux$6144 $auto$opt_reduce.cc:132:opt_mux$6142 $auto$opt_reduce.cc:132:opt_mux$6132 $auto$opt_reduce.cc:132:opt_mux$6126 $auto$opt_reduce.cc:132:opt_mux$6124 \picorv32.instr_maskirq \picorv32.is_lui_auipc_jal \picorv32.is_slli_srli_srai $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2205_Y $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2208_Y $techmap\picorv32.$procmux$3226_CMP $techmap\picorv32.$procmux$3227_CMP $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y } = 13'0000000011010
  Analyzing resource sharing options for $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2204 ($memrd):
    Found 3 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6144 $auto$opt_reduce.cc:132:opt_mux$6124 \picorv32.instr_maskirq \picorv32.is_lui_auipc_jal $techmap\picorv32.$reduce_bool$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2205_Y $techmap\picorv32.$procmux$3227_CMP $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1905$1431 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_rx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1888$1424 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_tx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1917$1433 ($memrd):
    Found 25 activation_patterns using ctrl signal { \picorv32.reg_op1 [1] \picorv32.mem_xfer \picorv32.latched_is_lu \picorv32.latched_is_lh \picorv32.latched_is_lb $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:852$1901_Y $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1424$2227_Y $techmap\picorv32.$procmux$3222_CMP $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y $techmap\picorv32.$procmux$5808_CMP $techmap\picorv32.$procmux$5809_CMP $techmap\picorv32.$procmux$5810_CMP $techmap\picorv32.$procmux$5811_CMP $techmap\picorv32.$procmux$5813_CMP $techmap\picorv32.$procmux$5818_CMP $techmap\picorv32.$procmux$5820_CMP $techmap\picorv32.$procmux$5825_CMP \csrbankarray_sel_r \done }.
    No candidates found.

4.15. Executing TECHMAP pass (map to technology primitives).

4.15.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.15.2. Continuing TECHMAP pass.
No more expansions possible.

4.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1273$1341 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1289$1344 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1302$1348 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1321$1351 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1347$1359 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1350$1360 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1354$1365 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1369$1370 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1372$1371 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1376$1376 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1468$1396 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1492$1409 ($add).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1252$1332 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1358$1366 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1380$1377 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1401$1379 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1440$1389 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1447$1391 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1454$1393 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1506$1417 ($sub).
  creating $macc model for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1218$2395 ($add).
  creating $macc model for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1295$2188 ($add).
  creating $macc model for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1530$2272 ($add).
  creating $macc model for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1547$2275 ($add).
  creating $macc model for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1784$2321 ($add).
  creating $macc model for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1847$2349 ($add).
  creating $macc model for $techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1218$2394 ($sub).
  creating $macc model for $techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1415$2223 ($sub).
  creating $macc model for $techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1828$2345 ($sub).
  creating $alu model for $macc $techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1828$2345.
  creating $alu model for $macc $techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1415$2223.
  creating $alu model for $macc $techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1218$2394.
  creating $alu model for $macc $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1847$2349.
  creating $alu model for $macc $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1784$2321.
  creating $alu model for $macc $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1547$2275.
  creating $alu model for $macc $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1530$2272.
  creating $alu model for $macc $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1295$2188.
  creating $alu model for $macc $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1218$2395.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1506$1417.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1454$1393.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1447$1391.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1440$1389.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1401$1379.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1380$1377.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1358$1366.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1252$1332.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1492$1409.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1468$1396.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1376$1376.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1372$1371.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1369$1370.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1354$1365.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1350$1360.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1347$1359.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1321$1351.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1302$1348.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1289$1344.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1273$1341.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335.
  creating $alu model for $techmap\picorv32.$lt$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1220$2398 ($lt): new $alu
  creating $alu model for $techmap\picorv32.$lt$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1221$2399 ($lt): new $alu
  creating $alu model for $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1219$2397 ($eq): merged with $techmap\picorv32.$lt$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1221$2399.
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335: $auto$alumacc.cc:485:replace_alu$6168
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1273$1341: $auto$alumacc.cc:485:replace_alu$6171
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1289$1344: $auto$alumacc.cc:485:replace_alu$6174
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1302$1348: $auto$alumacc.cc:485:replace_alu$6177
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1321$1351: $auto$alumacc.cc:485:replace_alu$6180
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1347$1359: $auto$alumacc.cc:485:replace_alu$6183
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1350$1360: $auto$alumacc.cc:485:replace_alu$6186
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1354$1365: $auto$alumacc.cc:485:replace_alu$6189
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1369$1370: $auto$alumacc.cc:485:replace_alu$6192
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1372$1371: $auto$alumacc.cc:485:replace_alu$6195
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1376$1376: $auto$alumacc.cc:485:replace_alu$6198
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1468$1396: $auto$alumacc.cc:485:replace_alu$6201
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1492$1409: $auto$alumacc.cc:485:replace_alu$6204
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1252$1332: $auto$alumacc.cc:485:replace_alu$6207
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1358$1366: $auto$alumacc.cc:485:replace_alu$6210
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1380$1377: $auto$alumacc.cc:485:replace_alu$6213
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1401$1379: $auto$alumacc.cc:485:replace_alu$6216
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1440$1389: $auto$alumacc.cc:485:replace_alu$6219
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1447$1391: $auto$alumacc.cc:485:replace_alu$6222
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1454$1393: $auto$alumacc.cc:485:replace_alu$6225
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1506$1417: $auto$alumacc.cc:485:replace_alu$6228
  creating $alu cell for $techmap\picorv32.$lt$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1221$2399, $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1219$2397: $auto$alumacc.cc:485:replace_alu$6231
  creating $alu cell for $techmap\picorv32.$lt$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1220$2398: $auto$alumacc.cc:485:replace_alu$6242
  creating $alu cell for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1218$2395: $auto$alumacc.cc:485:replace_alu$6255
  creating $alu cell for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1295$2188: $auto$alumacc.cc:485:replace_alu$6258
  creating $alu cell for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1530$2272: $auto$alumacc.cc:485:replace_alu$6261
  creating $alu cell for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1547$2275: $auto$alumacc.cc:485:replace_alu$6264
  creating $alu cell for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1784$2321: $auto$alumacc.cc:485:replace_alu$6267
  creating $alu cell for $techmap\picorv32.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1847$2349: $auto$alumacc.cc:485:replace_alu$6270
  creating $alu cell for $techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1218$2394: $auto$alumacc.cc:485:replace_alu$6273
  creating $alu cell for $techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1415$2223: $auto$alumacc.cc:485:replace_alu$6276
  creating $alu cell for $techmap\picorv32.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1828$2345: $auto$alumacc.cc:485:replace_alu$6279
  created 32 $alu and 0 $macc cells.

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 15 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$6249: { $auto$alumacc.cc:501:replace_alu$6243 [0] $auto$alumacc.cc:501:replace_alu$6243 [1] $auto$alumacc.cc:501:replace_alu$6243 [2] $auto$alumacc.cc:501:replace_alu$6243 [3] $auto$alumacc.cc:501:replace_alu$6243 [4] $auto$alumacc.cc:501:replace_alu$6243 [5] $auto$alumacc.cc:501:replace_alu$6243 [6] $auto$alumacc.cc:501:replace_alu$6243 [7] $auto$alumacc.cc:501:replace_alu$6243 [8] $auto$alumacc.cc:501:replace_alu$6243 [9] $auto$alumacc.cc:501:replace_alu$6243 [10] $auto$alumacc.cc:501:replace_alu$6243 [11] $auto$alumacc.cc:501:replace_alu$6243 [12] $auto$alumacc.cc:501:replace_alu$6243 [13] $auto$alumacc.cc:501:replace_alu$6243 [14] $auto$alumacc.cc:501:replace_alu$6243 [15] $auto$alumacc.cc:501:replace_alu$6243 [16] $auto$alumacc.cc:501:replace_alu$6243 [17] $auto$alumacc.cc:501:replace_alu$6243 [18] $auto$alumacc.cc:501:replace_alu$6243 [19] $auto$alumacc.cc:501:replace_alu$6243 [20] $auto$alumacc.cc:501:replace_alu$6243 [21] $auto$alumacc.cc:501:replace_alu$6243 [22] $auto$alumacc.cc:501:replace_alu$6243 [23] $auto$alumacc.cc:501:replace_alu$6243 [24] $auto$alumacc.cc:501:replace_alu$6243 [25] $auto$alumacc.cc:501:replace_alu$6243 [26] $auto$alumacc.cc:501:replace_alu$6243 [27] $auto$alumacc.cc:501:replace_alu$6243 [28] $auto$alumacc.cc:501:replace_alu$6243 [29] $auto$alumacc.cc:501:replace_alu$6243 [30] $auto$alumacc.cc:501:replace_alu$6243 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$6236: { $auto$alumacc.cc:501:replace_alu$6232 [0] $auto$alumacc.cc:501:replace_alu$6232 [1] $auto$alumacc.cc:501:replace_alu$6232 [2] $auto$alumacc.cc:501:replace_alu$6232 [3] $auto$alumacc.cc:501:replace_alu$6232 [4] $auto$alumacc.cc:501:replace_alu$6232 [5] $auto$alumacc.cc:501:replace_alu$6232 [6] $auto$alumacc.cc:501:replace_alu$6232 [7] $auto$alumacc.cc:501:replace_alu$6232 [8] $auto$alumacc.cc:501:replace_alu$6232 [9] $auto$alumacc.cc:501:replace_alu$6232 [10] $auto$alumacc.cc:501:replace_alu$6232 [11] $auto$alumacc.cc:501:replace_alu$6232 [12] $auto$alumacc.cc:501:replace_alu$6232 [13] $auto$alumacc.cc:501:replace_alu$6232 [14] $auto$alumacc.cc:501:replace_alu$6232 [15] $auto$alumacc.cc:501:replace_alu$6232 [16] $auto$alumacc.cc:501:replace_alu$6232 [17] $auto$alumacc.cc:501:replace_alu$6232 [18] $auto$alumacc.cc:501:replace_alu$6232 [19] $auto$alumacc.cc:501:replace_alu$6232 [20] $auto$alumacc.cc:501:replace_alu$6232 [21] $auto$alumacc.cc:501:replace_alu$6232 [22] $auto$alumacc.cc:501:replace_alu$6232 [23] $auto$alumacc.cc:501:replace_alu$6232 [24] $auto$alumacc.cc:501:replace_alu$6232 [25] $auto$alumacc.cc:501:replace_alu$6232 [26] $auto$alumacc.cc:501:replace_alu$6232 [27] $auto$alumacc.cc:501:replace_alu$6232 [28] $auto$alumacc.cc:501:replace_alu$6232 [29] $auto$alumacc.cc:501:replace_alu$6232 [30] $auto$alumacc.cc:501:replace_alu$6232 [31] }
  Optimizing cells in module \top.
Performed a total of 2 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 20 unused wires.

4.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.19.9. Rerunning OPT passes. (Maybe there is more to do..)

4.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.19.16. Finished OPT passes. (There is nothing left to do.)

4.20. Executing FSM pass (extract and optimize FSM).

4.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top.picorv32.cpu_state.
Not marking top.picorv32.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.picorv32.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.picorv32.mem_wordsize.

4.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\picorv32.cpu_state' from module `\top'.
  found $dff cell for state register: $techmap\picorv32.$procdff$5988
  root of input selection tree: $techmap\picorv32.$0\cpu_state[7:0]
  found reset state: 8'01000000 (guessed from mux tree)
  found ctrl input: $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6148
  found ctrl input: $techmap\picorv32.$procmux$3224_CMP
  found ctrl input: $techmap\picorv32.$procmux$3225_CMP
  found ctrl input: $techmap\picorv32.$procmux$3226_CMP
  found ctrl input: $techmap\picorv32.$procmux$3227_CMP
  found ctrl input: $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y
  found ctrl input: $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1835$2347_Y
  found ctrl input: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1850$2351_Y
  found state code: 8'01000000
  found ctrl input: $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1809$2329_Y
  found ctrl input: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \picorv32.mem_done
  found ctrl input: \picorv32.is_sll_srl_sra
  found ctrl input: \picorv32.is_sb_sh_sw
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6132
  found ctrl input: \picorv32.is_slli_srli_srai
  found ctrl input: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6130
  found ctrl input: \picorv32.instr_trap
  found state code: 8'00000001
  found ctrl input: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1597$2283_Y
  found state code: 8'10000000
  found ctrl input: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1516$2261_Y
  found ctrl input: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1526$2269_Y
  found ctrl input: \picorv32.decoder_trigger
  found ctrl input: \picorv32.instr_jal
  found state code: 8'00100000
  found ctrl output: $techmap\picorv32.$procmux$3229_CMP
  found ctrl output: $techmap\picorv32.$procmux$3227_CMP
  found ctrl output: $techmap\picorv32.$procmux$3226_CMP
  found ctrl output: $techmap\picorv32.$procmux$3225_CMP
  found ctrl output: $techmap\picorv32.$procmux$3224_CMP
  found ctrl output: $techmap\picorv32.$procmux$3223_CMP
  found ctrl output: $techmap\picorv32.$procmux$3222_CMP
  found ctrl output: $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y
  ctrl inputs: { $auto$opt_reduce.cc:132:opt_mux$6148 $auto$opt_reduce.cc:132:opt_mux$6132 $auto$opt_reduce.cc:132:opt_mux$6130 \picorv32.mem_done \picorv32.instr_jal \picorv32.instr_trap \picorv32.decoder_trigger \picorv32.is_slli_srli_srai \picorv32.is_sb_sh_sw \picorv32.is_sll_srl_sra \picorv32.is_beq_bne_blt_bge_bltu_bgeu $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1516$2261_Y $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1526$2269_Y $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1597$2283_Y $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1809$2329_Y $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1835$2347_Y $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1850$2351_Y $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y }
  ctrl outputs: { $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y $techmap\picorv32.$0\cpu_state[7:0] $techmap\picorv32.$procmux$3222_CMP $techmap\picorv32.$procmux$3223_CMP $techmap\picorv32.$procmux$3224_CMP $techmap\picorv32.$procmux$3225_CMP $techmap\picorv32.$procmux$3226_CMP $techmap\picorv32.$procmux$3227_CMP $techmap\picorv32.$procmux$3229_CMP }
  transition: 8'10000000 19'------------------0 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 19'------------------1 -> 8'01000000 16'0010000000000001
  transition: 8'01000000 19'------0----00-----0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 19'----0-1----00-----0 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 19'----1-1----00-----0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 19'-----------01-----0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 19'-----------1------0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 19'------------------1 -> 8'01000000 16'1010000000000000
  transition: 8'00100000 19'-00--0-000----0---0 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 19'-00--0-01-----0---0 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 19'-00--0-0-1----0---0 -> 8'00000100 16'0000001000000010
  transition: 8'00100000 19'-----1-------0----0 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 19'-----1-------1----0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 19'--1---------------0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 19'--------------1---0 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 19'-------1----------0 -> 8'00000100 16'0000001000000010
  transition: 8'00100000 19'-1----------------0 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 19'------------------1 -> 8'01000000 16'0010000000000010
  transition: 8'00001000 19'----------0-------0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 19'---0------1-------0 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 19'---1------1-------0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 19'------------------1 -> 8'01000000 16'0010000000001000
  transition: 8'00000100 19'---------------0--0 -> 8'00000100 16'0000001000010000
  transition: 8'00000100 19'---------------1--0 -> 8'01000000 16'0010000000010000
  transition: 8'00000100 19'------------------1 -> 8'01000000 16'0010000000010000
  transition: 8'00000010 19'----------------0-0 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 19'----------------100 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 19'----------------110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 19'------------------1 -> 8'01000000 16'0010000000100000
  transition: 8'00000001 19'----------------0-0 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 19'----------------100 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 19'----------------110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 19'------------------1 -> 8'01000000 16'0010000001000000
Extracting FSM `\picorv32.mem_wordsize' from module `\top'.
  found $dff cell for state register: $techmap\picorv32.$procdff$5975
  root of input selection tree: $techmap\picorv32.$0\mem_wordsize[1:0]
  found ctrl input: $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y
  found ctrl input: $techmap\picorv32.$procmux$3222_CMP
  found ctrl input: $techmap\picorv32.$procmux$3223_CMP
  found ctrl input: $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y
  found ctrl input: $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1835$2347_Y
  found ctrl input: \picorv32.mem_do_rdata
  found ctrl input: \picorv32.instr_lw
  found ctrl input: $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1865$2356_Y
  found ctrl input: $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1864$2355_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \picorv32.mem_do_wdata
  found ctrl input: \picorv32.instr_sw
  found ctrl input: \picorv32.instr_sh
  found ctrl input: \picorv32.instr_sb
  found ctrl output: $techmap\picorv32.$procmux$5825_CMP
  found ctrl output: $techmap\picorv32.$procmux$5820_CMP
  found ctrl output: $techmap\picorv32.$procmux$5813_CMP
  ctrl inputs: { \picorv32.mem_do_rdata \picorv32.mem_do_wdata \picorv32.instr_lw \picorv32.instr_sb \picorv32.instr_sh \picorv32.instr_sw $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1835$2347_Y $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1864$2355_Y $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1865$2356_Y $techmap\picorv32.$procmux$3222_CMP $techmap\picorv32.$procmux$3223_CMP $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y }
  ctrl outputs: { $techmap\picorv32.$0\mem_wordsize[1:0] $techmap\picorv32.$procmux$5813_CMP $techmap\picorv32.$procmux$5820_CMP $techmap\picorv32.$procmux$5825_CMP }
  transition:       2'00 13'------0---000 ->       2'00 5'00001
  transition:       2'00 13'------1-----0 ->       2'00 5'00001
  transition:       2'00 13'-------0---10 ->       2'00 5'00001
  transition:       2'00 13'-0-000-1---10 -> INVALID_STATE(2'xx) 5'xx001  <ignored invalid transition!>
  transition:       2'00 13'-0-1---1---10 ->       2'10 5'10001
  transition:       2'00 13'-0--1--1---10 ->       2'01 5'01001
  transition:       2'00 13'-0---1-1---10 ->       2'00 5'00001
  transition:       2'00 13'-1-----1---10 ->       2'00 5'00001
  transition:       2'00 13'-------0--1-0 ->       2'00 5'00001
  transition:       2'00 13'0-0----1001-0 -> INVALID_STATE(2'xx) 5'xx001  <ignored invalid transition!>
  transition:       2'00 13'0------11-1-0 ->       2'10 5'10001
  transition:       2'00 13'0------1-11-0 ->       2'01 5'01001
  transition:       2'00 13'0-1----1--1-0 ->       2'00 5'00001
  transition:       2'00 13'1------1--1-0 ->       2'00 5'00001
  transition:       2'00 13'------------1 ->       2'00 5'00001
  transition:       2'10 13'------0---000 ->       2'10 5'10100
  transition:       2'10 13'------1-----0 ->       2'00 5'00100
  transition:       2'10 13'-------0---10 ->       2'10 5'10100
  transition:       2'10 13'-0-000-1---10 -> INVALID_STATE(2'xx) 5'xx100  <ignored invalid transition!>
  transition:       2'10 13'-0-1---1---10 ->       2'10 5'10100
  transition:       2'10 13'-0--1--1---10 ->       2'01 5'01100
  transition:       2'10 13'-0---1-1---10 ->       2'00 5'00100
  transition:       2'10 13'-1-----1---10 ->       2'10 5'10100
  transition:       2'10 13'-------0--1-0 ->       2'10 5'10100
  transition:       2'10 13'0-0----1001-0 -> INVALID_STATE(2'xx) 5'xx100  <ignored invalid transition!>
  transition:       2'10 13'0------11-1-0 ->       2'10 5'10100
  transition:       2'10 13'0------1-11-0 ->       2'01 5'01100
  transition:       2'10 13'0-1----1--1-0 ->       2'00 5'00100
  transition:       2'10 13'1------1--1-0 ->       2'10 5'10100
  transition:       2'10 13'------------1 ->       2'10 5'10100
  transition:       2'01 13'------0---000 ->       2'01 5'01010
  transition:       2'01 13'------1-----0 ->       2'00 5'00010
  transition:       2'01 13'-------0---10 ->       2'01 5'01010
  transition:       2'01 13'-0-000-1---10 -> INVALID_STATE(2'xx) 5'xx010  <ignored invalid transition!>
  transition:       2'01 13'-0-1---1---10 ->       2'10 5'10010
  transition:       2'01 13'-0--1--1---10 ->       2'01 5'01010
  transition:       2'01 13'-0---1-1---10 ->       2'00 5'00010
  transition:       2'01 13'-1-----1---10 ->       2'01 5'01010
  transition:       2'01 13'-------0--1-0 ->       2'01 5'01010
  transition:       2'01 13'0-0----1001-0 -> INVALID_STATE(2'xx) 5'xx010  <ignored invalid transition!>
  transition:       2'01 13'0------11-1-0 ->       2'10 5'10010
  transition:       2'01 13'0------1-11-0 ->       2'01 5'01010
  transition:       2'01 13'0-1----1--1-0 ->       2'00 5'00010
  transition:       2'01 13'1------1--1-0 ->       2'01 5'01010
  transition:       2'01 13'------------1 ->       2'01 5'01010

4.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.mem_wordsize$6292' from module `\top'.
Optimizing FSM `$fsm$\picorv32.cpu_state$6282' from module `\top'.
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$6148.

4.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 35 unused cells and 35 unused wires.

4.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\picorv32.cpu_state$6282' from module `\top'.
  Removing unused output signal $techmap\picorv32.$0\cpu_state[7:0] [0].
  Removing unused output signal $techmap\picorv32.$0\cpu_state[7:0] [1].
  Removing unused output signal $techmap\picorv32.$0\cpu_state[7:0] [2].
  Removing unused output signal $techmap\picorv32.$0\cpu_state[7:0] [3].
  Removing unused output signal $techmap\picorv32.$0\cpu_state[7:0] [4].
  Removing unused output signal $techmap\picorv32.$0\cpu_state[7:0] [5].
  Removing unused output signal $techmap\picorv32.$0\cpu_state[7:0] [6].
  Removing unused output signal $techmap\picorv32.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\picorv32.mem_wordsize$6292' from module `\top'.
  Removing unused output signal $techmap\picorv32.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $techmap\picorv32.$0\mem_wordsize[1:0] [1].

4.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\picorv32.cpu_state$6282' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> -----1-
  01000000 -> ------1
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\picorv32.mem_wordsize$6292' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

4.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\picorv32.cpu_state$6282' from module `\top':
-------------------------------------

  Information on FSM $fsm$\picorv32.cpu_state$6282 (\picorv32.cpu_state):

  Number of input signals:   18
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y
    1: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1850$2351_Y
    2: $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1835$2347_Y
    3: $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1809$2329_Y
    4: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1674$2298_Y
    5: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1597$2283_Y
    6: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1526$2269_Y
    7: $techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1516$2261_Y
    8: \picorv32.is_beq_bne_blt_bge_bltu_bgeu
    9: \picorv32.is_sll_srl_sra
   10: \picorv32.is_sb_sh_sw
   11: \picorv32.is_slli_srli_srai
   12: \picorv32.decoder_trigger
   13: \picorv32.instr_trap
   14: \picorv32.instr_jal
   15: \picorv32.mem_done
   16: $auto$opt_reduce.cc:132:opt_mux$6130
   17: $auto$opt_reduce.cc:132:opt_mux$6132

  Output signals:
    0: $techmap\picorv32.$procmux$3229_CMP
    1: $techmap\picorv32.$procmux$3227_CMP
    2: $techmap\picorv32.$procmux$3226_CMP
    3: $techmap\picorv32.$procmux$3225_CMP
    4: $techmap\picorv32.$procmux$3224_CMP
    5: $techmap\picorv32.$procmux$3223_CMP
    6: $techmap\picorv32.$procmux$3222_CMP
    7: $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y

  State encoding:
    0:  7'-----1-
    1:  7'------1  <RESET STATE>
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 18'-----------------0   ->     0 8'00000001
      1:     0 18'-----------------1   ->     1 8'00000001
      2:     1 18'-----0----00-----0   ->     1 8'10000000
      3:     1 18'---1-1----00-----0   ->     1 8'10000000
      4:     1 18'----------01-----0   ->     1 8'10000000
      5:     1 18'----------1------0   ->     1 8'10000000
      6:     1 18'-----------------1   ->     1 8'10000000
      7:     1 18'---0-1----00-----0   ->     2 8'10000000
      8:     2 18'----1-------0----0   ->     0 8'00000010
      9:     2 18'----1-------1----0   ->     1 8'00000010
     10:     2 18'-1---------------0   ->     1 8'00000010
     11:     2 18'-----------------1   ->     1 8'00000010
     12:     2 18'00--0-000----0---0   ->     3 8'00000010
     13:     2 18'1----------------0   ->     3 8'00000010
     14:     2 18'00--0-0-1----0---0   ->     4 8'00000010
     15:     2 18'------1----------0   ->     4 8'00000010
     16:     2 18'00--0-01-----0---0   ->     5 8'00000010
     17:     2 18'-------------1---0   ->     6 8'00000010
     18:     3 18'---------0-------0   ->     1 8'00001000
     19:     3 18'--1------1-------0   ->     1 8'00001000
     20:     3 18'-----------------1   ->     1 8'00001000
     21:     3 18'--0------1-------0   ->     3 8'00001000
     22:     4 18'--------------1--0   ->     1 8'00010000
     23:     4 18'-----------------1   ->     1 8'00010000
     24:     4 18'--------------0--0   ->     4 8'00010000
     25:     5 18'---------------110   ->     1 8'00100000
     26:     5 18'-----------------1   ->     1 8'00100000
     27:     5 18'---------------100   ->     5 8'00100000
     28:     5 18'---------------0-0   ->     5 8'00100000
     29:     6 18'---------------110   ->     1 8'01000000
     30:     6 18'-----------------1   ->     1 8'01000000
     31:     6 18'---------------100   ->     6 8'01000000
     32:     6 18'---------------0-0   ->     6 8'01000000

-------------------------------------

FSM `$fsm$\picorv32.mem_wordsize$6292' from module `\top':
-------------------------------------

  Information on FSM $fsm$\picorv32.mem_wordsize$6292 (\picorv32.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: $or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:2047$1434_Y
    1: $techmap\picorv32.$procmux$3223_CMP
    2: $techmap\picorv32.$procmux$3222_CMP
    3: $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1865$2356_Y
    4: $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1864$2355_Y
    5: $techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1835$2347_Y
    6: $techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1291$2186_Y
    7: \picorv32.instr_sw
    8: \picorv32.instr_sh
    9: \picorv32.instr_sb
   10: \picorv32.instr_lw
   11: \picorv32.mem_do_wdata
   12: \picorv32.mem_do_rdata

  Output signals:
    0: $techmap\picorv32.$procmux$5825_CMP
    1: $techmap\picorv32.$procmux$5820_CMP
    2: $techmap\picorv32.$procmux$5813_CMP

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'------0---000   ->     0 3'001
      1:     0 13'-------0---10   ->     0 3'001
      2:     0 13'-0---1-1---10   ->     0 3'001
      3:     0 13'-1-----1---10   ->     0 3'001
      4:     0 13'-------0--1-0   ->     0 3'001
      5:     0 13'0-1----1--1-0   ->     0 3'001
      6:     0 13'1------1--1-0   ->     0 3'001
      7:     0 13'------1-----0   ->     0 3'001
      8:     0 13'------------1   ->     0 3'001
      9:     0 13'-0-1---1---10   ->     1 3'001
     10:     0 13'0------11-1-0   ->     1 3'001
     11:     0 13'-0--1--1---10   ->     2 3'001
     12:     0 13'0------1-11-0   ->     2 3'001
     13:     1 13'-0---1-1---10   ->     0 3'100
     14:     1 13'0-1----1--1-0   ->     0 3'100
     15:     1 13'------1-----0   ->     0 3'100
     16:     1 13'------0---000   ->     1 3'100
     17:     1 13'-------0---10   ->     1 3'100
     18:     1 13'-0-1---1---10   ->     1 3'100
     19:     1 13'-1-----1---10   ->     1 3'100
     20:     1 13'0------11-1-0   ->     1 3'100
     21:     1 13'-------0--1-0   ->     1 3'100
     22:     1 13'1------1--1-0   ->     1 3'100
     23:     1 13'------------1   ->     1 3'100
     24:     1 13'-0--1--1---10   ->     2 3'100
     25:     1 13'0------1-11-0   ->     2 3'100
     26:     2 13'-0---1-1---10   ->     0 3'010
     27:     2 13'0-1----1--1-0   ->     0 3'010
     28:     2 13'------1-----0   ->     0 3'010
     29:     2 13'-0-1---1---10   ->     1 3'010
     30:     2 13'0------11-1-0   ->     1 3'010
     31:     2 13'------0---000   ->     2 3'010
     32:     2 13'-------0---10   ->     2 3'010
     33:     2 13'-0--1--1---10   ->     2 3'010
     34:     2 13'-1-----1---10   ->     2 3'010
     35:     2 13'0------1-11-0   ->     2 3'010
     36:     2 13'-------0--1-0   ->     2 3'010
     37:     2 13'1------1--1-0   ->     2 3'010
     38:     2 13'------------1   ->     2 3'010

-------------------------------------

4.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\picorv32.cpu_state$6282' from module `\top'.
Mapping FSM `$fsm$\picorv32.mem_wordsize$6292' from module `\top'.

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 12 cells.

4.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 33 unused wires.

4.21.5. Finished fast OPT passes.

4.22. Executing MEMORY pass.

4.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$1441' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$1442' in module `\top': merged $dff to cell.
Checking cell `$techmap\picorv32.$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$2404' in module `\top': merged $dff to cell.
Checking cell `$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1917$1433' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1888$1424' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1905$1431' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2204' in module `\top': merged address $dff to cell.
Checking cell `$techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2207' in module `\top': merged address $dff to cell.

4.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 15 unused cells and 17 unused wires.

4.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\mem' in module `\top':
  $meminit$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1920$1440 ($meminit)
  $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1917$1433 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\picorv32.cpuregs' in module `\top':
  $techmap\picorv32.$memwr$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1317$2404 ($memwr)
  $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1325$2207 ($memrd)
  $techmap\picorv32.$memrd$\cpuregs$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1324$2204 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage' in module `\top':
  $memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1882$1441 ($memwr)
  $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1888$1424 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_1' in module `\top':
  $memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1899$1442 ($memwr)
  $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1905$1431 ($memrd)

4.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.mem:
  Properties: ports=1 bits=64 rports=1 wports=0 dbits=8 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=8 bwaste=4032 waste=4032 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing top.picorv32.cpuregs:
  Properties: ports=3 bits=1152 rports=2 wports=1 dbits=32 abits=6 words=36
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=220 dwaste=0 bwaste=3520 waste=3520 efficiency=14
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7040 efficiency=7
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=476 dwaste=0 bwaste=3808 waste=3808 efficiency=7
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7616 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=988 dwaste=0 bwaste=3952 waste=3952 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7904 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2012 dwaste=0 bwaste=4024 waste=4024 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=7, cells=4, acells=1
    Selected rule 1.1 with efficiency 7.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk12.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: picorv32.cpuregs.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: picorv32.cpuregs.0.0.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: picorv32.cpuregs.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: picorv32.cpuregs.1.0.1
        Adding extra logic for transparent port A1.2.
Processing top.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage.0.0.0
Processing top.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk12.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk12.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage_1.0.0.0

4.25. Executing TECHMAP pass (map to technology primitives).

4.25.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

4.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

4.26. Executing ICE40_BRAMINIT pass.

4.27. Executing OPT pass (performing simple optimizations).

4.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 11 cells.

4.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 18 unused cells and 217 unused wires.

4.27.5. Finished fast OPT passes.

4.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \mem in module \top:
  created 8 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/3 on $pmux $techmap\picorv32.$procmux$3855.
    dead port 2/5 on $pmux $techmap\picorv32.$procmux$4319.
    dead port 1/3 on $pmux $techmap\picorv32.$procmux$4524.
Removed 3 multiplexer ports.

4.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6121: { \picorv32.cpu_state [0] \picorv32.cpu_state [1] \picorv32.cpu_state [2] \picorv32.cpu_state [4] \picorv32.cpu_state [5] \picorv32.cpu_state [6] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6117: { \picorv32.cpu_state [0] \picorv32.cpu_state [1] \picorv32.cpu_state [2] \picorv32.cpu_state [3] \picorv32.cpu_state [4] \picorv32.cpu_state [6] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$6503: { $auto$fsm_map.cc:118:implement_pattern_cache$6501 $auto$fsm_map.cc:118:implement_pattern_cache$6497 $auto$fsm_map.cc:118:implement_pattern_cache$6493 $auto$fsm_map.cc:74:implement_pattern_cache$6483 $auto$fsm_map.cc:118:implement_pattern_cache$6481 $auto$fsm_map.cc:118:implement_pattern_cache$6477 $auto$fsm_map.cc:74:implement_pattern_cache$6489 $auto$fsm_map.cc:118:implement_pattern_cache$6487 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$6474: { $auto$fsm_map.cc:118:implement_pattern_cache$6472 $auto$fsm_map.cc:118:implement_pattern_cache$6468 $auto$fsm_map.cc:74:implement_pattern_cache$6454 $auto$fsm_map.cc:118:implement_pattern_cache$6458 $auto$fsm_map.cc:118:implement_pattern_cache$6448 $auto$fsm_map.cc:118:implement_pattern_cache$6452 $auto$fsm_map.cc:118:implement_pattern_cache$6464 $auto$fsm_map.cc:74:implement_pattern_cache$6460 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$6410: { $auto$fsm_map.cc:118:implement_pattern_cache$6400 $auto$fsm_map.cc:118:implement_pattern_cache$6408 $auto$fsm_map.cc:118:implement_pattern_cache$6404 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$6397: { $auto$fsm_map.cc:118:implement_pattern_cache$6387 $auto$fsm_map.cc:118:implement_pattern_cache$6395 $auto$fsm_map.cc:118:implement_pattern_cache$6391 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$6371: { $auto$fsm_map.cc:118:implement_pattern_cache$6365 $auto$fsm_map.cc:118:implement_pattern_cache$6369 $auto$fsm_map.cc:118:implement_pattern_cache$6361 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$6354: { $auto$fsm_map.cc:118:implement_pattern_cache$6326 $auto$fsm_map.cc:118:implement_pattern_cache$6322 $auto$fsm_map.cc:118:implement_pattern_cache$6318 $auto$fsm_map.cc:118:implement_pattern_cache$6314 $auto$fsm_map.cc:74:implement_pattern_cache$6352 $auto$fsm_map.cc:118:implement_pattern_cache$6350 $auto$fsm_map.cc:118:implement_pattern_cache$6346 $auto$fsm_map.cc:118:implement_pattern_cache$6342 $auto$fsm_map.cc:118:implement_pattern_cache$6338 $auto$fsm_map.cc:118:implement_pattern_cache$6334 $auto$fsm_map.cc:118:implement_pattern_cache$6330 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$6309: { $auto$fsm_map.cc:118:implement_pattern_cache$6303 $auto$fsm_map.cc:118:implement_pattern_cache$6307 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:105:implement_pattern_cache$6313: { \picorv32.cpu_state [5] \picorv32.cpu_state [6] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$6559:
      Old ports: A=16'0000000000000000, B={ $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] }, Y=$auto$rtlil.cc:1958:Mux$6560
      New ports: A=1'0, B=$auto$memory_bram.cc:893:replace_cell$6516 [15], Y=$auto$rtlil.cc:1958:Mux$6560 [0]
      New connections: $auto$rtlil.cc:1958:Mux$6560 [15:1] = { $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] $auto$rtlil.cc:1958:Mux$6560 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$6603:
      Old ports: A=16'0000000000000000, B={ $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] $auto$memory_bram.cc:893:replace_cell$6516 [15] }, Y=$auto$rtlil.cc:1958:Mux$6521
      New ports: A=1'0, B=$auto$memory_bram.cc:893:replace_cell$6516 [15], Y=$auto$rtlil.cc:1958:Mux$6521 [0]
      New connections: $auto$rtlil.cc:1958:Mux$6521 [15:1] = { $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] $auto$rtlil.cc:1958:Mux$6521 [0] }
    Consolidated identical input bits for $mux cell $procmux$2580:
      Old ports: A=8'00000000, B={ 4'0000 $auto$wreduce.cc:460:run$6157 [3:0] }, Y=$procmux$2580_Y
      New ports: A=4'0000, B=$auto$wreduce.cc:460:run$6157 [3:0], Y=$procmux$2580_Y [3:0]
      New connections: $procmux$2580_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2625:
      Old ports: A=8'00000000, B={ 3'000 $auto$wreduce.cc:460:run$6158 [4:0] }, Y=$procmux$2625_Y
      New ports: A=5'00000, B=$auto$wreduce.cc:460:run$6158 [4:0], Y=$procmux$2625_Y [4:0]
      New connections: $procmux$2625_Y [7:5] = 3'000
    Consolidated identical input bits for $mux cell $procmux$3045:
      Old ports: A={ \picorv32.mem_wstrb [3] \picorv32.mem_wstrb [3:2] \picorv32.mem_wstrb [2] }, B=4'0000, Y=\spram_maskwren01
      New ports: A=\picorv32.mem_wstrb [3:2], B=2'00, Y={ \spram_maskwren01 [2] \spram_maskwren01 [0] }
      New connections: { \spram_maskwren01 [3] \spram_maskwren01 [1] } = { \spram_maskwren01 [2] \spram_maskwren01 [0] }
    Consolidated identical input bits for $mux cell $procmux$3048:
      Old ports: A=4'0000, B={ \picorv32.mem_wstrb [3] \picorv32.mem_wstrb [3:2] \picorv32.mem_wstrb [2] }, Y=\spram_maskwren11
      New ports: A=2'00, B=\picorv32.mem_wstrb [3:2], Y={ \spram_maskwren11 [2] \spram_maskwren11 [0] }
      New connections: { \spram_maskwren11 [3] \spram_maskwren11 [1] } = { \spram_maskwren11 [2] \spram_maskwren11 [0] }
    Consolidated identical input bits for $mux cell $procmux$3060:
      Old ports: A={ \picorv32.mem_wstrb [1] \picorv32.mem_wstrb [1:0] \picorv32.mem_wstrb [0] }, B=4'0000, Y=\spram_maskwren00
      New ports: A=\picorv32.mem_wstrb [1:0], B=2'00, Y={ \spram_maskwren00 [2] \spram_maskwren00 [0] }
      New connections: { \spram_maskwren00 [3] \spram_maskwren00 [1] } = { \spram_maskwren00 [2] \spram_maskwren00 [0] }
    Consolidated identical input bits for $mux cell $procmux$3066:
      Old ports: A=4'0000, B={ \picorv32.mem_wstrb [1] \picorv32.mem_wstrb [1:0] \picorv32.mem_wstrb [0] }, Y=\spram_maskwren10
      New ports: A=2'00, B=\picorv32.mem_wstrb [1:0], Y={ \spram_maskwren10 [2] \spram_maskwren10 [0] }
      New connections: { \spram_maskwren10 [3] \spram_maskwren10 [1] } = { \spram_maskwren10 [2] \spram_maskwren10 [0] }
    Consolidated identical input bits for $pmux cell $techmap\picorv32.$procmux$3792:
      Old ports: A=\picorv32.mem_rdata_word, B={ \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15:0] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7:0] }, Y=$techmap\picorv32.$procmux$3792_Y
      New ports: A=\picorv32.mem_rdata_word [31:8], B={ \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15] \picorv32.mem_rdata_word [15:7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] \picorv32.mem_rdata_word [7] }, Y=$techmap\picorv32.$procmux$3792_Y [31:8]
      New connections: $techmap\picorv32.$procmux$3792_Y [7:0] = \picorv32.mem_rdata_word [7:0]
    Consolidated identical input bits for $mux cell $techmap\picorv32.$procmux$3910:
      Old ports: A=\picorv32.latched_rd, B={ 1'1 \picorv32.latched_rd [4:0] }, Y=$techmap\picorv32.$procmux$3910_Y
      New ports: A=\picorv32.latched_rd [5], B=1'1, Y=$techmap\picorv32.$procmux$3910_Y [5]
      New connections: $techmap\picorv32.$procmux$3910_Y [4:0] = \picorv32.latched_rd [4:0]
    Consolidated identical input bits for $pmux cell $techmap\picorv32.$procmux$5832:
      Old ports: A=\picorv32.reg_op2, B={ \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] }, Y=\picorv32.mem_la_wdata
      New ports: A=\picorv32.reg_op2 [31:8], B={ \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [15:0] \picorv32.reg_op2 [7:0] \picorv32.reg_op2 [7:0] }, Y=\picorv32.mem_la_wdata [31:8]
      New connections: \picorv32.mem_la_wdata [7:0] = \picorv32.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1295$2187:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:460:run$6164 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:460:run$6164 [2:1]
      New connections: $auto$wreduce.cc:460:run$6164 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1519$2264:
      Old ports: A=2'00, B=2'10, Y=$techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1519$2264_Y
      New ports: A=1'0, B=1'1, Y=$techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1519$2264_Y [1]
      New connections: $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1519$2264_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:365$1797:
      Old ports: A={ \picorv32.reg_op1 [31:2] 2'00 }, B={ \picorv32.next_pc [31:2] 2'00 }, Y=\picorv32.mem_la_addr
      New ports: A=\picorv32.reg_op1 [31:2], B=\picorv32.next_pc [31:2], Y=\picorv32.mem_la_addr [31:2]
      New connections: \picorv32.mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:394$1812:
      Old ports: A=4'0011, B=4'1100, Y=$techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:394$1812_Y
      New ports: A=2'01, B=2'10, Y={ $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:394$1812_Y [2] $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:394$1812_Y [0] }
      New connections: { $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:394$1812_Y [3] $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:394$1812_Y [1] } = { $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:394$1812_Y [2] $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:394$1812_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:600$1874:
      Old ports: A=2'11, B=2'00, Y=$techmap\picorv32.$procmux$5519_Y
      New ports: A=1'1, B=1'0, Y=$techmap\picorv32.$procmux$5519_Y [0]
      New connections: $techmap\picorv32.$procmux$5519_Y [1] = $techmap\picorv32.$procmux$5519_Y [0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2582:
      Old ports: A=$procmux$2580_Y, B=8'00000000, Y=$0\csrbankarray_interface3_bank_bus_dat_r[7:0]
      New ports: A=$procmux$2580_Y [3:0], B=4'0000, Y=$0\csrbankarray_interface3_bank_bus_dat_r[7:0] [3:0]
      New connections: $0\csrbankarray_interface3_bank_bus_dat_r[7:0] [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2627:
      Old ports: A=$procmux$2625_Y, B=8'00000000, Y=$0\csrbankarray_interface0_bank_bus_dat_r[7:0]
      New ports: A=$procmux$2625_Y [4:0], B=5'00000, Y=$0\csrbankarray_interface0_bank_bus_dat_r[7:0] [4:0]
      New connections: $0\csrbankarray_interface0_bank_bus_dat_r[7:0] [7:5] = 3'000
  Optimizing cells in module \top.
Performed a total of 28 changes.

4.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\mem[7]$6752 ($dff) from module top.
Removing $memory\mem[6]$6750 ($dff) from module top.
Removing $memory\mem[5]$6748 ($dff) from module top.
Removing $memory\mem[4]$6746 ($dff) from module top.
Removing $memory\mem[3]$6744 ($dff) from module top.
Removing $memory\mem[2]$6742 ($dff) from module top.
Removing $memory\mem[1]$6740 ($dff) from module top.
Removing $memory\mem[0]$6738 ($dff) from module top.
Replaced 8 DFF cells.

4.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 16 unused wires.

4.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.9. Rerunning OPT passes. (Maybe there is more to do..)

4.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$6765:
      Old ports: A=8'01000010, B=8'01100001, Y=$memory\mem$rdmux[0][1][0]$a$6760
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][1][0]$a$6760 [1:0]
      New connections: $memory\mem$rdmux[0][1][0]$a$6760 [7:2] = { 2'01 $memory\mem$rdmux[0][1][0]$a$6760 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][1]$6768:
      Old ports: A=8'01110011, B=8'01100101, Y=$memory\mem$rdmux[0][1][0]$b$6761
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][1][0]$b$6761 [2:1]
      New connections: { $memory\mem$rdmux[0][1][0]$b$6761 [7:3] $memory\mem$rdmux[0][1][0]$b$6761 [0] } = { 3'011 $memory\mem$rdmux[0][1][0]$b$6761 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$6771:
      Old ports: A=8'01010011, B=8'01101111, Y=$memory\mem$rdmux[0][1][1]$a$6763
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][1][1]$a$6763 [4] $memory\mem$rdmux[0][1][1]$a$6763 [2] }
      New connections: { $memory\mem$rdmux[0][1][1]$a$6763 [7:5] $memory\mem$rdmux[0][1][1]$a$6763 [3] $memory\mem$rdmux[0][1][1]$a$6763 [1:0] } = { 2'01 $memory\mem$rdmux[0][1][1]$a$6763 [2] $memory\mem$rdmux[0][1][1]$a$6763 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][3]$6774:
      Old ports: A=8'01000011, B=8'00000000, Y=$memory\mem$rdmux[0][1][1]$b$6764
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][1][1]$b$6764 [0]
      New connections: $memory\mem$rdmux[0][1][1]$b$6764 [7:1] = { 1'0 $memory\mem$rdmux[0][1][1]$b$6764 [0] 4'0000 $memory\mem$rdmux[0][1][1]$b$6764 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][0]$6759:
      Old ports: A=$memory\mem$rdmux[0][1][0]$a$6760, B=$memory\mem$rdmux[0][1][0]$b$6761, Y=$memory\mem$rdmux[0][0][0]$a$6757
      New ports: A={ 2'00 $memory\mem$rdmux[0][1][0]$a$6760 [1:0] }, B={ $memory\mem$rdmux[0][1][0]$b$6761 [1] $memory\mem$rdmux[0][1][0]$b$6761 [2:1] 1'1 }, Y={ $memory\mem$rdmux[0][0][0]$a$6757 [4] $memory\mem$rdmux[0][0][0]$a$6757 [2:0] }
      New connections: { $memory\mem$rdmux[0][0][0]$a$6757 [7:5] $memory\mem$rdmux[0][0][0]$a$6757 [3] } = { 2'01 $memory\mem$rdmux[0][0][0]$a$6757 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$6762:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$6763, B=$memory\mem$rdmux[0][1][1]$b$6764, Y=$memory\mem$rdmux[0][0][0]$b$6758
      New ports: A={ $memory\mem$rdmux[0][1][1]$a$6763 [4] $memory\mem$rdmux[0][1][1]$a$6763 [2] 1'1 }, B={ 2'00 $memory\mem$rdmux[0][1][1]$b$6764 [0] }, Y={ $memory\mem$rdmux[0][0][0]$b$6758 [4] $memory\mem$rdmux[0][0][0]$b$6758 [2] $memory\mem$rdmux[0][0][0]$b$6758 [0] }
      New connections: { $memory\mem$rdmux[0][0][0]$b$6758 [7:5] $memory\mem$rdmux[0][0][0]$b$6758 [3] $memory\mem$rdmux[0][0][0]$b$6758 [1] } = { 1'0 $memory\mem$rdmux[0][0][0]$b$6758 [0] $memory\mem$rdmux[0][0][0]$b$6758 [2] $memory\mem$rdmux[0][0][0]$b$6758 [2] $memory\mem$rdmux[0][0][0]$b$6758 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][0][0]$6756:
      Old ports: A=$memory\mem$rdmux[0][0][0]$a$6757, B=$memory\mem$rdmux[0][0][0]$b$6758, Y=\csrbankarray_dat_r
      New ports: A={ 1'1 $memory\mem$rdmux[0][0][0]$a$6757 [0] $memory\mem$rdmux[0][0][0]$a$6757 [4] 1'0 $memory\mem$rdmux[0][0][0]$a$6757 [2:0] }, B={ $memory\mem$rdmux[0][0][0]$b$6758 [0] $memory\mem$rdmux[0][0][0]$b$6758 [2] $memory\mem$rdmux[0][0][0]$b$6758 [4] $memory\mem$rdmux[0][0][0]$b$6758 [2] $memory\mem$rdmux[0][0][0]$b$6758 [2] $memory\mem$rdmux[0][0][0]$b$6758 [0] $memory\mem$rdmux[0][0][0]$b$6758 [0] }, Y=\csrbankarray_dat_r [6:0]
      New connections: \csrbankarray_dat_r [7] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$3030:
      Old ports: A=8'00000000, B=\csrbankarray_dat_r, Y=\csrbankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csrbankarray_dat_r [6:0], Y=\csrbankarray_sram_bus_dat_r [6:0]
      New connections: \csrbankarray_sram_bus_dat_r [7] = 1'0
  Optimizing cells in module \top.
Performed a total of 8 changes.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

4.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.

4.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.16. Rerunning OPT passes. (Maybe there is more to do..)

4.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

4.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.23. Finished OPT passes. (There is nothing left to do.)

4.30. Executing ICE40_WRAPCARRY pass (wrap carries).

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=17\B_WIDTH=1\Y_WIDTH=17 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$9b74a473ccd678a23e1df4cc12019cbbece20051\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=31\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
No more expansions possible.

4.32. Executing ICE40_OPT pass (performing simple optimizations).

4.32.1. Running ICE40 specific optimizations.

4.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 851 cells.

4.32.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$11906 ($_DFF_P_) from module top.
Removing $auto$simplemap.cc:420:simplemap_dff$10848 ($_DFF_P_) from module top.
Replaced 2 DFF cells.

4.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 772 unused cells and 2121 unused wires.

4.32.6. Rerunning OPT passes. (Removed registers in this run.)

4.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6168.slice[0].carry: CO=\ctrl_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6171.slice[0].carry: CO=\uart_phy_tx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6174.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6177.slice[0].carry: CO=\uart_phy_rx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6180.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6183.slice[0].carry: CO=\uart_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6186.slice[0].carry: CO=\uart_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6189.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6192.slice[0].carry: CO=\uart_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6195.slice[0].carry: CO=\uart_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6198.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6204.slice[0].carry: CO=\spiflash_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6207.slice[0].carry: CO=\reset_delay [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6210.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6213.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6216.slice[0].carry: CO=\timer0_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6219.slice[0].carry: CO=\waittimer0_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6222.slice[0].carry: CO=\waittimer1_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6225.slice[0].carry: CO=\waittimer2_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6228.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6258.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6261.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$6261.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6267.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6279.slice[0].carry: CO=\picorv32.reg_sh [0]

4.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.

4.32.12. Rerunning OPT passes. (Removed registers in this run.)

4.32.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6264.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$6267.slice[1].carry: CO=1'0

4.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.

4.32.18. Rerunning OPT passes. (Removed registers in this run.)

4.32.19. Running ICE40 specific optimizations.

4.32.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.32.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.32.22. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.32.24. Finished OPT passes. (There is nothing left to do.)

4.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

4.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10293 to $_DFFE_PP_ for $0\serial_tx[0:0] -> \serial_tx.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10294 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [0] -> \ctrl_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10295 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [1] -> \ctrl_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10296 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [2] -> \ctrl_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10297 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [3] -> \ctrl_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10298 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [4] -> \ctrl_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10299 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [5] -> \ctrl_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10300 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [6] -> \ctrl_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10301 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [7] -> \ctrl_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10302 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [8] -> \ctrl_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10303 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [9] -> \ctrl_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10304 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [10] -> \ctrl_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10305 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [11] -> \ctrl_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10306 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [12] -> \ctrl_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10307 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [13] -> \ctrl_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10308 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [14] -> \ctrl_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10309 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [15] -> \ctrl_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10310 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [16] -> \ctrl_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10311 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [17] -> \ctrl_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10312 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [18] -> \ctrl_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10313 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [19] -> \ctrl_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10314 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [20] -> \ctrl_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10315 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [21] -> \ctrl_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10316 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [22] -> \ctrl_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10317 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [23] -> \ctrl_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10318 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [24] -> \ctrl_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10319 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [25] -> \ctrl_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10320 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [26] -> \ctrl_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10321 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [27] -> \ctrl_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10322 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [28] -> \ctrl_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10323 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [29] -> \ctrl_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10324 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [30] -> \ctrl_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10325 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [31] -> \ctrl_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10326 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [0] -> \ctrl_bus_errors [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10327 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [1] -> \ctrl_bus_errors [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10328 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [2] -> \ctrl_bus_errors [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10329 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [3] -> \ctrl_bus_errors [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10330 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [4] -> \ctrl_bus_errors [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10331 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [5] -> \ctrl_bus_errors [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10332 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [6] -> \ctrl_bus_errors [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10333 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [7] -> \ctrl_bus_errors [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10334 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [8] -> \ctrl_bus_errors [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10335 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [9] -> \ctrl_bus_errors [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10336 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [10] -> \ctrl_bus_errors [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10337 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [11] -> \ctrl_bus_errors [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10338 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [12] -> \ctrl_bus_errors [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10339 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [13] -> \ctrl_bus_errors [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10340 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [14] -> \ctrl_bus_errors [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10341 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [15] -> \ctrl_bus_errors [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10342 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [16] -> \ctrl_bus_errors [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10343 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [17] -> \ctrl_bus_errors [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10344 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [18] -> \ctrl_bus_errors [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10345 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [19] -> \ctrl_bus_errors [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10346 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [20] -> \ctrl_bus_errors [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10347 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [21] -> \ctrl_bus_errors [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10348 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [22] -> \ctrl_bus_errors [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10349 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [23] -> \ctrl_bus_errors [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10350 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [24] -> \ctrl_bus_errors [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10351 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [25] -> \ctrl_bus_errors [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10352 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [26] -> \ctrl_bus_errors [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10353 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [27] -> \ctrl_bus_errors [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10354 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [28] -> \ctrl_bus_errors [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10355 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [29] -> \ctrl_bus_errors [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10356 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [30] -> \ctrl_bus_errors [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10357 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [31] -> \ctrl_bus_errors [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10358 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [0] -> \uart_phy_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10359 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [1] -> \uart_phy_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10360 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [2] -> \uart_phy_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10361 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [3] -> \uart_phy_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10362 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [4] -> \uart_phy_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10363 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [5] -> \uart_phy_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10364 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [6] -> \uart_phy_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10365 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [7] -> \uart_phy_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10366 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [8] -> \uart_phy_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10367 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [9] -> \uart_phy_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10368 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [10] -> \uart_phy_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10369 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [11] -> \uart_phy_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10370 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [12] -> \uart_phy_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10371 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [13] -> \uart_phy_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10372 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [14] -> \uart_phy_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10373 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [15] -> \uart_phy_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10374 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [16] -> \uart_phy_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10375 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [17] -> \uart_phy_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10376 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [18] -> \uart_phy_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10377 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [19] -> \uart_phy_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10378 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [20] -> \uart_phy_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10379 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [21] -> \uart_phy_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10380 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [22] -> \uart_phy_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10381 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [23] -> \uart_phy_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10382 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [24] -> \uart_phy_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10383 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [25] -> \uart_phy_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10384 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [26] -> \uart_phy_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10385 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [27] -> \uart_phy_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10386 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [28] -> \uart_phy_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10387 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [29] -> \uart_phy_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10388 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [30] -> \uart_phy_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10389 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [31] -> \uart_phy_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10424 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [0] -> \uart_phy_tx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10425 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [1] -> \uart_phy_tx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10426 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [2] -> \uart_phy_tx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10427 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [3] -> \uart_phy_tx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10428 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [4] -> \uart_phy_tx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10429 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [5] -> \uart_phy_tx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10430 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [6] -> \uart_phy_tx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10431 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [7] -> \uart_phy_tx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10432 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [0] -> \uart_phy_tx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10433 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [1] -> \uart_phy_tx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10434 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [2] -> \uart_phy_tx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10435 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [3] -> \uart_phy_tx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10436 to $_DFFE_PP_ for $0\uart_phy_tx_busy[0:0] -> \uart_phy_tx_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10438 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [0] -> \uart_phy_source_payload_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10439 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [1] -> \uart_phy_source_payload_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10440 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [2] -> \uart_phy_source_payload_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10441 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [3] -> \uart_phy_source_payload_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10442 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [4] -> \uart_phy_source_payload_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10443 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [5] -> \uart_phy_source_payload_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10444 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [6] -> \uart_phy_source_payload_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10445 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [7] -> \uart_phy_source_payload_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10480 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [0] -> \uart_phy_rx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10481 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [1] -> \uart_phy_rx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10482 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [2] -> \uart_phy_rx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10483 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [3] -> \uart_phy_rx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10484 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [4] -> \uart_phy_rx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10485 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [5] -> \uart_phy_rx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10486 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [6] -> \uart_phy_rx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10487 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [7] -> \uart_phy_rx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10488 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [0] -> \uart_phy_rx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10489 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [1] -> \uart_phy_rx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10490 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [2] -> \uart_phy_rx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10491 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [3] -> \uart_phy_rx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10493 to $_DFFE_PP_ for $0\uart_tx_pending[0:0] -> \uart_tx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10495 to $_DFFE_PP_ for $0\uart_rx_pending[0:0] -> \uart_rx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10497 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [0] -> \uart_eventmanager_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10498 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [1] -> \uart_eventmanager_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10499 to $_DFFE_PP_ for $0\uart_tx_fifo_readable[0:0] -> \uart_tx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10500 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [0] -> \uart_tx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10501 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [1] -> \uart_tx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10502 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [2] -> \uart_tx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10503 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [3] -> \uart_tx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10504 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [4] -> \uart_tx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10505 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [0] -> \uart_tx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10506 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [1] -> \uart_tx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10507 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [2] -> \uart_tx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10508 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [3] -> \uart_tx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10509 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [0] -> \uart_tx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10510 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [1] -> \uart_tx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10511 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [2] -> \uart_tx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10512 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [3] -> \uart_tx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10513 to $_DFFE_PP_ for $0\uart_rx_fifo_readable[0:0] -> \uart_rx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10514 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [0] -> \uart_rx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10515 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [1] -> \uart_rx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10516 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [2] -> \uart_rx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10517 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [3] -> \uart_rx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10518 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [4] -> \uart_rx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10519 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [0] -> \uart_rx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10520 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [1] -> \uart_rx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10521 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [2] -> \uart_rx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10522 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [3] -> \uart_rx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10523 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [0] -> \uart_rx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10524 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [1] -> \uart_rx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10525 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [2] -> \uart_rx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10526 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [3] -> \uart_rx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10527 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [0] -> \timer0_load_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10528 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [1] -> \timer0_load_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10529 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [2] -> \timer0_load_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10530 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [3] -> \timer0_load_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10531 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [4] -> \timer0_load_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10532 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [5] -> \timer0_load_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10533 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [6] -> \timer0_load_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10534 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [7] -> \timer0_load_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10535 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [8] -> \timer0_load_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10536 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [9] -> \timer0_load_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10537 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [10] -> \timer0_load_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10538 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [11] -> \timer0_load_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10539 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [12] -> \timer0_load_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10540 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [13] -> \timer0_load_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10541 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [14] -> \timer0_load_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10542 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [15] -> \timer0_load_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10543 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [16] -> \timer0_load_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10544 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [17] -> \timer0_load_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10545 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [18] -> \timer0_load_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10546 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [19] -> \timer0_load_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10547 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [20] -> \timer0_load_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10548 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [21] -> \timer0_load_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10549 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [22] -> \timer0_load_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10550 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [23] -> \timer0_load_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10551 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [24] -> \timer0_load_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10552 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [25] -> \timer0_load_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10553 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [26] -> \timer0_load_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10554 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [27] -> \timer0_load_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10555 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [28] -> \timer0_load_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10556 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [29] -> \timer0_load_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10557 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [30] -> \timer0_load_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10558 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [31] -> \timer0_load_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10559 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [0] -> \timer0_reload_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10560 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [1] -> \timer0_reload_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10561 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [2] -> \timer0_reload_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10562 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [3] -> \timer0_reload_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10563 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [4] -> \timer0_reload_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10564 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [5] -> \timer0_reload_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10565 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [6] -> \timer0_reload_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10566 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [7] -> \timer0_reload_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10567 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [8] -> \timer0_reload_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10568 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [9] -> \timer0_reload_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10569 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [10] -> \timer0_reload_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10570 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [11] -> \timer0_reload_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10571 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [12] -> \timer0_reload_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10572 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [13] -> \timer0_reload_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10573 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [14] -> \timer0_reload_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10574 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [15] -> \timer0_reload_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10575 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [16] -> \timer0_reload_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10576 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [17] -> \timer0_reload_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10577 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [18] -> \timer0_reload_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10578 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [19] -> \timer0_reload_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10579 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [20] -> \timer0_reload_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10580 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [21] -> \timer0_reload_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10581 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [22] -> \timer0_reload_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10582 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [23] -> \timer0_reload_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10583 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [24] -> \timer0_reload_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10584 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [25] -> \timer0_reload_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10585 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [26] -> \timer0_reload_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10586 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [27] -> \timer0_reload_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10587 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [28] -> \timer0_reload_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10588 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [29] -> \timer0_reload_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10589 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [30] -> \timer0_reload_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10590 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [31] -> \timer0_reload_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10591 to $_DFFE_PP_ for $0\timer0_en_storage[0:0] -> \timer0_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10592 to $_DFFE_PP_ for $0\timer0_update_value_storage[0:0] -> \timer0_update_value_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10594 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [0] -> \timer0_value_status [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10595 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [1] -> \timer0_value_status [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10596 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [2] -> \timer0_value_status [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10597 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [3] -> \timer0_value_status [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10598 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [4] -> \timer0_value_status [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10599 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [5] -> \timer0_value_status [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10600 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [6] -> \timer0_value_status [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10601 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [7] -> \timer0_value_status [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10602 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [8] -> \timer0_value_status [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10603 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [9] -> \timer0_value_status [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10604 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [10] -> \timer0_value_status [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10605 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [11] -> \timer0_value_status [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10606 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [12] -> \timer0_value_status [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10607 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [13] -> \timer0_value_status [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10608 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [14] -> \timer0_value_status [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10609 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [15] -> \timer0_value_status [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10610 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [16] -> \timer0_value_status [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10611 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [17] -> \timer0_value_status [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10612 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [18] -> \timer0_value_status [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10613 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [19] -> \timer0_value_status [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10614 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [20] -> \timer0_value_status [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10615 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [21] -> \timer0_value_status [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10616 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [22] -> \timer0_value_status [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10617 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [23] -> \timer0_value_status [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10618 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [24] -> \timer0_value_status [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10619 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [25] -> \timer0_value_status [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10620 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [26] -> \timer0_value_status [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10621 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [27] -> \timer0_value_status [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10622 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [28] -> \timer0_value_status [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10623 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [29] -> \timer0_value_status [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10624 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [30] -> \timer0_value_status [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10625 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [31] -> \timer0_value_status [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10626 to $_DFFE_PP_ for $0\timer0_zero_pending[0:0] -> \timer0_zero_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10628 to $_DFFE_PP_ for $0\timer0_eventmanager_storage[0:0] -> \timer0_eventmanager_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10661 to $_DFFE_PP_ for $0\leds_storage[4:0] [0] -> \leds_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10662 to $_DFFE_PP_ for $0\leds_storage[4:0] [1] -> \leds_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10663 to $_DFFE_PP_ for $0\leds_storage[4:0] [2] -> \leds_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10664 to $_DFFE_PP_ for $0\leds_storage[4:0] [3] -> \leds_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10665 to $_DFFE_PP_ for $0\leds_storage[4:0] [4] -> \leds_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10666 to $_DFFE_PP_ for $0\eventsourceprocess0_pending[0:0] -> \eventsourceprocess0_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10668 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [0] -> \waittimer0_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10669 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [1] -> \waittimer0_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10670 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [2] -> \waittimer0_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10671 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [3] -> \waittimer0_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10672 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [4] -> \waittimer0_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10673 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [5] -> \waittimer0_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10674 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [6] -> \waittimer0_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10675 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [7] -> \waittimer0_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10676 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [8] -> \waittimer0_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10677 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [9] -> \waittimer0_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10678 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [10] -> \waittimer0_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10679 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [11] -> \waittimer0_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10680 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [12] -> \waittimer0_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10681 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [13] -> \waittimer0_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10682 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [14] -> \waittimer0_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10683 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [15] -> \waittimer0_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10684 to $_DFFE_PP_ for $0\waittimer0_count[16:0] [16] -> \waittimer0_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10685 to $_DFFE_PP_ for $0\eventsourceprocess1_pending[0:0] -> \eventsourceprocess1_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10687 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [0] -> \waittimer1_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10688 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [1] -> \waittimer1_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10689 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [2] -> \waittimer1_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10690 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [3] -> \waittimer1_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10691 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [4] -> \waittimer1_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10692 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [5] -> \waittimer1_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10693 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [6] -> \waittimer1_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10694 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [7] -> \waittimer1_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10695 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [8] -> \waittimer1_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10696 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [9] -> \waittimer1_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10697 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [10] -> \waittimer1_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10698 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [11] -> \waittimer1_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10699 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [12] -> \waittimer1_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10700 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [13] -> \waittimer1_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10701 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [14] -> \waittimer1_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10702 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [15] -> \waittimer1_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10703 to $_DFFE_PP_ for $0\waittimer1_count[16:0] [16] -> \waittimer1_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10704 to $_DFFE_PP_ for $0\eventsourceprocess2_pending[0:0] -> \eventsourceprocess2_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10706 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [0] -> \waittimer2_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10707 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [1] -> \waittimer2_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10708 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [2] -> \waittimer2_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10709 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [3] -> \waittimer2_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10710 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [4] -> \waittimer2_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10711 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [5] -> \waittimer2_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10712 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [6] -> \waittimer2_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10713 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [7] -> \waittimer2_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10714 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [8] -> \waittimer2_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10715 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [9] -> \waittimer2_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10716 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [10] -> \waittimer2_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10717 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [11] -> \waittimer2_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10718 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [12] -> \waittimer2_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10719 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [13] -> \waittimer2_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10720 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [14] -> \waittimer2_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10721 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [15] -> \waittimer2_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10722 to $_DFFE_PP_ for $0\waittimer2_count[16:0] [16] -> \waittimer2_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10723 to $_DFFE_PP_ for $0\eventmanager_storage[2:0] [0] -> \eventmanager_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10724 to $_DFFE_PP_ for $0\eventmanager_storage[2:0] [1] -> \eventmanager_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10725 to $_DFFE_PP_ for $0\eventmanager_storage[2:0] [2] -> \eventmanager_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10726 to $_DFFE_PP_ for $0\spiflash_bus_ack[0:0] -> \spiflash_bus_ack.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10727 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [0] -> \spiflash_bitbang_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10728 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [1] -> \spiflash_bitbang_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10729 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [2] -> \spiflash_bitbang_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10730 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [3] -> \spiflash_bitbang_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10731 to $_DFFE_PP_ for $0\spiflash_bitbang_en_storage[0:0] -> \spiflash_bitbang_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10732 to $_DFFE_PP_ for $0\spiflash_cs_n1[0:0] -> \spiflash_cs_n1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10734 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [0] -> \spiflash_sr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10735 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [1] -> \spiflash_sr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10736 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [2] -> \spiflash_sr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10737 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [3] -> \spiflash_sr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10738 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [4] -> \spiflash_sr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10739 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [5] -> \spiflash_sr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10740 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [6] -> \spiflash_sr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10741 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [7] -> \spiflash_sr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10742 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [8] -> \spiflash_sr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10743 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [9] -> \spiflash_sr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10744 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [10] -> \spiflash_sr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10745 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [11] -> \spiflash_sr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10746 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [12] -> \spiflash_sr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10747 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [13] -> \spiflash_sr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10748 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [14] -> \spiflash_sr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10749 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [15] -> \spiflash_sr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10750 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [16] -> \spiflash_sr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10751 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [17] -> \spiflash_sr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10752 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [18] -> \spiflash_sr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10753 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [19] -> \spiflash_sr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10754 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [20] -> \spiflash_sr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10755 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [21] -> \spiflash_sr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10756 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [22] -> \spiflash_sr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10757 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [23] -> \spiflash_sr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10758 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [24] -> \spiflash_sr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10759 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [25] -> \spiflash_sr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10760 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [26] -> \spiflash_sr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10761 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [27] -> \spiflash_sr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10762 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [28] -> \spiflash_sr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10763 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [29] -> \spiflash_sr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10764 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [30] -> \spiflash_sr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10765 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [31] -> \spiflash_sr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10767 to $_DFFE_PP_ for $0\spiflash_miso1[0:0] -> \spiflash_miso1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10768 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [0] -> \spiflash_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10769 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [1] -> \spiflash_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10770 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [2] -> \spiflash_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10771 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [3] -> \spiflash_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10772 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [4] -> \spiflash_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10773 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [5] -> \spiflash_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10774 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [6] -> \spiflash_counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10775 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [7] -> \spiflash_counter [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10776 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [0] -> \led_dat_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10777 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [1] -> \led_dat_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10778 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [2] -> \led_dat_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10779 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [3] -> \led_dat_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10780 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [4] -> \led_dat_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10781 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [5] -> \led_dat_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10782 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [6] -> \led_dat_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10783 to $_DFFE_PP_ for $0\led_dat_storage[7:0] [7] -> \led_dat_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10785 to $_DFFE_PP_ for $0\led_addr_storage[3:0] [0] -> \led_addr_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10786 to $_DFFE_PP_ for $0\led_addr_storage[3:0] [1] -> \led_addr_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10787 to $_DFFE_PP_ for $0\led_addr_storage[3:0] [2] -> \led_addr_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10788 to $_DFFE_PP_ for $0\led_addr_storage[3:0] [3] -> \led_addr_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10789 to $_DFFE_PP_ for $0\led_ctrl_storage[3:0] [0] -> \led_ctrl_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10790 to $_DFFE_PP_ for $0\led_ctrl_storage[3:0] [1] -> \led_ctrl_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10791 to $_DFFE_PP_ for $0\led_ctrl_storage[3:0] [2] -> \led_ctrl_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10792 to $_DFFE_PP_ for $0\led_ctrl_storage[3:0] [3] -> \led_ctrl_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10797 to $_DFFE_PP_ for $0\count[19:0] [0] -> \count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10798 to $_DFFE_PP_ for $0\count[19:0] [1] -> \count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10799 to $_DFFE_PP_ for $0\count[19:0] [2] -> \count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10800 to $_DFFE_PP_ for $0\count[19:0] [3] -> \count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10801 to $_DFFE_PP_ for $0\count[19:0] [4] -> \count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10802 to $_DFFE_PP_ for $0\count[19:0] [5] -> \count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10803 to $_DFFE_PP_ for $0\count[19:0] [6] -> \count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10804 to $_DFFE_PP_ for $0\count[19:0] [7] -> \count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10805 to $_DFFE_PP_ for $0\count[19:0] [8] -> \count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10806 to $_DFFE_PP_ for $0\count[19:0] [9] -> \count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10807 to $_DFFE_PP_ for $0\count[19:0] [10] -> \count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10808 to $_DFFE_PP_ for $0\count[19:0] [11] -> \count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10809 to $_DFFE_PP_ for $0\count[19:0] [12] -> \count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10810 to $_DFFE_PP_ for $0\count[19:0] [13] -> \count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10811 to $_DFFE_PP_ for $0\count[19:0] [14] -> \count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10812 to $_DFFE_PP_ for $0\count[19:0] [15] -> \count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10813 to $_DFFE_PP_ for $0\count[19:0] [16] -> \count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10814 to $_DFFE_PP_ for $0\count[19:0] [17] -> \count [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10815 to $_DFFE_PP_ for $0\count[19:0] [18] -> \count [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10816 to $_DFFE_PP_ for $0\count[19:0] [19] -> \count [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10876 to $_DFFE_PP_ for $0\reset_delay[11:0] [0] -> \reset_delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10877 to $_DFFE_PP_ for $0\reset_delay[11:0] [1] -> \reset_delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10878 to $_DFFE_PP_ for $0\reset_delay[11:0] [2] -> \reset_delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10879 to $_DFFE_PP_ for $0\reset_delay[11:0] [3] -> \reset_delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10880 to $_DFFE_PP_ for $0\reset_delay[11:0] [4] -> \reset_delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10881 to $_DFFE_PP_ for $0\reset_delay[11:0] [5] -> \reset_delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10882 to $_DFFE_PP_ for $0\reset_delay[11:0] [6] -> \reset_delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10883 to $_DFFE_PP_ for $0\reset_delay[11:0] [7] -> \reset_delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10884 to $_DFFE_PP_ for $0\reset_delay[11:0] [8] -> \reset_delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10885 to $_DFFE_PP_ for $0\reset_delay[11:0] [9] -> \reset_delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10886 to $_DFFE_PP_ for $0\reset_delay[11:0] [10] -> \reset_delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10887 to $_DFFE_PP_ for $0\reset_delay[11:0] [11] -> \reset_delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11402 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_state[1:0] [0] -> \picorv32.mem_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11403 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_state[1:0] [1] -> \picorv32.mem_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11404 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wstrb[3:0] [0] -> \picorv32.mem_wstrb [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11405 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wstrb[3:0] [1] -> \picorv32.mem_wstrb [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11406 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wstrb[3:0] [2] -> \picorv32.mem_wstrb [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11407 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wstrb[3:0] [3] -> \picorv32.mem_wstrb [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11408 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [0] -> \picorv32.mem_wdata [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11409 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [1] -> \picorv32.mem_wdata [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11410 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [2] -> \picorv32.mem_wdata [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11411 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [3] -> \picorv32.mem_wdata [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11412 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [4] -> \picorv32.mem_wdata [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11413 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [5] -> \picorv32.mem_wdata [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11414 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [6] -> \picorv32.mem_wdata [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11415 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [7] -> \picorv32.mem_wdata [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11416 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [8] -> \picorv32.mem_wdata [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11417 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [9] -> \picorv32.mem_wdata [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11418 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [10] -> \picorv32.mem_wdata [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11419 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [11] -> \picorv32.mem_wdata [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11420 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [12] -> \picorv32.mem_wdata [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11421 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [13] -> \picorv32.mem_wdata [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11422 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [14] -> \picorv32.mem_wdata [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11423 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [15] -> \picorv32.mem_wdata [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11424 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [16] -> \picorv32.mem_wdata [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11425 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [17] -> \picorv32.mem_wdata [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11426 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [18] -> \picorv32.mem_wdata [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11427 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [19] -> \picorv32.mem_wdata [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11428 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [20] -> \picorv32.mem_wdata [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11429 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [21] -> \picorv32.mem_wdata [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11430 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [22] -> \picorv32.mem_wdata [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11431 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [23] -> \picorv32.mem_wdata [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11432 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [24] -> \picorv32.mem_wdata [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11433 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [25] -> \picorv32.mem_wdata [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11434 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [26] -> \picorv32.mem_wdata [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11435 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [27] -> \picorv32.mem_wdata [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11436 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [28] -> \picorv32.mem_wdata [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11437 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [29] -> \picorv32.mem_wdata [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11438 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [30] -> \picorv32.mem_wdata [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11439 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_wdata[31:0] [31] -> \picorv32.mem_wdata [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11442 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [2] -> \picorv32.mem_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11443 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [3] -> \picorv32.mem_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11444 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [4] -> \picorv32.mem_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11445 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [5] -> \picorv32.mem_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11446 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [6] -> \picorv32.mem_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11447 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [7] -> \picorv32.mem_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11448 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [8] -> \picorv32.mem_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11449 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [9] -> \picorv32.mem_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11450 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [10] -> \picorv32.mem_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11451 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [11] -> \picorv32.mem_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11452 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [12] -> \picorv32.mem_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11453 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [13] -> \picorv32.mem_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11454 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [14] -> \picorv32.mem_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11455 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [15] -> \picorv32.mem_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11456 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [16] -> \picorv32.mem_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11457 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [17] -> \picorv32.mem_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11458 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [18] -> \picorv32.mem_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11459 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [19] -> \picorv32.mem_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11460 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [20] -> \picorv32.mem_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11461 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [21] -> \picorv32.mem_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11462 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [22] -> \picorv32.mem_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11463 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [23] -> \picorv32.mem_addr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11464 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [24] -> \picorv32.mem_addr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11465 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [25] -> \picorv32.mem_addr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11466 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [26] -> \picorv32.mem_addr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11467 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [27] -> \picorv32.mem_addr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11468 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [28] -> \picorv32.mem_addr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11469 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [29] -> \picorv32.mem_addr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11470 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_addr[31:0] [30] -> \picorv32.mem_addr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11472 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_valid[0:0] -> \picorv32.mem_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11474 to $_DFFE_PP_ for $techmap\picorv32.$0\is_alu_reg_reg[0:0] -> \picorv32.is_alu_reg_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11475 to $_DFFE_PP_ for $techmap\picorv32.$0\is_alu_reg_imm[0:0] -> \picorv32.is_alu_reg_imm.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11476 to $_DFFE_PP_ for $techmap\picorv32.$0\is_beq_bne_blt_bge_bltu_bgeu[0:0] -> \picorv32.is_beq_bne_blt_bge_bltu_bgeu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11479 to $_DFFE_PP_ for $techmap\picorv32.$0\is_sll_srl_sra[0:0] -> \picorv32.is_sll_srl_sra.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11480 to $_DFFE_PP_ for $techmap\picorv32.$0\is_sb_sh_sw[0:0] -> \picorv32.is_sb_sh_sw.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11481 to $_DFFE_PP_ for $techmap\picorv32.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0] -> \picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11482 to $_DFFE_PP_ for $techmap\picorv32.$0\is_slli_srli_srai[0:0] -> \picorv32.is_slli_srli_srai.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11483 to $_DFFE_PP_ for $techmap\picorv32.$0\is_lb_lh_lw_lbu_lhu[0:0] -> \picorv32.is_lb_lh_lw_lbu_lhu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11485 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [0] -> \picorv32.decoded_imm_uj [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11486 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [1] -> \picorv32.decoded_imm_uj [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11487 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [2] -> \picorv32.decoded_imm_uj [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11488 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [3] -> \picorv32.decoded_imm_uj [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11489 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [4] -> \picorv32.decoded_imm_uj [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11490 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [5] -> \picorv32.decoded_imm_uj [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11491 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [6] -> \picorv32.decoded_imm_uj [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11492 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [7] -> \picorv32.decoded_imm_uj [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11493 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [8] -> \picorv32.decoded_imm_uj [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11494 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [9] -> \picorv32.decoded_imm_uj [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11495 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [10] -> \picorv32.decoded_imm_uj [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11496 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [11] -> \picorv32.decoded_imm_uj [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11497 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [12] -> \picorv32.decoded_imm_uj [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11498 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [13] -> \picorv32.decoded_imm_uj [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11499 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [14] -> \picorv32.decoded_imm_uj [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11500 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [15] -> \picorv32.decoded_imm_uj [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11501 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [16] -> \picorv32.decoded_imm_uj [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11502 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [17] -> \picorv32.decoded_imm_uj [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11503 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [18] -> \picorv32.decoded_imm_uj [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11504 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [19] -> \picorv32.decoded_imm_uj [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11505 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [20] -> \picorv32.decoded_imm_uj [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11506 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [21] -> \picorv32.decoded_imm_uj [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11507 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [22] -> \picorv32.decoded_imm_uj [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11508 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [23] -> \picorv32.decoded_imm_uj [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11509 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [24] -> \picorv32.decoded_imm_uj [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11510 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [25] -> \picorv32.decoded_imm_uj [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11511 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [26] -> \picorv32.decoded_imm_uj [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11512 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [27] -> \picorv32.decoded_imm_uj [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11513 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [28] -> \picorv32.decoded_imm_uj [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11514 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [29] -> \picorv32.decoded_imm_uj [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11515 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [30] -> \picorv32.decoded_imm_uj [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11516 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm_uj[31:0] [31] -> \picorv32.decoded_imm_uj [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11517 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [0] -> \picorv32.decoded_imm [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11518 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [1] -> \picorv32.decoded_imm [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11519 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [2] -> \picorv32.decoded_imm [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11520 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [3] -> \picorv32.decoded_imm [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11521 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [4] -> \picorv32.decoded_imm [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11522 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [5] -> \picorv32.decoded_imm [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11523 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [6] -> \picorv32.decoded_imm [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11524 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [7] -> \picorv32.decoded_imm [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11525 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [8] -> \picorv32.decoded_imm [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11526 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [9] -> \picorv32.decoded_imm [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11527 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [10] -> \picorv32.decoded_imm [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11528 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [11] -> \picorv32.decoded_imm [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11529 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [12] -> \picorv32.decoded_imm [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11530 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [13] -> \picorv32.decoded_imm [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11531 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [14] -> \picorv32.decoded_imm [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11532 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [15] -> \picorv32.decoded_imm [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11533 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [16] -> \picorv32.decoded_imm [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11534 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [17] -> \picorv32.decoded_imm [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11535 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [18] -> \picorv32.decoded_imm [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11536 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [19] -> \picorv32.decoded_imm [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11537 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [20] -> \picorv32.decoded_imm [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11538 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [21] -> \picorv32.decoded_imm [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11539 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [22] -> \picorv32.decoded_imm [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11540 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [23] -> \picorv32.decoded_imm [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11541 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [24] -> \picorv32.decoded_imm [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11542 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [25] -> \picorv32.decoded_imm [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11543 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [26] -> \picorv32.decoded_imm [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11544 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [27] -> \picorv32.decoded_imm [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11545 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [28] -> \picorv32.decoded_imm [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11546 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [29] -> \picorv32.decoded_imm [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11547 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [30] -> \picorv32.decoded_imm [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11548 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_imm[31:0] [31] -> \picorv32.decoded_imm [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11560 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_rd[5:0] [0] -> \picorv32.decoded_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11561 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_rd[5:0] [1] -> \picorv32.decoded_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11562 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_rd[5:0] [2] -> \picorv32.decoded_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11563 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_rd[5:0] [3] -> \picorv32.decoded_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11564 to $_DFFE_PP_ for $techmap\picorv32.$0\decoded_rd[5:0] [4] -> \picorv32.decoded_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11565 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_waitirq[0:0] -> \picorv32.instr_waitirq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11566 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_maskirq[0:0] -> \picorv32.instr_maskirq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11567 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_retirq[0:0] -> \picorv32.instr_retirq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11568 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_setq[0:0] -> \picorv32.instr_setq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11569 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_getq[0:0] -> \picorv32.instr_getq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11570 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_and[0:0] -> \picorv32.instr_and.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11571 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_or[0:0] -> \picorv32.instr_or.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11572 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_sra[0:0] -> \picorv32.instr_sra.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11573 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_srl[0:0] -> \picorv32.instr_srl.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11574 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_xor[0:0] -> \picorv32.instr_xor.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11575 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_sltu[0:0] -> \picorv32.instr_sltu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11576 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_slt[0:0] -> \picorv32.instr_slt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11577 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_sll[0:0] -> \picorv32.instr_sll.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11578 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_sub[0:0] -> \picorv32.instr_sub.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11579 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_add[0:0] -> \picorv32.instr_add.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11580 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_srai[0:0] -> \picorv32.instr_srai.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11581 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_srli[0:0] -> \picorv32.instr_srli.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11582 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_slli[0:0] -> \picorv32.instr_slli.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11583 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_andi[0:0] -> \picorv32.instr_andi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11584 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_ori[0:0] -> \picorv32.instr_ori.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11585 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_xori[0:0] -> \picorv32.instr_xori.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11586 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_sltiu[0:0] -> \picorv32.instr_sltiu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11587 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_slti[0:0] -> \picorv32.instr_slti.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11588 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_addi[0:0] -> \picorv32.instr_addi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11589 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_sw[0:0] -> \picorv32.instr_sw.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11590 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_sh[0:0] -> \picorv32.instr_sh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11591 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_sb[0:0] -> \picorv32.instr_sb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11592 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_lhu[0:0] -> \picorv32.instr_lhu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11593 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_lbu[0:0] -> \picorv32.instr_lbu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11594 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_lw[0:0] -> \picorv32.instr_lw.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11595 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_lh[0:0] -> \picorv32.instr_lh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11596 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_lb[0:0] -> \picorv32.instr_lb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11597 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_bgeu[0:0] -> \picorv32.instr_bgeu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11598 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_bltu[0:0] -> \picorv32.instr_bltu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11599 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_bge[0:0] -> \picorv32.instr_bge.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11600 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_blt[0:0] -> \picorv32.instr_blt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11601 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_bne[0:0] -> \picorv32.instr_bne.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11602 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_beq[0:0] -> \picorv32.instr_beq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11603 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_jalr[0:0] -> \picorv32.instr_jalr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11604 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_jal[0:0] -> \picorv32.instr_jal.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11605 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_auipc[0:0] -> \picorv32.instr_auipc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11606 to $_DFFE_PP_ for $techmap\picorv32.$0\instr_lui[0:0] -> \picorv32.instr_lui.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11641 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_rd[5:0] [0] -> \picorv32.latched_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11642 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_rd[5:0] [1] -> \picorv32.latched_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11643 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_rd[5:0] [2] -> \picorv32.latched_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11644 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_rd[5:0] [3] -> \picorv32.latched_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11645 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_rd[5:0] [4] -> \picorv32.latched_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11646 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_rd[5:0] [5] -> \picorv32.latched_rd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11647 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_is_lb[0:0] -> \picorv32.latched_is_lb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11648 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_is_lh[0:0] -> \picorv32.latched_is_lh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11649 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_compr[0:0] -> \picorv32.latched_compr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11650 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_branch[0:0] -> \picorv32.latched_branch.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11651 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_stalu[0:0] -> \picorv32.latched_stalu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11652 to $_DFFE_PP_ for $techmap\picorv32.$0\latched_store[0:0] -> \picorv32.latched_store.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11653 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_state[1:0] [0] -> \picorv32.irq_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11654 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_state[1:0] [1] -> \picorv32.irq_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11670 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_do_wdata[0:0] -> \picorv32.mem_do_wdata.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11671 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_do_rdata[0:0] -> \picorv32.mem_do_rdata.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11672 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_do_rinst[0:0] -> \picorv32.mem_do_rinst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11673 to $_DFFE_PP_ for $techmap\picorv32.$0\mem_do_prefetch[0:0] -> \picorv32.mem_do_prefetch.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11708 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [2] -> \picorv32.irq_pending [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11709 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [3] -> \picorv32.irq_pending [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11710 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [4] -> \picorv32.irq_pending [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11711 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [5] -> \picorv32.irq_pending [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11712 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [6] -> \picorv32.irq_pending [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11713 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [7] -> \picorv32.irq_pending [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11714 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [8] -> \picorv32.irq_pending [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11715 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [9] -> \picorv32.irq_pending [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11716 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [10] -> \picorv32.irq_pending [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11717 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [11] -> \picorv32.irq_pending [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11718 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [12] -> \picorv32.irq_pending [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11719 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [13] -> \picorv32.irq_pending [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11720 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [14] -> \picorv32.irq_pending [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11721 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [15] -> \picorv32.irq_pending [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11722 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [16] -> \picorv32.irq_pending [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11723 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [17] -> \picorv32.irq_pending [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11724 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [18] -> \picorv32.irq_pending [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11725 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [19] -> \picorv32.irq_pending [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11726 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [20] -> \picorv32.irq_pending [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11727 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [21] -> \picorv32.irq_pending [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11728 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [22] -> \picorv32.irq_pending [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11729 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [23] -> \picorv32.irq_pending [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11730 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [24] -> \picorv32.irq_pending [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11731 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [25] -> \picorv32.irq_pending [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11732 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [26] -> \picorv32.irq_pending [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11733 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [27] -> \picorv32.irq_pending [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11734 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [28] -> \picorv32.irq_pending [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11735 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [29] -> \picorv32.irq_pending [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11736 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [30] -> \picorv32.irq_pending [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11737 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_pending[31:0] [31] -> \picorv32.irq_pending [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11738 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [0] -> \picorv32.irq_mask [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11739 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [1] -> \picorv32.irq_mask [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11740 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [2] -> \picorv32.irq_mask [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11741 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [3] -> \picorv32.irq_mask [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11742 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [4] -> \picorv32.irq_mask [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11743 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [5] -> \picorv32.irq_mask [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11744 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [6] -> \picorv32.irq_mask [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11745 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [7] -> \picorv32.irq_mask [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11746 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [8] -> \picorv32.irq_mask [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11747 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [9] -> \picorv32.irq_mask [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11748 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [10] -> \picorv32.irq_mask [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11749 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [11] -> \picorv32.irq_mask [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11750 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [12] -> \picorv32.irq_mask [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11751 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [13] -> \picorv32.irq_mask [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11752 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [14] -> \picorv32.irq_mask [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11753 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [15] -> \picorv32.irq_mask [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11754 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [16] -> \picorv32.irq_mask [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11755 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [17] -> \picorv32.irq_mask [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11756 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [18] -> \picorv32.irq_mask [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11757 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [19] -> \picorv32.irq_mask [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11758 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [20] -> \picorv32.irq_mask [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11759 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [21] -> \picorv32.irq_mask [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11760 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [22] -> \picorv32.irq_mask [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11761 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [23] -> \picorv32.irq_mask [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11762 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [24] -> \picorv32.irq_mask [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11763 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [25] -> \picorv32.irq_mask [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11764 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [26] -> \picorv32.irq_mask [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11765 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [27] -> \picorv32.irq_mask [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11766 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [28] -> \picorv32.irq_mask [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11767 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [29] -> \picorv32.irq_mask [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11768 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [30] -> \picorv32.irq_mask [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11769 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_mask[31:0] [31] -> \picorv32.irq_mask [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11770 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_active[0:0] -> \picorv32.irq_active.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11771 to $_DFFE_PP_ for $techmap\picorv32.$0\irq_delay[0:0] -> \picorv32.irq_delay.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11809 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [0] -> \picorv32.reg_op2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11810 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [1] -> \picorv32.reg_op2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11811 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [2] -> \picorv32.reg_op2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11812 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [3] -> \picorv32.reg_op2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11813 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [4] -> \picorv32.reg_op2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11814 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [5] -> \picorv32.reg_op2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11815 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [6] -> \picorv32.reg_op2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11816 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [7] -> \picorv32.reg_op2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11817 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [8] -> \picorv32.reg_op2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11818 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [9] -> \picorv32.reg_op2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11819 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [10] -> \picorv32.reg_op2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11820 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [11] -> \picorv32.reg_op2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11821 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [12] -> \picorv32.reg_op2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11822 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [13] -> \picorv32.reg_op2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11823 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [14] -> \picorv32.reg_op2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11824 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [15] -> \picorv32.reg_op2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11825 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [16] -> \picorv32.reg_op2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11826 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [17] -> \picorv32.reg_op2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11827 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [18] -> \picorv32.reg_op2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11828 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [19] -> \picorv32.reg_op2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11829 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [20] -> \picorv32.reg_op2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11830 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [21] -> \picorv32.reg_op2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11831 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [22] -> \picorv32.reg_op2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11832 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [23] -> \picorv32.reg_op2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11833 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [24] -> \picorv32.reg_op2 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11834 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [25] -> \picorv32.reg_op2 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11835 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [26] -> \picorv32.reg_op2 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11836 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [27] -> \picorv32.reg_op2 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11837 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [28] -> \picorv32.reg_op2 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11838 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [29] -> \picorv32.reg_op2 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11839 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [30] -> \picorv32.reg_op2 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11840 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op2[31:0] [31] -> \picorv32.reg_op2 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11841 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [0] -> \picorv32.reg_op1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11842 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [1] -> \picorv32.reg_op1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11843 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [2] -> \picorv32.reg_op1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11844 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [3] -> \picorv32.reg_op1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11845 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [4] -> \picorv32.reg_op1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11846 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [5] -> \picorv32.reg_op1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11847 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [6] -> \picorv32.reg_op1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11848 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [7] -> \picorv32.reg_op1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11849 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [8] -> \picorv32.reg_op1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11850 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [9] -> \picorv32.reg_op1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11851 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [10] -> \picorv32.reg_op1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11852 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [11] -> \picorv32.reg_op1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11853 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [12] -> \picorv32.reg_op1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11854 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [13] -> \picorv32.reg_op1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11855 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [14] -> \picorv32.reg_op1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11856 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [15] -> \picorv32.reg_op1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11857 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [16] -> \picorv32.reg_op1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11858 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [17] -> \picorv32.reg_op1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11859 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [18] -> \picorv32.reg_op1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11860 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [19] -> \picorv32.reg_op1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11861 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [20] -> \picorv32.reg_op1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11862 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [21] -> \picorv32.reg_op1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11863 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [22] -> \picorv32.reg_op1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11864 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [23] -> \picorv32.reg_op1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11865 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [24] -> \picorv32.reg_op1 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11866 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [25] -> \picorv32.reg_op1 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11867 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [26] -> \picorv32.reg_op1 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11868 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [27] -> \picorv32.reg_op1 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11869 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [28] -> \picorv32.reg_op1 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11870 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [29] -> \picorv32.reg_op1 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11871 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [30] -> \picorv32.reg_op1 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11872 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_op1[31:0] [31] -> \picorv32.reg_op1 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11875 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [2] -> \picorv32.reg_next_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11876 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [3] -> \picorv32.reg_next_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11877 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [4] -> \picorv32.reg_next_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11878 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [5] -> \picorv32.reg_next_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11879 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [6] -> \picorv32.reg_next_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11880 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [7] -> \picorv32.reg_next_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11881 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [8] -> \picorv32.reg_next_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11882 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [9] -> \picorv32.reg_next_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11883 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [10] -> \picorv32.reg_next_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11884 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [11] -> \picorv32.reg_next_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11885 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [12] -> \picorv32.reg_next_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11886 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [13] -> \picorv32.reg_next_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11887 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [14] -> \picorv32.reg_next_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11888 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [15] -> \picorv32.reg_next_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11889 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [16] -> \picorv32.reg_next_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11890 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [17] -> \picorv32.reg_next_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11891 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [18] -> \picorv32.reg_next_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11892 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [19] -> \picorv32.reg_next_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11893 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [20] -> \picorv32.reg_next_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11894 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [21] -> \picorv32.reg_next_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11895 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [22] -> \picorv32.reg_next_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11896 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [23] -> \picorv32.reg_next_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11897 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [24] -> \picorv32.reg_next_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11898 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [25] -> \picorv32.reg_next_pc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11899 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [26] -> \picorv32.reg_next_pc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11900 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [27] -> \picorv32.reg_next_pc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11901 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [28] -> \picorv32.reg_next_pc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11902 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [29] -> \picorv32.reg_next_pc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11903 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [30] -> \picorv32.reg_next_pc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11904 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_next_pc[31:0] [31] -> \picorv32.reg_next_pc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11907 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [2] -> \picorv32.reg_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11908 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [3] -> \picorv32.reg_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11909 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [4] -> \picorv32.reg_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11910 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [5] -> \picorv32.reg_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11911 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [6] -> \picorv32.reg_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11912 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [7] -> \picorv32.reg_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11913 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [8] -> \picorv32.reg_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11914 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [9] -> \picorv32.reg_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11915 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [10] -> \picorv32.reg_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11916 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [11] -> \picorv32.reg_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11917 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [12] -> \picorv32.reg_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11918 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [13] -> \picorv32.reg_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11919 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [14] -> \picorv32.reg_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11920 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [15] -> \picorv32.reg_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11921 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [16] -> \picorv32.reg_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11922 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [17] -> \picorv32.reg_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11923 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [18] -> \picorv32.reg_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11924 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [19] -> \picorv32.reg_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11925 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [20] -> \picorv32.reg_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11926 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [21] -> \picorv32.reg_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11927 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [22] -> \picorv32.reg_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11928 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [23] -> \picorv32.reg_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11929 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [24] -> \picorv32.reg_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11930 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [25] -> \picorv32.reg_pc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11931 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [26] -> \picorv32.reg_pc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11932 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [27] -> \picorv32.reg_pc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11933 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [28] -> \picorv32.reg_pc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11934 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [29] -> \picorv32.reg_pc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11935 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [30] -> \picorv32.reg_pc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11936 to $_DFFE_PP_ for $techmap\picorv32.$0\reg_pc[31:0] [31] -> \picorv32.reg_pc [31].

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$6168.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6171.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6174.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6177.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6180.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6183.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6186.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6189.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6192.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6195.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6198.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6204.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6207.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6210.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6213.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6216.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6219.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6222.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6225.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6228.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6258.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6261.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6267.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6267.slice[1].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$6279.slice[0].carry ($lut).

4.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11420 (SB_DFFE): \picorv32.mem_wdata [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10607 (SB_DFFE): \timer0_value_status [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10292 (SB_DFF): \state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10295 (SB_DFFE): \ctrl_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10296 (SB_DFFE): \ctrl_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10297 (SB_DFFE): \ctrl_storage [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10298 (SB_DFFE): \ctrl_storage [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10299 (SB_DFFE): \ctrl_storage [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10611 (SB_DFFE): \timer0_value_status [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10303 (SB_DFFE): \ctrl_storage [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10304 (SB_DFFE): \ctrl_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10305 (SB_DFFE): \ctrl_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10306 (SB_DFFE): \ctrl_storage [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10307 (SB_DFFE): \ctrl_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10308 (SB_DFFE): \ctrl_storage [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10309 (SB_DFFE): \ctrl_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10310 (SB_DFFE): \ctrl_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10311 (SB_DFFE): \ctrl_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10312 (SB_DFFE): \ctrl_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10313 (SB_DFFE): \ctrl_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10314 (SB_DFFE): \ctrl_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10315 (SB_DFFE): \ctrl_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10316 (SB_DFFE): \ctrl_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10317 (SB_DFFE): \ctrl_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10318 (SB_DFFE): \ctrl_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10319 (SB_DFFE): \ctrl_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10320 (SB_DFFE): \ctrl_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10321 (SB_DFFE): \ctrl_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10322 (SB_DFFE): \ctrl_storage [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10323 (SB_DFFE): \ctrl_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10324 (SB_DFFE): \ctrl_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10325 (SB_DFFE): \ctrl_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10327 (SB_DFFE): \ctrl_bus_errors [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10294 (SB_DFFE): \ctrl_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10328 (SB_DFFE): \ctrl_bus_errors [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10329 (SB_DFFE): \ctrl_bus_errors [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10330 (SB_DFFE): \ctrl_bus_errors [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10331 (SB_DFFE): \ctrl_bus_errors [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10332 (SB_DFFE): \ctrl_bus_errors [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10333 (SB_DFFE): \ctrl_bus_errors [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10334 (SB_DFFE): \ctrl_bus_errors [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10335 (SB_DFFE): \ctrl_bus_errors [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10336 (SB_DFFE): \ctrl_bus_errors [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10337 (SB_DFFE): \ctrl_bus_errors [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10338 (SB_DFFE): \ctrl_bus_errors [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10339 (SB_DFFE): \ctrl_bus_errors [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10340 (SB_DFFE): \ctrl_bus_errors [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10341 (SB_DFFE): \ctrl_bus_errors [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10342 (SB_DFFE): \ctrl_bus_errors [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10343 (SB_DFFE): \ctrl_bus_errors [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10344 (SB_DFFE): \ctrl_bus_errors [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10345 (SB_DFFE): \ctrl_bus_errors [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10346 (SB_DFFE): \ctrl_bus_errors [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10347 (SB_DFFE): \ctrl_bus_errors [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10348 (SB_DFFE): \ctrl_bus_errors [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10349 (SB_DFFE): \ctrl_bus_errors [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10350 (SB_DFFE): \ctrl_bus_errors [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10351 (SB_DFFE): \ctrl_bus_errors [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10352 (SB_DFFE): \ctrl_bus_errors [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10353 (SB_DFFE): \ctrl_bus_errors [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10354 (SB_DFFE): \ctrl_bus_errors [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10355 (SB_DFFE): \ctrl_bus_errors [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10356 (SB_DFFE): \ctrl_bus_errors [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10357 (SB_DFFE): \ctrl_bus_errors [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10359 (SB_DFFE): \uart_phy_storage [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10606 (SB_DFFE): \timer0_value_status [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10360 (SB_DFFE): \uart_phy_storage [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10361 (SB_DFFE): \uart_phy_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10366 (SB_DFFE): \uart_phy_storage [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10368 (SB_DFFE): \uart_phy_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10369 (SB_DFFE): \uart_phy_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10370 (SB_DFFE): \uart_phy_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10372 (SB_DFFE): \uart_phy_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10373 (SB_DFFE): \uart_phy_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10374 (SB_DFFE): \uart_phy_storage [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10375 (SB_DFFE): \uart_phy_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10377 (SB_DFFE): \uart_phy_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10378 (SB_DFFE): \uart_phy_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10379 (SB_DFFE): \uart_phy_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10380 (SB_DFFE): \uart_phy_storage [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10381 (SB_DFFE): \uart_phy_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10382 (SB_DFFE): \uart_phy_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10383 (SB_DFFE): \uart_phy_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10384 (SB_DFFE): \uart_phy_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10385 (SB_DFFE): \uart_phy_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10386 (SB_DFFE): \uart_phy_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10387 (SB_DFFE): \uart_phy_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10388 (SB_DFFE): \uart_phy_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10389 (SB_DFFE): \uart_phy_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10393 (SB_DFF): \uart_phy_phase_accumulator_tx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10358 (SB_DFFE): \uart_phy_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10605 (SB_DFFE): \timer0_value_status [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10391 (SB_DFF): \uart_phy_uart_clk_txen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10394 (SB_DFF): \uart_phy_phase_accumulator_tx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10395 (SB_DFF): \uart_phy_phase_accumulator_tx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10396 (SB_DFF): \uart_phy_phase_accumulator_tx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10397 (SB_DFF): \uart_phy_phase_accumulator_tx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10398 (SB_DFF): \uart_phy_phase_accumulator_tx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10399 (SB_DFF): \uart_phy_phase_accumulator_tx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10400 (SB_DFF): \uart_phy_phase_accumulator_tx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10401 (SB_DFF): \uart_phy_phase_accumulator_tx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10402 (SB_DFF): \uart_phy_phase_accumulator_tx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10403 (SB_DFF): \uart_phy_phase_accumulator_tx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10404 (SB_DFF): \uart_phy_phase_accumulator_tx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10405 (SB_DFF): \uart_phy_phase_accumulator_tx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10406 (SB_DFF): \uart_phy_phase_accumulator_tx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10408 (SB_DFF): \uart_phy_phase_accumulator_tx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10409 (SB_DFF): \uart_phy_phase_accumulator_tx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10410 (SB_DFF): \uart_phy_phase_accumulator_tx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10411 (SB_DFF): \uart_phy_phase_accumulator_tx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10412 (SB_DFF): \uart_phy_phase_accumulator_tx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10413 (SB_DFF): \uart_phy_phase_accumulator_tx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10414 (SB_DFF): \uart_phy_phase_accumulator_tx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10415 (SB_DFF): \uart_phy_phase_accumulator_tx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10416 (SB_DFF): \uart_phy_phase_accumulator_tx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10417 (SB_DFF): \uart_phy_phase_accumulator_tx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10419 (SB_DFF): \uart_phy_phase_accumulator_tx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10420 (SB_DFF): \uart_phy_phase_accumulator_tx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10421 (SB_DFF): \uart_phy_phase_accumulator_tx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10422 (SB_DFF): \uart_phy_phase_accumulator_tx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10423 (SB_DFF): \uart_phy_phase_accumulator_tx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10425 (SB_DFFE): \uart_phy_tx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10392 (SB_DFF): \uart_phy_phase_accumulator_tx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10426 (SB_DFFE): \uart_phy_tx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10427 (SB_DFFE): \uart_phy_tx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10428 (SB_DFFE): \uart_phy_tx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10429 (SB_DFFE): \uart_phy_tx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10430 (SB_DFFE): \uart_phy_tx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10431 (SB_DFFE): \uart_phy_tx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10433 (SB_DFFE): \uart_phy_tx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10424 (SB_DFFE): \uart_phy_tx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10434 (SB_DFFE): \uart_phy_tx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10435 (SB_DFFE): \uart_phy_tx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10439 (SB_DFFE): \uart_phy_source_payload_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10432 (SB_DFFE): \uart_phy_tx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10436 (SB_DFFE): \uart_phy_tx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10437 (SB_DFF): \uart_phy_source_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10440 (SB_DFFE): \uart_phy_source_payload_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10441 (SB_DFFE): \uart_phy_source_payload_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10443 (SB_DFFE): \uart_phy_source_payload_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10444 (SB_DFFE): \uart_phy_source_payload_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10445 (SB_DFFE): \uart_phy_source_payload_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10448 (SB_DFF): \uart_phy_phase_accumulator_rx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10438 (SB_DFFE): \uart_phy_source_payload_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10446 (SB_DFF): \uart_phy_uart_clk_rxen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10450 (SB_DFF): \uart_phy_phase_accumulator_rx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10451 (SB_DFF): \uart_phy_phase_accumulator_rx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10452 (SB_DFF): \uart_phy_phase_accumulator_rx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10453 (SB_DFF): \uart_phy_phase_accumulator_rx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10454 (SB_DFF): \uart_phy_phase_accumulator_rx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10455 (SB_DFF): \uart_phy_phase_accumulator_rx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10456 (SB_DFF): \uart_phy_phase_accumulator_rx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10457 (SB_DFF): \uart_phy_phase_accumulator_rx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10458 (SB_DFF): \uart_phy_phase_accumulator_rx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10459 (SB_DFF): \uart_phy_phase_accumulator_rx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10460 (SB_DFF): \uart_phy_phase_accumulator_rx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10461 (SB_DFF): \uart_phy_phase_accumulator_rx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10462 (SB_DFF): \uart_phy_phase_accumulator_rx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10463 (SB_DFF): \uart_phy_phase_accumulator_rx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10464 (SB_DFF): \uart_phy_phase_accumulator_rx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10465 (SB_DFF): \uart_phy_phase_accumulator_rx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10466 (SB_DFF): \uart_phy_phase_accumulator_rx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10467 (SB_DFF): \uart_phy_phase_accumulator_rx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10468 (SB_DFF): \uart_phy_phase_accumulator_rx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10469 (SB_DFF): \uart_phy_phase_accumulator_rx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10470 (SB_DFF): \uart_phy_phase_accumulator_rx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10471 (SB_DFF): \uart_phy_phase_accumulator_rx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10472 (SB_DFF): \uart_phy_phase_accumulator_rx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10473 (SB_DFF): \uart_phy_phase_accumulator_rx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10474 (SB_DFF): \uart_phy_phase_accumulator_rx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10475 (SB_DFF): \uart_phy_phase_accumulator_rx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10476 (SB_DFF): \uart_phy_phase_accumulator_rx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10477 (SB_DFF): \uart_phy_phase_accumulator_rx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10478 (SB_DFF): \uart_phy_phase_accumulator_rx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10481 (SB_DFFE): \uart_phy_rx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10447 (SB_DFF): \uart_phy_phase_accumulator_rx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10479 (SB_DFF): \uart_phy_rx_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10482 (SB_DFFE): \uart_phy_rx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10483 (SB_DFFE): \uart_phy_rx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10485 (SB_DFFE): \uart_phy_rx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10486 (SB_DFFE): \uart_phy_rx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10487 (SB_DFFE): \uart_phy_rx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10489 (SB_DFFE): \uart_phy_rx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10480 (SB_DFFE): \uart_phy_rx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10490 (SB_DFFE): \uart_phy_rx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10491 (SB_DFFE): \uart_phy_rx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10498 (SB_DFFE): \uart_eventmanager_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10488 (SB_DFFE): \uart_phy_rx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10492 (SB_DFF): \uart_phy_rx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10493 (SB_DFFE): \uart_tx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10494 (SB_DFF): \uart_tx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10495 (SB_DFFE): \uart_rx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10496 (SB_DFF): \uart_rx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10501 (SB_DFFE): \uart_tx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10497 (SB_DFFE): \uart_eventmanager_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10604 (SB_DFFE): \timer0_value_status [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10502 (SB_DFFE): \uart_tx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10503 (SB_DFFE): \uart_tx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10506 (SB_DFFE): \uart_tx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10500 (SB_DFFE): \uart_tx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10507 (SB_DFFE): \uart_tx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10508 (SB_DFFE): \uart_tx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10510 (SB_DFFE): \uart_tx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10505 (SB_DFFE): \uart_tx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10511 (SB_DFFE): \uart_tx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10512 (SB_DFFE): \uart_tx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10515 (SB_DFFE): \uart_rx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10509 (SB_DFFE): \uart_tx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10513 (SB_DFFE): \uart_rx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10516 (SB_DFFE): \uart_rx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10517 (SB_DFFE): \uart_rx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10518 (SB_DFFE): \uart_rx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10520 (SB_DFFE): \uart_rx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10514 (SB_DFFE): \uart_rx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10521 (SB_DFFE): \uart_rx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10522 (SB_DFFE): \uart_rx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10524 (SB_DFFE): \uart_rx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10519 (SB_DFFE): \uart_rx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10525 (SB_DFFE): \uart_rx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10526 (SB_DFFE): \uart_rx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10528 (SB_DFFE): \timer0_load_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10523 (SB_DFFE): \uart_rx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10529 (SB_DFFE): \timer0_load_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10530 (SB_DFFE): \timer0_load_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10531 (SB_DFFE): \timer0_load_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10532 (SB_DFFE): \timer0_load_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10533 (SB_DFFE): \timer0_load_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10534 (SB_DFFE): \timer0_load_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10535 (SB_DFFE): \timer0_load_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10536 (SB_DFFE): \timer0_load_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10537 (SB_DFFE): \timer0_load_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10538 (SB_DFFE): \timer0_load_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10539 (SB_DFFE): \timer0_load_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10541 (SB_DFFE): \timer0_load_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10542 (SB_DFFE): \timer0_load_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10543 (SB_DFFE): \timer0_load_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10544 (SB_DFFE): \timer0_load_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10545 (SB_DFFE): \timer0_load_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10546 (SB_DFFE): \timer0_load_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10547 (SB_DFFE): \timer0_load_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10548 (SB_DFFE): \timer0_load_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10549 (SB_DFFE): \timer0_load_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10552 (SB_DFFE): \timer0_load_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10553 (SB_DFFE): \timer0_load_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10554 (SB_DFFE): \timer0_load_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10555 (SB_DFFE): \timer0_load_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10557 (SB_DFFE): \timer0_load_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10558 (SB_DFFE): \timer0_load_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10527 (SB_DFFE): \timer0_load_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10562 (SB_DFFE): \timer0_reload_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10564 (SB_DFFE): \timer0_reload_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10565 (SB_DFFE): \timer0_reload_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10567 (SB_DFFE): \timer0_reload_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10569 (SB_DFFE): \timer0_reload_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10570 (SB_DFFE): \timer0_reload_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10571 (SB_DFFE): \timer0_reload_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10572 (SB_DFFE): \timer0_reload_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10573 (SB_DFFE): \timer0_reload_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10574 (SB_DFFE): \timer0_reload_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10575 (SB_DFFE): \timer0_reload_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10576 (SB_DFFE): \timer0_reload_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10577 (SB_DFFE): \timer0_reload_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10578 (SB_DFFE): \timer0_reload_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10579 (SB_DFFE): \timer0_reload_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10580 (SB_DFFE): \timer0_reload_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10581 (SB_DFFE): \timer0_reload_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10582 (SB_DFFE): \timer0_reload_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11472 (SB_DFFE): \picorv32.mem_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10585 (SB_DFFE): \timer0_reload_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10586 (SB_DFFE): \timer0_reload_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10587 (SB_DFFE): \timer0_reload_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10589 (SB_DFFE): \timer0_reload_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10793 (SB_DFF): \spram_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10603 (SB_DFFE): \timer0_value_status [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10602 (SB_DFFE): \timer0_value_status [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10601 (SB_DFFE): \timer0_value_status [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10593 (SB_DFF): \timer0_update_value_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10789 (SB_DFFE): \led_ctrl_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10732 (SB_DFFE): \spiflash_cs_n1 = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10731 (SB_DFFE): \spiflash_bitbang_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10726 (SB_DFFE): \spiflash_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10666 (SB_DFFE): \eventsourceprocess0_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10629 (SB_DFF): \timer0_value [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10592 (SB_DFFE): \timer0_update_value_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10591 (SB_DFFE): \timer0_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10559 (SB_DFFE): \timer0_reload_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10499 (SB_DFFE): \uart_tx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10390 (SB_DFF): \uart_phy_sink_ready = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10326 (SB_DFFE): \ctrl_bus_errors [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10608 (SB_DFFE): \timer0_value_status [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10610 (SB_DFFE): \timer0_value_status [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10301 (SB_DFFE): \ctrl_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10612 (SB_DFFE): \timer0_value_status [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10613 (SB_DFFE): \timer0_value_status [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10614 (SB_DFFE): \timer0_value_status [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10615 (SB_DFFE): \timer0_value_status [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10616 (SB_DFFE): \timer0_value_status [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10617 (SB_DFFE): \timer0_value_status [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10618 (SB_DFFE): \timer0_value_status [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10619 (SB_DFFE): \timer0_value_status [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10621 (SB_DFFE): \timer0_value_status [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10622 (SB_DFFE): \timer0_value_status [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10623 (SB_DFFE): \timer0_value_status [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10624 (SB_DFFE): \timer0_value_status [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10625 (SB_DFFE): \timer0_value_status [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10630 (SB_DFF): \timer0_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10594 (SB_DFFE): \timer0_value_status [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10626 (SB_DFFE): \timer0_zero_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10627 (SB_DFF): \timer0_zero_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10628 (SB_DFFE): \timer0_eventmanager_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10631 (SB_DFF): \timer0_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10632 (SB_DFF): \timer0_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10633 (SB_DFF): \timer0_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10634 (SB_DFF): \timer0_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10635 (SB_DFF): \timer0_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10636 (SB_DFF): \timer0_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10637 (SB_DFF): \timer0_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10638 (SB_DFF): \timer0_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10639 (SB_DFF): \timer0_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10640 (SB_DFF): \timer0_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10641 (SB_DFF): \timer0_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10642 (SB_DFF): \timer0_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10643 (SB_DFF): \timer0_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10644 (SB_DFF): \timer0_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10645 (SB_DFF): \timer0_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10646 (SB_DFF): \timer0_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10647 (SB_DFF): \timer0_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10648 (SB_DFF): \timer0_value [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10649 (SB_DFF): \timer0_value [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10650 (SB_DFF): \timer0_value [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10651 (SB_DFF): \timer0_value [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10652 (SB_DFF): \timer0_value [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10653 (SB_DFF): \timer0_value [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10654 (SB_DFF): \timer0_value [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10655 (SB_DFF): \timer0_value [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10656 (SB_DFF): \timer0_value [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10657 (SB_DFF): \timer0_value [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10658 (SB_DFF): \timer0_value [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10659 (SB_DFF): \timer0_value [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10660 (SB_DFF): \timer0_value [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10662 (SB_DFFE): \leds_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10600 (SB_DFFE): \timer0_value_status [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10663 (SB_DFFE): \leds_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10664 (SB_DFFE): \leds_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10665 (SB_DFFE): \leds_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10669 (SB_DFFE): \waittimer0_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10661 (SB_DFFE): \leds_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10599 (SB_DFFE): \timer0_value_status [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10667 (SB_DFF): \eventsourceprocess0_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10670 (SB_DFFE): \waittimer0_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10671 (SB_DFFE): \waittimer0_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10672 (SB_DFFE): \waittimer0_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10673 (SB_DFFE): \waittimer0_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10674 (SB_DFFE): \waittimer0_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10675 (SB_DFFE): \waittimer0_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10676 (SB_DFFE): \waittimer0_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10677 (SB_DFFE): \waittimer0_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10678 (SB_DFFE): \waittimer0_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10679 (SB_DFFE): \waittimer0_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10680 (SB_DFFE): \waittimer0_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10681 (SB_DFFE): \waittimer0_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10682 (SB_DFFE): \waittimer0_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10683 (SB_DFFE): \waittimer0_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10684 (SB_DFFE): \waittimer0_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10688 (SB_DFFE): \waittimer1_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10668 (SB_DFFE): \waittimer0_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10685 (SB_DFFE): \eventsourceprocess1_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10686 (SB_DFF): \eventsourceprocess1_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10689 (SB_DFFE): \waittimer1_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10690 (SB_DFFE): \waittimer1_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10691 (SB_DFFE): \waittimer1_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10692 (SB_DFFE): \waittimer1_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10693 (SB_DFFE): \waittimer1_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10694 (SB_DFFE): \waittimer1_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10695 (SB_DFFE): \waittimer1_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10696 (SB_DFFE): \waittimer1_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10697 (SB_DFFE): \waittimer1_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10698 (SB_DFFE): \waittimer1_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10699 (SB_DFFE): \waittimer1_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10700 (SB_DFFE): \waittimer1_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10701 (SB_DFFE): \waittimer1_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10702 (SB_DFFE): \waittimer1_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10703 (SB_DFFE): \waittimer1_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10707 (SB_DFFE): \waittimer2_count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10687 (SB_DFFE): \waittimer1_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10704 (SB_DFFE): \eventsourceprocess2_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10705 (SB_DFF): \eventsourceprocess2_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10708 (SB_DFFE): \waittimer2_count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10709 (SB_DFFE): \waittimer2_count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10710 (SB_DFFE): \waittimer2_count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10711 (SB_DFFE): \waittimer2_count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10712 (SB_DFFE): \waittimer2_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10713 (SB_DFFE): \waittimer2_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10714 (SB_DFFE): \waittimer2_count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10715 (SB_DFFE): \waittimer2_count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10716 (SB_DFFE): \waittimer2_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10717 (SB_DFFE): \waittimer2_count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10718 (SB_DFFE): \waittimer2_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10719 (SB_DFFE): \waittimer2_count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10720 (SB_DFFE): \waittimer2_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10721 (SB_DFFE): \waittimer2_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10722 (SB_DFFE): \waittimer2_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10724 (SB_DFFE): \eventmanager_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10706 (SB_DFFE): \waittimer2_count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10725 (SB_DFFE): \eventmanager_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10728 (SB_DFFE): \spiflash_bitbang_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10723 (SB_DFFE): \eventmanager_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10598 (SB_DFFE): \timer0_value_status [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10729 (SB_DFFE): \spiflash_bitbang_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10730 (SB_DFFE): \spiflash_bitbang_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10735 (SB_DFFE): \spiflash_sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10727 (SB_DFFE): \spiflash_bitbang_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10597 (SB_DFFE): \timer0_value_status [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10596 (SB_DFFE): \timer0_value_status [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10733 (SB_DFF): \spiflash_clk1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10736 (SB_DFFE): \spiflash_sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10737 (SB_DFFE): \spiflash_sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10738 (SB_DFFE): \spiflash_sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10739 (SB_DFFE): \spiflash_sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10740 (SB_DFFE): \spiflash_sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10741 (SB_DFFE): \spiflash_sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10742 (SB_DFFE): \spiflash_sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10743 (SB_DFFE): \spiflash_sr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10744 (SB_DFFE): \spiflash_sr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10745 (SB_DFFE): \spiflash_sr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10746 (SB_DFFE): \spiflash_sr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10747 (SB_DFFE): \spiflash_sr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10748 (SB_DFFE): \spiflash_sr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10749 (SB_DFFE): \spiflash_sr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10750 (SB_DFFE): \spiflash_sr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10751 (SB_DFFE): \spiflash_sr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10752 (SB_DFFE): \spiflash_sr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10753 (SB_DFFE): \spiflash_sr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10754 (SB_DFFE): \spiflash_sr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10755 (SB_DFFE): \spiflash_sr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10756 (SB_DFFE): \spiflash_sr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10757 (SB_DFFE): \spiflash_sr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10758 (SB_DFFE): \spiflash_sr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10759 (SB_DFFE): \spiflash_sr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10760 (SB_DFFE): \spiflash_sr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10761 (SB_DFFE): \spiflash_sr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10762 (SB_DFFE): \spiflash_sr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10763 (SB_DFFE): \spiflash_sr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10764 (SB_DFFE): \spiflash_sr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10765 (SB_DFFE): \spiflash_sr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10769 (SB_DFFE): \spiflash_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10734 (SB_DFFE): \spiflash_sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10766 (SB_DFF): \spiflash_i = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10767 (SB_DFFE): \spiflash_miso1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10770 (SB_DFFE): \spiflash_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10771 (SB_DFFE): \spiflash_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10772 (SB_DFFE): \spiflash_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10773 (SB_DFFE): \spiflash_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10774 (SB_DFFE): \spiflash_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10775 (SB_DFFE): \spiflash_counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10777 (SB_DFFE): \led_dat_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10768 (SB_DFFE): \spiflash_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10778 (SB_DFFE): \led_dat_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10779 (SB_DFFE): \led_dat_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10780 (SB_DFFE): \led_dat_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10781 (SB_DFFE): \led_dat_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10782 (SB_DFFE): \led_dat_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10783 (SB_DFFE): \led_dat_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10786 (SB_DFFE): \led_addr_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10776 (SB_DFFE): \led_dat_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10784 (SB_DFF): \led_dat_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10787 (SB_DFFE): \led_addr_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10788 (SB_DFFE): \led_addr_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10790 (SB_DFFE): \led_ctrl_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10785 (SB_DFFE): \led_addr_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10791 (SB_DFFE): \led_ctrl_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10792 (SB_DFFE): \led_ctrl_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10795 (SB_DFF): \slave_sel_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10595 (SB_DFFE): \timer0_value_status [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10590 (SB_DFFE): \timer0_reload_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10796 (SB_DFF): \slave_sel_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10798 (SB_DFFE): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10794 (SB_DFF): \slave_sel_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10799 (SB_DFFE): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10800 (SB_DFFE): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10801 (SB_DFFE): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10802 (SB_DFFE): \count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10803 (SB_DFFE): \count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10804 (SB_DFFE): \count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10805 (SB_DFFE): \count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10806 (SB_DFFE): \count [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10807 (SB_DFFE): \count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10808 (SB_DFFE): \count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10809 (SB_DFFE): \count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10810 (SB_DFFE): \count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10811 (SB_DFFE): \count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10812 (SB_DFFE): \count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10813 (SB_DFFE): \count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10814 (SB_DFFE): \count [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10815 (SB_DFFE): \count [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10816 (SB_DFFE): \count [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10818 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10797 (SB_DFFE): \count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10819 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10820 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10821 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10826 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10817 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10827 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10828 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10829 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10830 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10831 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10832 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10835 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10825 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10833 (SB_DFF): \csrbankarray_sel_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10836 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10837 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10838 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10839 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10840 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10841 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10843 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10834 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10844 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10845 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10851 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10842 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10852 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10853 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10854 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10855 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10856 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10857 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10859 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10850 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10860 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10861 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10862 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10863 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10864 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10865 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10867 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10858 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10868 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10869 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10870 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10871 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10872 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10873 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10877 (SB_DFFE): \reset_delay [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10866 (SB_DFF): \csrbankarray_interface6_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10874 (SB_DFF): \regs0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10875 (SB_DFF): \regs1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10878 (SB_DFFE): \reset_delay [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10879 (SB_DFFE): \reset_delay [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10880 (SB_DFFE): \reset_delay [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10881 (SB_DFFE): \reset_delay [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10882 (SB_DFFE): \reset_delay [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10883 (SB_DFFE): \reset_delay [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10884 (SB_DFFE): \reset_delay [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10885 (SB_DFFE): \reset_delay [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10886 (SB_DFFE): \reset_delay [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10887 (SB_DFFE): \reset_delay [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11405 (SB_DFFE): \picorv32.mem_wstrb [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11414 (SB_DFFE): \picorv32.mem_wdata [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11416 (SB_DFFE): \picorv32.mem_wdata [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11413 (SB_DFFE): \picorv32.mem_wdata [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11407 (SB_DFFE): \picorv32.mem_wstrb [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10588 (SB_DFFE): \timer0_reload_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10584 (SB_DFFE): \timer0_reload_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11409 (SB_DFFE): \picorv32.mem_wdata [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11412 (SB_DFFE): \picorv32.mem_wdata [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11404 (SB_DFFE): \picorv32.mem_wstrb [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11406 (SB_DFFE): \picorv32.mem_wstrb [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11417 (SB_DFFE): \picorv32.mem_wdata [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11415 (SB_DFFE): \picorv32.mem_wdata [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11424 (SB_DFFE): \picorv32.mem_wdata [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11418 (SB_DFFE): \picorv32.mem_wdata [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11410 (SB_DFFE): \picorv32.mem_wdata [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11430 (SB_DFFE): \picorv32.mem_wdata [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11421 (SB_DFFE): \picorv32.mem_wdata [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11422 (SB_DFFE): \picorv32.mem_wdata [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11419 (SB_DFFE): \picorv32.mem_wdata [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11423 (SB_DFFE): \picorv32.mem_wdata [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11427 (SB_DFFE): \picorv32.mem_wdata [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11428 (SB_DFFE): \picorv32.mem_wdata [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11429 (SB_DFFE): \picorv32.mem_wdata [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11438 (SB_DFFE): \picorv32.mem_wdata [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11432 (SB_DFFE): \picorv32.mem_wdata [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11434 (SB_DFFE): \picorv32.mem_wdata [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11431 (SB_DFFE): \picorv32.mem_wdata [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11435 (SB_DFFE): \picorv32.mem_wdata [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11426 (SB_DFFE): \picorv32.mem_wdata [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11436 (SB_DFFE): \picorv32.mem_wdata [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11439 (SB_DFFE): \picorv32.mem_wdata [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11442 (SB_DFFE): \picorv32.mem_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11443 (SB_DFFE): \picorv32.mem_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11444 (SB_DFFE): \picorv32.mem_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11447 (SB_DFFE): \picorv32.mem_addr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11437 (SB_DFFE): \picorv32.mem_wdata [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11445 (SB_DFFE): \picorv32.mem_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11450 (SB_DFFE): \picorv32.mem_addr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11446 (SB_DFFE): \picorv32.mem_addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11448 (SB_DFFE): \picorv32.mem_addr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11451 (SB_DFFE): \picorv32.mem_addr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11452 (SB_DFFE): \picorv32.mem_addr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11453 (SB_DFFE): \picorv32.mem_addr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11454 (SB_DFFE): \picorv32.mem_addr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11457 (SB_DFFE): \picorv32.mem_addr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11467 (SB_DFFE): \picorv32.mem_addr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11455 (SB_DFFE): \picorv32.mem_addr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11458 (SB_DFFE): \picorv32.mem_addr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11459 (SB_DFFE): \picorv32.mem_addr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11460 (SB_DFFE): \picorv32.mem_addr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11461 (SB_DFFE): \picorv32.mem_addr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11462 (SB_DFFE): \picorv32.mem_addr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11463 (SB_DFFE): \picorv32.mem_addr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11464 (SB_DFFE): \picorv32.mem_addr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11465 (SB_DFFE): \picorv32.mem_addr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11466 (SB_DFFE): \picorv32.mem_addr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11468 (SB_DFFE): \picorv32.mem_addr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11469 (SB_DFFE): \picorv32.mem_addr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11470 (SB_DFFE): \picorv32.mem_addr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11408 (SB_DFFE): \picorv32.mem_wdata [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10583 (SB_DFFE): \timer0_reload_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10568 (SB_DFFE): \timer0_reload_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10300 (SB_DFFE): \ctrl_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11456 (SB_DFFE): \picorv32.mem_addr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11449 (SB_DFFE): \picorv32.mem_addr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10302 (SB_DFFE): \ctrl_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11411 (SB_DFFE): \picorv32.mem_wdata [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10363 (SB_DFFE): \uart_phy_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10362 (SB_DFFE): \uart_phy_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10365 (SB_DFFE): \uart_phy_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10364 (SB_DFFE): \uart_phy_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11425 (SB_DFFE): \picorv32.mem_wdata [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10367 (SB_DFFE): \uart_phy_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10371 (SB_DFFE): \uart_phy_storage [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10376 (SB_DFFE): \uart_phy_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10407 (SB_DFF): \uart_phy_phase_accumulator_tx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10418 (SB_DFF): \uart_phy_phase_accumulator_tx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10442 (SB_DFFE): \uart_phy_source_payload_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10449 (SB_DFF): \uart_phy_phase_accumulator_rx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10484 (SB_DFFE): \uart_phy_rx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10504 (SB_DFFE): \uart_tx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10540 (SB_DFFE): \timer0_load_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10566 (SB_DFFE): \timer0_reload_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11433 (SB_DFFE): \picorv32.mem_wdata [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10609 (SB_DFFE): \timer0_value_status [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10563 (SB_DFFE): \timer0_reload_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10620 (SB_DFFE): \timer0_value_status [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10561 (SB_DFFE): \timer0_reload_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10560 (SB_DFFE): \timer0_reload_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10556 (SB_DFFE): \timer0_load_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10551 (SB_DFFE): \timer0_load_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10550 (SB_DFFE): \timer0_load_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10876 (SB_DFFE): \reset_delay [0] = 1

4.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$6914 (A=\timer0_value [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7307 (A=\next_state, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10292 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7811 (A=$procmux$3022_Y, B=1'1, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6866 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6867 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6918 (A=\timer0_value [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8513 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10305 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8515 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8517 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8478 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8479 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8481 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8484 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8485 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10317 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8686 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10318 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8688 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10320 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8689 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10321 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8691 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10323 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8692 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8693 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8005 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6865 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8006 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8007 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8008 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8009 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8010 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8011 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8012 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8013 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8014 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8015 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8016 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8017 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8018 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8019 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8020 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8021 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10343 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8022 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10344 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8023 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10345 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8024 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10346 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8025 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8026 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8027 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8028 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8029 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8030 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8031 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8032 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8033 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8034 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8035 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1262$1335_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6913 (A=\timer0_value [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8537 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17581 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12484_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17578 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12481_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17587 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12490_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17584 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12487_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17589 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12492_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8670 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8671 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17590 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12493_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11537 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8673 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8674 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8651 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17595 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12498_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11542 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8653 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8657 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8258 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8260 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8261 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8262 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8263 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8264 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8265 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8706 (A=$procmux$2437_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10393 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8534 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6912 (A=\timer0_value [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10605 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8276 (A=$procmux$2508_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10391 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8707 (A=$procmux$2437_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10394 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8708 (A=$procmux$2437_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10395 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8709 (A=$procmux$2437_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10396 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8710 (A=$procmux$2437_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10397 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8711 (A=$procmux$2437_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10398 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8712 (A=$procmux$2437_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10399 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8713 (A=$procmux$2437_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10400 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8714 (A=$procmux$2437_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10401 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8715 (A=$procmux$2437_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10402 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8716 (A=$procmux$2437_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10403 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8717 (A=$procmux$2437_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10404 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8718 (A=$procmux$2437_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10405 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8719 (A=$procmux$2437_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10406 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8721 (A=$procmux$2437_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10408 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8722 (A=$procmux$2437_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10409 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8723 (A=$procmux$2437_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10410 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8724 (A=$procmux$2437_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10411 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8725 (A=$procmux$2437_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10412 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8726 (A=$procmux$2437_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10413 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8727 (A=$procmux$2437_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10414 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8728 (A=$procmux$2437_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10415 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8729 (A=$procmux$2437_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10416 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8730 (A=$procmux$2437_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10417 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8732 (A=$procmux$2437_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10419 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8733 (A=$procmux$2437_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10420 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8734 (A=$procmux$2437_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10421 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8735 (A=$procmux$2437_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10422 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8736 (A=$procmux$2437_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10423 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8159 (A=$procmux$2992_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8705 (A=$procmux$2437_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10392 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8160 (A=$procmux$2992_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8161 (A=$procmux$2992_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8162 (A=$procmux$2992_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8163 (A=$procmux$2992_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8164 (A=$procmux$2992_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8165 (A=$procmux$2992_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8236 (A=$procmux$2979_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8158 (A=$procmux$2992_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8237 (A=$procmux$2979_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8238 (A=$procmux$2979_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8278 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8235 (A=$procmux$2979_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8255 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1266$1339_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7298 (A=$procmux$2666_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10437 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8279 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8280 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8282 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8283 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10444 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8284 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10445 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8771 (A=$procmux$2432_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10448 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8277 (A=\uart_phy_rx_reg [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8593 (A=$procmux$2466_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10446 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8773 (A=$procmux$2432_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10450 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8774 (A=$procmux$2432_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10451 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8775 (A=$procmux$2432_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10452 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8776 (A=$procmux$2432_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10453 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8777 (A=$procmux$2432_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10454 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8778 (A=$procmux$2432_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10455 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8779 (A=$procmux$2432_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10456 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8780 (A=$procmux$2432_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10457 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8781 (A=$procmux$2432_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10458 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8782 (A=$procmux$2432_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10459 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8783 (A=$procmux$2432_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10460 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8784 (A=$procmux$2432_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10461 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8785 (A=$procmux$2432_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10462 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8786 (A=$procmux$2432_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10463 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8787 (A=$procmux$2432_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10464 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8788 (A=$procmux$2432_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10465 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8789 (A=$procmux$2432_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10466 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8790 (A=$procmux$2432_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10467 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8791 (A=$procmux$2432_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10468 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8792 (A=$procmux$2432_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10469 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8793 (A=$procmux$2432_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10470 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8794 (A=$procmux$2432_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10471 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8795 (A=$procmux$2432_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10472 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8796 (A=$procmux$2432_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10473 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8797 (A=$procmux$2432_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10474 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8798 (A=$procmux$2432_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10475 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8799 (A=$procmux$2432_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10476 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8800 (A=$procmux$2432_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10477 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8801 (A=$procmux$2432_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10478 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8439 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10481 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8770 (A=$procmux$2432_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10447 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7303 (A=\regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10479 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8440 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8441 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10483 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8443 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8444 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8445 (A=\regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8519 (A=$procmux$2931_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8438 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10480 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8520 (A=$procmux$2931_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8521 (A=$procmux$2931_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8685 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8518 (A=$procmux$2931_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8566 (A=$procmux$2922_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10492 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8614 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1329$1353_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7304 (A=\csrbankarray_csrbank5_txfull_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10494 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8649 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1336$1355_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7305 (A=\csrbankarray_csrbank5_rxempty_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10496 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8836 (A=$procmux$2874_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10501 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8684 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6911 (A=\timer0_value [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8837 (A=$procmux$2874_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8838 (A=$procmux$2874_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8888 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1347$1359_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8835 (A=$procmux$2874_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10500 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8889 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1347$1359_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8890 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1347$1359_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8897 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1350$1360_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10510 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8887 (A=$auto$simplemap.cc:309:simplemap_lut$33888, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8898 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1350$1360_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8899 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1350$1360_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6830 (A=$procmux$2842_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8896 (A=$auto$simplemap.cc:309:simplemap_lut$33907, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8904 (A=\uart_rx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6831 (A=$procmux$2842_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6832 (A=$procmux$2842_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6833 (A=$procmux$2842_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6850 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1369$1370_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6829 (A=$procmux$2842_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6851 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1369$1370_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6852 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1369$1370_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6858 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1372$1371_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6849 (A=$auto$simplemap.cc:309:simplemap_lut$33945, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6859 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1372$1371_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6860 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1372$1371_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6882 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6857 (A=$auto$simplemap.cc:309:simplemap_lut$33964, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6883 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6884 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6885 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6886 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6887 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6888 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8576 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8577 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8578 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10537 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8579 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8580 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8582 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8583 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10542 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8558 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8559 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8560 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8561 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8562 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8563 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8564 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10549 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13376 (A=\picorv32.cpu_state [1], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11937 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8633 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10552 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8634 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8635 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10554 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8636 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10555 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13436 (A=$techmap\picorv32.$procmux$3671_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11668 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8638 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10557 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8639 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13311 (A=$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1518$2262_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11653 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6881 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8119 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8121 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10564 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8122 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10565 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8615 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10567 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8617 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10569 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8618 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8619 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8620 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8621 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8622 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8597 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8598 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8599 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8600 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8601 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8602 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8603 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8604 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12505 (A=$techmap\picorv32.$procmux$4963_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11473 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12138 (A=$techmap$techmap\picorv32.$procmux$5571.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12146_Y, B=1'0, S=$techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:549$1856_Y) into $auto$simplemap.cc:420:simplemap_dff$11472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8448 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8449 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8450 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12292 (A=$techmap$techmap\picorv32.$procmux$5513.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12330_Y, B=1'0, S=$techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:549$1856_Y) into $auto$simplemap.cc:420:simplemap_dff$11402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8452 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10589 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7311 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1500$1415_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10793 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6910 (A=\timer0_value [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6909 (A=\timer0_value [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6908 (A=\timer0_value [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8003 (A=\csrbankarray_csrbank4_update_value0_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10593 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7226 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10789 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7159 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7148 (A=$auto$simplemap.cc:256:simplemap_eqne$10227, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6980 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1421$1383_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10666 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8294 (A=$procmux$2503_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10629 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6899 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6897 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8116 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8704 (A=\uart_tx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7294 (A=$procmux$2679_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10390 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8004 (A=$auto$simplemap.cc:309:simplemap_lut$33793, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6915 (A=\timer0_value [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10608 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13450 (A=$techmap$techmap\picorv32.$procmux$3243.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12143_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11707 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6917 (A=\timer0_value [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6872 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10301 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6919 (A=\timer0_value [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6920 (A=\timer0_value [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6921 (A=\timer0_value [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6922 (A=\timer0_value [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6923 (A=\timer0_value [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6924 (A=\timer0_value [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6925 (A=\timer0_value [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6926 (A=\timer0_value [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6928 (A=\timer0_value [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10621 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6929 (A=\timer0_value [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10622 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6930 (A=\timer0_value [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10623 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6931 (A=\timer0_value [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10624 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6932 (A=\timer0_value [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10625 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8295 (A=$procmux$2503_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10630 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6901 (A=\timer0_value [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6965 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1413$1381_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10626 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7306 (A=\timer0_eventmanager_status_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10627 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6968 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10628 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8296 (A=$procmux$2503_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10631 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8297 (A=$procmux$2503_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10632 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8298 (A=$procmux$2503_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10633 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8299 (A=$procmux$2503_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10634 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8300 (A=$procmux$2503_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10635 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8301 (A=$procmux$2503_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10636 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8302 (A=$procmux$2503_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10637 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8303 (A=$procmux$2503_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10638 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8304 (A=$procmux$2503_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10639 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8305 (A=$procmux$2503_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10640 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8306 (A=$procmux$2503_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10641 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8307 (A=$procmux$2503_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10642 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8308 (A=$procmux$2503_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10643 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8309 (A=$procmux$2503_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10644 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8310 (A=$procmux$2503_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10645 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8311 (A=$procmux$2503_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10646 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8312 (A=$procmux$2503_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10647 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8313 (A=$procmux$2503_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10648 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8314 (A=$procmux$2503_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10649 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8315 (A=$procmux$2503_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10650 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8316 (A=$procmux$2503_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10651 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8317 (A=$procmux$2503_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10652 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8318 (A=$procmux$2503_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10653 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8319 (A=$procmux$2503_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10654 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8320 (A=$procmux$2503_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10655 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8321 (A=$procmux$2503_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10656 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8322 (A=$procmux$2503_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10657 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8323 (A=$procmux$2503_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10658 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8324 (A=$procmux$2503_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10659 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8325 (A=$procmux$2503_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10660 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6971 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10662 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6907 (A=\timer0_value [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6972 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10663 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6973 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10664 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6974 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10665 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6984 (A=$procmux$2781_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10669 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6970 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10661 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6906 (A=\timer0_value [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7308 (A=\eventsourceprocess0_trigger, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10667 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6985 (A=$procmux$2781_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10670 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6986 (A=$procmux$2781_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10671 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6987 (A=$procmux$2781_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10672 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6988 (A=$procmux$2781_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6991 (A=$procmux$2781_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10676 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6992 (A=$procmux$2781_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6994 (A=$procmux$2781_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6996 (A=$procmux$2781_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10681 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7038 (A=$procmux$2768_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6983 (A=$procmux$2781_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10668 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7034 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1428$1385_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7309 (A=\eventsourceprocess1_trigger, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10686 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7039 (A=$procmux$2768_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7040 (A=$procmux$2768_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10690 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7041 (A=$procmux$2768_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10691 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7042 (A=$procmux$2768_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10692 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7045 (A=$procmux$2768_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10695 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7046 (A=$procmux$2768_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10696 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7048 (A=$procmux$2768_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10698 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7050 (A=$procmux$2768_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10700 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7092 (A=$procmux$2755_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10707 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7037 (A=$procmux$2768_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7088 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/icebreaker_base_picorv32.minimal/gateware/top.v:1435$1387_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10704 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7310 (A=\eventsourceprocess2_trigger, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10705 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7093 (A=$procmux$2755_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10708 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7094 (A=$procmux$2755_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10709 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7095 (A=$procmux$2755_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10710 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7096 (A=$procmux$2755_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7099 (A=$procmux$2755_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10714 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7100 (A=$procmux$2755_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10715 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7102 (A=$procmux$2755_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10717 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7104 (A=$procmux$2755_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10719 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7143 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10724 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7091 (A=$procmux$2755_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10706 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7144 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10725 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7152 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10728 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7142 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6905 (A=\timer0_value [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7153 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10729 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7154 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10730 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8415 (A=\spiflash_sr [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10735 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7151 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6904 (A=\timer0_value [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6903 (A=\timer0_value [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7164 (A=$procmux$2724_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10733 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8416 (A=\spiflash_sr [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10736 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8417 (A=\spiflash_sr [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10737 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8418 (A=\spiflash_sr [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10738 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8419 (A=\spiflash_sr [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8420 (A=\spiflash_sr [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10740 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8421 (A=\spiflash_sr [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7939 (A=$procmux$3009_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7940 (A=$procmux$3009_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7941 (A=$procmux$3009_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7942 (A=$procmux$3009_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7943 (A=$procmux$3009_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7944 (A=$procmux$3009_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7945 (A=$procmux$3009_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7946 (A=$procmux$3009_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7947 (A=$procmux$3009_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7948 (A=$procmux$3009_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7949 (A=$procmux$3009_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10752 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7950 (A=$procmux$3009_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7951 (A=$procmux$3009_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7952 (A=$procmux$3009_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7953 (A=$procmux$3009_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7954 (A=$procmux$3009_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8840 (A=$procmux$2427_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8841 (A=$procmux$2427_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8842 (A=$procmux$2427_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8843 (A=$procmux$2427_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8844 (A=$procmux$2427_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8845 (A=$procmux$2427_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8846 (A=$procmux$2427_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8847 (A=$procmux$2427_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7171 (A=$procmux$2708_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8414 (A=\spiflash_miso1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10734 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7166 (A=$procmux$2717_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10766 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7168 (A=\spiflash_miso, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7172 (A=$procmux$2708_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7173 (A=$procmux$2708_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7174 (A=$procmux$2708_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7175 (A=$procmux$2708_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7176 (A=$procmux$2708_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10774 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7177 (A=$procmux$2708_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10775 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7203 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7170 (A=$procmux$2708_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7204 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7205 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7206 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7207 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7208 (A=\picorv32.mem_wdata [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7209 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7219 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10786 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7202 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7563 (A=\csrbankarray_csrbank2_dat0_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10784 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7220 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10787 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7221 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10788 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7227 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7218 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7228 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7229 (A=\picorv32.mem_wdata [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7313 (A=\slave_sel [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10795 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6902 (A=\timer0_value [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8453 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7314 (A=\slave_sel [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10796 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7235 (A=$procmux$2686_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7312 (A=\slave_sel [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10794 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7236 (A=$procmux$2686_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7237 (A=$procmux$2686_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7238 (A=$procmux$2686_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7239 (A=$procmux$2686_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7241 (A=$procmux$2686_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7242 (A=$procmux$2686_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7244 (A=$procmux$2686_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7245 (A=$procmux$2686_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7246 (A=$procmux$2686_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7247 (A=$procmux$2686_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7249 (A=$procmux$2686_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10812 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7316 (A=$procmux$2625_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10818 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7234 (A=$procmux$2686_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7317 (A=$procmux$2625_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10819 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7318 (A=$procmux$2625_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10820 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7319 (A=$procmux$2625_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10821 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7365 (A=$procmux$2612_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10826 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7315 (A=$procmux$2625_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10817 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7366 (A=$procmux$2612_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10827 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7367 (A=$procmux$2612_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10828 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7368 (A=$procmux$2612_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10829 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7369 (A=$procmux$2612_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10830 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7370 (A=$procmux$2612_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10831 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7371 (A=$procmux$2612_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10832 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7520 (A=$procmux$2594_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10835 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7364 (A=$procmux$2612_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10825 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7517 (A=\csrbankarray_sel, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10833 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7521 (A=$procmux$2594_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10836 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7522 (A=$procmux$2594_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10837 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7523 (A=$procmux$2594_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10838 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7524 (A=$procmux$2594_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10839 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7525 (A=$procmux$2594_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10840 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7526 (A=$procmux$2594_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10841 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7584 (A=$procmux$2580_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10843 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7519 (A=$procmux$2594_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10834 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7585 (A=$procmux$2580_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10844 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7586 (A=$procmux$2580_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10845 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7693 (A=$procmux$2568_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10851 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7583 (A=$procmux$2580_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10842 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7694 (A=$procmux$2568_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10852 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7695 (A=$procmux$2568_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10853 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7696 (A=$procmux$2568_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10854 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7697 (A=$procmux$2568_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10855 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7698 (A=$procmux$2568_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10856 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7699 (A=$procmux$2568_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10857 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8069 (A=$procmux$2536_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10859 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7692 (A=$procmux$2568_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10850 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8070 (A=$procmux$2536_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10860 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8071 (A=$procmux$2536_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10861 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8072 (A=$procmux$2536_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10862 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8073 (A=$procmux$2536_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10863 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8074 (A=$procmux$2536_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10864 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8075 (A=$procmux$2536_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10865 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8228 (A=$procmux$2523_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10867 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8068 (A=$procmux$2536_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10858 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8229 (A=$procmux$2523_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10868 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8230 (A=$procmux$2523_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10869 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8231 (A=$procmux$2523_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10870 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8232 (A=$procmux$2523_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10871 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8233 (A=$procmux$2523_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10872 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8234 (A=$procmux$2523_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10873 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8227 (A=$procmux$2523_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10866 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7380 (A=$procmux$3101_Y [0], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$13206 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9015 (A=$auto$memory_bram.cc:893:replace_cell$6516 [15], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$11046) into $auto$simplemap.cc:420:simplemap_dff$7339 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10987 (A=$auto$memory_bram.cc:893:replace_cell$6516 [15], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$10996) into $auto$simplemap.cc:420:simplemap_dff$10985 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8451 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8447 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12293 (A=$techmap$techmap\picorv32.$procmux$5513.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12331_Y, B=1'0, S=$techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:549$1856_Y) into $auto$simplemap.cc:420:simplemap_dff$11403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17575 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12478_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17576 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12479_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17574 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12477_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8446 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8616 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10568 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12512 (A=$techmap\picorv32.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:855$1907_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17572 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12475_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17573 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12476_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8510 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17571 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12474_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8539 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17577 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12480_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8538 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17579 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12482_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17582 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12485_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17580 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12483_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17588 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12491_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8541 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17585 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12488_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17586 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12489_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8668 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17592 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12495_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17591 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12494_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17583 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12486_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17598 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12501_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17597 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12500_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17600 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12503_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17601 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12504_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17596 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12499_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8720 (A=$procmux$2437_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10407 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8731 (A=$procmux$2437_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10418 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8281 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8772 (A=$procmux$2432_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10449 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8442 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8839 (A=$procmux$2874_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8581 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12401 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1058$2056_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12399 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1057$2052_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12397 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1056$2048_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12395 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1055$2044_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12393 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1054$2040_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12391 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1053$2036_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12389 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1052$2032_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12387 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1051$2028_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12385 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1050$2024_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12383 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1049$2020_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12378 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1043$2004_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12376 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1042$2002_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12374 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1041$2000_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12372 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1040$1998_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12370 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1039$1996_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12368 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1038$1994_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12358 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1026$1976_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12356 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1025$1974_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12354 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1024$1972_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12352 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1023$1970_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12350 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1022$1968_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12348 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1021$1966_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8123 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10566 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17599 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12502_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17594 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12497_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$17593 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12496_Y, S=$techmap$techmap\picorv32.$procmux$4968.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12466_Y) into $auto$simplemap.cc:420:simplemap_dff$11540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6916 (A=\timer0_value [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10609 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8120 (A=\picorv32.mem_wdata [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10563 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13439 (A=$techmap\picorv32.$procmux$3660_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11640 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13312 (A=$techmap\picorv32.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1519$2265_Y [1], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11654 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6927 (A=\timer0_value [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10620 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8118 (A=\picorv32.mem_wdata [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13343 (A=$techmap$techmap\picorv32.$procmux$3927.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:434$12144_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11647 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13340 (A=$techmap$techmap\picorv32.$procmux$3940.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:434$12144_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11648 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8117 (A=\picorv32.mem_wdata [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13331 (A=$techmap$techmap\picorv32.$procmux$3998.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13267_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11650 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13329 (A=$techmap$techmap\picorv32.$procmux$4034.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:434$12144_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11651 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13317 (A=$techmap$techmap\picorv32.$procmux$4041.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$13328_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11652 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15904 (A=1'0, B=$techmap$techmap\picorv32.$procmux$4670.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12614_Y, S=$techmap$techmap\picorv32.$procmux$4670.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:445$12609_Y) into $auto$simplemap.cc:420:simplemap_dff$7971 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8637 (A=\picorv32.mem_wdata [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8632 (A=\picorv32.mem_wdata [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10551 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8565 (A=\picorv32.mem_wdata [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$10550 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13448 (A=$techmap\picorv32.$2\set_mem_do_wdata[0:0], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11670 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13447 (A=$techmap\picorv32.$2\set_mem_do_rdata[0:0], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11671 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13254 (A=$techmap\picorv32.$procmux$4380_Y, B=1'1, S=$techmap\picorv32.$0\set_mem_do_rinst[0:0]) into $auto$simplemap.cc:420:simplemap_dff$11672 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13243 (A=$techmap\picorv32.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1551$2278_Y, B=1'0, S=$techmap\picorv32.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1920$2391_Y) into $auto$simplemap.cc:420:simplemap_dff$11673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13451 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [2], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11708 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13452 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [3], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11709 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13453 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [4], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11710 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13454 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [5], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13455 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [6], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11712 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13456 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [7], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11713 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13457 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [8], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11714 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13458 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [9], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11715 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13459 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [10], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11716 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13460 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [11], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11717 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13461 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [12], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11718 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13462 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [13], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11719 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13463 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [14], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11720 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13464 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [15], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11721 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13465 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [16], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11722 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13466 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [17], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13467 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [18], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11724 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13468 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [19], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11725 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13469 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [20], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13470 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [21], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13471 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [22], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11728 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13472 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [23], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11729 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13473 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [24], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11730 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13474 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [25], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13475 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [26], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11732 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13476 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [27], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11733 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13477 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [28], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11734 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13478 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [29], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11735 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13479 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [30], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11736 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13480 (A=$techmap\picorv32.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v:1491$2241_Y [31], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11737 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13047 (A=\picorv32.cpuregs_rs1 [1], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13449 (A=$techmap\picorv32.$5\next_irq_pending[31:0] [0], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11706 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13048 (A=\picorv32.cpuregs_rs1 [2], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11740 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13049 (A=\picorv32.cpuregs_rs1 [3], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13050 (A=\picorv32.cpuregs_rs1 [4], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13051 (A=\picorv32.cpuregs_rs1 [5], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13052 (A=\picorv32.cpuregs_rs1 [6], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13053 (A=\picorv32.cpuregs_rs1 [7], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13054 (A=\picorv32.cpuregs_rs1 [8], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13055 (A=\picorv32.cpuregs_rs1 [9], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13056 (A=\picorv32.cpuregs_rs1 [10], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13057 (A=\picorv32.cpuregs_rs1 [11], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13058 (A=\picorv32.cpuregs_rs1 [12], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13059 (A=\picorv32.cpuregs_rs1 [13], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13060 (A=\picorv32.cpuregs_rs1 [14], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11752 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13061 (A=\picorv32.cpuregs_rs1 [15], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13062 (A=\picorv32.cpuregs_rs1 [16], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13063 (A=\picorv32.cpuregs_rs1 [17], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13064 (A=\picorv32.cpuregs_rs1 [18], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13065 (A=\picorv32.cpuregs_rs1 [19], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13066 (A=\picorv32.cpuregs_rs1 [20], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13067 (A=\picorv32.cpuregs_rs1 [21], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13068 (A=\picorv32.cpuregs_rs1 [22], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13069 (A=\picorv32.cpuregs_rs1 [23], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13070 (A=\picorv32.cpuregs_rs1 [24], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13071 (A=\picorv32.cpuregs_rs1 [25], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13072 (A=\picorv32.cpuregs_rs1 [26], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13073 (A=\picorv32.cpuregs_rs1 [27], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13074 (A=\picorv32.cpuregs_rs1 [28], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13075 (A=\picorv32.cpuregs_rs1 [29], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13076 (A=\picorv32.cpuregs_rs1 [30], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13077 (A=\picorv32.cpuregs_rs1 [31], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13046 (A=\picorv32.cpuregs_rs1 [0], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11738 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13043 (A=$techmap$techmap\picorv32.$procmux$4489.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12146_Y, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13036 (A=\picorv32.irq_active, B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13609 (A=$techmap\picorv32.$procmux$3137_Y [0], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11875 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13610 (A=$techmap\picorv32.$procmux$3137_Y [1], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11876 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13611 (A=$techmap\picorv32.$procmux$3137_Y [2], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11877 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13612 (A=$techmap\picorv32.$procmux$3137_Y [3], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13613 (A=$techmap\picorv32.$procmux$3137_Y [4], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11879 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13614 (A=$techmap\picorv32.$procmux$3137_Y [5], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13615 (A=$techmap\picorv32.$procmux$3137_Y [6], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13616 (A=$techmap\picorv32.$procmux$3137_Y [7], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13617 (A=$techmap\picorv32.$procmux$3137_Y [8], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13618 (A=$techmap\picorv32.$procmux$3137_Y [9], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13619 (A=$techmap\picorv32.$procmux$3137_Y [10], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13620 (A=$techmap\picorv32.$procmux$3137_Y [11], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13621 (A=$techmap\picorv32.$procmux$3137_Y [12], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11887 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13622 (A=$techmap\picorv32.$procmux$3137_Y [13], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13623 (A=$techmap\picorv32.$procmux$3137_Y [14], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13624 (A=$techmap\picorv32.$procmux$3137_Y [15], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13625 (A=$techmap\picorv32.$procmux$3137_Y [16], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11891 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13626 (A=$techmap\picorv32.$procmux$3137_Y [17], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11892 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13627 (A=$techmap\picorv32.$procmux$3137_Y [18], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11893 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13628 (A=$techmap\picorv32.$procmux$3137_Y [19], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11894 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13629 (A=$techmap\picorv32.$procmux$3137_Y [20], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11895 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13630 (A=$techmap\picorv32.$procmux$3137_Y [21], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11896 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13631 (A=$techmap\picorv32.$procmux$3137_Y [22], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11897 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13632 (A=$techmap\picorv32.$procmux$3137_Y [23], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11898 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13633 (A=$techmap\picorv32.$procmux$3137_Y [24], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11899 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13634 (A=$techmap\picorv32.$procmux$3137_Y [25], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11900 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13635 (A=$techmap\picorv32.$procmux$3137_Y [26], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11901 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13636 (A=$techmap\picorv32.$procmux$3137_Y [27], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11902 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13637 (A=$techmap\picorv32.$procmux$3137_Y [28], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11903 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13638 (A=$techmap\picorv32.$procmux$3137_Y [29], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11904 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12647 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [0], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11907 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12648 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [1], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11908 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12649 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [2], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11909 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12650 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [3], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11910 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12651 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [4], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11911 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12652 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [5], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11912 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12653 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [6], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11913 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12654 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [7], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11914 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12655 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [8], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11915 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12656 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [9], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11916 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12657 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [10], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11917 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12658 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [11], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11918 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12659 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [12], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11919 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12660 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [13], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11920 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12661 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [14], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11921 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12662 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [15], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11922 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12663 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [16], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12664 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [17], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12665 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [18], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12666 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [19], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11926 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12667 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [20], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11927 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12668 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [21], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11928 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12669 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [22], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11929 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12670 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [23], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11930 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12671 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [24], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11931 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12672 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [25], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11932 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12673 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [26], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11933 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12674 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [27], B=1'1, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11934 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12675 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [28], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11935 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12676 (A=$auto$alumacc.cc:485:replace_alu$6261.BB [29], B=1'0, S=$auto$fsm_map.cc:74:implement_pattern_cache$6352) into $auto$simplemap.cc:420:simplemap_dff$11936 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$7381 (A=$procmux$3101_Y [1], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$13207 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$7382 (A=$procmux$3101_Y [2], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$13208 (SB_DFF).

4.40. Executing ICE40_OPT pass (performing simple optimizations).

4.40.1. Running ICE40 specific optimizations.

4.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 2279 cells.

4.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 586 unused cells and 8659 unused wires.

4.40.6. Rerunning OPT passes. (Removed registers in this run.)

4.40.7. Running ICE40 specific optimizations.

4.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.40.12. Rerunning OPT passes. (Removed registers in this run.)

4.40.13. Running ICE40 specific optimizations.

4.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.40.18. Finished OPT passes. (There is nothing left to do.)

4.41. Executing TECHMAP pass (map to technology primitives).

4.41.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.41.2. Continuing TECHMAP pass.
No more expansions possible.

4.42. Executing ABC pass (technology mapping using ABC).

4.42.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 5520 gates and 7153 wires to a netlist network with 1631 inputs and 1143 outputs.

4.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1479.
ABC: Participating nodes from both networks       =    3098.
ABC: Participating nodes from the first network   =    1484. (  61.27 % of nodes)
ABC: Participating nodes from the second network  =    1614. (  66.64 % of nodes)
ABC: Node pairs (any polarity)                    =    1484. (  61.27 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1167. (  48.18 % of names can be moved)
ABC: Total runtime =     0.29 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2420
ABC RESULTS:        internal signals:     4379
ABC RESULTS:           input signals:     1631
ABC RESULTS:          output signals:     1143
Removing temp directory.

4.43. Executing ICE40_WRAPCARRY pass (wrap carries).

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 90 unused cells and 3450 unused wires.

4.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2881
  1-LUT              134
  2-LUT              529
  3-LUT             1057
  4-LUT             1161
  with \SB_CARRY     439

Eliminating LUTs.
Number of LUTs:     2881
  1-LUT              134
  2-LUT              529
  3-LUT             1057
  4-LUT             1161
  with \SB_CARRY     439

Combining LUTs.
Number of LUTs:     2744
  1-LUT              128
  2-LUT              395
  3-LUT              934
  4-LUT             1287
  with \SB_CARRY     439

Eliminated 0 LUTs.
Combined 137 LUTs.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110011000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011011000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000001100 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 5620 unused wires.

4.47. Executing AUTONAME pass.
Renamed 53776 objects in module top (50 iterations).

4.48. Executing HIERARCHY pass (managing design hierarchy).

4.48.1. Analyzing design hierarchy..
Top module:  \top

4.48.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4.49. Printing statistics.

=== top ===

   Number of wires:               3187
   Number of wire bits:           7398
   Number of public wires:        3187
   Number of public wire bits:    7398
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4411
     SB_CARRY                      503
     SB_DFF                        158
     SB_DFFE                       267
     SB_DFFESR                     508
     SB_DFFESS                      38
     SB_DFFS                         2
     SB_DFFSR                      179
     SB_LEDDA_IP                     1
     SB_LUT4                      2744
     SB_RAM40_4K                     6
     SB_RGBA_DRV                     1
     SB_SPRAM256KA                   4

4.50. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.adr has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed5 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed6 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed7 has an unprocessed 'init' attribute.
Warning: Wire top.csrbankarray_sram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.eventmanager_status_w has an unprocessed 'init' attribute.
Warning: Wire top.eventsourceprocess0_clear has an unprocessed 'init' attribute.
Warning: Wire top.eventsourceprocess1_clear has an unprocessed 'init' attribute.
Warning: Wire top.eventsourceprocess2_clear has an unprocessed 'init' attribute.
Warning: Wire top.next_state has an unprocessed 'init' attribute.
Warning: Wire top.picorv32_interrupt has an unprocessed 'init' attribute.
Warning: Wire top.shared_ack has an unprocessed 'init' attribute.
Warning: Wire top.shared_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.slave_sel has an unprocessed 'init' attribute.
Warning: Wire top.spiflash_miso_status has an unprocessed 'init' attribute.
Warning: Wire top.spram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain00 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain01 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain10 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain11 has an unprocessed 'init' attribute.
Warning: Wire top.spram_dataout0 has an unprocessed 'init' attribute.
Warning: Wire top.spram_dataout1 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren00 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren01 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren10 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren11 has an unprocessed 'init' attribute.
Warning: Wire top.timer0_zero_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_eventmanager_status_w has an unprocessed 'init' attribute.
Warning: Wire top.uart_rx_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_tx_clear has an unprocessed 'init' attribute.
Warning: Wire top.we has an unprocessed 'init' attribute.
found and reported 31 problems.

4.51. Executing JSON backend.

Warnings: 31 unique messages, 31 total
End of script. Logfile hash: 36abe6167c, CPU: user 16.69s system 0.08s, MEM: 101.82 MB peak
Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 27% 25x opt_expr (4 sec), 19% 21x opt_merge (3 sec), ...
