Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep 18 13:20:20 2025
| Host         : ENG_8JCHGB4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xczu48dr
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2456 |
|    Minimum number of control sets                        |  2456 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2632 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2456 |
| >= 0 to < 4        |   469 |
| >= 4 to < 6        |   451 |
| >= 6 to < 8        |   174 |
| >= 8 to < 10       |   254 |
| >= 10 to < 12      |   164 |
| >= 12 to < 14      |    86 |
| >= 14 to < 16      |    25 |
| >= 16              |   833 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           13914 |         2951 |
| No           | No                    | Yes                    |             897 |          236 |
| No           | Yes                   | No                     |            6050 |         2042 |
| Yes          | No                    | No                     |           16154 |         3614 |
| Yes          | No                    | Yes                    |             413 |           65 |
| Yes          | Yes                   | No                     |           23028 |         4913 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                  Clock Signal                                                                                                                                                 |                                                                                                                                                                           Enable Signal                                                                                                                                                                           |                                                                                                                                                       Set/Reset Signal                                                                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                         | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/fifo_sample_count[0]_i_1__3_n_0                                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                           |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                       |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                         | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/frame_len_lim_reg[13]_i_1__3_n_0                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/frame_len_lim_reg[13]_i_1__4_n_0                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                |                1 |              1 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/uart_inst/uart_tx_inst/txd_reg_i_1_n_0                                                                                                                                                                                                                                                                                                | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                          | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/frame_len_lim_reg[13]_i_1__1_n_0                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                       |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/reset_gen[1].reset_async_reg_n_0_[0]                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_gen[2].reset_async_reg_n_0_[0]                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/frame_len_lim_reg[13]_i_1__6_n_0                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/frame_len_lim_reg[13]_i_1__0_n_0                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                         | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                         | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                          | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/frame_len_lim_reg[13]_i_1__2_n_0                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/frame_len_lim_reg[13]_i_1__5_n_0                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                             | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_payload_i[127]_i_1_n_0                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/frame_len_lim_reg[13]_i_1_n_0                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_1                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                                                                         | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/gt_tx_reset_inst/gttxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/fifo_front_indx                                                                                                                                                                                 | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_axi_lite_module_inst/waddr_reg[8]_0[0]                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                                                                                                                                                         | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/fg_cal_en_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpen_por_i_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/fg_cal_en_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_1[0]                                                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/uart_inst/uart_rx_inst/baud_cnt_reg                                                                                                                                                                                                                                                                                                   | core_inst/xfcp_if_uart_inst/uart_inst/uart_rx_inst/baud_cnt_reg[1]_i_1_n_0                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpen_por_i_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                                                                          | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/ctrl_enable                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___17_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                                                                          | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/fg_cal_en_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/gt_tx_reset_inst/gttxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_88                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_firRdyLogic/E[0]                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/xfcp_dsp_ds_tvalid_reg[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/temp_xfcp_dsp_ds_tvalid_next                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/temp_xfcp_dsp_ds_tvalid_reg[1]_i_1__0_n_0                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/store_xfcp_usp_us_int_to_temp                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_ptr_reg[1]_i_1__4_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpen_por_i_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/p_66_in                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_response_manager/transfer_id0                                                                                                                                                                                                                                                                           | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/SR[0]                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_response_manager/to_complete_count[1]_i_1_n_0                                                                                                                                                                                                                                                           | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_response_manager/up_eot                                                                                                                                                                                                                                                                                 | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/ctrl_enable                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/fg_cal_en_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/p_66_in                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r_reg[0]                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/arb_inst/mask_next                                                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtrxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/SR[0]                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpen_por_i_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/SR[0]                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/fg_cal_en_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/SR[0]                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r_reg[0]                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[1]_i_1_n_0                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[1]_i_1_n_0                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/u_QPSK_fifo_data_OUT_classic_ram_generic/E[0]                                                                                                                                                                                                                               | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/drpen_por_i_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/p_67_in                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                          |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_TLAST_OUT_inst/fifo_read_enable__0                                                                                                                                                                                                                                                        | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_TLAST_OUT_inst/u_QPSK_fifo_TLAST_OUT_classic_ram_singlebit/E[0]                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_dma_mm/i_req_splitter/src_req_dest_address_cur0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___17_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_req_fifo/up_sot                                                                                                                                                                                                                                                                                     | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/ctrl_enable                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_TLAST_OUT_inst/u_QPSK_fifo_TLAST_OUT_classic_ram_singlebit/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/E[0]                                                                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_ptr_reg[1]_i_1__8_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_ptr_reg[1]_i_1__13_n_0                                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/fg_cal_en_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/p_67_in                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val[1]_i_1_n_0                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/gt_tx_reset_inst/gttxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/fifo_read_enable__0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/u_QPSK_fifo_data_classic_ram/E[0]                                                                                                                                                                                                                                                | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_dma_last                                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                         |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_ptr_reg[1]_i_1__10_n_0                                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                          |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_response_manager/up_eot                                                                                                                                                                                                                                                                                 | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/ctrl_enable                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_response_manager/to_complete_count[1]_i_1_n_0                                                                                                                                                                                                                                                           | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_response_manager/transfer_id0                                                                                                                                                                                                                                                                           | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/gt_tx_reset_inst/gttxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg[0]                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                            |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___17_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                            |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                         |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                         |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                         |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_ptr_reg[1]_i_1__7_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___17_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[9]_i_1_n_0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/SR[0]                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[9]_8[0]                                                                                                                                                                                                                                                                           | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/IP2Bus_Data0                                                                                                                                                                                                                                                                                                    | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[5]                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_1                                                                                                                                                                                                                                                                                            | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_den_i_1__0_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtrxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtrxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                                                                                                                                         | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/sm_count[1]_i_1_n_0                                                                                                                                                                                                                                                                        | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/gt_tx_reset_inst/gttxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_ptr_reg[1]_i_1__9_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_firRdyLogic/data_reg_axi_enable_1_1_reg[0]                                                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_firRdyLogic/firRdy_count                                                                                                                                                                                                    | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_firRdyLogic/firRdy_count[1]_i_1__2_n_0                                                                                                                                                 |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_ptr_reg[1]_i_1_n_0                                                                                                                                                                                                                                           | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_firRdyLogic/E[0]                                                                                                                                                                                                            | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                   | pll_i2c_master_inst/missed_ack_reg                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_dma_last                                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_ptr_reg[1]_i_1__14_n_0                                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtrxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_NO_ID.write_ptr                                                                                                                                                                                                                                                                               | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.read_ptr                                                                                                                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.write_ptr                                                                                                                                                                                                                                                                                 | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/g_inst/inst/SLOT_2.inst_slot0/AXI4LITE.write_ptr                                                                                                                                                                                                                                                                                 | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/g_inst/inst/SLOT_2.inst_slot0/AXI4LITE.read_ptr                                                                                                                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/g_inst/inst/SLOT_3.inst_slot0/AXI4_NO_ID.read_ptr                                                                                                                                                                                                                                                                                | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___17_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_ptr_reg[1]_i_1__2_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_ptr_reg[1]_i_1__5_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpen_por_i_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/fg_cal_en_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_firRdyLogic/data_reg_axi_enable_1_1_reg[0]                                                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_firRdyLogic/E[0]                                                                                                                                                                                                            | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/addr_next[17]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_firRdyLogic/firRdy_count                                                                                                                                                                                                    | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_firRdyLogic/firRdy_count[1]_i_1__1_n_0                                                                                                                                                 |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/gt_tx_reset_inst/gttxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___17_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_firRdyLogic/firRdy_count                                                                                                                                                                                                    | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_firRdyLogic/firRdy_count[1]_i_1__0_n_0                                                                                                                                                 |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_firRdyLogic/E[0]                                                                                                                                                                                                            | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_ptr_reg[1]_i_1__1_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_firRdyLogic/data_reg_axi_enable_1_1_reg[0]                                                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[13]                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr[7]                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[7]                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/common_ctrl.qpll0_reset_inst/qpll_lock_sync_inst/sync_reg_reg[1][0]_0[0]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtrxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[13]                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtrxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/sync_reg_reg[1][0]_0[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/common_ctrl.qpll0_reset_inst/qpll_lock_sync_inst/sync_reg_reg[1][0]_0[0]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/sync_reg_reg[1][0]_0[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/sync_reg_reg[1][0]_0[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/sync_reg_reg[1][0]_0[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/sync_reg_reg[1][0]_0[0]                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/sync_reg_reg[1][0]_0[0]                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/p_1_in_0                                                                                                                                                                                                                                                          | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/ctrl_enable                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_ptr_reg[1]_i_1__6_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_ptr_reg[1]_i_1__11_n_0                                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/m_mem_read                                                                                                                                                                                                                                                        | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/ctrl_enable                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___17_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/g_inst/inst/SLOT_2.inst_slot0/AXI4LITE.read_ptr                                                                                                                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/g_inst/inst/SLOT_2.inst_slot0/AXI4LITE.write_ptr                                                                                                                                                                                                                                                                                 | qpsk_for_htg_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/xfcp_stats_inst/stats_counter_inst/op_acc_pipe_reg[0]                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_firRdyLogic/data_reg_axi_enable_1_1_reg[0]                                                                                                                                                                                    | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/xfcp_stats_inst/stats_strings_inst/p_0_in                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/xfcp_stats_inst/xfcp_sw_inst/arb_inst/SR[0]                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_firRdyLogic/firRdy_count                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_firRdyLogic/firRdy_count[1]_i_1_n_0                                                                                                                                                      |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___17_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_33                                                                                                                                                                                                                                                                            | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_50                                                                                                                                                                                                                                                                            | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[10]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/gt_tx_reset_inst/gttxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[9]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[10]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtrxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[11]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[9]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[11]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[11]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_ptr_reg[1]_i_1__12_n_0                                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_10[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_13[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_14[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_16[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_17[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_18[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_19[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_ptr_reg[1]_i_1__3_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[9]                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_ptr_reg[1]_i_1__0_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[10]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/update_next                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_store_and_forward/dest_req_ready                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/E[0]                                                                                                                                                                                                                                                                        | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_30[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset_out_reg_1                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_19[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Sync_Controller/u_MATLAB_Function/next_state_i_1_n_0                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_25[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_26[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtrxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_35[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_0                                                                                                                                                                                                                                                                                            | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_17[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1__0_n_0                                                                                                                                                                                                                                                                     | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_9[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_16[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_29[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/gt_tx_reset_inst/gttxreset_in[0]                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/cs_ce_ld_enable_i                                                                                                                                                                                                                                                                 | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_34[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/fifo_back_indx                                                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[9]_6[0]                                                                                                                                                                                                                                                                           | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[9]_5[0]                                                                                                                                                                                                                                                                           | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[9]_7[0]                                                                                                                                                                                                                                                                           | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/fifo_read_enable__0                                                                                                                                                                                                                                                         | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[1]_i_1_n_0                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_11[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/sync_reg_reg[3][0]                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[27]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[21]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[23]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[24]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[20]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[22]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_init_inst/state_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | sync_reset_cfgmclk_inst/sync_reg[3]                                                                                                                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[23]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[23]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[22]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0] |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/bitslip_count_reg[2]_i_1__1_n_0                                                                                                                                                                                       | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[2]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[21]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/sync_reg_reg[3][0]                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[21]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_regmap_request/E[0]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[20]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[27]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[27]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[24]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[20]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[24]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[2]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                  | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/xfcp_sw_inst/arb_inst/SR[0]                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/xfcp_mod_i2c_inst/i2c_master_inst/missed_ack_reg_1                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc33_overvol_ack/adc3_done_reg                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc32_overvol_ack/adc3_done_reg                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc31_overvol_ack/adc3_done_reg                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc23_overvol_ack/adc2_done_reg                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc30_overvol_ack/adc3_done_reg                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc21_overvol_ack/adc2_done_reg                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc22_overvol_ack/adc2_done_reg                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/uart_inst/uart_tx_inst/baud_cnt_reg[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                     | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc13_overvol_ack/adc1_done_reg                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc20_overvol_ack/adc2_done_reg                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc10_overvol_ack/adc1_done_reg                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc11_overvol_ack/adc1_done_reg                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc12_overvol_ack/adc1_done_reg                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc03_overvol_ack/adc0_done_reg                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/uart_inst/uart_brg_inst/prescale_frac_reg_0                                                                                                                                                                                                                                                                                           | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc01_overvol_ack/adc0_done_reg                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc02_overvol_ack/adc0_done_reg                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_overvol_irq/i_adc00_overvol_ack/adc0_done_reg                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_usp_rfdc_0_irq_req_ack/read_ack_tog_r_reg_0                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0] |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/bitslip_count_reg[2]_i_1__3_n_0                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/sync_reg_reg[3][0]                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/bitslip_count_reg[2]_i_1__0_n_0                                                                                                                                                                                       | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                                                                                      | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/sync_reg_reg[3][0]                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                    |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/xfcp_dsp_ds_tvalid_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                     |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/temp_xfcp_dsp_ds_tvalid_reg[2]_i_2_n_0                                                                                                                                                                                                                                                                                                     | core_inst/xfcp_sw_inst/temp_xfcp_dsp_ds_tvalid_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/sync_reg_reg[3][0]                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/bitslip_count_reg[2]_i_1__4_n_0                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/arb_inst/mask_next                                                                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0] |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/cmd_txn_stop_next                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/data_fifo_inst/E[0]                                                                                                                                                                                                                                                                                                  | core_inst/xfcp_if_uart_inst/cobs_encode_inst/input_count_reg[6]_i_1_n_0                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/grant_reg[0]_i_1__6_n_0                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                    |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                                                                                                  | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                    |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                     |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                      |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                      |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/stats.stat_mux_inst/mask_next                                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/grant_reg[0]_i_1_n_0                                                                                                                                                                                                                                    | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/stat_mux_inst/arb_inst/grant_reg[0]_i_1__9_n_0                                                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/grant_reg[0]_i_1__5_n_0                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/grant_reg[0]_i_1__4_n_0                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/grant_reg[0]_i_1__3_n_0                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/fifo_sample_count[2]_i_1__1_n_0                                                                                                                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/stats.stat_mux_inst/mask_next                                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                      |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/grant_reg[0]_i_1__2_n_0                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/grant_reg[0]_i_1__0_n_0                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/grant_reg[0]_i_1__1_n_0                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_TLAST_OUT_inst/fifo_sample_count[2]_i_1__0_n_0                                                                                                                                                                                                                                            | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc0[2]_i_1_n_0                                                                                                                                                                                                                                                          | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc1[2]_i_1_n_0                                                                                                                                                                                                                                                          | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc3[2]_i_1_n_0                                                                                                                                                                                                                                                          | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc2[2]_i_1_n_0                                                                                                                                                                                                                                                          | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc3[2]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc1[2]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc2[2]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/sync_reg_reg[3][0]                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc0[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[2]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc3[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Estimator/u_Subsystem/E[0]                                                                                                                                                                     | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay6_out1_reg[0]                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/bitslip_count_reg[2]_i_1__6_n_0                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc2[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc1[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg_1_sn_1                                                                                                                                                                      | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/fifo_sample_count                                                                                                                                                                               | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc0[2]_i_2_n_0                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1__0_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_firRdyLogic/firRdy_state                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc1[2]_i_1_n_0                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc2[2]_i_1_n_0                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_firRdyLogic/firRdy_state                                                                                                                                                                                                    | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc3[2]_i_1_n_0                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_firRdyLogic/firRdy_state                                                                                                                                                                                                    | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_firRdyLogic/firRdy_state                                                                                                                                                                                                    | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr[10]_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/IP2Bus_Data0                                                                                                                                                                                                                                                                                                    | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[9]_10                                                                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_9[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_8[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/bitslip_count_reg[2]_i_1__2_n_0                                                                                                                                                                                       | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_27[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_30[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_22[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/sync_reg_reg[3][0]                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_24[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_6[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_5[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_23[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_22[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_20[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_18[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_10[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]     |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_21[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_31[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_55[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_48[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_40[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0] |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_26[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/sync_reg_reg[3][0]                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_47[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_54[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_41[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_32[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_28[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[4]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/bitslip_count_reg[2]_i_1_n_0                                                                                                                                                                                          | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[2]                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/bitslip_count_reg[2]_i_1__5_n_0                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[22]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_12[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_sel_reg[3]_i_1__7_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_sm_state                                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/p_67_in                                                                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_1[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_1[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_next                                                                                                                                                                                                 | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/E[0]                                                                                                                                                                                                                    | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg[3]_i_1__1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_sel_reg[3]_i_1__3_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                 | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25][0]                                                                                                                                                  | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1[4]_i_1_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0[4]_i_1_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9][0]                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17][0]                                                                                                                                                  | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3[4]_i_1_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2[4]_i_1_n_0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_sel_reg[3]_i_1__4_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___26_n_0                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_1[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt_reg[9][0]                                                                                                                                                                                                          | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_next                                                                                                                                                                                                 | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__3_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/E[0]                                                                                                                                                                                                                    | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg[3]_i_1__3_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_sel_reg[3]_i_1__8_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_sel_reg[3]_i_1_n_0                                                                                                                                                                                                                                           | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___26_n_0                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_0[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_sel_reg[3]_i_1__14_n_0                                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_sel_reg[3]_i_1__5_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___26_n_0                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/E[0]                                                                                                                                                                                                                    | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg[3]_i_1__6_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__2_n_0                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_next                                                                                                                                                                                                 | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__6_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_1[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                                                                                      | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_1[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___26_n_0                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_sel_reg[3]_i_1__11_n_0                                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_sel_reg[3]_i_1__6_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_next                                                                                                                                                                                                 | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__2_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/E[0]                                                                                                                                                                                                                    | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg[3]_i_1__2_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  axis_rfdc_bufg_inst_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/AS[0]                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___26_n_0                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_1[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_sel_reg[3]_i_1__12_n_0                                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_sel_reg[3]_i_1__0_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/E[0]                                                                                                                                                                                                                    | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg[3]_i_1__5_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_next                                                                                                                                                                                                 | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__5_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_next                                                                                                                                                                                                 | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/E[0]                                                                                                                                                                                                                    | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg[3]_i_1_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_sel_reg[3]_i_1__1_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_1[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_clk[1].bufg_gt_eth_gty_mgt_refclk_inst_n_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_clk[0].bufg_gt_eth_gty_mgt_refclk_inst_n_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_master_inst/phy_state_next                                                                                                                                                                                                                                                                                                                                | sync_reset_cfgmclk_inst/sync_reg[3]                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1][0]                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_master_inst/bit_count_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___26_n_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                   | btn_IBUF_inst/O                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/E[0]                                                                                                                                                                                                                    | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg[3]_i_1__0_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/uart_inst/uart_tx_inst/bit_cnt_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57][0]                                                                                                                                                  | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49][0]                                                                                                                                                  | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41][0]                                                                                                                                                  | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33][0]                                                                                                                                                  | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Packet_Controller/E[0]                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_Read_Control/bit_idx_reg[4]_i_1_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_next                                                                                                                                                                                                 | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__0_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_sel_reg[3]_i_1__2_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[18][0]                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                 | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Packet_Controller/next_state                                                                                                                                                                                                                                                | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_sel_reg[3]_i_1__13_n_0                                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/E[0]                                                                                                                                                                                                                            | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/serdes_rx_reset_req_reg_reg_1[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[3]_i_1__0_n_0                                                                                                                                                                                                                                                            | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/cal_enables[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/p_67_in                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_sm_state                                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cal_enables[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/cal_enables[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/p_66_in                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/i2c_master_inst/bit_count_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___26_n_0                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[3]_i_1_n_0                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cal_enables[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/SR[0]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/i2c_master_inst/phy_state_next                                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/IP2Bus_Data0                                                                                                                                                                                                                                                                                                    | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[9]_3                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg_1[0]                                                                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg_2[0]                                                                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg[0]                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg_0[0]                                                                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/str_sel_reg[3]_i_1__9_n_0                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_sm_state                                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/SR[0]                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_44[0]                                                                                                                                                                                                                                                                         | rfdc_inst/inst/adc3_end_stage                                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_24[0]                                                                                                                                                                                                                                                                         | rfdc_inst/inst/adc3_end_stage                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_14                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_25[0]                                                                                                                                                                                                                                                                         | rfdc_inst/inst/adc3_end_stage                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cal_enables[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/SR[0]                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_124                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_sm_state                                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/p_66_in                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_6                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/SR[0]                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_43[0]                                                                                                                                                                                                                                                                         | rfdc_inst/inst/adc3_end_stage                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/str_sel_reg[3]_i_1__10_n_0                                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_sm_state                                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cal_enables[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_sm_state                                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |                4 |              4 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/E[0]                                                                                                                                                                                                                    | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/error_count_reg[3]_i_1__4_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_next                                                                                                                                                                                                 | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_invalid_count_reg[3]_i_1__4_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___26_n_0                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                                                                                          | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cal_enables[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cal_enables[3]_i_1_n_0                                                                                                                                                                                                                                                                    | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | mmcm_locked                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              5 |         5.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtwiz_reset_rx_done_in[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtwiz_reset_rx_done_in[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/SR[0]                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/common_ctrl.qpll0_reset_inst/qpll_lock_sync_inst/SR[0]                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                              |                                                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                                                                                                                                                                | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                         | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/SR[0]                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_53                                                                                                                                                                                                                                                                            | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc2[3]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                              |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/SR[0]                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[18]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                         | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1[3]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[17]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                                                                                                                                                                                     | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[17]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtwiz_reset_rx_done_in[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/IP2Bus_Data0                                                                                                                                                                                                                                                                                                    | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[14]_14                                                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_29                                                                                                                                                                                                                                                                            | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/id_ptr_reg[1]_i_1__2_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_23[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/data_fifo_inst/E[0]                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/SR[0]                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                                     | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[31]_i_1_n_0                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__2_n_0                                                                                                                                                                                                                                                                                | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_52                                                                                                                                                                                                                                                                            | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_56[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_49[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_1__0_n_0                                                                                                                                                                                                                                                  | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__4_n_0                                                                                                                                                                                                                                                                                | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                                                                                                                                                                | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[3]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[18]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/SR[0]                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc3[3]_i_1_n_0                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtwiz_reset_rx_done_in[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtwiz_reset_rx_done_in[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0[3]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtwiz_reset_rx_done_in[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc2[3]_i_1_n_0                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/enb_1_4_0                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/Delay28_reg_im[0]_89                                                                                                                            |                2 |              5 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtwiz_reset_rx_done_in[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/gt_rx_reset_inst/gtwiz_reset_rx_done_in[0]                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Packet_Controller/sel_reg_reg[1]_1[0]                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__5_n_0                                                                                                                                                                                                                                                                                | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[16]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[19]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_51                                                                                                                                                                                                                                                                            | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[15]_i_1_n_0                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc0[3]_i_1_n_0                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/id_ptr_reg[0]_i_1__2_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int     |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc3[3]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                         | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gen_gtwizard_gtye4.gtpowergood_int |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/SR[0]                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/id_ptr_reg[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/user_drp_drdy_i_1_n_0                                                                                                                                                                                                                            |                5 |              5 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[3]                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |              5 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/addr_next[11]                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/id_ptr_reg[0]_i_1__3_n_0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_42[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/id_ptr_reg[0]_i_1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/id_ptr_next                                                                                                                                                                                                                                                                                                                                | core_inst/xfcp_sw_inst/id_ptr_reg[0]_i_1__4_n_0                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[19]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_drp_control_top/i_dac2_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[16]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_4[0]                                                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset_out_reg_3[0]                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[31]_i_1_n_0                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val[31]_i_1_n_0                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_28                                                                                                                                                                                                                                                                            | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_drp_control_top/i_dac3_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                                                                                                                                                                | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[18]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |              5 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[19]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[3]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[31]_i_1_n_0                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[17]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/common_ctrl.qpll0_reset_inst/qpll_lock_sync_inst/SR[0]                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[16]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/common_ctrl.qpll_lock_sync_inst/SR[0]                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc1[3]_i_1_n_0                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_req_gen/id[5]_i_1_n_0                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id0                                                                                                                                                                                                                                                                               | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                 | qpsk_for_htg_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                 | qpsk_for_htg_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_1__6_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_1__2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_1__5_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                5 |              6 |         1.20 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/arb_inst/grant_reg[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                           | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/addr_next[13]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_firRdyLogic/firRdy_xdinVld                                                                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[15]_i_1_n_0                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_firRdyLogic/firRdy_xdinVld                                                                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_firRdyLogic/firRdy_xdinVld                                                                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[6]_i_1_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/trim_code[5]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[15]_i_1_n_0                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/SR[0]                                                                                                                                                                                                                                            |                5 |              6 |         1.20 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/SR[0]                                                                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_46[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/enb_1_4_0                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Correlator/u_Magnitude_Squared_and_Moving_Sum/Delay1_reg_im[0]_90                                                                                                                                 |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/mem_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/p_66_in                                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                            | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_sync_src_request_id/E[0]                                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[15]_i_1_n_0                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_last_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[15]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/clock_en_count[5]_i_1_n_0                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/clock_en_count[5]_i_1_n_0                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/clock_en_count[5]_i_1_n_0                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/clock_en_count[5]_i_1_n_0                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_count[5]_i_1_n_0                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1_n_0                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_count[5]_i_1_n_0                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[14]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val[15]_i_1_n_0                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1__0_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                                                              | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[1]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1__0_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[2]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[12]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[13]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/mem_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/p_67_in                                                                                                                                                                                                                                          |                5 |              6 |         1.20 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bready[0][0]                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                 | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                 | qpsk_for_htg_i/proc_sys_reset_2/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[15]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                6 |              6 |         1.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/ctrl_enable                                                                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1_n_0                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[14]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[12]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_1__1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id0                                                                                                                                                                                                                                                                              | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                                                              | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_req_gen/id[5]_i_1__0_n_0                                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/E[0]                                                                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[13]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_1__3_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_dma_mm/g0                                                                                                                                                                                                                                                                                           | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_firRdyLogic/firRdy_xdinVld                                                                                                                                                                                                    | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                                                              | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[15]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[13]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[14]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/IP2Bus_Data0                                                                                                                                                                                                                                                                                                    | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[17]_0                                                                                                                                                                                                                                        |                6 |              6 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_frame_sync_inst/sh_count_reg[5]_i_1__4_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[12]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[3]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[6]                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/s_axis_valid_0[0]                                                                                                                                                                                                                                                           | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/SR[0]                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                       |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[4]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/stats.stat_mux_inst/grant_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                           | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/ifg_count_reg[6]_i_1_n_0                                                                                                                                                                                                                                 | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_gbx_sync                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_init_inst/cur_address_next                                                                                                                                                                                                                                                                                                                                | sync_reset_cfgmclk_inst/sync_reg[3]                                                                                                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_init_inst/m_axis_cmd_address_reg[6]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_gbx_sync                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[5]                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_seq.tx_seq_gen_reg[6]_i_1_n_0                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_gbx_sync                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                       |                1 |              7 |         7.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_seq.tx_seq_gen_reg[6]_i_1__5_n_0                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/ifg_count_reg[6]_i_1__5_n_0                                                                                                                                                                                                                              | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                       |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/stats.stat_mux_inst/grant_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                           | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/ifg_count_reg[6]_i_1__2_n_0                                                                                                                                                                                                                              | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/common_ctrl.qpll0_reset_inst/sel                                                                                                                                                                                                                                                                          | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/enabled_reg_0                                                                                                                                                                                                                                                      | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_ctrl[15]_i_1_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_seq.tx_seq_gen_reg[6]_i_1__2_n_0                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                       |                1 |              7 |         7.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_gbx_sync                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                   |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1__0_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[7]                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[5]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[6]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/ifg_count_reg[6]_i_1__0_n_0                                                                                                                                                                                                                              | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/last_burst_len0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/Unit_Delay_Enabled_Resettable_Synchronous_out1_1                                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/Unit_Delay_Enabled_Resettable_Synchronous7_out1                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/ifg_count_reg[6]_i_1__3_n_0                                                                                                                                                                                                                              | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[6]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                6 |              7 |         1.17 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_seq.tx_seq_gen_reg[6]_i_1__3_n_0                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/p_0_in__1[7]                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/p_0_in__1[6]                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/bl_ready_reg[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/common_ctrl.qpll0_reset_inst/sel                                                                                                                                                                                                                                                                          | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/ifg_count_reg[6]_i_1__1_n_0                                                                                                                                                                                                                              | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                                                                                                                            | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[7]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/m_axis_raddr_reg                                                                                                                                                                                                                                                         | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[4]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/ifg_count_reg[6]_i_1__4_n_0                                                                                                                                                                                                                              | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in__2[7]                                                                                                                                                                                                                                                                     | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in__2[6]                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                       |                1 |              7 |         7.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_seq.tx_seq_gen_reg[6]_i_1__4_n_0                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[0]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_seq.tx_seq_gen_reg[6]_i_1__1_n_0                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/i2c_cmd_address_reg[6]_i_1_n_0                                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_171_in                                                                                                                                                                                              | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_gbx_sync                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                    | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                       |                1 |              7 |         7.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/src_req_ready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_gbx_sync                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                                                                                                                                            | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_seq.tx_seq_gen_reg[6]_i_1__0_n_0                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                              | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                              | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/bl_valid0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_gbx_sync                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_36[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_31[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[7]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/Unit_Delay_Enabled_Resettable_Synchronous_out1                                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_QPSK_Demodulator/Unit_Delay_Enabled_Resettable_Synchronous7_out1                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[4]                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/arb_inst/grant_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                                              | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/ifg_count_reg[6]_i_1__6_n_0                                                                                                                                                                                                                              | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_seq.tx_seq_gen_reg[6]_i_1__6_n_0                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/eth_phy_10g_tx_if_inst/serdes_tx_gbx_sync                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclkpcs_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                   |                1 |              7 |         7.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/enb_1_4_0                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Carrier_Synchronizer/u_Direct_Digital_Synthesis/u_NCO/SR[0]                                                                                                                                                           |                2 |              7 |         3.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_27[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[5]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |              7 |         1.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                              | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                              | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rvalid                                                                                                                                                                                             | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/SR[0]                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/m_axis_tdata_reg[7]_i_1__8_n_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/i2c_master_inst/m_axis_rx_tdata_reg[7]_i_1_n_0                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/i2c_master_inst/data_reg[7]_i_1__3_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/count_reg[7]_i_1__2_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/i2c_wr_data_reg[7]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/prescale_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                              | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/prescale_reg[7]_i_1_n_0                                                                                                                                                                                                                                                                                                               | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/ptr_next[5]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/ptr_next[11]                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/count_reg[7]_i_1__0_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/data_reg[7]_i_1__4_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/data_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/data_reg[31]_i_1__1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/data_reg[23]_i_1__1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/addr_next[1]                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/data_reg[7]_i_1__2_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/data_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/count_reg[7]_i_1__1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/data_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/data_reg[23]_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/addr_next[7]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/ptr_next[11]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/ptr_next[5]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/store_xfcp_usp_us_int_to_temp                                                                                                                                                                                                                                                                                              | core_inst/xfcp_stats_inst/xfcp_sw_inst/arb_inst/up_state_reg_reg[0]                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/uart_inst/uart_rx_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/uart_inst/uart_rx_inst/stop_reg7_out                                                                                                                                                                                                                                                                                                  | core_inst/xfcp_if_uart_inst/uart_inst/uart_rx_inst/data_reg[7]_i_1__0_n_0                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/data_reg[23]_i_1__0_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[55]_i_1__1_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[15]_i_1__1_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[31]_i_1__1_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[47]_i_1__1_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[63]_i_1__1_n_0                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[23]_i_1__1_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[39]_i_1__1_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[7]_i_1__1_n_0                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/count_reg[7]_i_1__3_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/data_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/data_reg[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/data_reg[7]_i_1__1_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/addr_next[7]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/addr_next[15]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/ptr_next[8]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/ptr_next[0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_master_inst/addr_reg[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_master_inst/p_4_in                                                                                                                                                                                                                                                                                                                                        | sync_reset_cfgmclk_inst/sync_reg[3]                                                                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_master_inst/data_reg[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_init_inst/m_axis_tx_tdata_next                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[23]_i_1__5_n_0                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[7]_i_1__5_n_0                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[15]_i_1__5_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[39]_i_1__5_n_0                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[31]_i_1__5_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[47]_i_1__5_n_0                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[55]_i_1__5_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[63]_i_1__5_n_0                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                         |                1 |              8 |         8.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[23]_i_1__3_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[47]_i_1__3_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[55]_i_1__3_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[7]_i_1__3_n_0                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[15]_i_1__3_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[31]_i_1__3_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[39]_i_1__3_n_0                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[63]_i_1__3_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[7]_i_1__2_n_0                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[55]_i_1__2_n_0                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[47]_i_1__2_n_0                                                                                                                                                                                          |                8 |              8 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[31]_i_1__2_n_0                                                                                                                                                                                          |                8 |              8 |         1.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[39]_i_1__2_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[15]_i_1__2_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[23]_i_1__2_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[63]_i_1__2_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[23]_i_1_n_0                                                                                                                                                                                             |                7 |              8 |         1.14 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[63]_i_1_n_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[39]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[47]_i_1_n_0                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[55]_i_1_n_0                                                                                                                                                                                             |                7 |              8 |         1.14 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[15]_i_1_n_0                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[31]_i_1_n_0                                                                                                                                                                                             |                6 |              8 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[47]_i_1__6_n_0                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[7]_i_1__6_n_0                                                                                                                                                                                           |                8 |              8 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[31]_i_1__6_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[23]_i_1__6_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[15]_i_1__6_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[63]_i_1__6_n_0                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[39]_i_1__6_n_0                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[55]_i_1__6_n_0                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO1/u_HDL_FIFO1_classic_ram_singlebit/ram_reg_512_767_0_0_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO1/u_HDL_FIFO1_classic_ram_singlebit/ram_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO1/u_HDL_FIFO1_classic_ram_singlebit/ram_reg_0_255_0_0_i_2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO1/u_HDL_FIFO1_classic_ram_singlebit/ram_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/dinReg2Vld_reg                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset_out_reg_1                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Interpolation_Control/countReg[7]_i_1_n_0                                                                                                                                                       |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                 |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                 |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                  |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                     | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                       |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                      | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                         |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[8]_i_2_n_0                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[8]_i_1_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                 |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                         | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                                                                                       | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                                                                                       | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                                                                        | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                                                                                       | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                                                                                                       | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                 | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[55]_i_1__0_n_0                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                  |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                     | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                       |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                      | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                      | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                     | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                       |                2 |              8 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[15]_i_1__4_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[39]_i_1__4_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[47]_i_1__4_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[31]_i_1__4_n_0                                                                                                                                                                                          |                8 |              8 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[7]_i_1__4_n_0                                                                                                                                                                                           |                8 |              8 |         1.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[23]_i_1__4_n_0                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[63]_i_1__4_n_0                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[55]_i_1__4_n_0                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[15]_i_1__0_n_0                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[31]_i_1__0_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[23]_i_1__0_n_0                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[39]_i_1__0_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[47]_i_1__0_n_0                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[63]_i_1__0_n_0                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___38_n_0                                                                                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/s_tdata_reg[7]_i_1__0_n_0                                                                                                                                                                                           |                6 |              8 |         1.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in58_in                                                                                                                                                                                                                                                       |                8 |              8 |         1.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/xfcp_if_uart_inst/cobs_decode_inst/m_axis_tdata_reg[7]_i_1__10_n_0                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[0]                                                                                                                                                                                                                                                                                       | rfdc_inst/inst/adc3_end_stage                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                                                                                                                                                                                       | rfdc_inst/inst/adc3_end_stage                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                                                                                                                                                                                        | rfdc_inst/inst/adc3_end_stage                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_45[0]                                                                                                                                                                                                                                                                         | rfdc_inst/inst/adc3_end_stage                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr[7]_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[7]_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr[7]_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_addr[7]_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                                                                                                                                                                                       | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/adc0_restart_reg_n_0                                                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in58_in                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/adc1_restart_reg_n_0                                                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in58_in                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/adc2_restart_reg_n_0                                                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in58_in                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/adc3_restart_reg_n_0                                                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in58_in                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/dac1_restart_reg_n_0                                                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in58_in                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/dac0_restart_reg_n_0                                                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in58_in                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/dac3_restart_reg_n_0                                                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in58_in                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/dac2_restart_reg_n_0                                                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in58_in                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_adc0_reset_count/count0                                                                                                                                                                                                                                                                                                                          | rfdc_inst/inst/i_adc0_reset_count/count[7]_i_1__3_n_0                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_adc1_reset_count/count0                                                                                                                                                                                                                                                                                                                          | rfdc_inst/inst/i_adc1_reset_count/count[7]_i_1__4_n_0                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_adc2_reset_count/count0                                                                                                                                                                                                                                                                                                                          | rfdc_inst/inst/i_adc2_reset_count/count[7]_i_1__5_n_0                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_adc3_reset_count/count0                                                                                                                                                                                                                                                                                                                          | rfdc_inst/inst/i_adc3_reset_count/count[7]_i_1__6_n_0                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_dac0_reset_count/count0                                                                                                                                                                                                                                                                                                                          | rfdc_inst/inst/i_dac0_reset_count/count[7]_i_1_n_0                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_dac1_reset_count/count0                                                                                                                                                                                                                                                                                                                          | rfdc_inst/inst/i_dac1_reset_count/count[7]_i_1__0_n_0                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_dac2_reset_count/count0                                                                                                                                                                                                                                                                                                                          | rfdc_inst/inst/i_dac2_reset_count/count[7]_i_1__1_n_0                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_dac3_reset_count/count0                                                                                                                                                                                                                                                                                                                          | rfdc_inst/inst/i_dac3_reset_count/count[7]_i_1__2_n_0                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_decode_inst/temp_tdata_next                                                                                                                                                                                                                                                                                                      | core_inst/xfcp_if_uart_inst/cobs_decode_inst/temp_tdata_reg[7]_i_1_n_0                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_decode_inst/count_next                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/code_fifo_inst/m_axis_tvalid_int                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/data_fifo_inst/mem_rd_data_pipe_reg[0][7]_i_1__0_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/data_fifo_inst/mem_rd_valid_pipe_reg1                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/store_axis_int_to_temp                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_rewind_req_fifo/i_waddr_sync/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/i_sync_status_dest/E[0]                                                                                                                                                                                                                                                                                 | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/i_sync_status_src/E[0]                                                                                                                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                                                                                                           | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                            |                2 |              9 |         4.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/gt_tx_reset_inst/gtwiz_reset_tx_done_in[0]                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                             |                2 |              9 |         4.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/xfcp_dsp_ds_tuser_reg                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/m_axis_raddr_reg                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                                                                                            | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/code_fifo_inst/mem_rd_valid_pipe_reg11_out                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/gt_tx_reset_inst/gtwiz_reset_tx_done_in[0]                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/gt_tx_reset_inst/gtwiz_reset_tx_done_in[0]                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/code_fifo_inst/mem_rd_data_pipe_reg[1][9]_i_1_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/gt_tx_reset_inst/gtwiz_reset_tx_done_in[0]                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/code_fifo_inst/rd_ptr_reg[8]_i_1__7_n_0                                                                                                                                                                                                                                                                              | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/code_fifo_inst/wr_ptr_reg[8]_i_1__10_n_0                                                                                                                                                                                                                                                                             | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/gt_tx_reset_inst/gtwiz_reset_tx_done_in[0]                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                        | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                            |                2 |              9 |         4.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                                                                                                                           | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                            |                2 |              9 |         4.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/temp_xfcp_dsp_ds_tvalid_next                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/const_operation[9]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/gt_tx_reset_inst/gtwiz_reset_tx_done_in[0]                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/gt_tx_reset_inst/gtwiz_reset_tx_done_in[0]                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[9]_9                                                                                                                                                                                                                                                                              | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                7 |              9 |         1.29 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/data_fifo_inst/E[0]                                                                                                                                                                                                                                                                                                  | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                 |                7 |              9 |         1.29 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation[9]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/data_fifo_inst/rd_ptr_reg[8]_i_1__8_n_0                                                                                                                                                                                                                                                                              | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                        | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/uart_inst/uart_tx_inst/bit_cnt_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_rewind_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Interpolation_Control/muReg                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |              9 |         9.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                             |                2 |              9 |         4.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                 |                6 |              9 |         1.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/const_operation[9]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/const_operation[9]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/gt_tx_reset_inst/gtwiz_reset_tx_done_in[0]                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/i2c_master_inst/addr_reg[6]_i_1__1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/drpaddr_por[10]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/p_67_in                                                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                         | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                3 |             10 |         3.33 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___28_n_0                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___28_n_0                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___28_n_0                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/xfcp_usp_us_tdata_reg[7]_i_1__4_n_0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_next                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_axil_inst/temp_xfcp_usp_us_tdata_reg[7]_i_1__3_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_next                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_next                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             10 |         5.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___28_n_0                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/response_dest_ready_reg[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/rx_fifo_inst/rd_ptr_reg[9]_i_1__7_n_0                                                                                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_next                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                 |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/xfcp_usp_us_tuser_reg                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                  |                3 |             10 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_sw_inst/int_loop_tlast_reg_i_1__0_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/xfcp_usp_us_tdata_reg[7]_i_1__1_n_0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst__0/temp_xfcp_usp_us_tdata_reg[7]_i_1__0_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/xfcp_usp_us_tuser_reg                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/xfcp_mod_axil_inst/temp_xfcp_usp_us_tvalid_next18_out                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/SR[0]                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/stats_strings_inst/E[0]                                                                                                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/xfcp_usp_us_tvalid_reg_reg_1[0]                                                                                                                                                                                                                                                                                                            | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/xfcp_usp_us_tvalid_reg_reg_0[0]                                                                                                                                                                                                                                                                                                            | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___28_n_0                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___28_n_0                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/xfcp_dsp_ds_tvalid_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/xfcp_usp_us_tdata_reg[7]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                       | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                1 |             10 |        10.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/temp_xfcp_usp_us_tdata_reg[7]_i_1__4_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/temp_xfcp_dsp_ds_tvalid_reg[2]_i_2_n_0                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_sw_inst/int_loop_tlast_next                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                6 |             10 |         1.67 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_next                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___28_n_0                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/stats_counter_inst/init_reg                                                                                                                                                                                                                                                                                                             | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpaddr_por[10]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/p_66_in                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/xfcp_usp_us_tdata_reg[7]_i_1__3_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/temp_xfcp_usp_us_tdata_reg[7]_i_1__2_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_HDL_FIFO/fifo_front_indx[9]_i_1__0_n_0                                                                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpaddr_por[10]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                  | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/fTap_din_reg1                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/data_fifo_inst/mem_reg_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                  | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                1 |             10 |        10.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/data_fifo_inst/mem_reg_192_255_0_6_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_next                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                  | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                3 |             10 |         3.33 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_next                                                                                                                                                                                                  | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/data_fifo_inst/mem_reg_0_63_0_6_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                1 |             10 |        10.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/data_fifo_inst/mem_reg_128_191_0_6_i_1_n_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                         | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                1 |             10 |        10.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                1 |             10 |        10.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_15                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/code_fifo_inst/FSM_sequential_input_state_reg_reg[1]_0                                                                                                                                                                                                                                                               | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpaddr_por[10]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/SR[0]                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                         | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_decode_inst/m_axis_tlast_reg_reg_1[0]                                                                                                                                                                                                                                                                                            | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_decode_inst/E[0]                                                                                                                                                                                                                                                                                                                 | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                 |                3 |             10 |         3.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                 |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpaddr_por[10]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO1/fifo_front_indx[9]_i_1_n_0                                                                                                                                                                                                                        | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                  |                2 |             10 |         5.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/i___28_n_0                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Packet_Controller/sel_reg_reg[1]_2[0]                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpaddr_por[10]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/sel                                                                                                                                                                                                                                                                                        | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                       | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                1 |             10 |        10.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                1 |             10 |        10.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO/fifo_front_indx[9]_i_1__1_n_0                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpaddr_por[10]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/eth_phy_10g_rx_watchdog_inst/block_error_count_next                                                                                                                                                                                                  | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                2 |             10 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_One_Shot_Capture_Control/E[0]                                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/sel                                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                         |                2 |             10 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/mem_rd_valid_pipe_reg_reg[0]_1[0]                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/m_reset_sync_inst/SR[0]                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_HDL_FIFO/fifo_sample_count[10]_i_1__0_n_0                                                                                                                                                                                               | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO/fifo_sample_count                                                                                                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                      | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Peak_Search/E[0]                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/SR[0]                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                     | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                6 |             11 |         1.83 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                       | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                8 |             11 |         1.38 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/SR[0]                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2[10]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/mem_rd_valid_pipe_reg_reg[0]_1[0]                                                                                                                                                                                                                       | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/m_reset_sync_inst/SR[0]                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1[10]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/rd_ptr_reg                                                                                                                                                                                                                                              | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/m_reset_sync_inst/rd_ptr_gray_reg_0                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/mem_rd_valid_pipe_reg_reg[0]_1[0]                                                                                                                                                                                                                       | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/m_reset_sync_inst/SR[0]                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/rd_ptr_reg                                                                                                                                                                                                                                              | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/m_reset_sync_inst/rd_ptr_gray_reg_0                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/SR[0]                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_init_inst/data_ptr_reg[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | sync_reset_cfgmclk_inst/sync_reg[3]                                                                                                                                                                                                                                                                                          |                9 |             11 |         1.22 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/rd_ptr_reg                                                                                                                                                                                                                                              | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/m_reset_sync_inst/rd_ptr_gray_reg_0                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay3_out1_reg[0]                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay1_out1_reg[0]                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Packet_Controller/u_MATLAB_Function/SR[0]                                                                                                                                                                             |                2 |             11 |         5.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc0[10]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/mem_rd_valid_pipe_reg_reg[0]_1[0]                                                                                                                                                                                                                       | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/m_reset_sync_inst/SR[0]                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Correlator/E[0]                                                                                                                                                                                                                        | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_init_inst/address_ptr_reg[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | sync_reset_cfgmclk_inst/sync_reg[3]                                                                                                                                                                                                                                                                                          |                9 |             11 |         1.22 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/SR[0]                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                8 |             11 |         1.38 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/rd_ptr_reg                                                                                                                                                                                                                                              | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/m_reset_sync_inst/rd_ptr_gray_reg_0                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc3[10]_i_1_n_0                                                                                                                                                                                                                                                           | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/IP2Bus_Data0                                                                                                                                                                                                                                                                                                    | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[17]_1                                                                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay10_reg_reg[1132][0]                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/SR[0]                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO1/fifo_sample_count                                                                                                                                                                                                                                 | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                     | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                8 |             11 |         1.38 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                      | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/mem_rd_valid_pipe_reg_reg[0]_1[0]                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/m_reset_sync_inst/SR[0]                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/rd_ptr_reg                                                                                                                                                                                                                                              | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/m_reset_sync_inst/rd_ptr_gray_reg_0                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/mem_rd_valid_pipe_reg_reg[0]_1[0]                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/m_reset_sync_inst/SR[0]                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/rd_ptr_reg                                                                                                                                                                                                                                              | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/m_reset_sync_inst/rd_ptr_gray_reg_0                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/mem_rd_valid_pipe_reg_reg[0]_1[0]                                                                                                                                                                                                                       | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/m_reset_sync_inst/SR[0]                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/rd_ptr_reg                                                                                                                                                                                                                                              | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/m_reset_sync_inst/rd_ptr_gray_reg_0                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/mem_rd_valid_pipe_reg_reg[0]_1[0]                                                                                                                                                                                                                       | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/m_reset_sync_inst/SR[0]                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/SR[0]                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/SR[0]                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                       | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                7 |             11 |         1.57 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg_reg[3]_2[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/SR[0]                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                              |                2 |             11 |         5.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                      | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/rd_ptr_reg                                                                                                                                                                                                                                              | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/m_reset_sync_inst/rd_ptr_gray_reg_0                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Packet_Controller/count_reg_0                                                                                                                                                                                                                                               | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                           |                1 |             12 |        12.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_2[0]                                                                                                                                                                                                                             | core_inst/gty_ch[6].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_2[0]                                                                                                                                                                                                                             | core_inst/gty_ch[5].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg0                                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_2[0]                                                                                                                                                                                                                             | core_inst/gty_ch[0].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                7 |             12 |         1.71 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/code_fifo_inst/mem_reg_128_191_0_6_i_1__0_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg[11]_i_1__0_n_0                                                                                                                                                                                                                                                                                                 | core_inst/gty_ch[1].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/code_fifo_inst/mem_reg_0_63_0_6_i_8_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/code_fifo_inst/mem_reg_192_255_0_6_i_1__0_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/cobs_encode_inst/code_fifo_inst/mem_reg_64_127_0_6_i_1__0_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                8 |             12 |         1.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                7 |             12 |         1.71 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg0                                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                3 |             12 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg[11]_i_1__4_n_0                                                                                                                                                                                                                                                                                                 | core_inst/gty_ch[5].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                2 |             12 |         6.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/E[0]                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/reset_gen[0].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                3 |             12 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                3 |             12 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                        |                3 |             12 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg0                                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                4 |             12 |         3.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/i2c_master_inst/p_4_in                                                                                                                                                                                                                                                                                                                | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[1]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/intdelay_reg[12]                                                                                                                                                                                                                            | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                1 |             12 |        12.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                             | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/ctrl_enable                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                            |                1 |             12 |        12.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             12 |         6.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg[11]_i_1__5_n_0                                                                                                                                                                                                                                                                                                 | core_inst/gty_ch[6].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                            |                1 |             12 |        12.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                           |                1 |             12 |        12.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_2[0]                                                                                                                                                                                                                             | core_inst/gty_ch[2].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg0                                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg[11]_i_1__1_n_0                                                                                                                                                                                                                                                                                                 | core_inst/gty_ch[2].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg0                                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                3 |             12 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_2[0]                                                                                                                                                                                                                             | core_inst/gty_ch[3].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                8 |             12 |         1.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg[11]_i_1__2_n_0                                                                                                                                                                                                                                                                                                 | core_inst/gty_ch[3].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                7 |             12 |         1.71 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                           |                1 |             12 |        12.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg0                                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                             | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_2[0]                                                                                                                                                                                                                             | core_inst/gty_ch[1].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg[11]_i_1__3_n_0                                                                                                                                                                                                                                                                                                 | core_inst/gty_ch[4].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                      |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                         |                1 |             12 |        12.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_2[0]                                                                                                                                                                                                                             | core_inst/gty_ch[4].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                8 |             12 |         1.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                7 |             12 |         1.71 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg0                                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg[11]_i_1_n_0                                                                                                                                                                                                                                                                                                    | core_inst/gty_ch[0].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                7 |             12 |         1.71 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                             | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                             | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg0                                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_2[0]                                                                                                                                                                                                                             | core_inst/gty_ch[7].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg[11]_i_1__6_n_0                                                                                                                                                                                                                                                                                                 | core_inst/gty_ch[7].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                         |                2 |             12 |         6.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                                                      | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc3_clk_network_ctrl10                                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[3]                                                                                                                                                                                                                                             |                9 |             13 |         1.44 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/enb_1_4_0                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Phase_Ambiguity_Estimation_and_Correction/u_Phase_Ambiguity_Corrector/xin13[12]_i_1_n_0                                                                                                                               |                3 |             13 |         4.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                                                      | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc1_clk_network_ctrl10                                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[1]                                                                                                                                                                                                                                             |                9 |             13 |         1.44 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_clk_network_ctrl10                                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                                                                                                                            |               10 |             13 |         1.30 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                                                                                      | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc2_clk_network_ctrl10                                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[2]                                                                                                                                                                                                                                             |                9 |             13 |         1.44 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_sm_reset                                                                                                                                                                                                                                                                          |                9 |             13 |         1.44 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_if_uart_inst/uart_inst/uart_brg_inst/frac_ovf_reg_reg_inv_n_0                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_8                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             14 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_axi_lite_module_inst/aw_transfer                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                5 |             15 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             15 |         1.67 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/s_axis_valid_0[0]                                                                                                                                                                                                                                                           | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/src_req_ready                                                                                                                                                                                                                          |                4 |             15 |         3.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                     | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                                                                        | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                5 |             15 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_req_gen/burst_count_0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                4 |             15 |         3.75 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                5 |             15 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                    |                6 |             15 |         2.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                2 |             15 |         7.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                                                                        | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                                                                                        | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                                                                                       | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                    |                8 |             15 |         1.88 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                4 |             15 |         3.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/intdelay_reg[15]                                                                                                                                                        | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |             15 |         7.50 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_4[0]                                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                9 |             16 |         1.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                9 |             16 |         1.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[1]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[8]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               13 |             16 |         1.23 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[8]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               13 |             16 |         1.23 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_0[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[8]                                                                                                                                                                                                                                                                                        | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               10 |             16 |         1.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_20[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_37[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               12 |             16 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_7[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/s_axis_last_1                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_39[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               11 |             16 |         1.45 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_38[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               13 |             16 |         1.23 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_21[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               12 |             16 |         1.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_13[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_8[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_14[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_15[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/reset_out_reg_0[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_di[15]_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/adc0_bgt_reset_i                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_i[15]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata[15]_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1__0_n_0                                                                                                                                                                                                                                                                      | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/dac0_bgt_reset_i                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/u_Coarse_Frequency_Estimator/u_Integrator/u_Reset_Generator/HDL_Counter_out1                                                                                                                                                  | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpdi_por_i[15]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/rdata[15]_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_i[15]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata[15]_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpdi_por_i[15]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_52                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/rdata[15]_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc1_clk_distr_ctrl0                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[1]                                                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_pll_divider00                                                                                                                                                                                                                                                                                     | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                                                                                                                            |               13 |             16 |         1.23 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_clk_distr_ctrl0                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc2_pll_divider00                                                                                                                                                                                                                                                                                     | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[2]                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc2_clk_distr_ctrl0                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[2]                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc1_pll_divider00                                                                                                                                                                                                                                                                                     | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[1]                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc3_pll_divider00                                                                                                                                                                                                                                                                                     | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[3]                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc3_clk_distr_ctrl0                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tc_enable_reg_n_0_[3]                                                                                                                                                                                                                                             |               13 |             16 |         1.23 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_125                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_i[15]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/SR[0]                                                                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata[15]_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/SR[0]                                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                     | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/drpdi_por_i[15]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/p_66_in                                                                                                                                                                                                                                          |                9 |             16 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/rdata[15]_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/p_66_in                                                                                                                                                                                                                                          |                8 |             16 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/drpdi_por_i[15]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/p_67_in                                                                                                                                                                                                                                          |               10 |             16 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/rdata[15]_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/p_67_in                                                                                                                                                                                                                                          |               10 |             16 |         1.60 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                     | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/CEA2                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                         |                3 |             16 |         5.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_i[15]_i_1_n_0                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/SR[0]                                                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                          |                9 |             16 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[22]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[15]_i_1_n_0                                                                                                                                                                                                                                                                         | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/SR[0]                                                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_mod_i2c_inst/i2c_master_inst/delay_count_next                                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_dma_mm/g0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                     | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               12 |             16 |         1.33 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_master_inst/delay_count_next                                                                                                                                                                                                                                                                                                                              | sync_reset_cfgmclk_inst/sync_reg[3]                                                                                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                                                                             | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                                                                                              | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               10 |             16 |         1.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |               13 |             16 |         1.23 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               12 |             16 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               12 |             16 |         1.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               11 |             16 |         1.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                9 |             16 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_clk[0].qsfp_sync_reset_inst/sync_reg[3]                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_clk[1].qsfp_sync_reset_inst/sync_reg[3]                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/xfcp_stats_inst/stats_counter_inst/stat_inc_pipeline_next[0]_1                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_From_ADC/u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/intdelay_reg[18]                                                                                                                                                                                                            | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |             18 |         9.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                 |                                                                                                                                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                         |                4 |             18 |         4.50 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                6 |             18 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_axi_lite_module_inst/waddr_reg[4]_2[0]                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               10 |             18 |         1.80 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                2 |             18 |         9.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                         |                3 |             18 |         6.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/state_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             18 |         9.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                7 |             18 |         2.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_axi_lite_module_inst/waddr_reg[4]_1[0]                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               11 |             18 |         1.64 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                6 |             19 |         3.17 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_1                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                5 |             19 |         3.80 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/validOut_reg[0]                                                                                                                                                                                                                                                                                | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                9 |             19 |         2.11 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                3 |             19 |         6.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                8 |             19 |         2.38 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay15_reg_reg[1][0]                                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                6 |             19 |         3.17 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                6 |             19 |         3.17 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                5 |             19 |         3.80 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                6 |             19 |         3.17 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                    | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             20 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                2 |             20 |        10.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_11                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                6 |             20 |         3.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/gt_rx_reset_inst/FSM_onehot_state_reg_reg_n_0_[2]                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/gt_rx_reset_inst/FSM_onehot_state_reg_reg_n_0_[2]                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_cfgmclk_inst/sync_reg[3]                                                                                                                                                                                                                                                                                          |               14 |             20 |         1.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                2 |             20 |        10.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/gt_rx_reset_inst/FSM_onehot_state_reg_reg_n_0_[2]                                                                                                                                                                                                                    |                4 |             20 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/gt_rx_reset_inst/FSM_onehot_state_reg_reg_n_0_[2]                                                                                                                                                                                                                    |                4 |             20 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/gt_rx_reset_inst/FSM_onehot_state_reg_reg_n_0_[2]                                                                                                                                                                                                                    |                4 |             20 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/gt_rx_reset_inst/FSM_onehot_state_reg_reg_n_0_[2]                                                                                                                                                                                                                    |                4 |             20 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/gt_rx_reset_inst/FSM_onehot_state_reg_reg_n_0_[2]                                                                                                                                                                                                                    |                4 |             20 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/gt_rx_reset_inst/FSM_onehot_state_reg_reg_n_0_[2]                                                                                                                                                                                                                    |                4 |             20 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |               14 |             20 |         1.43 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                3 |             21 |         7.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                3 |             21 |         7.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               10 |             21 |         2.10 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[0].s_axis_tvalid_reg_reg[0][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               10 |             21 |         2.10 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             21 |         5.25 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             21 |         5.25 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             21 |         5.25 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                3 |             21 |         7.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                3 |             21 |         7.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             21 |         5.25 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                3 |             21 |         7.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/enb_1_4_0                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_Input_Registers/u_Detect_Rise_Positive/Delay_out1_reg                                                                                                                                                                                                             |                3 |             21 |         7.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             21 |         5.25 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                3 |             21 |         7.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                5 |             21 |         4.20 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                3 |             21 |         7.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             21 |         5.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/dinReg2Vld_reg                                                                                                                                                                                    | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                4 |             21 |         5.25 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/m_axis_stat_tid_next                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             21 |         5.25 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                                                                                                                      |                3 |             22 |         7.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                                                                                                         | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                9 |             22 |         2.44 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_0[0]                                                                                                                                                                                                                                                                                         | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               12 |             22 |         1.83 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_4[0]                                                                                                                                                                                                                             | core_inst/gty_ch[1].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |               10 |             23 |         2.30 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_3[0]                                                                                                                                                                                                                              |                8 |             23 |         2.88 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_3[0]                                                                                                                                                                                                                              |                9 |             23 |         2.56 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_4[0]                                                                                                                                                                                                                             | core_inst/gty_ch[2].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                8 |             23 |         2.88 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[7].ch_fifo/m_reset_sync_inst/E[0]                                                                                                                                                                                                                                                                                                                | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/rd_ptr_gray_reg_2                                                                                                                                                                                                                                 |                7 |             23 |         3.29 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/stat_tx_pkt_len_reg                                                                                                                                                                                                                               |               10 |             23 |         2.30 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/stat_tx_pkt_len_reg                                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/stat_tx_pkt_len_reg                                                                                                                                                                                                                               |               13 |             23 |         1.77 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                6 |             23 |         3.83 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_ch[0].ch_fifo/m_reset_sync_inst/E[0]                                                                                                                                                                                                                                                                                                                | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/rd_ptr_gray_reg                                                                                                                                                                                                                                   |                6 |             23 |         3.83 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_4[0]                                                                                                                                                                                                                             | core_inst/gty_ch[5].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |               10 |             23 |         2.30 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[2].ch_fifo/m_reset_sync_inst/E[0]                                                                                                                                                                                                                                                                                                                | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/rd_ptr_gray_reg_1                                                                                                                                                                                                                                 |                7 |             23 |         3.29 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[1].ch_fifo/m_reset_sync_inst/E[0]                                                                                                                                                                                                                                                                                                                | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/rd_ptr_gray_reg_0                                                                                                                                                                                                                                 |                5 |             23 |         4.60 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_4[0]                                                                                                                                                                                                                             | core_inst/gty_ch[3].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                8 |             23 |         2.88 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                6 |             23 |         3.83 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[0].s_axis_tvalid_reg_reg[0][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                6 |             23 |         3.83 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_3[0]                                                                                                                                                                                                                              |               12 |             23 |         1.92 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_4[0]                                                                                                                                                                                                                             | core_inst/gty_ch[4].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                9 |             23 |         2.56 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                5 |             23 |         4.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[0].s_axis_tvalid_reg_reg[0][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                6 |             23 |         3.83 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/stats.stat_mux_inst/m_axis_tready_int_reg_reg_2[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                3 |             23 |         7.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[0].s_axis_tvalid_reg_reg[0][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/stats.stat_mux_inst/m_axis_tready_int_reg_reg_1[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/m_axis_tready_int_reg_reg_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[1].s_axis_tvalid_reg_reg[1][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/stat_tx_pkt_len_reg                                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_3[0]                                                                                                                                                                                                                              |                8 |             23 |         2.88 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_4[0]                                                                                                                                                                                                                             | core_inst/gty_ch[6].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                9 |             23 |         2.56 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[1].s_axis_tvalid_reg_reg[1][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_4[0]                                                                                                                                                                                                                             | core_inst/gty_ch[0].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                7 |             23 |         3.29 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/stat_tx_pkt_len_reg                                                                                                                                                                                                                               |               14 |             23 |         1.64 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_3[0]                                                                                                                                                                                                                              |               13 |             23 |         1.77 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/stat_tx_pkt_len_reg                                                                                                                                                                                                                               |               12 |             23 |         1.92 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[5].ch_fifo/m_reset_sync_inst/E[0]                                                                                                                                                                                                                                                                                                                | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/rd_ptr_gray_reg_0                                                                                                                                                                                                                                 |                6 |             23 |         3.83 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[6].ch_fifo/m_reset_sync_inst/E[0]                                                                                                                                                                                                                                                                                                                | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/rd_ptr_gray_reg_1                                                                                                                                                                                                                                 |                7 |             23 |         3.29 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[0].s_axis_tvalid_reg_reg[0][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                7 |             23 |         3.29 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_3[0]                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                6 |             23 |         3.83 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_3[0]                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg_reg[3]_3[0]                                                                                                                                                                                                                              |               10 |             23 |         2.30 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/m_axis_rx_tlast_reg_reg_4[0]                                                                                                                                                                                                                             | core_inst/gty_ch[7].ch_fifo/s_reset_sync_inst/sync_reg_reg[3]_1[0]                                                                                                                                                                                                                                                           |                8 |             23 |         2.88 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/m_axis_tready_int_reg_reg_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                8 |             23 |         2.88 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_ch[3].ch_fifo/m_reset_sync_inst/E[0]                                                                                                                                                                                                                                                                                                                | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/rd_ptr_gray_reg_2                                                                                                                                                                                                                                 |                4 |             23 |         5.75 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/stat_tx_pkt_len_reg                                                                                                                                                                                                                               |               11 |             23 |         2.09 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/stat_tx_pkt_len_reg                                                                                                                                                                                                                               |               14 |             23 |         1.64 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_ch[4].ch_fifo/m_reset_sync_inst/E[0]                                                                                                                                                                                                                                                                                                                | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/rd_ptr_gray_reg                                                                                                                                                                                                                                   |                7 |             23 |         3.29 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay2_out1_1_reg[0]                                                                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_regmap_request/E[0]                                                                                                                                                                                                                                                                                                     | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpaddr[10]_i_1_n_0                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |                9 |             24 |         2.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[28]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               13 |             24 |         1.85 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               10 |             24 |         2.40 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_16                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  axis_rfdc_bufg_inst_n_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/adc3_drpaddr[10]_i_1_n_0                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |               14 |             24 |         1.71 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[28]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_regmap_request/E[0]                                                                                                                                                                                                                                                                                                     | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               11 |             24 |         2.18 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               12 |             24 |         2.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               11 |             24 |         2.18 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                2 |             24 |        12.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               11 |             24 |         2.18 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[28]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpaddr[10]_i_1_n_0                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |               15 |             24 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpaddr[10]_i_1_n_0                                                                                                                                                                                                                                                              | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                                                                                                                                                                    |               16 |             24 |         1.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset_out_reg_2                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                4 |             24 |         6.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_11[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |                9 |             24 |         2.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               14 |             25 |         1.79 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/stat_mux_inst/m_axis_tdata_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                3 |             25 |         8.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[1].s_axis_tvalid_reg_reg[1][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/m_axis_tready_int_reg_reg_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                3 |             25 |         8.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/stats.stat_mux_inst/m_axis_tready_int_reg_reg_0[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/stats.stat_mux_inst/m_axis_tready_int_reg_reg_1[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               13 |             25 |         1.92 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               12 |             25 |         2.08 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/stats.stat_mux_inst/m_axis_tready_int_reg_reg_2[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/m_axis_tready_int_reg_reg_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/stats.stat_mux_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/stats.stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/stats.stat_mux_inst/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[0].s_axis_tvalid_reg_reg[0][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/m_axis_tready_int_reg_reg_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/stat_mux_inst/arb_inst/genblk2[1].s_axis_tvalid_reg_reg[1][0]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               12 |             25 |         2.08 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[1].s_axis_tvalid_reg_reg[1][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/stat_mux_inst/arb_inst/E[0]                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/stats.stat_mux_inst/m_axis_tready_int_reg_reg_0[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/m_axis_tready_int_reg_reg_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/stats.stat_mux_inst/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               14 |             25 |         1.79 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/stats.stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/stats.stat_mux_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[0].s_axis_tvalid_reg_reg[0][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               12 |             25 |         2.08 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[0].s_axis_tvalid_reg_reg[0][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               12 |             25 |         2.08 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[1].s_axis_tvalid_reg_reg[1][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               13 |             25 |         1.92 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/m_axis_tready_int_reg_reg_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[1].s_axis_tvalid_reg_reg[1][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               14 |             25 |         1.79 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               12 |             25 |         2.08 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/m_axis_tready_int_reg_reg_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[1].s_axis_tvalid_reg_reg[1][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/temp_m_axis_tvalid_next0_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/arb_inst/genblk2[1].s_axis_tvalid_reg_reg[1][0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             25 |         3.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                9 |             25 |         2.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                6 |             25 |         4.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                4 |             25 |         6.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stats_inst/ch_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               10 |             25 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                8 |             25 |         3.12 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/stat_mux_inst/m_axis_tdata_reg                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                              |               11 |             25 |         2.27 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                             | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                                                                                | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/m_mem_read                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                2 |             26 |        13.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                8 |             27 |         3.38 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                8 |             27 |         3.38 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                8 |             27 |         3.38 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                                                                               |               11 |             27 |         2.45 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               15 |             27 |         1.80 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val[26]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               12 |             27 |         2.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                3 |             28 |         9.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                3 |             28 |         9.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                2 |             28 |        14.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                3 |             28 |         9.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |                3 |             28 |         9.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                                                                                |                7 |             28 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/E[0]                                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_2                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                8 |             28 |         3.50 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                3 |             29 |         9.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/E[0]                                                                                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                8 |             29 |         3.62 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                3 |             29 |         9.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                3 |             29 |         9.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_69[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                9 |             30 |         3.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[29]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                5 |             30 |         6.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_delayLine0/E[0]                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                8 |             30 |         3.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset_out_reg_4[0]                                                                                                                                                                                                                                                           |                9 |             30 |         3.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine0/E[0]                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                7 |             30 |         4.29 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_66[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                9 |             30 |         3.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_68[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               12 |             30 |         2.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_64[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               11 |             30 |         2.73 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine0/E[0]                                                                                                                                                                                                               | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               10 |             30 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                9 |             30 |         3.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_72[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               13 |             30 |         2.31 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_67[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               10 |             30 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_71[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                8 |             30 |         3.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_114                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                1 |             30 |        30.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               15 |             30 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_waddr_int_reg[8]_1[0]                                                                                                                                                                                                                                                                                         | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               11 |             30 |         2.73 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                                                                                                                                                         | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               17 |             30 |         1.76 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_70[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                8 |             30 |         3.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine0/E[0]                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                7 |             30 |         4.29 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[29]_i_1_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                4 |             30 |         7.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/E[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                       |                6 |             31 |         5.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_Read_Control/data_reg_0                                                                                                                                                                                                                 | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                4 |             31 |         7.75 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[25]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_2[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/SR[0]                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg[7][31]_i_1_n_0                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               23 |             32 |         1.39 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               22 |             32 |         1.45 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_1[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[26]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/stats_counter_inst/s_axil_rvalid_next                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[29]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[25]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | core_inst/xfcp_stats_inst/stats_strings_inst/op_axil_read_pipe_reg_reg_n_0_[1]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[26]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg[7][31]_i_1__6_n_0                                                                                                                                                                                     |               25 |             32 |         1.28 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[25]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/HDL_Counter_out1                                                                                                                                                                                                                                                                               | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[29]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               14 |             32 |         2.29 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               22 |             32 |         1.45 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               19 |             32 |         1.68 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               19 |             32 |         1.68 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/p_20_out                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  cfgmclk_int                                                                                                                                                                                                                                                                                                  | pll_i2c_init_inst/delay_counter_next                                                                                                                                                                                                                                                                                                                              | sync_reset_cfgmclk_inst/sync_reg[3]                                                                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg[7][31]_i_1__1_n_0                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/p_20_out                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               18 |             32 |         1.78 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/p_20_out                                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[26]                                                                                                                                                                                                                                                                                      | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_mem_write                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                                                        | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                                                                                                         | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/p_20_out                                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                                                                                                                        | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/p_20_out                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg[7][31]_i_1__4_n_0                                                                                                                                                                                     |               24 |             32 |         1.33 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/p_20_out                                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg[7][31]_i_1__0_n_0                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               13 |             32 |         2.46 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               20 |             32 |         1.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               17 |             32 |         1.88 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               17 |             32 |         1.88 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg[7][31]_i_1__5_n_0                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/p_20_out                                                                                                                                                                                                            |               18 |             32 |         1.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_axi_lite_module_inst/waddr_reg[4]_0[0]                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_axi_lite_module_inst/w_transfer                                                                                                                                                                                                                                                                              | qpsk_for_htg_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_axi_lite_module_inst/top_rd_enb                                                                                                                                                                                                                                                                              | qpsk_for_htg_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_2[0]                                                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_3[0]                                                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_63[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_73[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_2[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_4[0]                                                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_count[0]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/fTap_din1_reg1                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                2 |             32 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/fTap_din1_reg1                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay7_out1_reg[0]                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/dinReg2_0_re                                                                                                                                                                                                                                                                               | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_12[0]                                                                                                                                                                                                                                                                         | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_count[0]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_count[0]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_6[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_4[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_5[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_74                                                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/axis_baser_rx_inst/p_20_out                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac2/por_timer_count[0]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/p_66_in                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_3[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/dinReg2Vld_reg_0[0]                                                                                                                                          |               11 |             32 |         2.91 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/dinReg2Vld_reg_1[0]                                                                                                                                          |                6 |             32 |         5.33 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_count[0]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/SR[0]                                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/SR[0]                                                                                                                                                        |                2 |             32 |        16.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_7[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_RRC_Receive_Filter/u_FilterBank/u_subFilter_1_re/SR[0]                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count[0]_i_1_n_0                                                                                                                                                                                                                                                                | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/p_67_in                                                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg                                                                                                                                                                                                                                            | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg[7][31]_i_1__2_n_0                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_HDL_FIFO/cache_data0                                                                                                                                                                                                                    | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_onehot_tc_sm_state_reg[6]                                                                                                                                                                                                                                                          | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                                                                                                                                                               |                3 |             32 |        10.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/enb_1_4_0                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Carrier_Synchronizer/u_Direct_Digital_Synthesis/u_NCO/complexexp_im_tmp                                                                                                                                               |               12 |             32 |         2.67 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/w_d1_reg_n_0                                                                                                                                                                                                                                                                     | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_3[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/enb_1_4_0                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Coarse_Frequency_Compensator/u_NCO/complexexp_im_tmp                                                                                                                                                                  |               11 |             32 |         2.91 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/cache_wr_en                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[16]_4[0]                                                                                                                                                                                                                                                                          | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/out_wr_en                                                                                                                                                                                                                                                                        | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/s_reset_sync_inst/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                2 |             32 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/out_wr_en                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay2_out1_reg[0]                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg                                                                                                                                                                                                                                            | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/crc_state_reg[7][31]_i_1__3_n_0                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/w_d1_reg_n_0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Capture_Source_Mux/valid_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Free_Running_Capture/TLAST_Counter_out1[0]_i_1_n_0                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/dinReg2Vld_reg_2[0]                                                                                                                                          |                8 |             32 |         4.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Detect_Rise_Positive/E[0]                                                                                                                                                                                                                                                 | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO/Out_tmp[31]_i_1_n_0                                                                                                                                                                                                                                | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DMA/u_Triggered_Capture/u_Stream_FIFO/u_HDL_FIFO/cache_data[31]_i_1_n_0                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_Bit_Packetizer/u_Bits_Store/u_Data_Bits_Store_FIFO/u_HDL_FIFO/Out_tmp0                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/cache_wr_en                                                                                                                                                                                                                                                                 | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               22 |             32 |         1.45 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               22 |             32 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[29]                                                                                                                                                                                                                                                                                       | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                                                                                        | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                    |               21 |             32 |         1.52 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             33 |         5.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             33 |         4.12 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             33 |         4.71 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             33 |         4.71 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               | rfdc_inst/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                7 |             33 |         4.71 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                8 |             33 |         4.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               13 |             33 |         2.54 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                6 |             33 |         5.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_5                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                7 |             33 |         4.71 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Correlator/E[0]                                                                                                                                                                                                                        | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Correlator/SR[0]                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_Input_Registers/E[0]                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               14 |             34 |         2.43 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                          |                6 |             34 |         5.67 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                3 |             34 |        11.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |               20 |             35 |         1.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |               18 |             35 |         1.94 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_7                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                7 |             35 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Unit_Delay_Enabled_Resettable_Synchronous_out1_re                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay3_out1_1_reg                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                      |               11 |             36 |         3.27 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_13                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |               10 |             37 |         3.70 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/intdelay_reg_re[0]_113                                                                                                                                                                                                                                                                     | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                9 |             38 |         4.22 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |               12 |             38 |         3.17 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/p_67_in                                                                                                                                                                                                                                          |               18 |             39 |         2.17 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/SR[0]                                                                                                                                                                                                                                            |               15 |             39 |         2.60 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac2/p_66_in                                                                                                                                                                                                                                          |               18 |             39 |         2.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_slave_inst/u_QPSK_fifo_data_inst/u_QPSK_fifo_data_classic_ram/E[0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                3 |             40 |        13.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Symbol_Synchronizer/u_Rate_Handle/u_Symbol_FIFO/u_HDL_FIFO/u_HDL_FIFO_ram_generic/p_0_in__0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                3 |             40 |        13.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi4_stream_dma_master_inst/u_QPSK_fifo_data_OUT_inst/u_QPSK_fifo_data_OUT_classic_ram_generic/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                3 |             40 |        13.33 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_3                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |                8 |             40 |         5.00 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/SR[0]                                                                                                                                                                                                                                            |               16 |             41 |         2.56 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                                                                                                           | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               18 |             41 |         2.28 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_1/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                                                                                                                           | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               15 |             41 |         2.73 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               15 |             41 |         2.73 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               13 |             41 |         3.15 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay_reg_reg[0]0                                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |                7 |             41 |         5.86 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/CEA2                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               15 |             42 |         2.80 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               19 |             44 |         2.32 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_4                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |               15 |             44 |         2.93 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               21 |             44 |         2.10 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               19 |             44 |         2.32 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               17 |             44 |         2.59 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                  |                                                                                                                                                                                                                                                                                                                              |               15 |             45 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |               13 |             45 |         3.46 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                 |                                                                                                                                                                                                                                                                                                                              |               14 |             45 |         3.21 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               12 |             45 |         3.75 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               23 |             45 |         1.96 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |               17 |             45 |         2.65 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay7_out1_reg[0]                                                                                                                                                                                                                                                                             | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_Input_Registers/u_Detect_Rise_Positive/SR[0]                                                                                                                                                                                                                      |                8 |             47 |         5.88 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_61                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                2 |             48 |        24.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_delayLine1_1/u_simpleDualPortRam/p_0_in__3                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/p_0_in__1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_3/u_firRdyLogic/p_0_in__2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_1/u_firRdyLogic/p_0_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation/u_firRdyLogic/p_0_in__0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_87                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_firRdyLogic/p_0_in__0_1                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_7                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                2 |             48 |        24.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Tx/u_RRC_Transmit_Filter/u_FIR_Interpolator/u_filterInstantiation_2/u_delayLine1_1/u_simpleDualPortRam/p_0_in__1_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               11 |             49 |         4.45 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                6 |             49 |         8.17 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinRegVld_reg[0]                                                                                                                                                                                                                                                                               | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               12 |             49 |         4.08 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                9 |             49 |         5.44 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                8 |             49 |         6.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               13 |             49 |         3.77 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             49 |         7.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                8 |             49 |         6.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               13 |             49 |         3.77 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                4 |             49 |        12.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               12 |             49 |         4.08 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               12 |             49 |         4.08 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                8 |             49 |         6.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |                7 |             49 |         7.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                         | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |               19 |             52 |         2.74 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                         | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                 |               19 |             52 |         2.74 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               20 |             53 |         2.65 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_12                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |               13 |             53 |         4.08 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |               12 |             54 |         4.50 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/genblk1[0].serdes_rx_data_valid_pipe_reg_reg[0]__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |                9 |             58 |         6.44 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/encoded_tx_data_valid_reg_reg_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |                9 |             58 |         6.44 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/encoded_tx_data_valid_reg_reg_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |               16 |             58 |         3.62 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/encoded_tx_data_valid_reg_reg_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |               15 |             58 |         3.87 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/genblk1[0].serdes_rx_data_valid_pipe_reg_reg[0]__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               13 |             58 |         4.46 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/encoded_tx_data_valid_reg_reg_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |               14 |             58 |         4.14 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/encoded_tx_data_valid_reg_reg_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |               15 |             58 |         3.87 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Delay_reg_reg[0]0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |                5 |             58 |        11.60 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/genblk1[0].serdes_rx_data_valid_pipe_reg_reg[0]__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               18 |             58 |         3.22 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/genblk1[0].serdes_rx_data_valid_pipe_reg_reg[0]__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               14 |             58 |         4.14 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/genblk1[0].serdes_rx_data_valid_pipe_reg_reg[0]__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               10 |             58 |         5.80 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/encoded_tx_data_valid_reg_reg_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |               13 |             58 |         4.46 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/genblk1[0].serdes_rx_data_valid_pipe_reg_reg[0]__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               12 |             58 |         4.83 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/encoded_tx_data_valid_reg_reg_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |               11 |             58 |         5.27 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/genblk1[0].serdes_rx_data_valid_pipe_reg_reg[0]__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               14 |             58 |         4.14 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/encoded_tx_data_valid_reg_reg_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                              |               12 |             58 |         4.83 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/genblk1[0].serdes_rx_data_valid_pipe_reg_reg[0]__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               10 |             58 |         5.80 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_65[0]                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               16 |             60 |         3.75 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/adc0_reset_i                                                                                                                                                                                                                                                      |               25 |             60 |         2.40 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_61_in                                                                                                                                                                                                                                                           |               21 |             62 |         2.95 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_62_in                                                                                                                                                                                                                                                           |               25 |             62 |         2.48 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | rfdc_inst/inst/usp_rfdc_0_rf_wrapper_i/por_state_machine_i/p_60_in                                                                                                                                                                                                                                                           |               20 |             62 |         3.10 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |               31 |             62 |         2.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                    | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |               21 |             63 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |               21 |             63 |         3.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |               20 |             63 |         3.15 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                    | qpsk_for_htg_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                     |               21 |             63 |         3.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/phase_0_reg_0[0]                                                                                                                                                                                                                                                                               | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               25 |             64 |         2.56 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Integ_Reg_out1_re                                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/Integ_Reg_out1_im                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                4 |             64 |        16.00 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |                4 |             64 |        16.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/intdelay_reg_re[0]_113                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |                6 |             64 |        10.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               23 |             65 |         2.83 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_10                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |               14 |             65 |         4.64 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/CEP                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               20 |             65 |         3.25 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/CEB2                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                              |               16 |             66 |         4.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                    | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               24 |             67 |         2.79 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                                                  | qpsk_for_htg_i/proc_sys_reset_2/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               21 |             67 |         3.19 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/stateControl_2_reg[0]                                                                                                                                                                                                                                                                          | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               20 |             69 |         3.45 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/mem_rd_valid_pipe_reg_reg[2]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |               12 |             73 |         6.08 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/mem_rd_valid_pipe_reg_reg[2]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |               12 |             73 |         6.08 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/mem_rd_valid_pipe_reg_reg[2]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                9 |             73 |         8.11 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/mem_rd_valid_pipe_reg_reg[2]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                9 |             73 |         8.11 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/mem_rd_valid_pipe_reg_reg[2]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |               14 |             73 |         5.21 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/mem_rd_valid_pipe_reg_reg[2]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |               13 |             73 |         5.62 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/mem_rd_valid_pipe_reg_reg[2]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |                7 |             73 |        10.43 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_tx_inst/axis_baser_tx_inst/mem_rd_valid_pipe_reg_reg[2]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                              |               12 |             73 |         6.08 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/dinReg2Vld_reg_9                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                              |               16 |             80 |         5.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               14 |             81 |         5.79 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |                9 |             81 |         9.00 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               14 |             81 |         5.79 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               15 |             81 |         5.40 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                   |               30 |             85 |         2.83 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                            |               31 |             92 |         2.97 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               69 |             99 |         1.43 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               68 |             99 |         1.46 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               72 |             99 |         1.38 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               72 |             99 |         1.38 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               62 |             99 |         1.60 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               69 |             99 |         1.43 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               71 |             99 |         1.39 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               69 |             99 |         1.43 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               21 |            103 |         4.90 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               24 |            103 |         4.29 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                              |               11 |            105 |         9.55 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/enb_1_4_0                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_Rx/u_Frequency_and_Time_Synchronizer/u_Preamble_Detector/u_Correlator/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/SR[0]                                                                                                                              |               14 |            108 |         7.71 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               36 |            114 |         3.17 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               38 |            114 |         3.00 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               42 |            114 |         2.71 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               40 |            114 |         2.85 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               44 |            114 |         2.59 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               42 |            114 |         2.71 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               40 |            114 |         2.85 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               40 |            114 |         2.85 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               60 |            127 |         2.12 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_5[0]                                                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               36 |            128 |         3.56 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_To_DAC/u_Vector_Interpolation/u_FIR_Interpolator/u_filterInstantiation/u_FilterBank/u_subFilter_1_re/doutVld_reg_0[0]                                                                                                                                             |               29 |            128 |         4.41 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_6[0]                                                                                                                                                                                                                                                           | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |               33 |            128 |         3.88 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                              |               31 |            131 |         4.23 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                              |               32 |            131 |         4.09 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               55 |            143 |         2.60 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               63 |            143 |         2.27 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               69 |            143 |         2.07 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               55 |            143 |         2.60 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               56 |            143 |         2.55 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               62 |            143 |         2.31 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               59 |            143 |         2.42 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/E[0]                                                                                                                                                                                                                                                                                                      | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/tx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               48 |            143 |         2.98 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               32 |            144 |         4.50 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                 |                                                                                                                                                                                                                                                                                                                              |               31 |            144 |         4.65 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               33 |            147 |         4.45 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               36 |            147 |         4.08 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |               32 |            147 |         4.59 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               41 |            147 |         3.59 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_1[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               37 |            147 |         3.97 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                              |               44 |            147 |         3.34 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                              |               30 |            147 |         4.90 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                  |                                                                                                                                                                                                                                                                                                                              |               33 |            147 |         4.45 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               53 |            150 |         2.83 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               51 |            150 |         2.94 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               48 |            150 |         3.12 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               49 |            150 |         3.06 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               49 |            151 |         3.08 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               47 |            151 |         3.21 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               48 |            151 |         3.15 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                              |               11 |            168 |        15.27 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               53 |            174 |         3.28 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               54 |            174 |         3.22 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               48 |            174 |         3.62 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               50 |            174 |         3.48 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               44 |            174 |         3.95 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               46 |            174 |         3.78 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               45 |            174 |         3.87 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               44 |            174 |         3.95 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               11 |            176 |        16.00 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/rx_reset_sync_inst/sync_reg[3]                                                                                                                                                                                                                                       |               48 |            177 |         3.69 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               52 |            191 |         3.67 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               58 |            191 |         3.29 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               66 |            191 |         2.89 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               61 |            191 |         3.13 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               46 |            191 |         4.15 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               63 |            191 |         3.03 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     | core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               49 |            191 |         3.90 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] | core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/eth_mac_phy_10g_rx_inst/eth_phy_10g_rx_if_inst/encoded_rx_data_valid_reg_reg_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |               70 |            191 |         2.73 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   | qpsk_for_htg_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                            |               61 |            200 |         3.28 |
|  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               56 |            221 |         3.95 |
|  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               81 |            247 |         3.05 |
|  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               66 |            247 |         3.74 |
|  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               72 |            247 |         3.43 |
|  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               69 |            248 |         3.59 |
|  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               67 |            248 |         3.70 |
|  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]     |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               70 |            248 |         3.54 |
|  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0] |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |               80 |            248 |         3.10 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_From_ADC/u_Vector_Decimation/u_FIR_Decimator/u_FilterBank/u_subFilter_4_re/SR[0]                                                                                                                                                                                  |               33 |            256 |         7.76 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   | sync_reset_125mhz_inst/sync_reg[3]                                                                                                                                                                                                                                                                                           |              236 |            610 |         2.58 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                              |               95 |            744 |         7.83 |
|  clk_125mhz_int                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |              487 |           1630 |         3.35 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/enb_1_4_0                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                              |              301 |           2336 |         7.76 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_axi_lite_inst/u_QPSK_addr_decoder_inst/data_reg_axi_enable_1_1_reg_0                                                                                                                                                                                                                                                              | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |              530 |           2976 |         5.62 |
|  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |              413 |           3108 |         7.53 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_dut_inst/u_QPSK_src_QPSK/u_QPSK_tc/enb_1_4_0                                                                                                                                                                                                                                                                                      | qpsk_for_htg_i/QPSK_0/U0/u_QPSK_reset_sync_inst/reset                                                                                                                                                                                                                                                                        |              896 |           6106 |         6.81 |
|  qpsk_for_htg_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                              |             1206 |           6823 |         5.66 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


