// Seed: 581702311
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    output logic id_6,
    input  tri   id_7,
    input  wire  id_8,
    output wand  id_9
);
  reg id_11;
  always @(posedge 1) begin : LABEL_0
    if (id_7) begin : LABEL_0
      id_11 <= 1;
    end else begin : LABEL_0
      id_6 <= id_0;
    end
  end
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
