-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_206_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    indvars_iv : IN STD_LOGIC_VECTOR (2 downto 0);
    v_56 : IN STD_LOGIC_VECTOR (63 downto 0);
    u : IN STD_LOGIC_VECTOR (63 downto 0);
    sub66 : IN STD_LOGIC_VECTOR (31 downto 0);
    zext_ln181 : IN STD_LOGIC_VECTOR (3 downto 0);
    mc_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    mc_ce0 : OUT STD_LOGIC;
    mc_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    empty : IN STD_LOGIC_VECTOR (2 downto 0);
    v_72_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    v_72_out_ap_vld : OUT STD_LOGIC;
    u_46_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    u_46_out_ap_vld : OUT STD_LOGIC;
    t_30_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    t_30_out_ap_vld : OUT STD_LOGIC;
    grp_fu_901_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_901_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_901_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_901_p_ce : OUT STD_LOGIC;
    grp_fu_905_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_905_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_905_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_905_p_ce : OUT STD_LOGIC;
    grp_fu_909_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_909_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_909_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_909_p_ce : OUT STD_LOGIC;
    grp_fu_913_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_913_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_913_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_913_p_ce : OUT STD_LOGIC );
end;


architecture behav of sikep503_kem_enc_hw_rdc_mont_140_Pipeline_VITIS_LOOP_206_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln206_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p503p1_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p503p1_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln206_reg_737 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_737_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_737_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_737_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_737_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_737_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_737_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln206_reg_737_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_741 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_741_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_741_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_741_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_741_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_741_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_741_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_741_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_741_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal al_fu_279_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal al_reg_758 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_fu_283_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bl_reg_763 : STD_LOGIC_VECTOR (31 downto 0);
    signal ah_reg_768 : STD_LOGIC_VECTOR (31 downto 0);
    signal bh_reg_773 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_33_fu_307_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln110_fu_312_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln105_34_fu_317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln112_fu_322_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln106_fu_327_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_802 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_802_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_802_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_802_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_52_fu_331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_52_reg_807 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_54_fu_335_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_54_reg_812 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_55_fu_339_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_55_reg_817 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_822 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_reg_827 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_s_reg_832 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_s_reg_832_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_reg_837 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_reg_837_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_reg_837_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_842 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln125_fu_418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_847 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_847_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln125_reg_847_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_fu_428_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln130_reg_853 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln105_fu_455_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln105_reg_858 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_reg_863 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln210_fu_496_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln210_reg_868 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln210_reg_868_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln210_reg_868_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_17_fu_560_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_17_reg_874 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_17_reg_874_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_73_reg_883 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_7_fu_252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln208_fu_263_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_fu_84 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal t_5_fu_682_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal u_46_fu_88 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal u_5_fu_615_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_fu_92 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal v_5_fu_565_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_6_fu_96 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal indvars_iv_cast_fu_199_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln206_fu_268_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mc_ce0_local : STD_LOGIC;
    signal p503p1_1_ce0_local : STD_LOGIC;
    signal zext_ln206_fu_232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln208_fu_246_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln206_fu_236_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln208_fu_257_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln123_fu_386_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_27_fu_389_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln123_fu_392_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln123_28_fu_398_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln106_fu_383_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_fu_402_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_fu_425_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_28_fu_422_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln106_27_fu_434_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln130_28_fu_440_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln130_28_fu_445_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln130_27_fu_437_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal temp_17_fu_449_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal and_ln210_7_fu_476_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln210_fu_483_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln7_fu_469_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln210_fu_490_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln210_7_fu_487_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tempReg_fu_512_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln125_6_fu_505_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_66_fu_518_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_116_fu_530_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_fu_524_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_fu_536_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_117_fu_542_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal carry_fu_548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_fu_556_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal u_60_fu_580_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_120_fu_590_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_119_fu_585_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln105_21_fu_595_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln105_121_fu_601_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bit_sel4_fu_630_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_118_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln105_23_fu_643_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal xor_ln105_s_fu_646_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln105_fu_654_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_72_fu_659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_35_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln211_fu_672_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_24_fu_676_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p503p1_1_U : component sikep503_kem_enc_hw_rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p503p1_1_address0,
        ce0 => p503p1_1_ce0_local,
        q0 => p503p1_1_q0);

    flow_control_loop_pipe_sequential_init_U : component sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j_6_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln206_fu_226_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_6_fu_96 <= add_ln206_fu_268_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_6_fu_96 <= indvars_iv_cast_fu_199_p1;
                end if;
            end if; 
        end if;
    end process;

    t_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    t_fu_84 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter9 = ap_const_logic_1)) then 
                    t_fu_84 <= t_5_fu_682_p3;
                end if;
            end if; 
        end if;
    end process;

    u_46_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    u_46_fu_88 <= u;
                elsif ((ap_enable_reg_pp0_iter8 = ap_const_logic_1)) then 
                    u_46_fu_88 <= u_5_fu_615_p3;
                end if;
            end if; 
        end if;
    end process;

    v_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    v_fu_92 <= v_56;
                elsif ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then 
                    v_fu_92 <= v_5_fu_565_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln130_reg_853 <= add_ln130_fu_428_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                icmp_ln206_reg_737_pp0_iter2_reg <= icmp_ln206_reg_737_pp0_iter1_reg;
                icmp_ln206_reg_737_pp0_iter3_reg <= icmp_ln206_reg_737_pp0_iter2_reg;
                icmp_ln206_reg_737_pp0_iter4_reg <= icmp_ln206_reg_737_pp0_iter3_reg;
                icmp_ln206_reg_737_pp0_iter5_reg <= icmp_ln206_reg_737_pp0_iter4_reg;
                icmp_ln206_reg_737_pp0_iter6_reg <= icmp_ln206_reg_737_pp0_iter5_reg;
                icmp_ln206_reg_737_pp0_iter7_reg <= icmp_ln206_reg_737_pp0_iter6_reg;
                icmp_ln207_reg_741_pp0_iter2_reg <= icmp_ln207_reg_741_pp0_iter1_reg;
                icmp_ln207_reg_741_pp0_iter3_reg <= icmp_ln207_reg_741_pp0_iter2_reg;
                icmp_ln207_reg_741_pp0_iter4_reg <= icmp_ln207_reg_741_pp0_iter3_reg;
                icmp_ln207_reg_741_pp0_iter5_reg <= icmp_ln207_reg_741_pp0_iter4_reg;
                icmp_ln207_reg_741_pp0_iter6_reg <= icmp_ln207_reg_741_pp0_iter5_reg;
                icmp_ln207_reg_741_pp0_iter7_reg <= icmp_ln207_reg_741_pp0_iter6_reg;
                icmp_ln207_reg_741_pp0_iter8_reg <= icmp_ln207_reg_741_pp0_iter7_reg;
                tempReg_17_reg_874 <= tempReg_17_fu_560_p2;
                tempReg_17_reg_874_pp0_iter8_reg <= tempReg_17_reg_874;
                tmp_68_reg_842 <= temp_fu_402_p2(33 downto 32);
                tmp_69_reg_827 <= grp_fu_909_p_dout0(63 downto 32);
                tmp_70_reg_837 <= grp_fu_913_p_dout0(63 downto 32);
                tmp_70_reg_837_pp0_iter4_reg <= tmp_70_reg_837;
                tmp_70_reg_837_pp0_iter5_reg <= tmp_70_reg_837_pp0_iter4_reg;
                tmp_71_reg_863 <= temp_17_fu_449_p2(33 downto 32);
                tmp_73_reg_883 <= xor_ln105_121_fu_601_p2(63 downto 63);
                tmp_s_reg_822 <= grp_fu_901_p_dout0(63 downto 32);
                trunc_ln105_reg_858 <= trunc_ln105_fu_455_p1;
                trunc_ln106_52_reg_807 <= trunc_ln106_52_fu_331_p1;
                trunc_ln106_54_reg_812 <= trunc_ln106_54_fu_335_p1;
                trunc_ln106_55_reg_817 <= trunc_ln106_55_fu_339_p1;
                trunc_ln106_reg_802 <= trunc_ln106_fu_327_p1;
                trunc_ln106_reg_802_pp0_iter4_reg <= trunc_ln106_reg_802;
                trunc_ln106_reg_802_pp0_iter5_reg <= trunc_ln106_reg_802_pp0_iter4_reg;
                trunc_ln106_reg_802_pp0_iter6_reg <= trunc_ln106_reg_802_pp0_iter5_reg;
                trunc_ln106_s_reg_832 <= grp_fu_905_p_dout0(63 downto 32);
                trunc_ln106_s_reg_832_pp0_iter4_reg <= trunc_ln106_s_reg_832;
                trunc_ln125_reg_847 <= trunc_ln125_fu_418_p1;
                trunc_ln125_reg_847_pp0_iter5_reg <= trunc_ln125_reg_847;
                trunc_ln125_reg_847_pp0_iter6_reg <= trunc_ln125_reg_847_pp0_iter5_reg;
                xor_ln210_reg_868 <= xor_ln210_fu_496_p2;
                xor_ln210_reg_868_pp0_iter7_reg <= xor_ln210_reg_868;
                xor_ln210_reg_868_pp0_iter8_reg <= xor_ln210_reg_868_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ah_reg_768 <= mc_q0(63 downto 32);
                al_reg_758 <= al_fu_279_p1;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bh_reg_773 <= p503p1_1_q0(63 downto 32);
                bl_reg_763 <= bl_fu_283_p1;
                icmp_ln206_reg_737 <= icmp_ln206_fu_226_p2;
                icmp_ln206_reg_737_pp0_iter1_reg <= icmp_ln206_reg_737;
                icmp_ln207_reg_741 <= icmp_ln207_fu_240_p2;
                icmp_ln207_reg_741_pp0_iter1_reg <= icmp_ln207_reg_741;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln123_fu_392_p2 <= std_logic_vector(unsigned(zext_ln123_fu_386_p1) + unsigned(zext_ln123_27_fu_389_p1));
    add_ln130_28_fu_440_p2 <= std_logic_vector(unsigned(trunc_ln106_s_reg_832_pp0_iter4_reg) + unsigned(zext_ln106_27_fu_434_p1));
    add_ln130_fu_428_p2 <= std_logic_vector(unsigned(zext_ln130_fu_425_p1) + unsigned(zext_ln106_28_fu_422_p1));
    add_ln206_fu_268_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j) + unsigned(ap_const_lv4_1));
    add_ln208_fu_246_p2 <= std_logic_vector(unsigned(zext_ln181) + unsigned(ap_sig_allocacmp_j));
    add_ln210_fu_490_p2 <= std_logic_vector(unsigned(zext_ln210_fu_483_p1) + unsigned(and_ln7_fu_469_p3));
    al_fu_279_p1 <= mc_q0(32 - 1 downto 0);
    and_ln105_fu_654_p2 <= (xor_ln210_reg_868_pp0_iter8_reg and xor_ln105_s_fu_646_p3);
    and_ln210_7_fu_476_p3 <= (tmp_71_reg_863 & ap_const_lv32_0);
    and_ln7_fu_469_p3 <= (tmp_70_reg_837_pp0_iter5_reg & ap_const_lv32_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln206_fu_226_p2)
    begin
        if (((icmp_ln206_fu_226_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter8_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_6_fu_96, indvars_iv_cast_fu_199_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j <= indvars_iv_cast_fu_199_p1;
        else 
            ap_sig_allocacmp_j <= j_6_fu_96;
        end if; 
    end process;

    bit_sel4_fu_630_p3 <= tempReg_17_reg_874_pp0_iter8_reg(63 downto 63);
    bl_fu_283_p1 <= p503p1_1_q0(32 - 1 downto 0);
    carry_35_fu_667_p2 <= (tmp_73_reg_883 or tmp_72_fu_659_p3);
    carry_fu_548_p3 <= xor_ln105_117_fu_542_p2(63 downto 63);
    grp_fu_901_p_ce <= ap_const_logic_1;
    grp_fu_901_p_din0 <= zext_ln105_34_fu_317_p1(32 - 1 downto 0);
    grp_fu_901_p_din1 <= zext_ln105_33_fu_307_p1(32 - 1 downto 0);
    grp_fu_905_p_ce <= ap_const_logic_1;
    grp_fu_905_p_din0 <= zext_ln112_fu_322_p1(32 - 1 downto 0);
    grp_fu_905_p_din1 <= zext_ln105_33_fu_307_p1(32 - 1 downto 0);
    grp_fu_909_p_ce <= ap_const_logic_1;
    grp_fu_909_p_din0 <= zext_ln105_34_fu_317_p1(32 - 1 downto 0);
    grp_fu_909_p_din1 <= zext_ln110_fu_312_p1(32 - 1 downto 0);
    grp_fu_913_p_ce <= ap_const_logic_1;
    grp_fu_913_p_din0 <= zext_ln112_fu_322_p1(32 - 1 downto 0);
    grp_fu_913_p_din1 <= zext_ln110_fu_312_p1(32 - 1 downto 0);
    icmp_ln206_fu_226_p2 <= "1" when (ap_sig_allocacmp_j = ap_const_lv4_8) else "0";
    icmp_ln207_fu_240_p2 <= "1" when (unsigned(zext_ln206_fu_232_p1) < unsigned(sub66)) else "0";
    indvars_iv_cast_fu_199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv),4));
    mc_address0 <= zext_ln208_7_fu_252_p1(4 - 1 downto 0);
    mc_ce0 <= mc_ce0_local;

    mc_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mc_ce0_local <= ap_const_logic_1;
        else 
            mc_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln105_21_fu_595_p2 <= (xor_ln105_120_fu_590_p2 or xor_ln105_119_fu_585_p2);
    or_ln105_fu_536_p2 <= (xor_ln105_fu_524_p2 or xor_ln105_116_fu_530_p2);
    p503p1_1_address0 <= zext_ln208_fu_263_p1(3 - 1 downto 0);

    p503p1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p503p1_1_ce0_local <= ap_const_logic_1;
        else 
            p503p1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln125_6_fu_505_p3 <= (trunc_ln125_reg_847_pp0_iter6_reg & ap_const_lv32_0);
    sub_ln208_fu_257_p2 <= std_logic_vector(unsigned(empty) - unsigned(trunc_ln206_fu_236_p1));
    t_24_fu_676_p2 <= std_logic_vector(unsigned(t_fu_84) + unsigned(zext_ln211_fu_672_p1));
    t_30_out <= t_fu_84;

    t_30_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln206_reg_737_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (icmp_ln206_reg_737_pp0_iter7_reg = ap_const_lv1_1))) then 
            t_30_out_ap_vld <= ap_const_logic_1;
        else 
            t_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    t_5_fu_682_p3 <= 
        t_24_fu_676_p2 when (icmp_ln207_reg_741_pp0_iter8_reg(0) = '1') else 
        t_fu_84;
    tempReg_17_fu_560_p2 <= std_logic_vector(unsigned(xor_ln210_reg_868) + unsigned(zext_ln105_fu_556_p1));
    tempReg_fu_512_p3 <= (trunc_ln125_reg_847_pp0_iter6_reg & trunc_ln106_reg_802_pp0_iter6_reg);
    temp_17_fu_449_p2 <= std_logic_vector(unsigned(zext_ln130_28_fu_445_p1) + unsigned(zext_ln130_27_fu_437_p1));
    temp_fu_402_p2 <= std_logic_vector(unsigned(zext_ln123_28_fu_398_p1) + unsigned(zext_ln106_fu_383_p1));
    tmp_72_fu_659_p3 <= and_ln105_fu_654_p2(63 downto 63);
    trunc_ln105_23_fu_643_p1 <= tempReg_17_reg_874_pp0_iter8_reg(63 - 1 downto 0);
    trunc_ln105_fu_455_p1 <= temp_17_fu_449_p2(32 - 1 downto 0);
    trunc_ln106_52_fu_331_p1 <= grp_fu_905_p_dout0(32 - 1 downto 0);
    trunc_ln106_54_fu_335_p1 <= grp_fu_909_p_dout0(32 - 1 downto 0);
    trunc_ln106_55_fu_339_p1 <= grp_fu_913_p_dout0(32 - 1 downto 0);
    trunc_ln106_fu_327_p1 <= grp_fu_901_p_dout0(32 - 1 downto 0);
    trunc_ln125_fu_418_p1 <= temp_fu_402_p2(32 - 1 downto 0);
    trunc_ln206_fu_236_p1 <= ap_sig_allocacmp_j(3 - 1 downto 0);
    u_46_out <= u_46_fu_88;

    u_46_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln206_reg_737_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (icmp_ln206_reg_737_pp0_iter7_reg = ap_const_lv1_1))) then 
            u_46_out_ap_vld <= ap_const_logic_1;
        else 
            u_46_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    u_5_fu_615_p3 <= 
        u_60_fu_580_p2 when (icmp_ln207_reg_741_pp0_iter7_reg(0) = '1') else 
        u_46_fu_88;
    u_60_fu_580_p2 <= std_logic_vector(unsigned(tempReg_17_reg_874) + unsigned(u_46_fu_88));
    v_5_fu_565_p3 <= 
        v_66_fu_518_p2 when (icmp_ln207_reg_741_pp0_iter6_reg(0) = '1') else 
        v_fu_92;
    v_66_fu_518_p2 <= std_logic_vector(unsigned(tempReg_fu_512_p3) + unsigned(v_fu_92));
    v_72_out <= v_fu_92;

    v_72_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln206_reg_737_pp0_iter7_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (icmp_ln206_reg_737_pp0_iter7_reg = ap_const_lv1_1))) then 
            v_72_out_ap_vld <= ap_const_logic_1;
        else 
            v_72_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln105_116_fu_530_p2 <= (v_fu_92 xor shl_ln125_6_fu_505_p3);
    xor_ln105_117_fu_542_p2 <= (v_66_fu_518_p2 xor or_ln105_fu_536_p2);
    xor_ln105_118_fu_637_p2 <= (bit_sel4_fu_630_p3 xor ap_const_lv1_1);
    xor_ln105_119_fu_585_p2 <= (u_60_fu_580_p2 xor tempReg_17_reg_874);
    xor_ln105_120_fu_590_p2 <= (u_46_fu_88 xor tempReg_17_reg_874);
    xor_ln105_121_fu_601_p2 <= (u_60_fu_580_p2 xor or_ln105_21_fu_595_p2);
    xor_ln105_fu_524_p2 <= (v_66_fu_518_p2 xor shl_ln125_6_fu_505_p3);
    xor_ln105_s_fu_646_p3 <= (xor_ln105_118_fu_637_p2 & trunc_ln105_23_fu_643_p1);
    xor_ln210_fu_496_p2 <= (zext_ln210_7_fu_487_p1 xor add_ln210_fu_490_p2);
    zext_ln105_33_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(al_reg_758),64));
    zext_ln105_34_fu_317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bl_reg_763),64));
    zext_ln105_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_fu_548_p3),64));
    zext_ln106_27_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_reg_842),32));
    zext_ln106_28_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_reg_827),33));
    zext_ln106_fu_383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_reg_822),34));
    zext_ln110_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ah_reg_768),64));
    zext_ln112_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bh_reg_773),64));
    zext_ln123_27_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_52_reg_807),33));
    zext_ln123_28_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln123_fu_392_p2),34));
    zext_ln123_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_54_reg_812),33));
    zext_ln130_27_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_reg_853),34));
    zext_ln130_28_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln130_28_fu_440_p2),34));
    zext_ln130_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln106_55_reg_817),33));
    zext_ln206_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j),32));
    zext_ln208_7_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln208_fu_246_p2),32));
    zext_ln208_fu_263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln208_fu_257_p2),32));
    zext_ln210_7_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln105_reg_858),64));
    zext_ln210_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln210_7_fu_476_p3),64));
    zext_ln211_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(carry_35_fu_667_p2),64));
end behav;
