

================================================================
== Vitis HLS Report for 'node10'
================================================================
* Date:           Wed Sep 25 12:53:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.494 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2058|     2058|  6.853 us|  6.853 us|  2058|  2058|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop23_loop24  |     2056|     2056|        10|          1|          1|  2048|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      318|      198|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      135|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      453|      360|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U46  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln270_fu_105_p2        |         +|   0|  0|  19|          12|           1|
    |add_ln271_fu_133_p2        |         +|   0|  0|  14|           7|           1|
    |ap_condition_176           |       and|   0|  0|   2|           1|           1|
    |icmp_ln270_fu_99_p2        |      icmp|   0|  0|  20|          12|          13|
    |icmp_ln271_fu_114_p2       |      icmp|   0|  0|  15|           7|           8|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln270_fu_120_p3     |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  81|          42|          28|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_v113_load            |   9|          2|    7|         14|
    |indvar_flatten_fu_52                  |   9|          2|   12|         24|
    |real_start                            |   9|          2|    1|          2|
    |v113_fu_48                            |   9|          2|    7|         14|
    |v229_blk_n                            |   9|          2|    1|          2|
    |v230_blk_n                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   43|         86|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_52              |  12|   0|   12|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v113_fu_48                        |   7|   0|    7|          0|
    |v116_reg_204                      |  32|   0|   32|          0|
    |v211_load_reg_189                 |  32|   0|   32|          0|
    |v230_read_reg_184                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 135|   0|  135|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node10|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node10|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node10|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node10|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|        node10|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|        node10|  return value|
|v230_dout            |   in|   32|     ap_fifo|          v230|       pointer|
|v230_num_data_valid  |   in|   12|     ap_fifo|          v230|       pointer|
|v230_fifo_cap        |   in|   12|     ap_fifo|          v230|       pointer|
|v230_empty_n         |   in|    1|     ap_fifo|          v230|       pointer|
|v230_read            |  out|    1|     ap_fifo|          v230|       pointer|
|v229_din             |  out|   32|     ap_fifo|          v229|       pointer|
|v229_num_data_valid  |   in|   12|     ap_fifo|          v229|       pointer|
|v229_fifo_cap        |   in|   12|     ap_fifo|          v229|       pointer|
|v229_full_n          |   in|    1|     ap_fifo|          v229|       pointer|
|v229_write           |  out|    1|     ap_fifo|          v229|       pointer|
|v211_address0        |  out|    6|   ap_memory|          v211|         array|
|v211_ce0             |  out|    1|   ap_memory|          v211|         array|
|v211_q0              |   in|   32|   ap_memory|          v211|         array|
+---------------------+-----+-----+------------+--------------+--------------+

