// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bn_qurelu_fixed (
        ap_clk,
        ap_rst,
        in_V,
        inc_V,
        bias_V,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [25:0] in_V;
input  [14:0] inc_V;
input  [31:0] bias_V;
output  [3:0] ap_return;
input   ap_ce;

reg[3:0] ap_return;

wire  signed [39:0] grp_fu_116_p3;
reg  signed [39:0] ret_V_133_reg_124;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire    ap_block_pp0_stage0;
(* use_dsp48 = "no" *) wire   [39:0] ret_V_fu_69_p2;
wire   [12:0] tmp_fu_74_p4;
wire   [0:0] icmp_ln895_72_fu_84_p2;
wire   [3:0] trunc_ln_fu_90_p4;
wire   [0:0] icmp_ln895_fu_64_p2;
wire   [3:0] select_ln192_fu_100_p3;
wire   [14:0] grp_fu_116_p0;
wire   [3:0] res_V_fu_108_p3;
reg    ap_ce_reg;
reg   [3:0] ap_return_int_reg;
wire   [39:0] grp_fu_116_p00;

ultra_net_mac_mulbgk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 26 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 40 ))
ultra_net_mac_mulbgk_U193(
    .din0(grp_fu_116_p0),
    .din1(in_V),
    .din2(bias_V),
    .dout(grp_fu_116_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= res_V_fu_108_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_V_133_reg_124 <= grp_fu_116_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = res_V_fu_108_p3;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign grp_fu_116_p0 = grp_fu_116_p00;

assign grp_fu_116_p00 = inc_V;

assign icmp_ln895_72_fu_84_p2 = ((tmp_fu_74_p4 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_64_p2 = (($signed(ret_V_133_reg_124) > $signed(40'd0)) ? 1'b1 : 1'b0);

assign res_V_fu_108_p3 = ((icmp_ln895_fu_64_p2[0:0] === 1'b1) ? select_ln192_fu_100_p3 : 4'd0);

assign ret_V_fu_69_p2 = ($signed(40'd4194304) + $signed(ret_V_133_reg_124));

assign select_ln192_fu_100_p3 = ((icmp_ln895_72_fu_84_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln_fu_90_p4);

assign tmp_fu_74_p4 = {{ret_V_fu_69_p2[39:27]}};

assign trunc_ln_fu_90_p4 = {{ret_V_fu_69_p2[26:23]}};

endmodule //bn_qurelu_fixed
