;redcode
;assert 1
	SPL 0, #2
	MOV -0, 900
	SPL 108, #-72
	ADD 0, -21
	MOV -507, <-27
	ADD @0, 20
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMP 703, 690
	SUB <12, @315
	SLT <300, 90
	SUB #0, -71
	DAT #6, <-0
	SLT <300, 90
	SUB #0, -71
	SUB 336, 7
	SLT <300, 90
	SUB 121, 103
	SLT @0, 20
	ADD 0, -21
	SUB #0, -71
	MOV -507, <-27
	MOV @121, 106
	SUB @107, 105
	CMP 703, 690
	CMP 703, 690
	SLT 210, 30
	SLT <300, 90
	SLT @0, 20
	MOV -1, <-20
	SLT 15, @0
	CMP 4, <-0
	MOV -507, <-27
	JMZ 63, <0
	CMP 4, <-0
	SUB 154, 0
	DAT #127, #-106
	MOV @121, 106
	SUB 45, @1
	SUB 45, @1
	DAT #210, #60
	ADD 0, -21
	SUB 336, 7
	SUB @121, 106
	SUB <0, @1
	SUB 336, 7
	SUB 336, 7
	CMP -100, -300
