// Copyright (C) 2019. Huawei Technologies Co., Ltd. All rights reserved.

// Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"),
// to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense,
// and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

// The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
// COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#include "cpu/arm/fp16/v8.2/mmm_common.h"
#include "cpu/arm/fp16/v8.2/mmm.h"

inline void mmm_2x24_A55(U32 M, U32 K, F16 *w, F16 *in, F16 *out)
{
    U32 KTail = K % 2;
    U32 KInner = K - KTail;
    asm volatile(
        // init in0- > v1, w- > v0
        "ld1 {v1.4h}, [%1], #8\n"
        "ldr x22, [%1], #8\n"
        "ins v1.d[1], x22\n"
        "ldr s0, [%2]\n"
        "mov x26, %0\n"
        "ld1 {v5.8h, v6.8h, v7.8h},    [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v8.8h, v9.8h, v10.8h},   [x26]\n"

        "mov x20, %3\n"
        "cbz x20, 2f\n"

        "0:\n"
        // w- > v4, in0- > v2/v3/v1, out0=v5~v28
        "fmla v5.8h, v1.8h, v0.h[0]\n"
        "ld1 {v2.4h}, [%1], #8\n"
        "fmla v8.8h, v1.8h, v0.h[1]\n"
        "ldr x23, [%1], #8\n"
        "ins v2.d[1], x23\n"
        "ldr s4, [%2, #4]!\n"
        "fmla v6.8h, v2.8h, v0.h[0]\n"
        "ld1 {v3.4h}, [%1], #8\n"
        "fmla v9.8h, v2.8h, v0.h[1]\n"
        "ldr x24, [%1], #8\n"
        "ins v3.d[1], x24\n"
        "fmla v7.8h, v3.8h, v0.h[0]\n"
        "ld1 {v1.4h}, [%1], #8\n"
        "fmla v10.8h, v3.8h, v0.h[1]\n"
        "ldr x22, [%1], #8\n"
        "ins v1.d[1], x22\n"

        // w- > v0, in0- > v2/v3/v1, out0- > v5~v28
        "fmla v5.8h, v1.8h, v4.h[0]\n"
        "ld1 {v2.4h}, [%1], #8\n"
        "fmla v8.8h, v1.8h, v4.h[1]\n"
        "ldr x23, [%1], #8\n"
        "ins v2.d[1], x23\n"
        "ldr s0, [%2, #4]!\n"
        "fmla v6.8h, v2.8h, v4.h[0]\n"
        "ld1 {v3.4h}, [%1], #8\n"
        "fmla v9.8h, v2.8h, v4.h[1]\n"
        "ldr x24, [%1], #8\n"
        "ins v3.d[1], x24\n"
        "fmla v7.8h, v3.8h, v4.h[0]\n"
        "ld1 {v1.4h}, [%1], #8\n"
        "fmla v10.8h, v3.8h, v4.h[1]\n"
        "ldr x22, [%1], #8\n"
        "ins v1.d[1], x22\n"

        "subs x20, x20, #0x2\n"
        "bne 0b\n"

        "2:\n"
        "cbz %5, 1f\n"
        "fmla v5.8h, v1.8h, v0.h[0]\n"
        "ld1 {v2.4h}, [%1], #8\n"
        "fmla v8.8h, v1.8h, v0.h[1]\n"
        "ldr x23, [%1], #8\n"
        "ins v2.d[1], x23\n"
        "fmla v6.8h, v2.8h, v0.h[0]\n"
        "ld1 {v3.4h}, [%1], #8\n"
        "fmla v9.8h, v2.8h, v0.h[1]\n"
        "ldr x24, [%1], #8\n"
        "ins v3.d[1], x24\n"
        "fmla v7.8h, v3.8h, v0.h[0]\n"
        "fmla v10.8h, v3.8h, v0.h[1]\n"

        "1:\n"
        "mov x26, %0\n"
        "st1 {v5.8h, v6.8h, v7.8h},    [x26]\n"
        "add x26, x26, %4\n"
        "st1 {v8.8h, v9.8h, v10.8h},   [x26]\n"
        : "+r"(out), "+r"(in), "+r"(w)
        : "r"((I64)KInner), "r"((I64)M), "r"((I64)KTail)
        : "memory", "cc", "x0", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "v0", "v1",
        "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15",
        "v16");
}

inline void mmm_2x8_A55(U32 M, U32 K, F16 *w, F16 *in, F16 *out)
{
    U32 KTail = K % 2;
    U32 KInner = K - KTail;
    asm volatile("mov x26, %0\n"
                 "ld1 {v5.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v6.8h}, [x26]\n"

                 "mov x20, %3\n"

                 "ld1 {v1.4h}, [%1], #8\n"
                 "ldr x24, [%1], #8\n"
                 "ins v1.d[1], x24\n"
                 "ldr s2, [%2]\n"
                 "cbz x20, 2f\n"

                 "0:\n"
                 "fmla v5.8h, v1.8h, v2.h[0]\n"
                 "ld1 {v3.4h}, [%1], #8\n"
                 "fmla v6.8h, v1.8h, v2.h[1]\n"
                 "ldr x25, [%1], #8\n"
                 "ldr s4, [%2, #4]!\n"
                 "ins v3.d[1], x25\n"
                 "fmla v5.8h, v3.8h, v4.h[0]\n"
                 "ld1 {v1.4h}, [%1], #8\n"
                 "fmla v6.8h, v3.8h, v4.h[1]\n"
                 "ldr x24, [%1], #8\n"
                 "ldr s2, [%2, #4]!\n"
                 "ins v1.d[1], x24\n"

                 "subs x20, x20, 0x2\n"
                 "bne 0b\n"

                 "2:\n"
                 "cbz %5, 1f\n"
                 "fmla v5.8h, v1.8h, v2.h[0]\n"
                 "fmla v6.8h, v1.8h, v2.h[1]\n"

                 "1:\n"
                 "mov x26, %0\n"
                 "st1 {v5.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v6.8h}, [x26]\n"
                 : "+r"(out), "+r"(in), "+r"(w)
                 : "r"((I64)KInner), "r"((I64)M), "r"((I64)KTail)
                 : "memory", "cc", "x20", "x24", "x25", "x26", "x27", "v1", "v2", "v3", "v4", "v5",
                 "v6", "v7", "v8");
}

inline void mmm_2x4_A55(U32 M, U32 K, F16 *w, F16 *in, F16 *out)
{
    U32 KTail = K % 2;
    U32 KInner = K - KTail;
    asm volatile("mov x26, %0\n"
                 "ld1 {v5.4h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v6.4h}, [x26]\n"

                 "mov x20, %3\n"

                 "ld1 {v1.4h}, [%1], #8\n"
                 "ldr s2, [%2]\n"
                 "cbz x20, 2f\n"

                 "0:\n"
                 "fmla v5.4h, v1.4h, v2.h[0]\n"
                 "ld1 {v3.4h}, [%1], #8\n"
                 "fmla v6.4h, v1.4h, v2.h[1]\n"
                 "ldr s4, [%2, #4]!\n"
                 "fmla v5.4h, v3.4h, v4.h[0]\n"
                 "ld1 {v1.4h}, [%1], #8\n"
                 "fmla v6.4h, v3.4h, v4.h[1]\n"
                 "ldr s2, [%2, #4]!\n"

                 "subs x20, x20, 0x2\n"
                 "bne 0b\n"

                 "2:\n"
                 "cbz %5, 1f\n"
                 "fmla v5.4h, v1.4h, v2.h[0]\n"
                 "fmla v6.4h, v1.4h, v2.h[1]\n"

                 "1:\n"
                 "mov x26, %0\n"
                 "st1 {v5.4h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v6.4h}, [x26]\n"
                 : "+r"(out), "+r"(in), "+r"(w)
                 : "r"((I64)KInner), "r"((I64)M), "r"((I64)KTail)
                 : "memory", "cc", "x20", "x26", "v1", "v2", "v3", "v4", "v5", "v6", "v7", "v8");
}

inline void mmm_4x24_A55(U32 M, U32 K, F16 *w, F16 *in, F16 *out)
{
    U32 KTail = K % 2;
    U32 KInner = K - KTail;
    asm volatile(
        // init in0- > v1, w- > v0
        "ld1 {v1.4h}, [%1], #8\n"
        "ldr x22, [%1], #8\n"
        "ins v1.d[1], x22\n"
        "ld1 {v0.4h}, [%2], #8\n"
        "mov x26, %0\n"
        "ld1 {v5.8h, v6.8h, v7.8h},    [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v8.8h, v9.8h, v10.8h},   [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v11.8h, v12.8h, v13.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v14.8h, v15.8h, v16.8h}, [x26]\n"

        "mov x20, %3\n"
        "cbz x20, 2f\n"

        "0:\n"
        // w- > v4, in0- > v2/v3/v1, out0=v5~v28
        "fmla v5.8h, v1.8h, v0.h[0]\n"
        "ld1 {v2.4h}, [%1], #8\n"
        "fmla v8.8h, v1.8h, v0.h[1]\n"
        "ldr x23, [%1], #8\n"
        "fmla v11.8h, v1.8h, v0.h[2]\n"
        "ins v2.d[1], x23\n"
        "fmla v14.8h, v1.8h, v0.h[3]\n"
        "ld1 {v4.4h}, [%2], #8\n"
        "fmla v6.8h, v2.8h, v0.h[0]\n"
        "ld1 {v3.4h}, [%1], #8\n"
        "fmla v9.8h, v2.8h, v0.h[1]\n"
        "ldr x24, [%1], #8\n"
        "fmla v12.8h, v2.8h, v0.h[2]\n"
        "ins v3.d[1], x24\n"
        "fmla v15.8h, v2.8h, v0.h[3]\n"
        "fmla v7.8h, v3.8h, v0.h[0]\n"
        "ld1 {v1.4h}, [%1], #8\n"
        "fmla v10.8h, v3.8h, v0.h[1]\n"
        "ldr x22, [%1], #8\n"
        "fmla v13.8h, v3.8h, v0.h[2]\n"
        "ins v1.d[1], x22\n"
        "fmla v16.8h, v3.8h, v0.h[3]\n"

        // w- > v0, in0- > v2/v3/v1, out0- > v5~v28
        "fmla v5.8h, v1.8h, v4.h[0]\n"
        "ld1 {v2.4h}, [%1], #8\n"
        "fmla v8.8h, v1.8h, v4.h[1]\n"
        "ldr x23, [%1], #8\n"
        "fmla v11.8h, v1.8h, v4.h[2]\n"
        "ins v2.d[1], x23\n"
        "fmla v14.8h, v1.8h, v4.h[3]\n"
        "ld1 {v0.4h}, [%2], #8\n"
        "fmla v6.8h, v2.8h, v4.h[0]\n"
        "ld1 {v3.4h}, [%1], #8\n"
        "fmla v9.8h, v2.8h, v4.h[1]\n"
        "ldr x24, [%1], #8\n"
        "fmla v12.8h, v2.8h, v4.h[2]\n"
        "ins v3.d[1], x24\n"
        "fmla v15.8h, v2.8h, v4.h[3]\n"
        "fmla v7.8h, v3.8h, v4.h[0]\n"
        "ld1 {v1.4h}, [%1], #8\n"
        "fmla v10.8h, v3.8h, v4.h[1]\n"
        "ldr x22, [%1], #8\n"
        "fmla v13.8h, v3.8h, v4.h[2]\n"
        "ins v1.d[1], x22\n"
        "fmla v16.8h, v3.8h, v4.h[3]\n"

        "subs x20, x20, #0x2\n"
        "bne 0b\n"

        "2:\n"
        "cbz %5, 1f\n"
        "fmla v5.8h, v1.8h, v0.h[0]\n"
        "ld1 {v2.4h}, [%1], #8\n"
        "fmla v8.8h, v1.8h, v0.h[1]\n"
        "ldr x23, [%1], #8\n"
        "fmla v11.8h, v1.8h, v0.h[2]\n"
        "ins v2.d[1], x23\n"
        "fmla v14.8h, v1.8h, v0.h[3]\n"
        "fmla v6.8h, v2.8h, v0.h[0]\n"
        "ld1 {v3.4h}, [%1], #8\n"
        "fmla v9.8h, v2.8h, v0.h[1]\n"
        "ldr x24, [%1], #8\n"
        "fmla v12.8h, v2.8h, v0.h[2]\n"
        "ins v3.d[1], x24\n"
        "fmla v15.8h, v2.8h, v0.h[3]\n"
        "fmla v7.8h, v3.8h, v0.h[0]\n"
        "fmla v10.8h, v3.8h, v0.h[1]\n"
        "fmla v13.8h, v3.8h, v0.h[2]\n"
        "fmla v16.8h, v3.8h, v0.h[3]\n"

        "1:\n"
        "mov x26, %0\n"
        "st1 {v5.8h, v6.8h, v7.8h},    [x26]\n"
        "add x26, x26, %4\n"
        "st1 {v8.8h, v9.8h, v10.8h},   [x26]\n"
        "add x26, x26, %4\n"
        "st1 {v11.8h, v12.8h, v13.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "st1 {v14.8h, v15.8h, v16.8h}, [x26]\n"
        : "+r"(out), "+r"(in), "+r"(w)
        : "r"((I64)KInner), "r"((I64)M), "r"((I64)KTail)
        : "memory", "cc", "x0", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "v0", "v1",
        "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15",
        "v16");
}

inline void mmm_4x8_A55(U32 M, U32 K, F16 *w, F16 *in, F16 *out)
{
    U32 KTail = K % 2;
    U32 KInner = K - KTail;
    asm volatile("mov x26, %0\n"
                 "ld1 {v5.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v6.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v7.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v8.8h}, [x26]\n"

                 "mov x20, %3\n"

                 "ld1 {v1.4h}, [%1], #8\n"
                 "ldr x24, [%1], #8\n"
                 "ins v1.d[1], x24\n"
                 "ld1 {v2.4h}, [%2], #8\n"
                 "cbz x20, 2f\n"

                 "0:\n"
                 "fmla v5.8h, v1.8h, v2.h[0]\n"
                 "ld1 {v3.4h}, [%1], #8\n"
                 "fmla v6.8h, v1.8h, v2.h[1]\n"
                 "ldr x25, [%1], #8\n"
                 "ld1 {v4.4h}, [%2], #8\n"
                 "fmla v7.8h, v1.8h, v2.h[2]\n"
                 "ins v3.d[1], x25\n"
                 "fmla v8.8h, v1.8h, v2.h[3]\n"
                 "fmla v5.8h, v3.8h, v4.h[0]\n"
                 "ld1 {v1.4h}, [%1], #8\n"
                 "fmla v6.8h, v3.8h, v4.h[1]\n"
                 "ldr x24, [%1], #8\n"
                 "ld1 {v2.4h}, [%2], #8\n"
                 "fmla v7.8h, v3.8h, v4.h[2]\n"
                 "ins v1.d[1], x24\n"
                 "fmla v8.8h, v3.8h, v4.h[3]\n"

                 "subs x20, x20, 0x2\n"
                 "bne 0b\n"

                 "2:\n"
                 "cbz %5, 1f\n"
                 "fmla v5.8h, v1.8h, v2.h[0]\n"
                 "fmla v6.8h, v1.8h, v2.h[1]\n"
                 "fmla v7.8h, v1.8h, v2.h[2]\n"
                 "fmla v8.8h, v1.8h, v2.h[3]\n"

                 "1:\n"
                 "mov x26, %0\n"
                 "st1 {v5.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v6.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v7.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v8.8h}, [x26]\n"
                 : "+r"(out), "+r"(in), "+r"(w)
                 : "r"((I64)KInner), "r"((I64)M), "r"((I64)KTail)
                 : "memory", "cc", "x20", "x24", "x25", "x26", "x27", "v1", "v2", "v3", "v4", "v5",
                 "v6", "v7", "v8");
}

inline void mmm_4x4_A55(U32 M, U32 K, F16 *w, F16 *in, F16 *out)
{
    U32 KTail = K % 2;
    U32 KInner = K - KTail;
    asm volatile("mov x26, %0\n"
                 "ld1 {v5.4h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v6.4h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v7.4h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v8.4h}, [x26]\n"

                 "mov x20, %3\n"

                 "ld1 {v1.4h}, [%1], #8\n"
                 "ld1 {v2.4h}, [%2], #8\n"
                 "cbz x20, 2f\n"

                 "0:\n"
                 "fmla v5.4h, v1.4h, v2.h[0]\n"
                 "ld1 {v3.4h}, [%1], #8\n"
                 "fmla v6.4h, v1.4h, v2.h[1]\n"
                 "ld1 {v4.4h}, [%2], #8\n"
                 "fmla v7.4h, v1.4h, v2.h[2]\n"
                 "fmla v8.4h, v1.4h, v2.h[3]\n"
                 "fmla v5.4h, v3.4h, v4.h[0]\n"
                 "ld1 {v1.4h}, [%1], #8\n"
                 "fmla v6.4h, v3.4h, v4.h[1]\n"
                 "ld1 {v2.4h}, [%2], #8\n"
                 "fmla v7.4h, v3.4h, v4.h[2]\n"
                 "fmla v8.4h, v3.4h, v4.h[3]\n"

                 "subs x20, x20, 0x2\n"
                 "bne 0b\n"

                 "2:\n"
                 "cbz %5, 1f\n"
                 "fmla v5.4h, v1.4h, v2.h[0]\n"
                 "fmla v6.4h, v1.4h, v2.h[1]\n"
                 "fmla v7.4h, v1.4h, v2.h[2]\n"
                 "fmla v8.4h, v1.4h, v2.h[3]\n"

                 "1:\n"
                 "mov x26, %0\n"
                 "st1 {v5.4h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v6.4h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v7.4h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v8.4h}, [x26]\n"
                 : "+r"(out), "+r"(in), "+r"(w)
                 : "r"((I64)KInner), "r"((I64)M), "r"((I64)KTail)
                 : "memory", "cc", "x20", "x26", "v1", "v2", "v3", "v4", "v5", "v6", "v7", "v8");
}

inline void mmm_8x4_A55(U32 M, U32 K, F16 *w, F16 *in, F16 *out)
{
    U32 KTail = K % 2;
    U32 KInner = K - KTail;
    asm volatile("mov x26, %0\n"
                 "ld1 {v5.h}[0], [x26], #2\n"
                 "ld1 {v6.h}[0], [x26], #2\n"
                 "ld1 {v7.h}[0], [x26], #2\n"
                 "ld1 {v8.h}[0], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "ld1 {v5.h}[1], [x26], #2\n"
                 "ld1 {v6.h}[1], [x26], #2\n"
                 "ld1 {v7.h}[1], [x26], #2\n"
                 "ld1 {v8.h}[1], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "ld1 {v5.h}[2], [x26], #2\n"
                 "ld1 {v6.h}[2], [x26], #2\n"
                 "ld1 {v7.h}[2], [x26], #2\n"
                 "ld1 {v8.h}[2], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "ld1 {v5.h}[3], [x26], #2\n"
                 "ld1 {v6.h}[3], [x26], #2\n"
                 "ld1 {v7.h}[3], [x26], #2\n"
                 "ld1 {v8.h}[3], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "ld1 {v5.h}[4], [x26], #2\n"
                 "ld1 {v6.h}[4], [x26], #2\n"
                 "ld1 {v7.h}[4], [x26], #2\n"
                 "ld1 {v8.h}[4], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "ld1 {v5.h}[5], [x26], #2\n"
                 "ld1 {v6.h}[5], [x26], #2\n"
                 "ld1 {v7.h}[5], [x26], #2\n"
                 "ld1 {v8.h}[5], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "ld1 {v5.h}[6], [x26], #2\n"
                 "ld1 {v6.h}[6], [x26], #2\n"
                 "ld1 {v7.h}[6], [x26], #2\n"
                 "ld1 {v8.h}[6], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "ld1 {v5.h}[7], [x26], #2\n"
                 "ld1 {v6.h}[7], [x26], #2\n"
                 "ld1 {v7.h}[7], [x26], #2\n"
                 "ld1 {v8.h}[7], [x26], #2\n"
                 "add x26, x26, %4\n"

                 "mov x20, %3\n"

                 "ld1 {v1.4h}, [%2], #8\n"
                 "ldr x24, [%2], #8\n"
                 "ins v1.d[1], x24\n"
                 "ld1 {v2.4h}, [%1], #8\n"
                 "cbz x20, 2f\n"

                 "0:\n"
                 "fmla v5.8h, v1.8h, v2.h[0]\n"
                 "ld1 {v3.4h}, [%2], #8\n"
                 "fmla v6.8h, v1.8h, v2.h[1]\n"
                 "ldr x25, [%2], #8\n"
                 "ld1 {v4.4h}, [%1], #8\n"
                 "fmla v7.8h, v1.8h, v2.h[2]\n"
                 "ins v3.d[1], x25\n"
                 "fmla v8.8h, v1.8h, v2.h[3]\n"

                 "fmla v5.8h, v3.8h, v4.h[0]\n"
                 "ld1 {v1.4h}, [%2], #8\n"
                 "fmla v6.8h, v3.8h, v4.h[1]\n"
                 "ldr x24, [%2], #8\n"
                 "ld1 {v2.4h}, [%1], #8\n"
                 "fmla v7.8h, v3.8h, v4.h[2]\n"
                 "ins v1.d[1], x24\n"
                 "fmla v8.8h, v3.8h, v4.h[3]\n"

                 "subs x20, x20, 0x2\n"
                 "bne 0b\n"

                 "2:\n"
                 "cbz %5, 1f\n"
                 "fmla v5.8h, v1.8h, v2.h[0]\n"
                 "fmla v6.8h, v1.8h, v2.h[1]\n"
                 "fmla v7.8h, v1.8h, v2.h[2]\n"
                 "fmla v8.8h, v1.8h, v2.h[3]\n"

                 "1:\n"
                 "mov x26, %0\n"
                 "st1 {v5.h}[0], [x26], #2\n"
                 "st1 {v6.h}[0], [x26], #2\n"
                 "st1 {v7.h}[0], [x26], #2\n"
                 "st1 {v8.h}[0], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "st1 {v5.h}[1], [x26], #2\n"
                 "st1 {v6.h}[1], [x26], #2\n"
                 "st1 {v7.h}[1], [x26], #2\n"
                 "st1 {v8.h}[1], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "st1 {v5.h}[2], [x26], #2\n"
                 "st1 {v6.h}[2], [x26], #2\n"
                 "st1 {v7.h}[2], [x26], #2\n"
                 "st1 {v8.h}[2], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "st1 {v5.h}[3], [x26], #2\n"
                 "st1 {v6.h}[3], [x26], #2\n"
                 "st1 {v7.h}[3], [x26], #2\n"
                 "st1 {v8.h}[3], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "st1 {v5.h}[4], [x26], #2\n"
                 "st1 {v6.h}[4], [x26], #2\n"
                 "st1 {v7.h}[4], [x26], #2\n"
                 "st1 {v8.h}[4], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "st1 {v5.h}[5], [x26], #2\n"
                 "st1 {v6.h}[5], [x26], #2\n"
                 "st1 {v7.h}[5], [x26], #2\n"
                 "st1 {v8.h}[5], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "st1 {v5.h}[6], [x26], #2\n"
                 "st1 {v6.h}[6], [x26], #2\n"
                 "st1 {v7.h}[6], [x26], #2\n"
                 "st1 {v8.h}[6], [x26], #2\n"
                 "sub x26, x26, #8\n"
                 "add x26, x26, %4\n"
                 "st1 {v5.h}[7], [x26], #2\n"
                 "st1 {v6.h}[7], [x26], #2\n"
                 "st1 {v7.h}[7], [x26], #2\n"
                 "st1 {v8.h}[7], [x26], #2\n"
                 "add x26, x26, %4\n"
                 : "+r"(out), "+r"(in), "+r"(w)
                 : "r"((I64)KInner), "r"((I64)M), "r"((I64)KTail)
                 : "memory", "cc", "x20", "x24", "x25", "x26", "x27", "v1", "v2", "v3", "v4", "v5",
                 "v6", "v7", "v8");
}

inline void mmm_8x8_A55(U32 M, U32 K, F16 *w, F16 *in, F16 *out)
{
    U32 KTail = K % 2;
    U32 KInner = K - KTail;
    asm volatile("mov x26, %0\n"
                 "ld1 {v5.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v6.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v7.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v8.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v9.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v10.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v11.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "ld1 {v12.8h}, [x26]\n"

                 "mov x20, %3\n"

                 "ld1 {v1.4h}, [%1], #8\n"
                 "ldr x24, [%1], #8\n"
                 "ins v1.d[1], x24\n"
                 "ld1 {v2.4h}, [%2], #8\n"
                 "ldr x22, [%2], #8\n"
                 "ins v2.d[1], x22\n"
                 "cbz x20, 2f\n"

                 "0:\n"
                 "fmla v5.8h, v1.8h, v2.h[0]\n"
                 "ld1 {v3.4h}, [%1], #8\n"
                 "fmla v6.8h, v1.8h, v2.h[1]\n"
                 "ldr x25, [%1], #8\n"
                 "fmla v7.8h, v1.8h, v2.h[2]\n"
                 "ins v3.d[1], x25\n"
                 "fmla v8.8h, v1.8h, v2.h[3]\n"
                 "ld1 {v4.4h}, [%2], #8\n"
                 "fmla v9.8h, v1.8h, v2.h[4]\n"
                 "ldr x23, [%2], #8\n"
                 "fmla v10.8h, v1.8h, v2.h[5]\n"
                 "ins v4.d[1], x23\n"
                 "fmla v11.8h, v1.8h, v2.h[6]\n"
                 "fmla v12.8h, v1.8h, v2.h[7]\n"

                 "fmla v5.8h, v3.8h, v4.h[0]\n"
                 "ld1 {v1.4h}, [%1], #8\n"
                 "fmla v6.8h, v3.8h, v4.h[1]\n"
                 "ldr x24, [%1], #8\n"
                 "fmla v7.8h, v3.8h, v4.h[2]\n"
                 "ins v1.d[1], x24\n"
                 "fmla v8.8h, v3.8h, v4.h[3]\n"
                 "ld1 {v2.4h}, [%2], #8\n"
                 "fmla v9.8h, v3.8h, v4.h[4]\n"
                 "ldr x22, [%2], #8\n"
                 "fmla v10.8h, v3.8h, v4.h[5]\n"
                 "ins v2.d[1], x22\n"
                 "fmla v11.8h, v3.8h, v4.h[6]\n"
                 "fmla v12.8h, v3.8h, v4.h[7]\n"

                 "subs x20, x20, 0x2\n"
                 "bne 0b\n"

                 "2:\n"
                 "cbz %5, 1f\n"
                 "fmla v5.8h, v1.8h, v2.h[0]\n"
                 "fmla v6.8h, v1.8h, v2.h[1]\n"
                 "fmla v7.8h, v1.8h, v2.h[2]\n"
                 "fmla v8.8h, v1.8h, v2.h[3]\n"
                 "fmla v9.8h, v1.8h, v2.h[4]\n"
                 "fmla v10.8h, v1.8h, v2.h[5]\n"
                 "fmla v11.8h, v1.8h, v2.h[6]\n"
                 "fmla v12.8h, v1.8h, v2.h[7]\n"

                 "1:\n"
                 "mov x26, %0\n"
                 "st1 {v5.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v6.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v7.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v8.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v9.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v10.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v11.8h}, [x26]\n"
                 "add x26, x26, %4\n"
                 "st1 {v12.8h}, [x26]\n"
                 : "+r"(out), "+r"(in), "+r"(w)
                 : "r"((I64)KInner), "r"((I64)M), "r"((I64)KTail)
                 : "memory", "cc", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "v1",
                 "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12");
}

inline void mmm_8x24_A55(U32 M, U32 K, F16 *w, F16 *in, F16 *out)
{
    U32 KTail = K % 2;
    U32 KInner = K - KTail;
    asm volatile(
        // init in0- > v1, w- > v0
        "ld1 {v1.4h}, [%1], #8\n"
        "ldr x22, [%1], #8\n"
        "ins v1.d[1], x22\n"
        "ld1 {v0.4h}, [%2], #8\n"
        "ldr x21, [%2], #8\n"
        "ins v0.d[1], x21\n"

        "mov x26, %0\n"
        "ld1 {v5.8h, v6.8h, v7.8h},    [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v8.8h, v9.8h, v10.8h},   [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v11.8h, v12.8h, v13.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v14.8h, v15.8h, v16.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v17.8h, v18.8h, v19.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v20.8h, v21.8h, v22.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v23.8h, v24.8h, v25.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "ld1 {v26.8h, v27.8h, v28.8h}, [x26]\n"

        "mov x20, %3\n"
        "cbz x20, 2f\n"

        "0:\n"
        // w- > v4, in0- > v2/v3/v1, out0=v5~v28
        "ld1 {v2.4h}, [%1], #8\n"
        "fmla v5.8h, v1.8h, v0.h[0]\n"
        "fmla v8.8h, v1.8h, v0.h[1]\n"
        "ldr x23, [%1], #8\n"
        "fmla v11.8h, v1.8h, v0.h[2]\n"
        "fmla v14.8h, v1.8h, v0.h[3]\n"
        "ins v2.d[1], x23\n"
        "fmla v17.8h, v1.8h, v0.h[4]\n"
        "fmla v20.8h, v1.8h, v0.h[5]\n"
        "ld1 {v4.4h}, [%2], #8\n"
        "fmla v23.8h, v1.8h, v0.h[6]\n"
        "fmla v26.8h, v1.8h, v0.h[7]\n"

        "ld1 {v3.4h}, [%1], #8\n"
        "fmla v6.8h, v2.8h, v0.h[0]\n"
        "fmla v9.8h, v2.8h, v0.h[1]\n"
        "ldr x24, [%1], #8\n"
        "fmla v12.8h, v2.8h, v0.h[2]\n"
        "fmla v15.8h, v2.8h, v0.h[3]\n"
        "ins v3.d[1], x24\n"
        "fmla v18.8h, v2.8h, v0.h[4]\n"
        "fmla v21.8h, v2.8h, v0.h[5]\n"
        "ldr x25, [%2], #8\n"
        "fmla v24.8h, v2.8h, v0.h[6]\n"
        "fmla v27.8h, v2.8h, v0.h[7]\n"

        "ld1 {v1.4h}, [%1], #8\n"
        "fmla v7.8h, v3.8h, v0.h[0]\n"
        "fmla v10.8h, v3.8h, v0.h[1]\n"
        "ldr x22, [%1], #8\n"
        "fmla v13.8h, v3.8h, v0.h[2]\n"
        "fmla v16.8h, v3.8h, v0.h[3]\n"
        "ins v1.d[1], x22\n"
        "fmla v19.8h, v3.8h, v0.h[4]\n"
        "fmla v22.8h, v3.8h, v0.h[5]\n"
        "ins v4.d[1], x25\n"
        "fmla v25.8h, v3.8h, v0.h[6]\n"
        "fmla v28.8h, v3.8h, v0.h[7]\n"

        // w- > v0, in0- > v2/v3/v1, out0- > v5~v28
        "ld1 {v2.4h}, [%1], #8\n"
        "fmla v5.8h, v1.8h, v4.h[0]\n"
        "fmla v8.8h, v1.8h, v4.h[1]\n"
        "ldr x23, [%1], #8\n"
        "fmla v11.8h, v1.8h, v4.h[2]\n"
        "fmla v14.8h, v1.8h, v4.h[3]\n"
        "ins v2.d[1], x23\n"
        "fmla v17.8h, v1.8h, v4.h[4]\n"
        "fmla v20.8h, v1.8h, v4.h[5]\n"
        "ld1 {v0.4h}, [%2], #8\n"
        "fmla v23.8h, v1.8h, v4.h[6]\n"
        "fmla v26.8h, v1.8h, v4.h[7]\n"

        "ld1 {v3.4h}, [%1], #8\n"
        "fmla v6.8h, v2.8h, v4.h[0]\n"
        "fmla v9.8h, v2.8h, v4.h[1]\n"
        "ldr x24, [%1], #8\n"
        "fmla v12.8h, v2.8h, v4.h[2]\n"
        "fmla v15.8h, v2.8h, v4.h[3]\n"
        "ins v3.d[1], x24\n"
        "fmla v18.8h, v2.8h, v4.h[4]\n"
        "fmla v21.8h, v2.8h, v4.h[5]\n"
        "ldr x21, [%2], #8\n"
        "fmla v24.8h, v2.8h, v4.h[6]\n"
        "fmla v27.8h, v2.8h, v4.h[7]\n"

        "ld1 {v1.4h}, [%1], #8\n"
        "fmla v7.8h, v3.8h, v4.h[0]\n"
        "fmla v10.8h, v3.8h, v4.h[1]\n"
        "ldr x22, [%1], #8\n"
        "fmla v13.8h, v3.8h, v4.h[2]\n"
        "fmla v16.8h, v3.8h, v4.h[3]\n"
        "ins v1.d[1], x22\n"
        "fmla v19.8h, v3.8h, v4.h[4]\n"
        "fmla v22.8h, v3.8h, v4.h[5]\n"
        "ins v0.d[1], x21\n"
        "fmla v25.8h, v3.8h, v4.h[6]\n"
        "subs x20, x20, #0x2\n"
        "fmla v28.8h, v3.8h, v4.h[7]\n"

        "bne 0b\n"

        "2:\n"
        "cbz %5, 1f\n"
        "ld1 {v2.4h}, [%1], #8\n"
        "fmla v5.8h, v1.8h, v0.h[0]\n"
        "fmla v8.8h, v1.8h, v0.h[1]\n"
        "ldr x23, [%1], #8\n"
        "fmla v11.8h, v1.8h, v0.h[2]\n"
        "fmla v14.8h, v1.8h, v0.h[3]\n"
        "ins v2.d[1], x23\n"
        "fmla v17.8h, v1.8h, v0.h[4]\n"
        "fmla v20.8h, v1.8h, v0.h[5]\n"
        "fmla v23.8h, v1.8h, v0.h[6]\n"
        "fmla v26.8h, v1.8h, v0.h[7]\n"

        "ld1 {v3.4h}, [%1], #8\n"
        "fmla v6.8h, v2.8h, v0.h[0]\n"
        "fmla v9.8h, v2.8h, v0.h[1]\n"
        "ldr x24, [%1], #8\n"
        "fmla v12.8h, v2.8h, v0.h[2]\n"
        "fmla v15.8h, v2.8h, v0.h[3]\n"
        "ins v3.d[1], x24\n"
        "fmla v18.8h, v2.8h, v0.h[4]\n"
        "fmla v21.8h, v2.8h, v0.h[5]\n"
        "fmla v24.8h, v2.8h, v0.h[6]\n"
        "fmla v27.8h, v2.8h, v0.h[7]\n"

        "fmla v7.8h, v3.8h, v0.h[0]\n"
        "fmla v10.8h, v3.8h, v0.h[1]\n"
        "fmla v13.8h, v3.8h, v0.h[2]\n"
        "fmla v16.8h, v3.8h, v0.h[3]\n"
        "fmla v19.8h, v3.8h, v0.h[4]\n"
        "fmla v22.8h, v3.8h, v0.h[5]\n"
        "fmla v25.8h, v3.8h, v0.h[6]\n"
        "fmla v28.8h, v3.8h, v0.h[7]\n"

        "1:\n"
        "mov x26, %0\n"
        "st1 {v5.8h, v6.8h, v7.8h},    [x26]\n"
        "add x26, x26, %4\n"
        "st1 {v8.8h, v9.8h, v10.8h},   [x26]\n"
        "add x26, x26, %4\n"
        "st1 {v11.8h, v12.8h, v13.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "st1 {v14.8h, v15.8h, v16.8h}, [x26]\n"
        "add x26, x26, %4\n"

        "st1 {v17.8h, v18.8h, v19.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "st1 {v20.8h, v21.8h, v22.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "st1 {v23.8h, v24.8h, v25.8h}, [x26]\n"
        "add x26, x26, %4\n"
        "st1 {v26.8h, v27.8h, v28.8h}, [x26]\n"
        : "+r"(out), "+r"(in), "+r"(w)
        : "r"((I64)KInner), "r"((I64)M), "r"((I64)KTail)
        : "memory", "cc", "x0", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "v0", "v1",
        "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15",
        "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28");
}

void mmm_A55(int M, int N, int K, bool transposeA, F16 *matrix1, F16 *matrix2, F16 *tmp, F16 *result)
{
    int blockK = K;
    int blockM = 96;
    for (int k = 0; k < K; k += blockK) {
        int KInner = UNI_MIN(blockK, K - k);
#ifdef _USE_OPENMP
#pragma omp parallel for num_threads(OMP_NUM_THREADS)
#endif
        for (int n = 0; n <= N - 8; n += 8) {
            F16 *matrix1Trans = tmp + n * KInner;
            if (transposeA) {
                matrix2_trans(8, KInner, N, matrix1 + n, matrix1Trans);
            } else {
                matrix1_trans(8, KInner, K, matrix1 + n * K + k, matrix1Trans);
            }
        }
        int n = N / 8 * 8;
        for (; n <= N - 4; n += 4) {
            F16 *matrix1Trans = tmp + n * KInner;
            if (transposeA) {
                matrix2_trans(4, KInner, N, matrix1 + n, matrix1Trans);
            } else {
                matrix1_trans(4, KInner, K, matrix1 + n * K + k, matrix1Trans);
            }
        }
        if (N - n >= 2) {
            F16 *matrix1Trans = tmp + n * KInner;
            if (transposeA) {
                matrix2_trans(2, KInner, N, matrix1 + n, matrix1Trans);
            } else {
                matrix1_trans(2, KInner, K, matrix1 + n * K + k, matrix1Trans);
            }
            n += 2;
        }
        if (N - n > 0) {
            F16 *matrix1Trans = tmp + n * KInner;
            if (transposeA) {
                matrix2_trans(N - n, KInner, N, matrix1 + n, matrix1Trans);
            } else {
                matrix1_trans(N - n, KInner, K, matrix1 + n * K + k, matrix1Trans);
            }
        }

#ifdef _USE_OPENMP
#pragma omp parallel for num_threads(OMP_NUM_THREADS)
#endif
        for (int i = 0; i < M; i += blockM) {
            int MInner = UNI_MIN(blockM, M - i);
            F16 *resultCurrent;
            int m, n;

            for (n = 0; n <= N - 8; n += 8) {
                F16 *matrix1Trans = tmp + n * KInner;
                //if (i == 0) {
                //    if (transposeA) {
                //        matrix2_trans(8, KInner, N, matrix1 + n, matrix1Trans + n * KInner);
                //    } else {
                //        matrix1_trans(8, KInner, K, matrix1 + n * K + k, matrix1Trans + n * KInner);
                //    }
                //}
                for (m = 0; m <= (MInner - 24); m += 24) {
                    resultCurrent = result + n * M + m + i;
                    mmm_8x24_A55(
                        M * 2, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                }
                for (; m <= (MInner - 8); m += 8) {
                    resultCurrent = result + n * M + m + i;
                    mmm_8x8_A55(
                        M * 2, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                }
                if ((MInner - m) >= 4) {
                    resultCurrent = result + n * M + m + i;
                    mmm_8x4_A55(
                        M * 2, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                    m += 4;
                }
                if (MInner - m) {
                    resultCurrent = result + n * M + m + i;
                    mmm_N8_MTail(MInner - m, M, KInner, matrix1Trans, matrix2 + (i + m) * KInner,
                        resultCurrent);
                }
            }
            if ((N - n) >= 4) {
                F16 *matrix1Trans = tmp + n * KInner;
                //if (i == 0) {
                //    if (transposeA) {
                //        matrix2_trans(4, KInner, N, matrix1 + n, matrix1Trans + n * KInner);
                //    } else {
                //        matrix1_trans(4, KInner, K, matrix1 + n * K + k, matrix1Trans + n * KInner);
                //    }
                //}
                for (m = 0; m <= (MInner - 24); m += 24) {
                    resultCurrent = result + n * M + m + i;
                    mmm_4x24_A55(
                        M * 2, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                }
                for (; m <= (MInner - 8); m += 8) {
                    resultCurrent = result + n * M + m + i;
                    mmm_4x8_A55(
                        M * 2, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                }
                if ((MInner - m) >= 4) {
                    resultCurrent = result + n * M + m + i;
                    mmm_4x4_A55(
                        M * 2, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                    m += 4;
                }
                if (MInner - m) {
                    resultCurrent = result + n * M + m + i;
                    mmm_N4_MTail(MInner - m, M, KInner, matrix1Trans, matrix2 + (i + m) * KInner,
                        resultCurrent);
                }
                n += 4;
            }
            if ((N - n) >= 2) {
                F16 *matrix1Trans = tmp + n * KInner;
                //if (i == 0) {
                //    if (transposeA) {
                //        matrix2_trans(4, KInner, N, matrix1 + n, matrix1Trans + n * KInner);
                //    } else {
                //        matrix1_trans(4, KInner, K, matrix1 + n * K + k, matrix1Trans + n * KInner);
                //    }
                //}
                for (m = 0; m <= (MInner - 24); m += 24) {
                    resultCurrent = result + n * M + m + i;
                    mmm_2x24_A55(
                        M * 2, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                }
                for (; m <= (MInner - 8); m += 8) {
                    resultCurrent = result + n * M + m + i;
                    mmm_2x8_A55(
                        M * 2, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                }
                if ((MInner - m) >= 4) {
                    resultCurrent = result + n * M + m + i;
                    mmm_2x4_A55(
                        M * 2, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                    m += 4;
                }
                if (MInner - m) {
                    resultCurrent = result + n * M + m + i;
                    mmm_NTail_M(MInner - m, M, 2, KInner, matrix1Trans, matrix2 + (i + m) * KInner,
                        resultCurrent);
                }
                n += 2;
            }
            if (N - n) {
                F16 *matrix1Trans = tmp + n * KInner;
                //if (i == 0) {
                //    if (transposeA) {
                //        matrix2_trans(N - n, KInner, N, matrix1 + n, matrix1Trans + n * KInner);
                //    } else {
                //        matrix1_trans(
                //            N - n, KInner, K, matrix1 + n * K + k, matrix1Trans + n * KInner);
                //    }
                //}
                for (m = 0; m <= (MInner - 24); m += 24) {
                    resultCurrent = result + n * M + m + i;
                    mmm_NTail_M24(
                        M, N - n, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                }
                for (; m <= (MInner - 8); m += 8) {
                    resultCurrent = result + n * M + m + i;
                    mmm_NTail_M8(
                        M, N - n, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                }
                if ((MInner - m) >= 4) {
                    resultCurrent = result + n * M + m + i;
                    mmm_NTail_M4(
                        M, N - n, KInner, matrix1Trans, matrix2 + (i + m) * KInner, resultCurrent);
                    m += 4;
                }
                if (MInner - m) {
                    resultCurrent = result + n * M + m + i;
                    mmm_NTail_M(MInner - m, M, N - n, KInner, matrix1Trans,
                        matrix2 + (i + m) * KInner, resultCurrent);
                }
            }
        }
    }
}
