{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1343991175692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 32-bit " "Running Quartus II 32-bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1343991175692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 03 13:52:55 2012 " "Processing started: Fri Aug 03 13:52:55 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1343991175692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1343991175692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off FIRBU_SamsNANDReader_BRU -c FIRBU_SamsNANDReader_BRU " "Command: quartus_pow --read_settings_files=on --write_settings_files=off FIRBU_SamsNANDReader_BRU -c FIRBU_SamsNANDReader_BRU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1343991175693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1343991177142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1343991177143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1343991177143 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "233 " "TimeQuest Timing Analyzer is analyzing 233 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1343991178117 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1343991178129 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1343991178129 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1343991178129 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1343991178129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIRBU_SamsNANDReader_BRU.sdc " "Synopsys Design Constraints File file not found: 'FIRBU_SamsNANDReader_BRU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1343991178150 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "commandManagerUnit\|dataReaderUnit\|beginReading~0\|combout " "Node \"commandManagerUnit\|dataReaderUnit\|beginReading~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178162 ""} { "Warning" "WSTA_SCC_NODE" "commandManagerUnit\|dataReaderUnit\|beginReading~0\|datad " "Node \"commandManagerUnit\|dataReaderUnit\|beginReading~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178162 ""}  } { { "_sdCardFiles/dataReader.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_sdCardFiles/dataReader.v" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1343991178162 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterRst~1\|combout " "Node \"exNANDMainUnit\|state.waitBusyAfterRst~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterRst~0\|datad " "Node \"exNANDMainUnit\|state.waitBusyAfterRst~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterRst~0\|combout " "Node \"exNANDMainUnit\|state.waitBusyAfterRst~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterRst~1\|dataa " "Node \"exNANDMainUnit\|state.waitBusyAfterRst~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""}  } { { "_exNANDfiles/exNANDMain.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/exNANDMain.v" 108 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1343991178166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.sendRst~0\|combout " "Node \"exNANDMainUnit\|state.sendRst~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.sendRst~0\|datac " "Node \"exNANDMainUnit\|state.sendRst~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""}  } { { "_exNANDfiles/exNANDMain.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/exNANDMain.v" 108 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1343991178166 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterCmdReadData~1\|combout " "Node \"exNANDMainUnit\|state.waitBusyAfterCmdReadData~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterCmdReadData~0\|datad " "Node \"exNANDMainUnit\|state.waitBusyAfterCmdReadData~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterCmdReadData~0\|combout " "Node \"exNANDMainUnit\|state.waitBusyAfterCmdReadData~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.waitBusyAfterCmdReadData~1\|datac " "Node \"exNANDMainUnit\|state.waitBusyAfterCmdReadData~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""}  } { { "_exNANDfiles/exNANDMain.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/exNANDMain.v" 108 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1343991178166 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.unavaliable~0\|combout " "Node \"exNANDMainUnit\|state.unavaliable~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""} { "Warning" "WSTA_SCC_NODE" "exNANDMainUnit\|state.unavaliable~0\|dataa " "Node \"exNANDMainUnit\|state.unavaliable~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1 1343991178166 ""}  } { { "_exNANDfiles/exNANDMain.v" "" { Text "C:/StoreDev/Altera/_Group/FIRBU/FIRBU_SamsNANDReader_BRU/_exNANDfiles/exNANDMain.v" 108 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1 1343991178166 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178181 "|FIRBU_SamsNANDReader_BRU|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RB " "Node: RB was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|RB"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "exNANDMain:exNANDMainUnit\|extNANDcmdWriter:extNANDcmdWriterUnit\|COMPLT " "Node: exNANDMain:exNANDMainUnit\|extNANDcmdWriter:extNANDcmdWriterUnit\|COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|exNANDMain:exNANDMainUnit|extNANDcmdWriter:extNANDcmdWriterUnit|COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|INIT_COMPLT " "Node: commandManager:commandManagerUnit\|INIT_COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|INIT_COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST " "Node: RST was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|RST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDONE_GRC " "Node: ADDONE_GRC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|ADDONE_GRC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|muteCounter:muteAfterCMD\|COMPLT " "Node: commandManager:commandManagerUnit\|muteCounter:muteAfterCMD\|COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|muteCounter:muteAfterCMD|COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "exNANDMain:exNANDMainUnit\|extNANDdataReader:extNANDdataReaderUnit\|COMPLT " "Node: exNANDMain:exNANDMainUnit\|extNANDdataReader:extNANDdataReaderUnit\|COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|exNANDMain:exNANDMainUnit|extNANDdataReader:extNANDdataReaderUnit|COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "exNANDMain:exNANDMainUnit\|exNANDcounterCmdWriter:counterMuteUnit\|lpm_counter:LPM_COUNTER_component\|cntr_76i:auto_generated\|counter_reg_bit\[0\] " "Node: exNANDMain:exNANDMainUnit\|exNANDcounterCmdWriter:counterMuteUnit\|lpm_counter:LPM_COUNTER_component\|cntr_76i:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|exNANDMain:exNANDMainUnit|exNANDcounterCmdWriter:counterMuteUnit|lpm_counter:LPM_COUNTER_component|cntr_76i:auto_generated|counter_reg_bit[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|RST_RC " "Node: commandManager:commandManagerUnit\|RST_RC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|RST_RC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|RST_AC " "Node: commandManager:commandManagerUnit\|RST_AC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|RST_AC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|RST_R " "Node: commandManager:commandManagerUnit\|RST_R was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178182 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|RST_R"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|ADDONE_RC " "Node: commandManager:commandManagerUnit\|ADDONE_RC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178183 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|ADDONE_RC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|ADDONE_AC " "Node: commandManager:commandManagerUnit\|ADDONE_AC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178183 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|ADDONE_AC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|ADDONE_BC " "Node: commandManager:commandManagerUnit\|ADDONE_BC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178183 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|ADDONE_BC"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "commandManager:commandManagerUnit\|WB_COMPLT " "Node: commandManager:commandManagerUnit\|WB_COMPLT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178183 "|FIRBU_SamsNANDReader_BRU|commandManager:commandManagerUnit|WB_COMPLT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_SW " "Node: CLK_SW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178183 "|FIRBU_SamsNANDReader_BRU|CLK_SW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDONE_GAC " "Node: ADDONE_GAC was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1343991178183 "|FIRBU_SamsNANDReader_BRU|ADDONE_GAC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: exNANDMainUnit\|pllUnit\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: exNANDMainUnit\|pllUnit\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1343991178239 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1343991178239 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SDTiming\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1343991178239 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1343991178239 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1343991178243 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1343991178243 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1343991178243 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1343991178243 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1343991178324 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "" 0 -1 1343991178329 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1343991178418 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "" 0 -1 1343991179441 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.254 millions of transitions / sec " "Average toggle rate for this design is 0.254 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "" 0 -1 1343991184583 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "73.45 mW " "Total thermal power estimate for the design is 73.45 mW" {  } { { "c:/altera/12.0/quartus/bin/Report_Window_01.qrpt" "" { Report "c:/altera/12.0/quartus/bin/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "" 0 -1 1343991184662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 48 s Quartus II 32-bit " "Quartus II 32-bit PowerPlay Power Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1343991191978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 03 13:53:11 2012 " "Processing ended: Fri Aug 03 13:53:11 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1343991191978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1343991191978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1343991191978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1343991191978 ""}
