=RTD1,RTD2,RTD3
CAN SIGNALS=CAN_1_H,CAN_1_L,CAN_2_H,CAN_2_L
CPU={ESP32:USR_INT},ESP32_OUT,FPGA_OUT,{FPGA:USR_INT}
USR_INT=TMP,VLT,CUR,CAN
VLT SENSE={VLT1_SNS:VLT SGN},{VLT2_SNS:VLT SGN}
VLT SGN=DNGR,WARN
