<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/cpuss.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>cpuss.rs - source</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><script src="../../crates.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../settings.html" title="settings"><img src="../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
</pre><pre class="rust">
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegisterBlock</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - Identity&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">identity</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">identity::IDENTITY_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - CM4 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_status::CM4_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - CM4 clock control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_clock_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_clock_ctl::CM4_CLOCK_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x0c - CM4 control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ctl::CM4_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved4</span>: [<span class="ident">u8</span>; <span class="number">0xf0</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x100 - CM4 interrupt 0 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_int0_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int0_status::CM4_INT0_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x104 - CM4 interrupt 1 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_int1_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int1_status::CM4_INT1_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x108 - CM4 interrupt 2 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_int2_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int2_status::CM4_INT2_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x10c - CM4 interrupt 3 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_int3_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int3_status::CM4_INT3_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x110 - CM4 interrupt 4 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_int4_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int4_status::CM4_INT4_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x114 - CM4 interrupt 5 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_int5_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int5_status::CM4_INT5_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x118 - CM4 interrupt 6 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_int6_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int6_status::CM4_INT6_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x11c - CM4 interrupt 7 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_int7_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int7_status::CM4_INT7_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved12</span>: [<span class="ident">u8</span>; <span class="number">0xe0</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x200 - CM4 vector table base&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_vector_table_base</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_vector_table_base::CM4_VECTOR_TABLE_BASE_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved13</span>: [<span class="ident">u8</span>; <span class="number">0x3c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x240..0x250 - CM4 NMI control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_nmi_ctl</span>: [<span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_nmi_ctl::CM4_NMI_CTL_SPEC</span><span class="op">&gt;</span>; <span class="number">4</span>],
    <span class="ident">_reserved14</span>: [<span class="ident">u8</span>; <span class="number">0xb0</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x300 - UDB power control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">udb_pwr_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">udb_pwr_ctl::UDB_PWR_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x304 - UDB power control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">udb_pwr_delay_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">udb_pwr_delay_ctl::UDB_PWR_DELAY_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved16</span>: [<span class="ident">u8</span>; <span class="number">0x0cf8</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1000 - CM0+ control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ctl::CM0_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1004 - CM0+ status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_status::CM0_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1008 - CM0+ clock control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_clock_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_clock_ctl::CM0_CLOCK_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved19</span>: [<span class="ident">u8</span>; <span class="number">0xf4</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1100 - CM0+ interrupt 0 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_int0_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int0_status::CM0_INT0_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1104 - CM0+ interrupt 1 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_int1_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int1_status::CM0_INT1_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1108 - CM0+ interrupt 2 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_int2_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int2_status::CM0_INT2_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x110c - CM0+ interrupt 3 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_int3_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int3_status::CM0_INT3_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1110 - CM0+ interrupt 4 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_int4_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int4_status::CM0_INT4_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1114 - CM0+ interrupt 5 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_int5_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int5_status::CM0_INT5_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1118 - CM0+ interrupt 6 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_int6_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int6_status::CM0_INT6_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x111c - CM0+ interrupt 7 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_int7_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int7_status::CM0_INT7_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1120 - CM0+ vector table base&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_vector_table_base</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_vector_table_base::CM0_VECTOR_TABLE_BASE_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved28</span>: [<span class="ident">u8</span>; <span class="number">0x1c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1140..0x1150 - CM0+ NMI control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_nmi_ctl</span>: [<span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_nmi_ctl::CM0_NMI_CTL_SPEC</span><span class="op">&gt;</span>; <span class="number">4</span>],
    <span class="ident">_reserved29</span>: [<span class="ident">u8</span>; <span class="number">0xb0</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1200 - CM4 power control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_pwr_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_pwr_ctl::CM4_PWR_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1204 - CM4 power control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_pwr_delay_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_pwr_delay_ctl::CM4_PWR_DELAY_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved31</span>: [<span class="ident">u8</span>; <span class="number">0xf8</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1300 - RAM 0 control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ram0_ctl0</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram0_ctl0::RAM0_CTL0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1304 - RAM 0 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ram0_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram0_status::RAM0_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved33</span>: [<span class="ident">u8</span>; <span class="number">0x38</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1340..0x1380 - RAM 0 power control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ram0_pwr_macro_ctl</span>: [<span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram0_pwr_macro_ctl::RAM0_PWR_MACRO_CTL_SPEC</span><span class="op">&gt;</span>; <span class="number">16</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1380 - RAM 1 control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ram1_ctl0</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram1_ctl0::RAM1_CTL0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1384 - RAM 1 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ram1_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram1_status::RAM1_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1388 - RAM 1 power control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ram1_pwr_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram1_pwr_ctl::RAM1_PWR_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved37</span>: [<span class="ident">u8</span>; <span class="number">0x14</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x13a0 - RAM 2 control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ram2_ctl0</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram2_ctl0::RAM2_CTL0_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x13a4 - RAM 2 status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ram2_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram2_status::RAM2_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x13a8 - RAM 2 power control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ram2_pwr_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram2_pwr_ctl::RAM2_PWR_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved40</span>: [<span class="ident">u8</span>; <span class="number">0x14</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x13c0 - Power up delay used for all SRAM power domains&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ram_pwr_delay_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram_pwr_delay_ctl::RAM_PWR_DELAY_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x13c4 - ROM control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">rom_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">rom_ctl::ROM_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x13c8 - ECC control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ecc_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ecc_ctl::ECC_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved43</span>: [<span class="ident">u8</span>; <span class="number">0x34</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1400 - Product identifier and version (same as CoreSight RomTables)&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">product_id</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">product_id::PRODUCT_ID_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved44</span>: [<span class="ident">u8</span>; <span class="number">0x0c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1410 - Debug port status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">dp_status</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">dp_status::DP_STATUS_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1414 - Access port control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ap_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ap_ctl::AP_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved46</span>: [<span class="ident">u8</span>; <span class="number">0xe8</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1500 - Buffer control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">buff_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">buff_ctl::BUFF_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved47</span>: [<span class="ident">u8</span>; <span class="number">0xfc</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1600 - SysTick timer control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">systick_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">systick_ctl::SYSTICK_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved48</span>: [<span class="ident">u8</span>; <span class="number">0x0100</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1704 - Memory BIST status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">mbist_stat</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">mbist_stat::MBIST_STAT_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved49</span>: [<span class="ident">u8</span>; <span class="number">0xf8</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1800 - Calibration support set and read&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cal_sup_set</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cal_sup_set::CAL_SUP_SET_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1804 - Calibration support clear and reset&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cal_sup_clr</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cal_sup_clr::CAL_SUP_CLR_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved51</span>: [<span class="ident">u8</span>; <span class="number">0x07f8</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2000 - CM0+ protection context control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_pc_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_pc_ctl::CM0_PC_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved52</span>: [<span class="ident">u8</span>; <span class="number">0x3c</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2040 - CM0+ protection context 0 handler&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_pc0_handler</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_pc0_handler::CM0_PC0_HANDLER_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2044 - CM0+ protection context 1 handler&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_pc1_handler</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_pc1_handler::CM0_PC1_HANDLER_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2048 - CM0+ protection context 2 handler&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_pc2_handler</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_pc2_handler::CM0_PC2_HANDLER_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x204c - CM0+ protection context 3 handler&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_pc3_handler</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_pc3_handler::CM0_PC3_HANDLER_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved56</span>: [<span class="ident">u8</span>; <span class="number">0x74</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x20c4 - Protection status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">protection</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">protection::PROTECTION_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved57</span>: [<span class="ident">u8</span>; <span class="number">0x38</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2100 - ROM trim control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">trim_rom_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">trim_rom_ctl::TRIM_ROM_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x2104 - RAM trim control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">trim_ram_ctl</span>: <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">trim_ram_ctl::TRIM_RAM_CTL_SPEC</span><span class="op">&gt;</span>,
    <span class="ident">_reserved59</span>: [<span class="ident">u8</span>; <span class="number">0x5ef8</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x8000..0x8ffc - CM0+ system interrupt control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm0_system_int_ctl</span>: [<span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_system_int_ctl::CM0_SYSTEM_INT_CTL_SPEC</span><span class="op">&gt;</span>; <span class="number">1023</span>],
    <span class="ident">_reserved60</span>: [<span class="ident">u8</span>; <span class="number">0x1004</span>],
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0xa000..0xaffc - CM4 system interrupt control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">cm4_system_int_ctl</span>: [<span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_system_int_ctl::CM4_SYSTEM_INT_CTL_SPEC</span><span class="op">&gt;</span>; <span class="number">1023</span>],
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;IDENTITY register accessor: an alias for `Reg&lt;IDENTITY_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">IDENTITY</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">identity::IDENTITY_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Identity&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">identity</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_STATUS register accessor: an alias for `Reg&lt;CM4_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_status::CM4_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_CLOCK_CTL register accessor: an alias for `Reg&lt;CM4_CLOCK_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_CLOCK_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_clock_ctl::CM4_CLOCK_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 clock control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_clock_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_CTL register accessor: an alias for `Reg&lt;CM4_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_ctl::CM4_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_INT0_STATUS register accessor: an alias for `Reg&lt;CM4_INT0_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_INT0_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int0_status::CM4_INT0_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 interrupt 0 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_int0_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_INT1_STATUS register accessor: an alias for `Reg&lt;CM4_INT1_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_INT1_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int1_status::CM4_INT1_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 interrupt 1 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_int1_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_INT2_STATUS register accessor: an alias for `Reg&lt;CM4_INT2_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_INT2_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int2_status::CM4_INT2_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 interrupt 2 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_int2_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_INT3_STATUS register accessor: an alias for `Reg&lt;CM4_INT3_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_INT3_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int3_status::CM4_INT3_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 interrupt 3 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_int3_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_INT4_STATUS register accessor: an alias for `Reg&lt;CM4_INT4_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_INT4_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int4_status::CM4_INT4_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 interrupt 4 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_int4_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_INT5_STATUS register accessor: an alias for `Reg&lt;CM4_INT5_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_INT5_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int5_status::CM4_INT5_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 interrupt 5 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_int5_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_INT6_STATUS register accessor: an alias for `Reg&lt;CM4_INT6_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_INT6_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int6_status::CM4_INT6_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 interrupt 6 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_int6_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_INT7_STATUS register accessor: an alias for `Reg&lt;CM4_INT7_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_INT7_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_int7_status::CM4_INT7_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 interrupt 7 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_int7_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_VECTOR_TABLE_BASE register accessor: an alias for `Reg&lt;CM4_VECTOR_TABLE_BASE_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_VECTOR_TABLE_BASE</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_vector_table_base::CM4_VECTOR_TABLE_BASE_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 vector table base&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_vector_table_base</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_NMI_CTL register accessor: an alias for `Reg&lt;CM4_NMI_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_NMI_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_nmi_ctl::CM4_NMI_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 NMI control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_nmi_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;UDB_PWR_CTL register accessor: an alias for `Reg&lt;UDB_PWR_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">UDB_PWR_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">udb_pwr_ctl::UDB_PWR_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;UDB power control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">udb_pwr_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;UDB_PWR_DELAY_CTL register accessor: an alias for `Reg&lt;UDB_PWR_DELAY_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">UDB_PWR_DELAY_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">udb_pwr_delay_ctl::UDB_PWR_DELAY_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;UDB power control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">udb_pwr_delay_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_CTL register accessor: an alias for `Reg&lt;CM0_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_ctl::CM0_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_STATUS register accessor: an alias for `Reg&lt;CM0_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_status::CM0_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_CLOCK_CTL register accessor: an alias for `Reg&lt;CM0_CLOCK_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_CLOCK_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_clock_ctl::CM0_CLOCK_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ clock control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_clock_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_INT0_STATUS register accessor: an alias for `Reg&lt;CM0_INT0_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_INT0_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int0_status::CM0_INT0_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ interrupt 0 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_int0_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_INT1_STATUS register accessor: an alias for `Reg&lt;CM0_INT1_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_INT1_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int1_status::CM0_INT1_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ interrupt 1 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_int1_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_INT2_STATUS register accessor: an alias for `Reg&lt;CM0_INT2_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_INT2_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int2_status::CM0_INT2_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ interrupt 2 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_int2_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_INT3_STATUS register accessor: an alias for `Reg&lt;CM0_INT3_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_INT3_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int3_status::CM0_INT3_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ interrupt 3 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_int3_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_INT4_STATUS register accessor: an alias for `Reg&lt;CM0_INT4_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_INT4_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int4_status::CM0_INT4_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ interrupt 4 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_int4_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_INT5_STATUS register accessor: an alias for `Reg&lt;CM0_INT5_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_INT5_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int5_status::CM0_INT5_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ interrupt 5 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_int5_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_INT6_STATUS register accessor: an alias for `Reg&lt;CM0_INT6_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_INT6_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int6_status::CM0_INT6_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ interrupt 6 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_int6_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_INT7_STATUS register accessor: an alias for `Reg&lt;CM0_INT7_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_INT7_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_int7_status::CM0_INT7_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ interrupt 7 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_int7_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_VECTOR_TABLE_BASE register accessor: an alias for `Reg&lt;CM0_VECTOR_TABLE_BASE_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_VECTOR_TABLE_BASE</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_vector_table_base::CM0_VECTOR_TABLE_BASE_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ vector table base&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_vector_table_base</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_NMI_CTL register accessor: an alias for `Reg&lt;CM0_NMI_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_NMI_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_nmi_ctl::CM0_NMI_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ NMI control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_nmi_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_PWR_CTL register accessor: an alias for `Reg&lt;CM4_PWR_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_PWR_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_pwr_ctl::CM4_PWR_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 power control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_pwr_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_PWR_DELAY_CTL register accessor: an alias for `Reg&lt;CM4_PWR_DELAY_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_PWR_DELAY_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_pwr_delay_ctl::CM4_PWR_DELAY_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 power control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_pwr_delay_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM0_CTL0 register accessor: an alias for `Reg&lt;RAM0_CTL0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RAM0_CTL0</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram0_ctl0::RAM0_CTL0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM 0 control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ram0_ctl0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM0_STATUS register accessor: an alias for `Reg&lt;RAM0_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RAM0_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram0_status::RAM0_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM 0 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ram0_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM0_PWR_MACRO_CTL register accessor: an alias for `Reg&lt;RAM0_PWR_MACRO_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RAM0_PWR_MACRO_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram0_pwr_macro_ctl::RAM0_PWR_MACRO_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM 0 power control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ram0_pwr_macro_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM1_CTL0 register accessor: an alias for `Reg&lt;RAM1_CTL0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RAM1_CTL0</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram1_ctl0::RAM1_CTL0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM 1 control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ram1_ctl0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM1_STATUS register accessor: an alias for `Reg&lt;RAM1_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RAM1_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram1_status::RAM1_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM 1 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ram1_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM1_PWR_CTL register accessor: an alias for `Reg&lt;RAM1_PWR_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RAM1_PWR_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram1_pwr_ctl::RAM1_PWR_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM 1 power control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ram1_pwr_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM2_CTL0 register accessor: an alias for `Reg&lt;RAM2_CTL0_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RAM2_CTL0</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram2_ctl0::RAM2_CTL0_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM 2 control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ram2_ctl0</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM2_STATUS register accessor: an alias for `Reg&lt;RAM2_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RAM2_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram2_status::RAM2_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM 2 status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ram2_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM2_PWR_CTL register accessor: an alias for `Reg&lt;RAM2_PWR_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RAM2_PWR_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram2_pwr_ctl::RAM2_PWR_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM 2 power control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ram2_pwr_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM_PWR_DELAY_CTL register accessor: an alias for `Reg&lt;RAM_PWR_DELAY_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">RAM_PWR_DELAY_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ram_pwr_delay_ctl::RAM_PWR_DELAY_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Power up delay used for all SRAM power domains&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ram_pwr_delay_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;ROM_CTL register accessor: an alias for `Reg&lt;ROM_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">ROM_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">rom_ctl::ROM_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;ROM control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">rom_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;ECC_CTL register accessor: an alias for `Reg&lt;ECC_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">ECC_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ecc_ctl::ECC_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;ECC control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ecc_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;PRODUCT_ID register accessor: an alias for `Reg&lt;PRODUCT_ID_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">PRODUCT_ID</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">product_id::PRODUCT_ID_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Product identifier and version (same as CoreSight RomTables)&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">product_id</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;DP_STATUS register accessor: an alias for `Reg&lt;DP_STATUS_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">DP_STATUS</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">dp_status::DP_STATUS_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Debug port status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">dp_status</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;AP_CTL register accessor: an alias for `Reg&lt;AP_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">AP_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">ap_ctl::AP_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Access port control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ap_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;BUFF_CTL register accessor: an alias for `Reg&lt;BUFF_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">BUFF_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">buff_ctl::BUFF_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Buffer control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">buff_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;SYSTICK_CTL register accessor: an alias for `Reg&lt;SYSTICK_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">SYSTICK_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">systick_ctl::SYSTICK_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;SysTick timer control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">systick_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;MBIST_STAT register accessor: an alias for `Reg&lt;MBIST_STAT_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">MBIST_STAT</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">mbist_stat::MBIST_STAT_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Memory BIST status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">mbist_stat</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CAL_SUP_SET register accessor: an alias for `Reg&lt;CAL_SUP_SET_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CAL_SUP_SET</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cal_sup_set::CAL_SUP_SET_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Calibration support set and read&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cal_sup_set</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CAL_SUP_CLR register accessor: an alias for `Reg&lt;CAL_SUP_CLR_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CAL_SUP_CLR</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cal_sup_clr::CAL_SUP_CLR_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Calibration support clear and reset&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cal_sup_clr</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_PC_CTL register accessor: an alias for `Reg&lt;CM0_PC_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_PC_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_pc_ctl::CM0_PC_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ protection context control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_pc_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_PC0_HANDLER register accessor: an alias for `Reg&lt;CM0_PC0_HANDLER_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_PC0_HANDLER</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_pc0_handler::CM0_PC0_HANDLER_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ protection context 0 handler&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_pc0_handler</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_PC1_HANDLER register accessor: an alias for `Reg&lt;CM0_PC1_HANDLER_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_PC1_HANDLER</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_pc1_handler::CM0_PC1_HANDLER_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ protection context 1 handler&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_pc1_handler</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_PC2_HANDLER register accessor: an alias for `Reg&lt;CM0_PC2_HANDLER_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_PC2_HANDLER</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_pc2_handler::CM0_PC2_HANDLER_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ protection context 2 handler&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_pc2_handler</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_PC3_HANDLER register accessor: an alias for `Reg&lt;CM0_PC3_HANDLER_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_PC3_HANDLER</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_pc3_handler::CM0_PC3_HANDLER_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ protection context 3 handler&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_pc3_handler</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;PROTECTION register accessor: an alias for `Reg&lt;PROTECTION_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">PROTECTION</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">protection::PROTECTION_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Protection status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">protection</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;TRIM_ROM_CTL register accessor: an alias for `Reg&lt;TRIM_ROM_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">TRIM_ROM_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">trim_rom_ctl::TRIM_ROM_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;ROM trim control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">trim_rom_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;TRIM_RAM_CTL register accessor: an alias for `Reg&lt;TRIM_RAM_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">TRIM_RAM_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">trim_ram_ctl::TRIM_RAM_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;RAM trim control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">trim_ram_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0_SYSTEM_INT_CTL register accessor: an alias for `Reg&lt;CM0_SYSTEM_INT_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM0_SYSTEM_INT_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm0_system_int_ctl::CM0_SYSTEM_INT_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM0+ system interrupt control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm0_system_int_ctl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4_SYSTEM_INT_CTL register accessor: an alias for `Reg&lt;CM4_SYSTEM_INT_CTL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CM4_SYSTEM_INT_CTL</span> <span class="op">=</span> <span class="kw">crate</span><span class="ident">::Reg</span><span class="op">&lt;</span><span class="ident">cm4_system_int_ctl::CM4_SYSTEM_INT_CTL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CM4 system interrupt control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">cm4_system_int_ctl</span>;
</pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../search-index.js" data-search-js="../../search.js"></div><script src="../../main.js"></script><script src="../../source-script.js"></script><script src="../../source-files.js"></script></body></html>