///////////////////////////////////////////////////////////////
// PS2é”®ç›˜æ‰«ææ£?æµ‹æ¨¡å—ï¼ŒWã€Aã€Sã€Dåˆ†åˆ«æ§åˆ¶å°è›‡çš„ä¸Šã€å·¦ã€ä¸‹ã€å³
/////////////////////////////////////////////////////////////// 

module PS2(
    input clk     ,    //50MHz
    input rst_n   ,    //Low Active
    input ps2_clk ,    //PS2æ—¶é’Ÿä¿¡å·
    input ps2_data,    //PS2æ•°æ®ä¿¡å·
    
    output reg left,   //å·¦é”®æŒ‰ä¸‹çš„ä¿¡å?
    output reg right,  //å³é”®æŒ‰ä¸‹çš„ä¿¡å?
    output reg up,     //ä¸Šé”®æŒ‰ä¸‹çš„ä¿¡å?
    output reg down    //ä¸‹é”®æŒ‰ä¸‹çš„ä¿¡å?
    );

    reg ps2_state;
//-----------------ps2_clkä¸‹é™æ²¿æ•è?--------------------
    
    //clkç›¸å½“äºä¸­é—´é‡‡æ ·ç‚¹çš„ä½œç”¨ï¼Œç¬¬ä¸€ä¸ªä¸‹é™æ²¿åˆ°æ¥è¯´æ˜èµ·å§‹ä½å¼€å§?
    
    reg ps2_clk0, ps2_clk1, ps2_clk2;//ç¼“å†²å¯„å­˜å™?
    wire ps2_clk_neg;  //1è¡¨ç¤ºæ£?æµ‹åˆ°ä¸‹é™æ²?
    
    always @ (posedge clk or negedge rst_n)
        if (!rst_n) 
            {ps2_clk0, ps2_clk1, ps2_clk2} <= 3'd0;
        else 
            begin
                ps2_clk0 <= ps2_clk;
                ps2_clk1 <= ps2_clk0;
                ps2_clk2 <= ps2_clk1;
            end
    
    assign ps2_clk_neg = ~ps2_clk1 & ps2_clk2;

    
//----------------------æ•°æ®æ¥æ”¶----------------------------

    reg [3:0]num;      //ç§»ä½æ§åˆ¶
    reg [7:0]data_temp;//å½“å‰æ¥æ”¶çš„æ•°æ?

    always @ (posedge clk or negedge rst_n)
        if (!rst_n)
            begin
                num <= 4'd0;
                data_temp <= 8'd0;
            end

        else if (ps2_clk_neg)
            begin
                if (num == 0) num <= num + 1'b1;//è·³è¿‡èµ·å§‹ä½?
                else if (num <= 8)              //æ•°æ®ä½èµ‹å€?
                    begin
                        num <= num + 1'b1;
                        data_temp[num-1] <= ps2_data;
                    end
                else if (num == 9) num <= num + 1'b1;//è·³è¿‡æ ¡éªŒä½?
                else  num <= 4'd0;              //æ¸?0  
            end


//--------------------æŒ‰é”®æŒ‰ä¸‹/æ¾å¼€æ£?æµ?-------------------------
    
    reg ps2_loosen;//1è¡¨ç¤ºæŒ‰é”®æ¾å¼€
    reg [7:0]ps2_byte;//ps2ä¸?ä¸ªå­—èŠ‚æ•°æ?

    always @ (posedge clk or negedge rst_n)
        if (!rst_n)
            begin 
                ps2_state <= 1'b0;
                ps2_loosen<= 1'b0;
            end
        //æ¯æ¥æ”¶å®Œä¸?ä¸ªæ•°æ®å°±è¿›è¡ŒæŒ‰é”®æ£?æµ?
        else if (num == 4'd10)
            if (data_temp == 8'hf0) ps2_loosen <= 1'b1;//æ–­ç æ ‡è¯†ç¬?
            else
                begin
                    if (ps2_loosen) //1è¡¨ç¤ºæŒ‰é”®æ¾å¼€ï¼Œä¸‹ä¸?æ¬¡æ¥æ”¶æ•°æ®åæ¸?0
                        begin 
                            ps2_state <= 1'b0;
                            ps2_loosen<= 1'b0;
                        end
                    else            //loosenå?0åçš„ä¸‹ä¸€ä¸ªæ•°æ®è¡¨ç¤ºæŒ‰é”®è¢«æŒ‰ä¸‹
                        begin
                            ps2_state <= 1'b1;
                            ps2_byte <= data_temp; //æŠŠè¯»å–åˆ°çš„å?¼èµ‹ç»™ps2_out
                        end
                end

reg ps2state_reg;
wire flag;
always @ (posedge clk)
    ps2state_reg <= ps2_state;
assign flag = (ps2state_reg) & (~ps2_state);    
    
//---------------------æ ¹æ®é”®ç›˜æ‰«æç è¾“å‡ºæŒ‰é”®æœ‰æ•ˆä¿¡å?--------------------------         

    always @ (posedge clk or negedge rst_n) 
    if (!rst_n)
        begin left <= 0; right <= 0; up <= 0; down <= 0; end
    else if (flag)    //æ¯å½“æ¾å¼€æŒ‰é”®æ—¶æ‰è¿›è¡Œè¾“å‡º
        case (ps2_byte)       
            8'h1C: begin left  <= 1;  end //a
            8'h23: begin right <= 1;  end //d
            8'h1D: begin up    <= 1;  end //w
            8'h1B: begin down  <= 1;  end //s
          default: begin left <= 0; right <= 0; up <= 0; down <= 0; end  
        endcase
    else if (left) left <= 0;       //æ‰?æœ‰æŒ‰é”®æœ‰æ•ˆä¿¡å·è¾“å‡ºä¸€ä¸ªè„‰å†²åé©¬ä¸Šæ¸…é›¶
    else if (right) right <= 0;
    else if (up) up <= 0;
    else if (down) down <= 0;
   
endmodule
