# VHDL_LogicalEquationSim
A simple program written in VHDL used to simulate/solve the outputs of two separate logical equations both in SOP and POS simultaneously.
