### File Name: F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\fil_test_fil.log
### Created: 28-Aug-2018 20:34:48
### Generated by MATLAB 9.4 

### FPGA-in-the-Loop Summary
###    Board: Zybo Zynq-7000 development board
###    DUT frequency: 25MHz

### Generating Vivado project and running programming file generation ...
###    Project:
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\fpgaproj\fil_test_fil.xpr
###    Target Device:
###       Zynq xc7z010-1clg400
###    Property Settings:
###    User design files:
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\fil_test.vhd
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\jtag_mac.v
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\jtag_mac_fifo_wrapper.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\simcycle_fifo_wrapper.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\mwfil_dpscram.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\mwfil_udfifo.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\mwfil_bus2dut.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\mwfil_chifcore.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\mwfil_controller.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\mwfil_dut2bus.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\fil_test_wrapper.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\mwfil_chiftop.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\fil_test_fil.vhd
###       F:\Master_Studies\Semester_2\Model_Based_Simulation\Labs\Lab_4\Practical_work\filsrc\fil_test_fil.xdc
### Running BitGeneration
### Running Implementation

### Programming file generation completed.

