// Seed: 3590470559
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply1 module_0,
    input wire id_3,
    output supply0 id_4
);
endmodule
module module_1 (
    input  tri id_0,
    output wor id_1
);
  logic [7:0]
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18;
  assign id_15[(1'd0)] = id_15;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_4 = 0;
  assign id_4[1] = 1;
endmodule
