DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I3"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 6698,0
)
(Instance
name "I21"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 6713,0
)
(Instance
name "I26"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 6740,0
)
(Instance
name "I27"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 12710,0
)
(Instance
name "I4"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 12834,0
)
(Instance
name "I5"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 13887,0
)
(Instance
name "I23"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 14195,0
)
(Instance
name "I24"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 14242,0
)
(Instance
name "I0"
duLibraryName "DcMotor"
duName "dcMotorController"
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "speedBitNb"
type "positive"
value "speedBitNb"
)
(GiElement
name "prescalerBitNb"
type "positive"
value "prescalerBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "dcBaseAddress"
type "natural"
value "dcBaseAddress"
)
(GiElement
name "orientationBaseAddress"
type "natural"
value "orientationBaseAddress"
)
(GiElement
name "hwOrientationBitNb"
type "positive"
value "hwOrientationBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 16546,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb4"
number "4"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\02-DcMotor\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\02-DcMotor\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\02-DcMotor\\Prefs\\..\\Board\\hds\\@f@p@g@a_dc@motor@controller\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\02-DcMotor\\Prefs\\..\\Board\\hds\\@f@p@g@a_dc@motor@controller\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\github\\2019-eln-kart-jeudekart-2\\02-DcMotor\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\github\\2019-eln-kart-jeudekart-2\\02-DcMotor\\Prefs\\..\\Board\\hds\\@f@p@g@a_dc@motor@controller"
)
(vvPair
variable "d_logical"
value "C:\\github\\2019-eln-kart-jeudekart-2\\02-DcMotor\\Prefs\\..\\Board\\hds\\FPGA_dcMotorController"
)
(vvPair
variable "date"
value "22.08.2019"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "FPGA_dcMotorController"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "aurelien.heritier"
)
(vvPair
variable "graphical_source_date"
value "22.08.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA20305"
)
(vvPair
variable "graphical_source_time"
value "13:34:25"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA20305"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Board/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "FPGA_dcMotorController"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\github\\2019-eln-kart-jeudekart-2\\02-DcMotor\\Prefs\\..\\Board\\hds\\@f@p@g@a_dc@motor@controller\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\github\\2019-eln-kart-jeudekart-2\\02-DcMotor\\Prefs\\..\\Board\\hds\\FPGA_dcMotorController\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:34:25"
)
(vvPair
variable "unit"
value "FPGA_dcMotorController"
)
(vvPair
variable "user"
value "aurelien.heritier"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 20,0
optionalChildren [
*1 (PortIoIn
uid 147,0
shape (CompositeShape
uid 148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 149,0
sl 0
ro 270
xt "40000,62625,41500,63375"
)
(Line
uid 150,0
sl 0
ro 270
xt "41500,63000,42000,63000"
pts [
"41500,63000"
"42000,63000"
]
)
]
)
stc 0
tg (WTG
uid 151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 152,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "36200,62300,40000,63700"
st "clock"
ju 2
blo "40000,63500"
tm "WireNameMgr"
)
s (Text
uid 153,0
va (VaSet
)
xt "36200,63700,36200,63700"
ju 2
blo "36200,63700"
tm "SignalTypeMgr"
)
)
)
*2 (Net
uid 1119,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 1120,0
va (VaSet
)
xt "2000,10200,15100,11400"
st "clock        : std_ulogic"
)
)
*3 (Net
uid 1127,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 12
suid 5,0
)
declText (MLText
uid 1128,0
va (VaSet
)
xt "2000,35000,21100,36200"
st "SIGNAL resetSynch   : std_ulogic"
)
)
*4 (Grouping
uid 2278,0
optionalChildren [
*5 (CommentText
uid 2280,0
shape (Rectangle
uid 2281,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "128000,91000,147000,93000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 2282,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "128200,91400,143600,92600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 2283,0
shape (Rectangle
uid 2284,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,91000,122000,93000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 2285,0
va (VaSet
fg "32768,0,0"
font "Arial,12,1"
)
xt "103250,91250,114750,92750"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 2286,0
shape (Rectangle
uid 2287,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,97000,122000,99000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 2288,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,97400,121500,98600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 2289,0
shape (Rectangle
uid 2290,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,91000,128000,93000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 2291,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,91400,126900,92600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 2292,0
shape (Rectangle
uid 2293,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,93000,122000,95000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 2294,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,93400,116400,94600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 2295,0
shape (Rectangle
uid 2296,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,93000,101000,95000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 2297,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,93400,99600,94600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 2298,0
shape (Rectangle
uid 2299,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,95000,101000,97000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 2300,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,95400,99600,96600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 2301,0
shape (Rectangle
uid 2302,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,93000,147000,99000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 2303,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,93200,136300,94400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*13 (CommentText
uid 2304,0
shape (Rectangle
uid 2305,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "101000,95000,122000,97000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 2306,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "101200,95400,119600,96600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*14 (CommentText
uid 2307,0
shape (Rectangle
uid 2308,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,97000,101000,99000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 2309,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,97400,100500,98600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 2279,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "96000,91000,147000,99000"
)
oxt "13000,22000,64000,30000"
)
*15 (PortIoIn
uid 6692,0
shape (CompositeShape
uid 6693,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6694,0
sl 0
ro 270
xt "40000,78625,41500,79375"
)
(Line
uid 6695,0
sl 0
ro 270
xt "41500,79000,42000,79000"
pts [
"41500,79000"
"42000,79000"
]
)
]
)
stc 0
tg (WTG
uid 6696,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6697,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "33300,78300,39000,79700"
st "reset_n"
ju 2
blo "39000,79500"
tm "WireNameMgr"
)
)
)
*16 (SaComponent
uid 6698,0
optionalChildren [
*17 (CptPort
uid 6708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6709,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "55625,71000,56375,71750"
)
tg (CPTG
uid 6710,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6711,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "57000,70000,60300,71000"
st "logic_1"
blo "57000,70800"
)
s (Text
uid 6712,0
va (VaSet
font "Verdana,8,0"
)
xt "57000,71000,57000,71000"
blo "57000,71000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 6699,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,65000,58000,71000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 6700,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*18 (Text
uid 6701,0
va (VaSet
)
xt "52910,68700,56410,69900"
st "gates"
blo "52910,69700"
tm "BdLibraryNameMgr"
)
*19 (Text
uid 6702,0
va (VaSet
)
xt "52910,69900,56710,71100"
st "logic1"
blo "52910,70900"
tm "CptNameMgr"
)
*20 (Text
uid 6703,0
va (VaSet
)
xt "52910,71100,54810,72300"
st "I3"
blo "52910,72100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6704,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6705,0
text (MLText
uid 6706,0
va (VaSet
)
xt "53000,73600,53000,73600"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 6707,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,69250,54750,70750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*21 (SaComponent
uid 6713,0
optionalChildren [
*22 (CptPort
uid 6723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6724,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "58250,70625,59000,71375"
)
tg (CPTG
uid 6725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6726,0
va (VaSet
font "Verdana,8,0"
)
xt "60000,70300,61100,71300"
st "D"
blo "60000,71100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*23 (CptPort
uid 6727,0
optionalChildren [
*24 (FFT
pts [
"59750,75000"
"59000,75375"
"59000,74625"
]
uid 6731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,74625,59750,75375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6728,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "58250,74625,59000,75375"
)
tg (CPTG
uid 6729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6730,0
va (VaSet
font "Verdana,8,0"
)
xt "60000,74400,62100,75400"
st "CLK"
blo "60000,75200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*25 (CptPort
uid 6732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6733,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "61625,77000,62375,77750"
)
tg (CPTG
uid 6734,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6735,0
va (VaSet
font "Verdana,8,0"
)
xt "60600,75600,62700,76600"
st "CLR"
blo "60600,76400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*26 (CptPort
uid 6736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6737,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "65000,70625,65750,71375"
)
tg (CPTG
uid 6738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6739,0
va (VaSet
font "Verdana,8,0"
)
xt "62900,70300,64000,71300"
st "Q"
ju 2
blo "64000,71100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 6714,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,69000,65000,77000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 6715,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 6716,0
va (VaSet
)
xt "62600,77700,69200,78900"
st "sequential"
blo "62600,78700"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 6717,0
va (VaSet
)
xt "62600,78900,65300,80100"
st "DFF"
blo "62600,79900"
tm "CptNameMgr"
)
*29 (Text
uid 6718,0
va (VaSet
)
xt "62600,80100,65200,81300"
st "I21"
blo "62600,81100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6719,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6720,0
text (MLText
uid 6721,0
va (VaSet
isHidden 1
)
xt "66000,76400,79400,77600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 6722,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "59250,75250,60750,76750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*30 (SaComponent
uid 6740,0
optionalChildren [
*31 (CptPort
uid 6750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6751,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "70250,70625,71000,71375"
)
tg (CPTG
uid 6752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6753,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "71000,70500,72700,71500"
st "in1"
blo "71000,71300"
)
s (Text
uid 6754,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "71000,71500,71000,71500"
blo "71000,71500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*32 (CptPort
uid 6755,0
optionalChildren [
*33 (Circle
uid 6760,0
va (VaSet
fg "0,65535,0"
)
xt "76000,70625,76750,71375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6756,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76750,70625,77500,71375"
)
tg (CPTG
uid 6757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6758,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "73450,70500,75750,71500"
st "out1"
ju 2
blo "75750,71300"
)
s (Text
uid 6759,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "75750,71500,75750,71500"
ju 2
blo "75750,71500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 6741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,68000,76000,74000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 6742,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*34 (Text
uid 6743,0
va (VaSet
isHidden 1
)
xt "72910,71700,76410,72900"
st "gates"
blo "72910,72700"
tm "BdLibraryNameMgr"
)
*35 (Text
uid 6744,0
va (VaSet
isHidden 1
)
xt "72910,72700,77510,73900"
st "inverter"
blo "72910,73700"
tm "CptNameMgr"
)
*36 (Text
uid 6745,0
va (VaSet
)
xt "72910,72900,75510,74100"
st "I26"
blo "72910,73900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6746,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6747,0
text (MLText
uid 6748,0
va (VaSet
isHidden 1
)
xt "71000,74400,84400,75600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 6749,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "71250,72250,72750,73750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*37 (Net
uid 6780,0
decl (Decl
n "logic_1"
t "std_uLogic"
o 9
suid 110,0
)
declText (MLText
uid 6781,0
va (VaSet
)
xt "2000,31400,20300,32600"
st "SIGNAL logic_1      : std_uLogic"
)
)
*38 (Net
uid 6782,0
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 13
suid 111,0
)
declText (MLText
uid 6783,0
va (VaSet
)
xt "2000,36200,21700,37400"
st "SIGNAL resetSynch_n : std_ulogic"
)
)
*39 (Net
uid 8123,0
decl (Decl
n "reset"
t "std_uLogic"
o 11
suid 119,0
)
declText (MLText
uid 8124,0
va (VaSet
)
xt "2000,33800,19800,35000"
st "SIGNAL reset        : std_uLogic"
)
)
*40 (HdlText
uid 8762,0
optionalChildren [
*41 (EmbeddedText
uid 8768,0
commentText (CommentText
uid 8769,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 8770,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "107000,10000,123000,16000"
)
oxt "0,0,18000,5000"
text (MLText
uid 8771,0
va (VaSet
font "Verdana,8,0"
)
xt "107200,10200,115200,14200"
st "
jtagIo(1) <= '0';
jtagIo(2) <= '0';
jtagIo(3) <= '0';


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 8763,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "107000,9000,123000,17000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8764,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 8765,0
va (VaSet
font "Verdana,8,0"
)
xt "107150,17000,109150,18000"
st "eb2"
blo "107150,17800"
tm "HdlTextNameMgr"
)
*43 (Text
uid 8766,0
va (VaSet
font "Verdana,8,0"
)
xt "107150,18000,108150,19000"
st "2"
blo "107150,18800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 8767,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,15250,108750,16750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*44 (PortIoOut
uid 8772,0
shape (CompositeShape
uid 8773,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8774,0
sl 0
ro 270
xt "131500,12625,133000,13375"
)
(Line
uid 8775,0
sl 0
ro 270
xt "131000,13000,131500,13000"
pts [
"131000,13000"
"131500,13000"
]
)
]
)
stc 0
tg (WTG
uid 8776,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8777,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "134000,12300,138600,13700"
st "jtagIo"
blo "134000,13500"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 8786,0
decl (Decl
n "jtagIo"
t "std_ulogic_vector"
b "(1 TO jtagBitNb)"
o 4
suid 123,0
)
declText (MLText
uid 8787,0
va (VaSet
)
xt "2000,13800,28000,15000"
st "jtagIo       : std_ulogic_vector(1 TO jtagBitNb)"
)
)
*46 (HdlText
uid 10688,0
optionalChildren [
*47 (EmbeddedText
uid 10693,0
commentText (CommentText
uid 10694,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 10695,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "42000,42000,58000,50000"
)
oxt "0,0,18000,5000"
text (MLText
uid 10696,0
va (VaSet
font "Verdana,8,0"
)
xt "42200,42200,56000,46200"
st "
sDa <= '0' when sDaOut = '0'
  else 'Z';
sDaIn <= sDa;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 10689,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "42000,41000,58000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10690,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 10691,0
va (VaSet
font "Verdana,8,0"
)
xt "42400,51000,44400,52000"
st "eb3"
blo "42400,51800"
tm "HdlTextNameMgr"
)
*49 (Text
uid 10692,0
va (VaSet
font "Verdana,8,0"
)
xt "42400,52000,43400,53000"
st "3"
blo "42400,52800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 10908,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,49250,43750,50750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*50 (Net
uid 10749,0
decl (Decl
n "sCl"
t "std_logic"
o 3
suid 150,0
)
declText (MLText
uid 10750,0
va (VaSet
)
xt "2000,12600,14100,13800"
st "sCl          : std_logic"
)
)
*51 (Net
uid 10753,0
decl (Decl
n "sDa"
t "std_logic"
o 6
suid 152,0
)
declText (MLText
uid 10754,0
va (VaSet
)
xt "2000,16200,14400,17400"
st "sDa          : std_logic"
)
)
*52 (PortIoInOut
uid 10763,0
shape (CompositeShape
uid 10764,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 10765,0
sl 0
ro 180
xt "32250,44625,33750,45375"
)
(Line
uid 10766,0
sl 0
ro 180
xt "33750,45000,34250,45000"
pts [
"34250,45000"
"33750,45000"
]
)
]
)
stc 0
tg (WTG
uid 10767,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10768,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27800,44300,31000,45700"
st "sDa"
ju 2
blo "31000,45500"
tm "WireNameMgr"
)
)
)
*53 (HdlText
uid 12046,0
optionalChildren [
*54 (EmbeddedText
uid 12052,0
commentText (CommentText
uid 12053,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 12054,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "107000,22000,123000,30000"
)
oxt "0,0,18000,5000"
text (MLText
uid 12055,0
va (VaSet
font "Verdana,8,0"
)
xt "107200,22200,119300,30200"
st "
I_O(testOut'range) <= std_logic_vector(testOut);
I_O(9)  <= '0';
I_O(10) <= '0';
I_O(11) <= '0';
I_O(12) <= '0';
I_O(13) <= '0';
I_O(14) <= '0';
I_O(15) <= 'Z';         -- PWM
I_O(16) <= 'Z';         -- direction
I_O(17) <= '0';
I_O(18) <= '0';
I_O(19) <= '0';
I_O(20) <= '0';


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 12047,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "107000,21000,123000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 12048,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 12049,0
va (VaSet
font "Verdana,8,0"
)
xt "107000,31000,109000,32000"
st "eb4"
blo "107000,31800"
tm "HdlTextNameMgr"
)
*56 (Text
uid 12050,0
va (VaSet
font "Verdana,8,0"
)
xt "107000,32000,108000,33000"
st "4"
blo "107000,32800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 12051,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,29250,108750,30750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*57 (Net
uid 12649,0
decl (Decl
n "I_O"
t "std_logic_vector"
b "(1 TO ioBitNb)"
o 5
suid 170,0
)
declText (MLText
uid 12650,0
va (VaSet
)
xt "2000,15000,26300,16200"
st "I_O          : std_logic_vector(1 TO ioBitNb)"
)
)
*58 (SaComponent
uid 12710,0
optionalChildren [
*59 (CptPort
uid 12720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12721,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "48250,78625,49000,79375"
)
tg (CPTG
uid 12722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12723,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "49000,78500,50700,79500"
st "in1"
blo "49000,79300"
)
s (Text
uid 12724,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "49000,79500,49000,79500"
blo "49000,79500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*60 (CptPort
uid 12725,0
optionalChildren [
*61 (Circle
uid 12730,0
va (VaSet
fg "0,65535,0"
)
xt "54000,78625,54750,79375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12726,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54750,78625,55500,79375"
)
tg (CPTG
uid 12727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12728,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "51450,78500,53750,79500"
st "out1"
ju 2
blo "53750,79300"
)
s (Text
uid 12729,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "53750,79500,53750,79500"
ju 2
blo "53750,79500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 12711,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49000,76000,54000,82000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 12712,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 12713,0
va (VaSet
isHidden 1
)
xt "50910,79700,54410,80900"
st "gates"
blo "50910,80700"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 12714,0
va (VaSet
isHidden 1
)
xt "50910,80700,55510,81900"
st "inverter"
blo "50910,81700"
tm "CptNameMgr"
)
*64 (Text
uid 12715,0
va (VaSet
)
xt "50910,80900,53510,82100"
st "I27"
blo "50910,81900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12716,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12717,0
text (MLText
uid 12718,0
va (VaSet
isHidden 1
)
xt "49000,82400,62400,83600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 12719,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "49250,80250,50750,81750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*65 (Net
uid 12737,0
decl (Decl
n "reset_n"
t "std_uLogic"
o 2
suid 172,0
)
declText (MLText
uid 12738,0
va (VaSet
)
xt "2000,11400,15900,12600"
st "reset_n      : std_uLogic"
)
)
*66 (PortIoInOut
uid 12799,0
shape (CompositeShape
uid 12800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 12801,0
sl 0
xt "131500,24625,133000,25375"
)
(Line
uid 12802,0
sl 0
xt "131000,25000,131500,25000"
pts [
"131000,25000"
"131500,25000"
]
)
]
)
stc 0
tg (WTG
uid 12803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12804,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "134000,24300,137100,25700"
st "I_O"
blo "134000,25500"
tm "WireNameMgr"
)
)
)
*67 (SaComponent
uid 12834,0
optionalChildren [
*68 (CptPort
uid 12826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12827,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114250,42625,115000,43375"
)
tg (CPTG
uid 12828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12829,0
va (VaSet
isHidden 1
)
xt "509000,42700,511300,43900"
st "in1"
blo "509000,43700"
)
s (Text
uid 12844,0
va (VaSet
isHidden 1
)
xt "509000,43900,509000,43900"
blo "509000,43900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*69 (CptPort
uid 12830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12831,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120000,42625,120750,43375"
)
tg (CPTG
uid 12832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12833,0
va (VaSet
isHidden 1
)
xt "511000,42700,514000,43900"
st "out1"
ju 2
blo "514000,43700"
)
s (Text
uid 12845,0
va (VaSet
isHidden 1
)
xt "514000,43900,514000,43900"
ju 2
blo "514000,43900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 12835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,40000,120000,46000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 12836,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 12837,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "115910,45700,118310,46700"
st "gates"
blo "115910,46500"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 12838,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "115910,46700,121410,47700"
st "bufferUlogic"
blo "115910,47500"
tm "CptNameMgr"
)
*72 (Text
uid 12839,0
va (VaSet
font "Arial,8,1"
)
xt "115910,46700,116910,47700"
st "I4"
blo "115910,47500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12840,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12841,0
text (MLText
uid 12842,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "115000,48600,132000,49400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 12843,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "115250,44250,116750,45750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*73 (Net
uid 13145,0
decl (Decl
n "Q"
t "std_uLogic_vector"
b "(1 TO 2)"
o 7
suid 175,0
)
declText (MLText
uid 13146,0
va (VaSet
)
xt "2000,29000,28200,30200"
st "SIGNAL Q            : std_uLogic_vector(1 TO 2)"
)
)
*74 (Net
uid 13512,0
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 18
suid 176,0
)
declText (MLText
uid 13513,0
va (VaSet
)
xt "2000,42200,34500,43400"
st "SIGNAL testOut      : std_ulogic_vector(1 to testOutBitNb)"
)
)
*75 (PortIoIn
uid 13734,0
shape (CompositeShape
uid 13735,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 13736,0
sl 0
ro 270
xt "32000,30625,33500,31375"
)
(Line
uid 13737,0
sl 0
ro 270
xt "33500,31000,34000,31000"
pts [
"33500,31000"
"34000,31000"
]
)
]
)
stc 0
tg (WTG
uid 13738,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13739,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "28050,30300,30750,31700"
st "sCl"
ju 2
blo "30750,31500"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 13756,0
decl (Decl
n "sDaOut"
t "std_uLogic"
o 17
suid 180,0
)
declText (MLText
uid 13757,0
va (VaSet
)
xt "2000,41000,20800,42200"
st "SIGNAL sDaOut       : std_uLogic"
)
)
*77 (Net
uid 13758,0
decl (Decl
n "sDaIn"
t "std_uLogic"
o 15
suid 181,0
)
declText (MLText
uid 13759,0
va (VaSet
)
xt "2000,38600,20300,39800"
st "SIGNAL sDaIn        : std_uLogic"
)
)
*78 (SaComponent
uid 13887,0
optionalChildren [
*79 (CptPort
uid 13897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13898,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "114250,49625,115000,50375"
)
tg (CPTG
uid 13899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13900,0
va (VaSet
isHidden 1
)
xt "509000,49700,511300,50900"
st "in1"
blo "509000,50700"
)
s (Text
uid 13901,0
va (VaSet
isHidden 1
)
xt "509000,50900,509000,50900"
blo "509000,50900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*80 (CptPort
uid 13902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13903,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "120000,49625,120750,50375"
)
tg (CPTG
uid 13904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13905,0
va (VaSet
isHidden 1
)
xt "511000,49700,514000,50900"
st "out1"
ju 2
blo "514000,50700"
)
s (Text
uid 13906,0
va (VaSet
isHidden 1
)
xt "514000,50900,514000,50900"
ju 2
blo "514000,50900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 13888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,47000,120000,53000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 13889,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
uid 13890,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "115910,52700,118310,53700"
st "gates"
blo "115910,53500"
tm "BdLibraryNameMgr"
)
*82 (Text
uid 13891,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "115910,53700,121410,54700"
st "bufferUlogic"
blo "115910,54500"
tm "CptNameMgr"
)
*83 (Text
uid 13892,0
va (VaSet
font "Arial,8,1"
)
xt "115910,53700,116910,54700"
st "I5"
blo "115910,54500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13893,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13894,0
text (MLText
uid 13895,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "115000,55600,132000,56400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 13896,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "115250,51250,116750,52750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*84 (SaComponent
uid 14195,0
optionalChildren [
*85 (CptPort
uid 14205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14206,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,30625,47000,31375"
)
tg (CPTG
uid 14207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14208,0
va (VaSet
font "Verdana,8,0"
)
xt "48000,30300,49100,31300"
st "D"
blo "48000,31100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*86 (CptPort
uid 14209,0
optionalChildren [
*87 (FFT
pts [
"47750,35000"
"47000,35375"
"47000,34625"
]
uid 14213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,34625,47750,35375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14210,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46250,34625,47000,35375"
)
tg (CPTG
uid 14211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14212,0
va (VaSet
font "Verdana,8,0"
)
xt "48000,34400,50100,35400"
st "CLK"
blo "48000,35200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*88 (CptPort
uid 14214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14215,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "49625,37000,50375,37750"
)
tg (CPTG
uid 14216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14217,0
va (VaSet
font "Verdana,8,0"
)
xt "49300,35600,51400,36600"
st "CLR"
blo "49300,36400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*89 (CptPort
uid 14218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14219,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "53000,30625,53750,31375"
)
tg (CPTG
uid 14220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14221,0
va (VaSet
font "Verdana,8,0"
)
xt "50900,30300,52000,31300"
st "Q"
ju 2
blo "52000,31100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 14196,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47000,29000,53000,37000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 14197,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 14198,0
va (VaSet
)
xt "50600,36700,57200,37900"
st "sequential"
blo "50600,37700"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 14199,0
va (VaSet
)
xt "50600,37900,53300,39100"
st "DFF"
blo "50600,38900"
tm "CptNameMgr"
)
*92 (Text
uid 14200,0
va (VaSet
)
xt "50600,39100,53200,40300"
st "I23"
blo "50600,40100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14201,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14202,0
text (MLText
uid 14203,0
va (VaSet
isHidden 1
)
xt "54000,36400,67400,37600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 14204,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "47250,35250,48750,36750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*93 (Net
uid 14240,0
decl (Decl
n "sClSynch"
t "std_uLogic"
o 14
suid 189,0
)
declText (MLText
uid 14241,0
va (VaSet
)
xt "2000,37400,21100,38600"
st "SIGNAL sClSynch     : std_uLogic"
)
)
*94 (SaComponent
uid 14242,0
optionalChildren [
*95 (CptPort
uid 14252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14253,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66250,44625,67000,45375"
)
tg (CPTG
uid 14254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14255,0
va (VaSet
font "Verdana,8,0"
)
xt "68000,44300,69100,45300"
st "D"
blo "68000,45100"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*96 (CptPort
uid 14256,0
optionalChildren [
*97 (FFT
pts [
"67750,49000"
"67000,49375"
"67000,48625"
]
uid 14260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,48625,67750,49375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14257,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "66250,48625,67000,49375"
)
tg (CPTG
uid 14258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14259,0
va (VaSet
font "Verdana,8,0"
)
xt "68000,48400,70100,49400"
st "CLK"
blo "68000,49200"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*98 (CptPort
uid 14261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14262,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "69625,51000,70375,51750"
)
tg (CPTG
uid 14263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14264,0
va (VaSet
font "Verdana,8,0"
)
xt "69300,49600,71400,50600"
st "CLR"
blo "69300,50400"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*99 (CptPort
uid 14265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14266,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "73000,44625,73750,45375"
)
tg (CPTG
uid 14267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14268,0
va (VaSet
font "Verdana,8,0"
)
xt "70900,44300,72000,45300"
st "Q"
ju 2
blo "72000,45100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 14243,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,43000,73000,51000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 14244,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 14245,0
va (VaSet
)
xt "70600,50700,77200,51900"
st "sequential"
blo "70600,51700"
tm "BdLibraryNameMgr"
)
*101 (Text
uid 14246,0
va (VaSet
)
xt "70600,51900,73300,53100"
st "DFF"
blo "70600,52900"
tm "CptNameMgr"
)
*102 (Text
uid 14247,0
va (VaSet
)
xt "70600,53100,73200,54300"
st "I24"
blo "70600,54100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14248,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14249,0
text (MLText
uid 14250,0
va (VaSet
isHidden 1
)
xt "74000,50400,87400,51600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
viewicon (ZoomableIcon
uid 14251,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "67250,49250,68750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*103 (Net
uid 14287,0
decl (Decl
n "sDaInSynch"
t "std_uLogic"
o 16
suid 191,0
)
declText (MLText
uid 14288,0
va (VaSet
)
xt "2000,39800,21900,41000"
st "SIGNAL sDaInSynch   : std_uLogic"
)
)
*104 (Net
uid 14748,0
decl (Decl
n "forwards"
t "std_ulogic"
o 8
suid 192,0
)
declText (MLText
uid 14749,0
va (VaSet
)
xt "2000,30200,20200,31400"
st "SIGNAL forwards     : std_ulogic"
)
)
*105 (Net
uid 14754,0
decl (Decl
n "pwm"
t "std_ulogic"
o 10
suid 193,0
)
declText (MLText
uid 14755,0
va (VaSet
)
xt "2000,32600,19700,33800"
st "SIGNAL pwm          : std_ulogic"
)
)
*106 (SaComponent
uid 16546,0
optionalChildren [
*107 (CptPort
uid 16514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,42625,82000,43375"
)
tg (CPTG
uid 16516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16517,0
va (VaSet
)
xt "83000,42400,86500,43600"
st "sClIn"
blo "83000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_uLogic"
o 3
suid 2054,0
)
)
)
*108 (CptPort
uid 16518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,44625,82000,45375"
)
tg (CPTG
uid 16520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16521,0
va (VaSet
)
xt "83000,44400,86800,45600"
st "sDaIn"
blo "83000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_uLogic"
o 4
suid 2055,0
)
)
)
*109 (CptPort
uid 16522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16523,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,46625,82000,47375"
)
tg (CPTG
uid 16524,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16525,0
va (VaSet
)
xt "83000,46400,87600,47600"
st "sDaOut"
blo "83000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_uLogic"
o 7
suid 2061,0
)
)
)
*110 (CptPort
uid 16526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,42625,98750,43375"
)
tg (CPTG
uid 16528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16529,0
va (VaSet
)
xt "92100,42400,97000,43600"
st "forwards"
ju 2
blo "97000,43400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "forwards"
t "std_ulogic"
o 5
suid 2065,0
)
)
)
*111 (CptPort
uid 16530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,44625,98750,45375"
)
tg (CPTG
uid 16532,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16533,0
va (VaSet
)
xt "94100,44400,97000,45600"
st "pwm"
ju 2
blo "97000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm"
t "std_ulogic"
o 6
suid 2066,0
)
)
)
*112 (CptPort
uid 16534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,52625,82000,53375"
)
tg (CPTG
uid 16536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16537,0
va (VaSet
)
xt "83000,52400,86300,53600"
st "reset"
blo "83000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2067,0
)
)
)
*113 (CptPort
uid 16538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81250,50625,82000,51375"
)
tg (CPTG
uid 16540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16541,0
va (VaSet
)
xt "83000,50400,86400,51600"
st "clock"
blo "83000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2068,0
)
)
)
*114 (CptPort
uid 16542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16543,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89625,38250,90375,39000"
)
tg (CPTG
uid 16544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16545,0
va (VaSet
)
xt "88000,40000,92600,41200"
st "testOut"
blo "88000,41000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 8
suid 2069,0
)
)
)
]
shape (Rectangle
uid 16547,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "82000,39000,98000,55000"
)
oxt "35000,9000,51000,25000"
ttg (MlTextGroup
uid 16548,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 16549,0
va (VaSet
)
xt "82100,54700,87100,55900"
st "DcMotor"
blo "82100,55700"
tm "BdLibraryNameMgr"
)
*116 (Text
uid 16550,0
va (VaSet
)
xt "82100,55900,92600,57100"
st "dcMotorController"
blo "82100,56900"
tm "CptNameMgr"
)
*117 (Text
uid 16551,0
va (VaSet
)
xt "82100,57100,84000,58300"
st "I0"
blo "82100,58100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16552,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16553,0
text (MLText
uid 16554,0
va (VaSet
font "Courier New,8,0"
)
xt "82000,58800,116500,65200"
st "i2cBitNb               = i2cBitNb                  ( positive )  
speedBitNb             = speedBitNb                ( positive )  
prescalerBitNb         = prescalerBitNb            ( positive )  
kartBaseAddress        = kartBaseAddress           ( positive )  
dcBaseAddress          = dcBaseAddress             ( natural  )  
orientationBaseAddress = orientationBaseAddress    ( natural  )  
hwOrientationBitNb     = hwOrientationBitNb        ( positive )  
testOutBitNb           = testOutBitNb              ( positive )  "
)
header ""
)
elements [
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "speedBitNb"
type "positive"
value "speedBitNb"
)
(GiElement
name "prescalerBitNb"
type "positive"
value "prescalerBitNb"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "dcBaseAddress"
type "natural"
value "dcBaseAddress"
)
(GiElement
name "orientationBaseAddress"
type "natural"
value "orientationBaseAddress"
)
(GiElement
name "hwOrientationBitNb"
type "positive"
value "hwOrientationBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
)
viewicon (ZoomableIcon
uid 16555,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "82250,53250,83750,54750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*118 (Wire
uid 844,0
shape (OrthoPolyLine
uid 845,0
va (VaSet
vasetType 3
)
xt "42000,51000,81250,63000"
pts [
"81250,51000"
"78000,51000"
"78000,63000"
"42000,63000"
]
)
start &113
end &1
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 847,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,61600,45800,63000"
st "clock"
blo "42000,62800"
tm "WireNameMgr"
)
)
on &2
)
*119 (Wire
uid 2463,0
shape (OrthoPolyLine
uid 2464,0
va (VaSet
vasetType 3
)
xt "76750,53000,81250,71000"
pts [
"76750,71000"
"80000,71000"
"80000,53000"
"81250,53000"
]
)
start &32
end &112
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2466,0
va (VaSet
font "Verdana,12,0"
)
xt "76000,51600,84600,53000"
st "resetSynch"
blo "76000,52800"
tm "WireNameMgr"
)
)
on &3
)
*120 (Wire
uid 6761,0
shape (OrthoPolyLine
uid 6762,0
va (VaSet
vasetType 3
)
xt "56000,71000,59000,71000"
pts [
"56000,71000"
"59000,71000"
]
)
start &17
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6764,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "54600,67800,56000,73000"
st "logic_1"
blo "55800,73000"
tm "WireNameMgr"
)
)
on &37
)
*121 (Wire
uid 6766,0
shape (OrthoPolyLine
uid 6767,0
va (VaSet
vasetType 3
)
xt "56000,75000,59000,75000"
pts [
"59000,75000"
"56000,75000"
]
)
start &23
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6771,0
va (VaSet
font "Verdana,12,0"
)
xt "53000,73600,56800,75000"
st "clock"
blo "53000,74800"
tm "WireNameMgr"
)
)
on &2
)
*122 (Wire
uid 6772,0
shape (OrthoPolyLine
uid 6773,0
va (VaSet
vasetType 3
)
xt "65000,71000,71000,71000"
pts [
"65000,71000"
"71000,71000"
]
)
start &26
end &31
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6775,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,69600,75200,71000"
st "resetSynch_n"
blo "65000,70800"
tm "WireNameMgr"
)
)
on &38
)
*123 (Wire
uid 6776,0
shape (OrthoPolyLine
uid 6777,0
va (VaSet
vasetType 3
)
xt "54750,77000,62000,79000"
pts [
"62000,77000"
"62000,79000"
"54750,79000"
]
)
start &25
end &60
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6779,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,77600,61100,79000"
st "reset"
blo "57000,78800"
tm "WireNameMgr"
)
)
on &39
)
*124 (Wire
uid 8778,0
shape (OrthoPolyLine
uid 8779,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123000,13000,131000,13000"
pts [
"123000,13000"
"131000,13000"
]
)
start &40
end &44
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8783,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,11600,131600,13000"
st "jtagIo"
blo "127000,12800"
tm "WireNameMgr"
)
)
on &45
)
*125 (Wire
uid 10721,0
shape (OrthoPolyLine
uid 10722,0
va (VaSet
vasetType 3
)
xt "34000,31000,47000,31000"
pts [
"47000,31000"
"34000,31000"
]
)
start &85
end &75
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10728,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,29600,36700,31000"
st "sCl"
blo "34000,30800"
tm "WireNameMgr"
)
)
on &50
)
*126 (Wire
uid 10737,0
shape (OrthoPolyLine
uid 10738,0
va (VaSet
vasetType 3
)
xt "34250,45000,42000,45000"
pts [
"42000,45000"
"34250,45000"
]
)
start &46
end &52
sat 4
eat 32
st 0
sf 1
si 0
tg (WTG
uid 10743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10744,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,43600,37200,45000"
st "sDa"
blo "34000,44800"
tm "WireNameMgr"
)
)
on &51
)
*127 (Wire
uid 12094,0
shape (OrthoPolyLine
uid 12095,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123000,25000,131000,25000"
pts [
"131000,25000"
"123000,25000"
]
)
start &66
end &53
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12099,0
va (VaSet
font "Verdana,12,0"
)
xt "128000,23600,131100,25000"
st "I_O"
blo "128000,24800"
tm "WireNameMgr"
)
)
on &57
)
*128 (Wire
uid 12733,0
shape (OrthoPolyLine
uid 12734,0
va (VaSet
vasetType 3
)
xt "42000,79000,49000,79000"
pts [
"49000,79000"
"42000,79000"
]
)
start &59
end &15
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 12735,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12736,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,77600,47700,79000"
st "reset_n"
blo "42000,78800"
tm "WireNameMgr"
)
s (Text
uid 12798,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "42000,79000,42000,79000"
blo "42000,79000"
tm "SignalTypeMgr"
)
)
on &65
)
*129 (Wire
uid 12848,0
shape (OrthoPolyLine
uid 12849,0
va (VaSet
vasetType 3
)
xt "120000,43000,131000,43000"
pts [
"120000,43000"
"131000,43000"
]
)
start &69
sat 32
eat 16
sl "(15)"
stc 0
sf 1
si 0
tg (WTG
uid 12852,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12853,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,41600,132700,43000"
st "I_O(15)"
blo "127000,42800"
tm "WireNameMgr"
)
s (Text
uid 12923,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,43000,127000,43000"
blo "127000,43000"
tm "SignalTypeMgr"
)
)
on &57
)
*130 (Wire
uid 13137,0
shape (OrthoPolyLine
uid 13138,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103000,25000,107000,25000"
pts [
"103000,25000"
"107000,25000"
]
)
end &53
sat 16
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13144,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,23600,104800,25000"
st "Q"
blo "103000,24800"
tm "WireNameMgr"
)
)
on &73
)
*131 (Wire
uid 13514,0
shape (OrthoPolyLine
uid 13515,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,27000,107000,38250"
pts [
"90000,38250"
"90000,27000"
"107000,27000"
]
)
start &114
end &53
sat 32
eat 1
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 13518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13519,0
va (VaSet
font "Verdana,12,0"
)
xt "101000,25600,106600,27000"
st "testOut"
blo "101000,26800"
tm "WireNameMgr"
)
)
on &74
)
*132 (Wire
uid 13728,0
shape (OrthoPolyLine
uid 13729,0
va (VaSet
vasetType 3
)
xt "53000,31000,81250,43000"
pts [
"81250,43000"
"78000,43000"
"78000,31000"
"53000,31000"
]
)
start &107
end &89
es 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 13732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13733,0
va (VaSet
font "Verdana,12,0"
)
xt "75250,41600,81650,43000"
st "sClSynch"
blo "75250,42800"
tm "WireNameMgr"
)
)
on &93
)
*133 (Wire
uid 13742,0
shape (OrthoPolyLine
uid 13743,0
va (VaSet
vasetType 3
)
xt "58000,45000,67000,45000"
pts [
"67000,45000"
"58000,45000"
]
)
start &95
end &46
ss 0
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 13746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13747,0
va (VaSet
font "Verdana,12,0"
)
xt "60000,43600,64500,45000"
st "sDaIn"
blo "60000,44800"
tm "WireNameMgr"
)
)
on &77
)
*134 (Wire
uid 13750,0
shape (OrthoPolyLine
uid 13751,0
va (VaSet
vasetType 3
)
xt "58000,47000,81250,55000"
pts [
"81250,47000"
"76000,47000"
"76000,55000"
"62000,55000"
"62000,47000"
"58000,47000"
]
)
start &109
end &46
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 13754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13755,0
va (VaSet
font "Verdana,12,0"
)
xt "75000,45600,80500,47000"
st "sDaOut"
blo "75000,46800"
tm "WireNameMgr"
)
)
on &76
)
*135 (Wire
uid 13907,0
shape (OrthoPolyLine
uid 13908,0
va (VaSet
vasetType 3
)
xt "120000,50000,131000,50000"
pts [
"120000,50000"
"131000,50000"
]
)
start &80
sat 32
eat 16
sl "(16)"
stc 0
sf 1
si 0
tg (WTG
uid 13911,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13912,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,48600,132700,50000"
st "I_O(16)"
blo "127000,49800"
tm "WireNameMgr"
)
s (Text
uid 13913,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "127000,50000,127000,50000"
blo "127000,50000"
tm "SignalTypeMgr"
)
)
on &57
)
*136 (Wire
uid 14222,0
shape (OrthoPolyLine
uid 14223,0
va (VaSet
vasetType 3
)
xt "43000,35000,47000,35000"
pts [
"47000,35000"
"43000,35000"
]
)
start &86
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14227,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,33600,45800,35000"
st "clock"
blo "42000,34800"
tm "WireNameMgr"
)
)
on &2
)
*137 (Wire
uid 14228,0
shape (OrthoPolyLine
uid 14229,0
va (VaSet
vasetType 3
)
xt "43000,37000,50000,39000"
pts [
"50000,37000"
"50000,39000"
"43000,39000"
]
)
start &88
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14233,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,37600,50600,39000"
st "resetSynch"
blo "42000,38800"
tm "WireNameMgr"
)
)
on &3
)
*138 (Wire
uid 14269,0
shape (OrthoPolyLine
uid 14270,0
va (VaSet
vasetType 3
)
xt "64000,49000,67000,49000"
pts [
"67000,49000"
"64000,49000"
]
)
start &96
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14274,0
va (VaSet
font "Verdana,12,0"
)
xt "63000,47600,66800,49000"
st "clock"
blo "63000,48800"
tm "WireNameMgr"
)
)
on &2
)
*139 (Wire
uid 14275,0
shape (OrthoPolyLine
uid 14276,0
va (VaSet
vasetType 3
)
xt "64000,51000,70000,53000"
pts [
"70000,51000"
"70000,53000"
"64000,53000"
]
)
start &98
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14280,0
va (VaSet
font "Verdana,12,0"
)
xt "63000,51600,71600,53000"
st "resetSynch"
blo "63000,52800"
tm "WireNameMgr"
)
)
on &3
)
*140 (Wire
uid 14283,0
shape (OrthoPolyLine
uid 14284,0
va (VaSet
vasetType 3
)
xt "73000,45000,81250,45000"
pts [
"81250,45000"
"73000,45000"
]
)
start &108
end &99
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 14285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14286,0
va (VaSet
font "Verdana,12,0"
)
xt "75250,43600,84250,45000"
st "sDaInSynch"
blo "75250,44800"
tm "WireNameMgr"
)
)
on &103
)
*141 (Wire
uid 14750,0
shape (OrthoPolyLine
uid 14751,0
va (VaSet
vasetType 3
)
xt "98750,43000,115000,43000"
pts [
"98750,43000"
"115000,43000"
]
)
start &110
end &68
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 14752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14753,0
va (VaSet
font "Verdana,12,0"
)
xt "100750,41600,107150,43000"
st "forwards"
blo "100750,42800"
tm "WireNameMgr"
)
)
on &104
)
*142 (Wire
uid 14756,0
shape (OrthoPolyLine
uid 14757,0
va (VaSet
vasetType 3
)
xt "98750,45000,115000,50000"
pts [
"98750,45000"
"112000,45000"
"112000,50000"
"115000,50000"
]
)
start &111
end &79
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 14758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14759,0
va (VaSet
font "Verdana,12,0"
)
xt "100750,43600,104550,45000"
st "pwm"
blo "100750,44800"
tm "WireNameMgr"
)
)
on &105
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *143 (PackageList
uid 9,0
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
uid 10,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*145 (MLText
uid 11,0
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,13900,7000"
st "LIBRARY ieee;
   USE ieee.std_logic_1164.all;
   USE ieee.numeric_std.all;

LIBRARY gates;
   USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 12,0
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 13,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*147 (Text
uid 14,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*148 (MLText
uid 15,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*149 (Text
uid 16,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*150 (MLText
uid 17,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*151 (Text
uid 18,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*152 (MLText
uid 19,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "95,31,1402,893"
viewArea "-2200,-2200,154177,104177"
cachedDiagramExtent "0,0,514000,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 16555,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "100,900,4700,2100"
st "Panel0"
blo "100,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
va (VaSet
)
xt "2200,3500,7500,4700"
st "<library>"
blo "2200,4500"
tm "BdLibraryNameMgr"
)
*154 (Text
va (VaSet
)
xt "2200,4700,7000,5900"
st "<block>"
blo "2200,5700"
tm "BlkNameMgr"
)
*155 (Text
va (VaSet
)
xt "2200,5900,4100,7100"
st "I0"
blo "2200,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
va (VaSet
)
xt "550,3500,4750,4700"
st "Library"
blo "550,4500"
)
*157 (Text
va (VaSet
)
xt "550,4700,9450,5900"
st "MWComponent"
blo "550,5700"
)
*158 (Text
va (VaSet
)
xt "550,5900,2450,7100"
st "I0"
blo "550,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
va (VaSet
)
xt "900,3500,5100,4700"
st "Library"
blo "900,4500"
tm "BdLibraryNameMgr"
)
*160 (Text
va (VaSet
)
xt "900,4700,9300,5900"
st "SaComponent"
blo "900,5700"
tm "CptNameMgr"
)
*161 (Text
va (VaSet
)
xt "900,5900,2800,7100"
st "I0"
blo "900,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
va (VaSet
)
xt "500,3500,4700,4700"
st "Library"
blo "500,4500"
)
*163 (Text
va (VaSet
)
xt "500,4700,9900,5900"
st "VhdlComponent"
blo "500,5700"
)
*164 (Text
va (VaSet
)
xt "500,5900,2400,7100"
st "I0"
blo "500,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
va (VaSet
)
xt "50,3500,4250,4700"
st "Library"
blo "50,4500"
)
*166 (Text
va (VaSet
)
xt "50,4700,10750,5900"
st "VerilogComponent"
blo "50,5700"
)
*167 (Text
va (VaSet
)
xt "50,5900,1950,7100"
st "I0"
blo "50,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3150,4000,5150,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*169 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3150,5000,4150,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,3400,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,4700,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,1300,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "2150,-1000,16350,0"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "150,250,1150,1250"
st "1"
blo "150,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,24100,21000"
st "Frame Declarations"
blo "14100,20800"
)
*171 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "1100,-1000,9900,0"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "150,250,1150,1250"
st "1"
blo "150,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,24100,21000"
st "Frame Declarations"
blo "14100,20800"
)
*173 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "0,8200,7000,9200"
st "Declarations"
blo "0,9000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "0,9200,3400,10200"
st "Ports:"
blo "0,10000"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "0,17400,4800,18400"
st "Pre User:"
blo "0,18200"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,18400,34500,28000"
st "constant clockFrequency : real := 10.0E6;

constant i2cBitNb : positive := 10;

constant kartBaseAddress: positive := 16#26#; -- must be even
constant dcBaseAddress: natural := 0;
constant prescalerBitNb: positive := 16;
constant speedBitNb: positive := 5;

constant orientationBaseAddress: natural := 10;
constant hwOrientationBitNb : positive := 3;
constant testOutBitNb : positive := 8;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "0,28000,9000,29000"
st "Diagram Signals:"
blo "0,28800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "0,8200,6000,9200"
st "Post User:"
blo "0,9000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,8200,0,8200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 193,0
usingSuid 1
emptyRow *174 (LEmptyRow
)
uid 22,0
optionalChildren [
*175 (RefLabelRowHdr
)
*176 (TitleRowHdr
)
*177 (FilterRowHdr
)
*178 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*179 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*180 (GroupColHdr
tm "GroupColHdrMgr"
)
*181 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*182 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*183 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*184 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*185 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*186 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*187 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 1217,0
)
*188 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 12
suid 5,0
)
)
uid 1225,0
)
*189 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_1"
t "std_uLogic"
o 9
suid 110,0
)
)
uid 6786,0
)
*190 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 13
suid 111,0
)
)
uid 6788,0
)
*191 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_uLogic"
o 11
suid 119,0
)
)
uid 8125,0
)
*192 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "jtagIo"
t "std_ulogic_vector"
b "(1 TO jtagBitNb)"
o 4
suid 123,0
)
)
uid 8837,0
)
*193 (LeafLogPort
port (LogicalPort
decl (Decl
n "sCl"
t "std_logic"
o 3
suid 150,0
)
)
uid 10773,0
)
*194 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sDa"
t "std_logic"
o 6
suid 152,0
)
)
uid 10777,0
)
*195 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "I_O"
t "std_logic_vector"
b "(1 TO ioBitNb)"
o 5
suid 170,0
)
)
uid 12651,0
)
*196 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_uLogic"
o 2
suid 172,0
)
)
uid 12739,0
)
*197 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Q"
t "std_uLogic_vector"
b "(1 TO 2)"
o 7
suid 175,0
)
)
uid 13147,0
)
*198 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 18
suid 176,0
)
)
uid 13520,0
)
*199 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOut"
t "std_uLogic"
o 17
suid 180,0
)
)
uid 13762,0
)
*200 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaIn"
t "std_uLogic"
o 15
suid 181,0
)
)
uid 13764,0
)
*201 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClSynch"
t "std_uLogic"
o 14
suid 189,0
)
)
uid 14289,0
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaInSynch"
t "std_uLogic"
o 16
suid 191,0
)
)
uid 14291,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "forwards"
t "std_ulogic"
o 8
suid 192,0
)
)
uid 14760,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm"
t "std_ulogic"
o 10
suid 193,0
)
)
uid 14762,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 35,0
optionalChildren [
*205 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *206 (MRCItem
litem &174
pos 18
dimension 20
)
uid 37,0
optionalChildren [
*207 (MRCItem
litem &175
pos 0
dimension 20
uid 38,0
)
*208 (MRCItem
litem &176
pos 1
dimension 23
uid 39,0
)
*209 (MRCItem
litem &177
pos 2
hidden 1
dimension 20
uid 40,0
)
*210 (MRCItem
litem &187
pos 0
dimension 20
uid 1218,0
)
*211 (MRCItem
litem &188
pos 7
dimension 20
uid 1226,0
)
*212 (MRCItem
litem &189
pos 8
dimension 20
uid 6787,0
)
*213 (MRCItem
litem &190
pos 9
dimension 20
uid 6789,0
)
*214 (MRCItem
litem &191
pos 6
dimension 20
uid 8126,0
)
*215 (MRCItem
litem &192
pos 1
dimension 20
uid 8838,0
)
*216 (MRCItem
litem &193
pos 2
dimension 20
uid 10774,0
)
*217 (MRCItem
litem &194
pos 3
dimension 20
uid 10778,0
)
*218 (MRCItem
litem &195
pos 4
dimension 20
uid 12652,0
)
*219 (MRCItem
litem &196
pos 5
dimension 20
uid 12740,0
)
*220 (MRCItem
litem &197
pos 10
dimension 20
uid 13148,0
)
*221 (MRCItem
litem &198
pos 11
dimension 20
uid 13521,0
)
*222 (MRCItem
litem &199
pos 12
dimension 20
uid 13763,0
)
*223 (MRCItem
litem &200
pos 13
dimension 20
uid 13765,0
)
*224 (MRCItem
litem &201
pos 14
dimension 20
uid 14290,0
)
*225 (MRCItem
litem &202
pos 15
dimension 20
uid 14292,0
)
*226 (MRCItem
litem &203
pos 16
dimension 20
uid 14761,0
)
*227 (MRCItem
litem &204
pos 17
dimension 20
uid 14763,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 41,0
optionalChildren [
*228 (MRCItem
litem &178
pos 0
dimension 20
uid 42,0
)
*229 (MRCItem
litem &180
pos 1
dimension 50
uid 43,0
)
*230 (MRCItem
litem &181
pos 2
dimension 100
uid 44,0
)
*231 (MRCItem
litem &182
pos 3
dimension 50
uid 45,0
)
*232 (MRCItem
litem &183
pos 4
dimension 100
uid 46,0
)
*233 (MRCItem
litem &184
pos 5
dimension 100
uid 47,0
)
*234 (MRCItem
litem &185
pos 6
dimension 50
uid 48,0
)
*235 (MRCItem
litem &186
pos 7
dimension 80
uid 49,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 36,0
vaOverrides [
]
)
]
)
uid 21,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *236 (LEmptyRow
)
uid 51,0
optionalChildren [
*237 (RefLabelRowHdr
)
*238 (TitleRowHdr
)
*239 (FilterRowHdr
)
*240 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*241 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*242 (GroupColHdr
tm "GroupColHdrMgr"
)
*243 (NameColHdr
tm "GenericNameColHdrMgr"
)
*244 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*245 (InitColHdr
tm "GenericValueColHdrMgr"
)
*246 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*247 (EolColHdr
tm "GenericEolColHdrMgr"
)
*248 (LogGeneric
generic (GiElement
name "ioBitNb"
type "positive"
value "20"
)
uid 12994,0
)
*249 (LogGeneric
generic (GiElement
name "jtagBitNb"
type "positive"
value "3"
)
uid 12996,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 63,0
optionalChildren [
*250 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *251 (MRCItem
litem &236
pos 2
dimension 20
)
uid 65,0
optionalChildren [
*252 (MRCItem
litem &237
pos 0
dimension 20
uid 66,0
)
*253 (MRCItem
litem &238
pos 1
dimension 23
uid 67,0
)
*254 (MRCItem
litem &239
pos 2
hidden 1
dimension 20
uid 68,0
)
*255 (MRCItem
litem &248
pos 0
dimension 20
uid 12993,0
)
*256 (MRCItem
litem &249
pos 1
dimension 20
uid 12995,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 69,0
optionalChildren [
*257 (MRCItem
litem &240
pos 0
dimension 20
uid 70,0
)
*258 (MRCItem
litem &242
pos 1
dimension 50
uid 71,0
)
*259 (MRCItem
litem &243
pos 2
dimension 100
uid 72,0
)
*260 (MRCItem
litem &244
pos 3
dimension 100
uid 73,0
)
*261 (MRCItem
litem &245
pos 4
dimension 50
uid 74,0
)
*262 (MRCItem
litem &246
pos 5
dimension 50
uid 75,0
)
*263 (MRCItem
litem &247
pos 6
dimension 80
uid 76,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 64,0
vaOverrides [
]
)
]
)
uid 50,0
type 1
)
activeModelName "BlockDiag"
)
