0.7
2020.2
Oct 14 2022
05:20:55
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.sim/sim_1/behav/xsim/glbl.v,1665704904,verilog,,,,glbl,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sim_1/new/ALU_decoder.sv,1697006414,systemVerilog,,,,ALU_decoder_tb,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sim_1/new/RISCV32I_tb.sv,1697464834,systemVerilog,,,,RISCV32I_tb,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sim_1/new/controller_tb.sv,1696997381,systemVerilog,,,,controller_tb,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/Instruction_memory.sv,1697466605,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/RISCV32I.sv,,Instruction_memory,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/RISCV32I.sv,1697466536,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/alu.sv,,RISCV32I,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/alu.sv,1697424488,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/aluDecoder.sv,,alu,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/aluDecoder.sv,1697394324,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/branch_comp.sv,,aluDecoder,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/branch_comp.sv,1697358541,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/controller.sv,,branch_comp,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/controller.sv,1697452616,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/cycle_counter.sv,,controller,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/cycle_counter.sv,1697450247,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/data_extract.sv,,cycle_counter,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/data_extract.sv,1697424456,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/data_memory.sv,,data_extract,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/data_memory.sv,1697424453,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/datapath.sv,,data_memory,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/datapath.sv,1697431615,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/imm_gen.sv,,datapath,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/imm_gen.sv,1697453807,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/instruction_fetch.sv,,imm_gen,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/instruction_fetch.sv,1697453061,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/newController.sv,,instruction_fetch,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/newController.sv,1697475492,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/register_memory.sv,,newController,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sources_1/new/register_memory.sv,1697026724,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/Final_project.srcs/sim_1/new/RISCV32I_tb.sv,,register_memory,,uvm,,,,,,
