
---------- Begin Simulation Statistics ----------
final_tick                               447503619500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160173                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858316                       # Number of bytes of host memory used
host_op_rate                                   163556                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6555.43                       # Real time elapsed on the host
host_tick_rate                               68264562                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1050000006                       # Number of instructions simulated
sim_ops                                    1072180335                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.447504                       # Number of seconds simulated
sim_ticks                                447503619500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    2                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       4                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       1                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         6                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              15                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    4                       # Number of instructions committed
system.cpu.commit.committedOps                      4                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           55                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.072727                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.424026                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           53     96.36%     96.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      1.82%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            1      1.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           55                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         4                       # Number of committed integer instructions.
system.cpu.commit.loads                             1                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                3     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               1     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 4                       # Class of committed instruction
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           4                       # Number of Instructions Simulated
system.cpu.committedOps                             4                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              91.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        91.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                     1                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                     1                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                    1                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                     19                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       51                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         4                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      2                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                     1                       # Number of squashed instructions handled by decode
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                           4                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         4                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             4                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     2                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             25                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.010989                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 46                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                  1                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.068681                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 58                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.431034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.787992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       54     93.10%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        1      1.72%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   58                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                             306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.052198                       # Inst execution rate
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       1                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     1                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  19                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     1                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    19                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      2                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         8                       # num instructions consuming a value
system.cpu.iew.wb_count                            19                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                            1                       # average fanout of values written-back
system.cpu.iew.wb_producers                         8                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.052198                       # insts written-back per cycle
system.cpu.iew.wb_sent                             19                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       57                       # number of integer regfile reads
system.cpu.int_regfile_writes                      19                       # number of integer regfile writes
system.cpu.ipc                               0.010989                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.010989                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    18     94.74%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    1      5.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     19                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     19                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 96                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           19                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                34                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         19                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        19                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              15                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.issued_per_cycle::samples            58                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.327586                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.114308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  51     87.93%     87.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   2      3.45%     91.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   2      3.45%     94.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   2      3.45%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   1      1.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              58                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.052198                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    1                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      23                       # number of misc regfile reads
system.cpu.numCycles                              364                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                       1                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     4                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       52                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    14                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     19                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  19                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         3                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      2                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       15                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               14                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           73                       # The number of ROB reads
system.cpu.rob.rob_writes                          40                       # The number of ROB writes
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       44                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1335617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2704477                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   7329594                       # Number of branches fetched
system.switch_cpus.committedInsts            50000002                       # Number of instructions committed
system.switch_cpus.committedOps              51551338                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction             0.000018                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction         0.999982                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                172963758                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       172960642.744997                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     13300242                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     13325292                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      5707905                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              290147                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        3115.255003                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      45947561                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             45947561                       # number of integer instructions
system.switch_cpus.num_int_register_reads     67761390                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     38260586                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            15459720                       # Number of load instructions
system.switch_cpus.num_mem_refs              22835427                       # number of memory refs
system.switch_cpus.num_store_insts            7375707                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses           224                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                  224                       # number of vector instructions
system.switch_cpus.num_vec_register_reads          294                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes          146                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             9      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          28717360     55.70%     55.70% # Class of executed instruction
system.switch_cpus.op_class::IntMult              133      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 3      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               29      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               34      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp               36      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc              26      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     55.70% # Class of executed instruction
system.switch_cpus.op_class::MemRead         15459720     29.99%     85.69% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         7375707     14.31%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           51553057                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.939003                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     129201955                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    129280812                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           22                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     12635880                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    210612514                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits         1227                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups         1824                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          597                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     263747066                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       7912434                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          165                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       426470112                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      428545092                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     12636332                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        168694314                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     54768016                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           51                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    341548499                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1001194756                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1021823749                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    672256076                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.519992                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.480136                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    374686539     55.74%     55.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    115324606     17.15%     72.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     44378343      6.60%     79.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     25937992      3.86%     83.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     16962390      2.52%     85.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     16301109      2.42%     88.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     14850319      2.21%     90.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      9046762      1.35%     91.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     54768016      8.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    672256076                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      4303851                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       886880857                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           267448151                       # Number of loads committed
system.switch_cpus_1.commit.membars                40                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    657643723     64.36%     64.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        77345      0.01%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           28      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            4      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           42      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           78      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           72      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc           52      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     64.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    267448151     26.17%     90.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     96654236      9.46%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1021823749                       # Class of committed instruction
system.switch_cpus_1.commit.refs            364102387                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts             534                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1020628993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.722027                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.722027                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    256181920                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          543                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    124310628                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1470155440                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      182056420                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       238492988                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     12707279                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1777                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     32477719                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                 10                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         263747066                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       221156789                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           481880291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      5132317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1493578608                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          386                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        13193                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      25415584                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.365287                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    227314648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    137115616                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.068590                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    721916327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.107382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.016815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      409797784     56.77%     56.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       56860240      7.88%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       27880821      3.86%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       31998908      4.43%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       32010873      4.43%     77.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       27344590      3.79%     81.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10982630      1.52%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       18251336      2.53%     85.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      106789145     14.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    721916327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                111034                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     15500590                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      205116712                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             1911722                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.761845                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          459875690                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        108741740                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      95299761                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    342615465                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      3906136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    122540189                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1363387464                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    351133950                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     21604065                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1272100396                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1289745                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     13354753                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     12707279                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     15529817                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      4035996                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28635683                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       155362                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        74248                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads      8019809                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     75167310                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     25885951                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        74248                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8337091                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      7163499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1233617353                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1219378455                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.618315                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       762764377                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.688826                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1224110286                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1703438380                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     924708470                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.384989                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.384989                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1718      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    824865626     63.76%     63.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        77981      0.01%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           98      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           20      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult           10      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc           10      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc           10      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           53      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           98      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           88      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            3      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc           62      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     63.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    357834121     27.66%     91.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    110924564      8.57%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1293704462                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          15817833                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.012227                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4237927     26.79%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            3      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            2      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            6      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     26.79% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     10878106     68.77%     95.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       701789      4.44%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1309514864                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3326070664                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1219374810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1702385483                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1361475644                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1293704462                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           98                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    340846723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       938402                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    248213563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    721916327                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.792042                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.979219                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    277410562     38.43%     38.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    117046101     16.21%     54.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    103863250     14.39%     69.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     76590813     10.61%     79.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     67277624      9.32%     88.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     35439846      4.91%     93.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     24739010      3.43%     97.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     11977332      1.66%     98.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7571789      1.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    721916327                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.791767                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses         5713                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads        10821                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses         3645                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes         9696                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                 10                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     59462098                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     37355274                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    342615465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    122540189                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     873244873                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          161                       # number of misc regfile writes
system.switch_cpus_1.numCycles              722027361                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     125691425                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1122030640                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     34517508                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      197502440                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     63006339                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       499262                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2434424292                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1433842888                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1591826595                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       253523910                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     43309101                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     12707279                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    132478205                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      469795925                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1914783631                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        13061                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          259                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       138078652                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups         6853                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1980815510                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2776550166                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  1144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads           4317                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes           459                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12462777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1809                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     24927098                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1809                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             649054                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       932248                       # Transaction distribution
system.membus.trans_dist::CleanEvict           403334                       # Transaction distribution
system.membus.trans_dist::ReadExReq            680971                       # Transaction distribution
system.membus.trans_dist::ReadExResp           680971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        649054                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         38850                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4034482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4034482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    144785472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               144785472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1368875                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1368875    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1368875                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6704911750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7152713250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 447503619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 447503619500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9647594                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7720852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1480                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6077819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2777007                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2777007                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1990                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9645604                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        39699                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        39699                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37385906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37391366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       222080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1229517760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1229739840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1337385                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59663872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13801706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000146                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012082                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13799691     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2015      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13801706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19253643978                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18653766000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2988493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst            5                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       395710                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst          186                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     10698675                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11094576                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            5                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       395710                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst          186                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     10698675                       # number of overall hits
system.l2.overall_hits::total                11094576                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          480                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       101858                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst         1316                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1226367                       # number of demand (read+write) misses
system.l2.demand_misses::total                1330025                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          480                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       101858                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst         1316                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1226367                       # number of overall misses
system.l2.overall_misses::total               1330025                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       253500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst     36962000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8703275500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst    113141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 111424401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     120278117500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       253500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     36962000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8703275500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    113141500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 111424401500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    120278117500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       497568                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst         1502                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     11925042                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12424601                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       497568                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         1502                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     11925042                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12424601                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.989691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.204712                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.876165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.102840                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.107048                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.989691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.204712                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.876165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.102840                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.107048                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        84500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77004.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85445.183491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 85973.784195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 90857.305766                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90432.974944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        84500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77004.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85445.183491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 85973.784195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 90857.305766                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90432.974944                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              932248                       # number of writebacks
system.l2.writebacks::total                    932248                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst          480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       101858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst         1316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1226367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1330025                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       101858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         1316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1226367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1330025                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       223500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     32162000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7684695500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     99981500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  99160731001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 106977867001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       223500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     32162000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7684695500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     99981500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  99160731001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 106977867001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.989691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.204712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.876165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.102840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.107048                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.989691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.204712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.876165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.102840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107048                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        74500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67004.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75445.183491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75973.784195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80857.305359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80432.974569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        74500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67004.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75445.183491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75973.784195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80857.305359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80432.974569                       # average overall mshr miss latency
system.l2.replacements                        1337385                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6788604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6788604                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6788604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6788604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1480                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1480                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1480                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1480                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       122174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data      1973862                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2096036                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        74209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data       606762                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              680971                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6475771500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  56590294500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   63066066000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       196383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2580624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2777007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.377879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.235122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.245218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87263.963940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 93266.049126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92611.970260                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        74209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       606762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         680971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5733681500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  50522674001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  56256355501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.377879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.235122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.245218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77263.963940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 83266.048304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82611.969527                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         1316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       253500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     36962000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    113141500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150357000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         1502                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1990                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.989691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.876165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.904020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        84500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77004.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85973.784195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83578.098944                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         1316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       223500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     32162000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     99981500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132367000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.989691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.876165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.904020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        74500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67004.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75973.784195                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73578.098944                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       273536                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      8724813                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8998349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        27649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       619605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          647255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data        83500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   2227504000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  54834107000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57061694500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       301185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      9344418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9645604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.091801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.066308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        83500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80563.637021                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 88498.490167                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88159.526771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        27649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       619605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       647255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        73500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1951014000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  48638057000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50589144500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.091801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.066308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        73500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70563.637021                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 78498.490167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78159.526771                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data          849                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               849                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus_1.data        38843                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           38850                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus_1.data        39692                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         39699                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.978610                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.978614                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data        38843                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        38850                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data       129500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data    755162250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    755291750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.978610                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.978614                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19441.398708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19441.229086                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30727.931679                       # Cycle average of tags in use
system.l2.tags.total_refs                    24888004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1371002                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.153149                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     833.936672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.203892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.104368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    42.683000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5842.013886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    26.117242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 23982.872619                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.178284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.731899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.937742                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5276                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 200785882                       # Number of tag accesses
system.l2.tags.data_accesses                200785882                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        30720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6518912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        84224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     78487488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           85121600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        84224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59663872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59663872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       101858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1226367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1330025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       932248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             932248                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        68647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     14567283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst       188209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    175389616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             190214327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        68647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       188209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           257285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133326010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133326010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133326010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        68647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     14567283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       188209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    175389616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            323540337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    932248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    101821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1224894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023785704250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54805                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54805                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3535057                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             879533                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1330025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     932248                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1330025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   932248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1510                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             86232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             85152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             81182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             84799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             84577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             80113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             81047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            80462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            81639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            80383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            82763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             58327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             58782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             56237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             56756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            57868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            57136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            60696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            59132                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  27307880000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6642575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             52217536250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20555.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39305.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        20                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   748210                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  462447                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1330025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               932248                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  989474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  225433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   85750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  48227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  53387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  57113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  57637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  58346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  58532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  60250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     99                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1050079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    137.786753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.787015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.384790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       757886     72.17%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       169620     16.15%     88.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38470      3.66%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19969      1.90%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15019      1.43%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9330      0.89%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7388      0.70%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6871      0.65%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        25526      2.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1050079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.240544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.838470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         54720     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           54      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54805                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.009835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.790414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     12.008833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63          54743     99.89%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-127           29      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-191           17      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-255            5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-319            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-383            3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-511            3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-639            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-895            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2240-2303            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54805                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               85024960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   96640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59662336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                85121600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59663872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       190.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       133.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    190.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  447502477500                       # Total gap between requests
system.mem_ctrls.avgGap                     197811.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        30720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6516544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        84224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     78393216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59662336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 429.046809083965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 143.015603027988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 68647.489453434464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 14561991.715912813321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 188208.533584832825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 175178954.055364906788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 133322577.517163515091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       101858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1226367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       932248                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        99750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     12553000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3516021750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     45674000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  48643155250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10694117321000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26152.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34518.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34706.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39664.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11471322.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3737897100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1986731835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4676492940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2436450660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35325204720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98866949730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      88585011360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       235614738345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.509123                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 229139866500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14942980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 203420773000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3759688380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1998317970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4809104160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2429758620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35325204720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     101200825560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      86619642240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       236142541650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.688562                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 224005535500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14942980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 208555104000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst     50001236                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    221154711                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        271155947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     50001236                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    221154711                       # number of overall hits
system.cpu.icache.overall_hits::total       271155947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          485                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         2077                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          485                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         2077                       # number of overall misses
system.cpu.icache.overall_misses::total          2566                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       348500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     38232000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    153930999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    192511499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       348500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     38232000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    153930999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    192511499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            4                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50001721                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    221156788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    271158513                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            4                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50001721                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    221156788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    271158513                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        87125                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78828.865979                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 74112.180549                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75023.966875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        87125                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78828.865979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 74112.180549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75023.966875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          789                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1480                       # number of writebacks
system.cpu.icache.writebacks::total              1480                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          575                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          576                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          575                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          576                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          485                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         1502                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1990                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          485                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         1502                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1990                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       258000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     37747000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    117462499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155467499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       258000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     37747000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    117462499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155467499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        86000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77828.865979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78204.060586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78124.371357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        86000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77828.865979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78204.060586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78124.371357                       # average overall mshr miss latency
system.cpu.icache.replacements                   1480                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     50001236                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    221154711                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       271155947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          485                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         2077                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2566                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       348500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     38232000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    153930999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    192511499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            4                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50001721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    221156788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    271158513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        87125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78828.865979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 74112.180549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75023.966875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          575                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          576                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         1502                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1990                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       258000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     37747000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    117462499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155467499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        86000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77828.865979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78204.060586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78124.371357                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.804997                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           271157937                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          136260.269849                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.808137                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   170.562379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   288.434481                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.333130                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.563349                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         542319016                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        542319016                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     22403087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    359770869                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        382173956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     22403206                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    359771621                       # number of overall hits
system.cpu.dcache.overall_hits::total       382174827                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       497573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     22897821                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23395395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       497576                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     22898217                       # number of overall misses
system.cpu.dcache.overall_misses::total      23395794                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data        86000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14111045500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 684307880863                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 698419012363                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data        86000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14111045500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 684307880863                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 698419012363                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22900660                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    382668690                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    405569351                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22900782                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    382669838                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    405570621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.059837                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057685                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.059838                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057686                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        86000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28359.749223                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 29885.283882                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29852.841226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        86000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28359.578235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 29884.767048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29852.332106                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     41412327                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        42811                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4249579                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             610                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.745042                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.181967                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6788604                       # number of writebacks
system.cpu.dcache.writebacks::total           6788604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     10933463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10933464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     10933463                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10933464                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       497572                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     11964358                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12461931                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       497575                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     11964734                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12462310                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data        85000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13613396500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 247426870192                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 261040351692                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data        85000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13613637500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 247431712692                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 261045435192                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021727                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.031266                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030727                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021727                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.031266                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030728                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        85000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27359.651468                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 20680.329876                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20947.022712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        85000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27359.970859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 20680.084713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20946.793587                       # average overall mshr miss latency
system.cpu.dcache.replacements               12461286                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15225500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    268832637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       284058137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       301183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     17181292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17482476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data        86000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5859920500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 423216392500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 429076399000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     15526683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    286013929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    301540613                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019398                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.060072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        86000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19456.345478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 24632.396242                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24543.228259                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      7837236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7837237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       301182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      9344056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9645239                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data        85000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5558661500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 162909404500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 168468151000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019398                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.032670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        85000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18456.154418                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 17434.549247                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17466.456871                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7177587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     90938232                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       98115819                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       196383                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      5677116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5873499                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8250908000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 259801242657                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 268052150657                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7373970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     96615348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    103989318                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026632                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.058760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42014.369879                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 45762.891344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45637.557895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      3096227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3096227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       196383                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2580889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2777272                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8054525000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  83266632986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  91321157986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026632                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.026713                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 41014.369879                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 32262.771853                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32881.603957                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data          752                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           871                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          396                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          399                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data         1148                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1270                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.344948                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.314173                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data          376                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          379                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       241000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data      4842500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5083500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.327526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.298425                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 80333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 12878.989362                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13412.928760                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data        39413                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        39420                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data       217000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data   1290245706                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1290462706                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data        39413                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        39420                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data        31000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 32736.551544                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32736.243176                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data        39413                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        39420                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data       210000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data   1250832706                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1251042706                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data        30000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 31736.551544                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31736.243176                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           63                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       487000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       487000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           74                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.148649                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 44272.727273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 44272.727273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data           40                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.324793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           394637312                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12462310                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.666466                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   197.401467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   825.922453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.192775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.806565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          561                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         823603924                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        823603924                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 447503619500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON      8060000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 447495559500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
