{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702054083758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702054083772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 11:48:03 2023 " "Processing started: Fri Dec 08 11:48:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702054083772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702054083772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frogger -c frogger " "Command: quartus_map --read_settings_files=on --write_settings_files=off frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702054083772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702054084219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702054084220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger " "Found entity 1: frogger" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702054092578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702054092578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702054092581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702054092581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/Clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702054092583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702054092583 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 debounce.v(19) " "Verilog HDL Expression warning at debounce.v(19): truncated literal to match 3 bits" {  } { { "debounce.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/debounce.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702054092586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702054092586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702054092586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_e1.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_e1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_E1 " "Found entity 1: Clock_divider_E1" {  } { { "Clock_divider_E1.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/Clock_divider_E1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702054092589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702054092589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frogger " "Elaborating entity \"frogger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702054092627 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E1_x frogger.v(74) " "Verilog HDL or VHDL warning at frogger.v(74): object \"E1_x\" assigned a value but never read" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702054092628 "|frogger"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "E1s " "Can't recognize finite state machine \"E1s\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1702054092640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clk_25_MHz " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clk_25_MHz\"" {  } { { "frogger.v" "clk_25_MHz" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702054092658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:driver\"" {  } { { "frogger.v" "driver" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702054092659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_E1 Clock_divider_E1:clk_E1 " "Elaborating entity \"Clock_divider_E1\" for hierarchy \"Clock_divider_E1:clk_E1\"" {  } { { "frogger.v" "clk_E1" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702054092661 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_in\[2\] color_in\[2\]~_emulated color_in\[2\]~1 " "Register \"color_in\[2\]\" is converted into an equivalent circuit using register \"color_in\[2\]~_emulated\" and latch \"color_in\[2\]~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 315 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|color_in[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M20 E1s.E1M20~_emulated E1s.E1M20~1 " "Register \"E1s.E1M20\" is converted into an equivalent circuit using register \"E1s.E1M20~_emulated\" and latch \"E1s.E1M20~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M19 E1s.E1M19~_emulated E1s.E1M19~1 " "Register \"E1s.E1M19\" is converted into an equivalent circuit using register \"E1s.E1M19~_emulated\" and latch \"E1s.E1M19~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M18 E1s.E1M18~_emulated E1s.E1M18~1 " "Register \"E1s.E1M18\" is converted into an equivalent circuit using register \"E1s.E1M18~_emulated\" and latch \"E1s.E1M18~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M17 E1s.E1M17~_emulated E1s.E1M17~1 " "Register \"E1s.E1M17\" is converted into an equivalent circuit using register \"E1s.E1M17~_emulated\" and latch \"E1s.E1M17~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M16 E1s.E1M16~_emulated E1s.E1M16~1 " "Register \"E1s.E1M16\" is converted into an equivalent circuit using register \"E1s.E1M16~_emulated\" and latch \"E1s.E1M16~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M15 E1s.E1M15~_emulated E1s.E1M15~1 " "Register \"E1s.E1M15\" is converted into an equivalent circuit using register \"E1s.E1M15~_emulated\" and latch \"E1s.E1M15~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M14 E1s.E1M14~_emulated E1s.E1M14~1 " "Register \"E1s.E1M14\" is converted into an equivalent circuit using register \"E1s.E1M14~_emulated\" and latch \"E1s.E1M14~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M13 E1s.E1M13~_emulated E1s.E1M13~1 " "Register \"E1s.E1M13\" is converted into an equivalent circuit using register \"E1s.E1M13~_emulated\" and latch \"E1s.E1M13~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M12 E1s.E1M12~_emulated E1s.E1M12~1 " "Register \"E1s.E1M12\" is converted into an equivalent circuit using register \"E1s.E1M12~_emulated\" and latch \"E1s.E1M12~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M11 E1s.E1M11~_emulated E1s.E1M11~1 " "Register \"E1s.E1M11\" is converted into an equivalent circuit using register \"E1s.E1M11~_emulated\" and latch \"E1s.E1M11~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M10 E1s.E1M10~_emulated E1s.E1M10~1 " "Register \"E1s.E1M10\" is converted into an equivalent circuit using register \"E1s.E1M10~_emulated\" and latch \"E1s.E1M10~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M9 E1s.E1M9~_emulated E1s.E1M9~1 " "Register \"E1s.E1M9\" is converted into an equivalent circuit using register \"E1s.E1M9~_emulated\" and latch \"E1s.E1M9~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M8 E1s.E1M8~_emulated E1s.E1M8~1 " "Register \"E1s.E1M8\" is converted into an equivalent circuit using register \"E1s.E1M8~_emulated\" and latch \"E1s.E1M8~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M7 E1s.E1M7~_emulated E1s.E1M7~1 " "Register \"E1s.E1M7\" is converted into an equivalent circuit using register \"E1s.E1M7~_emulated\" and latch \"E1s.E1M7~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M6 E1s.E1M6~_emulated E1s.E1M6~1 " "Register \"E1s.E1M6\" is converted into an equivalent circuit using register \"E1s.E1M6~_emulated\" and latch \"E1s.E1M6~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M5 E1s.E1M5~_emulated E1s.E1M5~1 " "Register \"E1s.E1M5\" is converted into an equivalent circuit using register \"E1s.E1M5~_emulated\" and latch \"E1s.E1M5~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M4 E1s.E1M4~_emulated E1s.E1M4~1 " "Register \"E1s.E1M4\" is converted into an equivalent circuit using register \"E1s.E1M4~_emulated\" and latch \"E1s.E1M4~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M3 E1s.E1M3~_emulated E1s.E1M3~1 " "Register \"E1s.E1M3\" is converted into an equivalent circuit using register \"E1s.E1M3~_emulated\" and latch \"E1s.E1M3~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M2 E1s.E1M2~_emulated E1s.E1M2~1 " "Register \"E1s.E1M2\" is converted into an equivalent circuit using register \"E1s.E1M2~_emulated\" and latch \"E1s.E1M2~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M1 E1s.E1M1~_emulated E1s.E1M1~1 " "Register \"E1s.E1M1\" is converted into an equivalent circuit using register \"E1s.E1M1~_emulated\" and latch \"E1s.E1M1~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|E1s.E1M1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[31\] count\[31\]~_emulated count\[31\]~1 " "Register \"count\[31\]\" is converted into an equivalent circuit using register \"count\[31\]~_emulated\" and latch \"count\[31\]~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[30\] count\[30\]~_emulated count\[30\]~5 " "Register \"count\[30\]\" is converted into an equivalent circuit using register \"count\[30\]~_emulated\" and latch \"count\[30\]~5\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[29\] count\[29\]~_emulated count\[29\]~9 " "Register \"count\[29\]\" is converted into an equivalent circuit using register \"count\[29\]~_emulated\" and latch \"count\[29\]~9\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[28\] count\[28\]~_emulated count\[28\]~13 " "Register \"count\[28\]\" is converted into an equivalent circuit using register \"count\[28\]~_emulated\" and latch \"count\[28\]~13\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[27\] count\[27\]~_emulated count\[27\]~17 " "Register \"count\[27\]\" is converted into an equivalent circuit using register \"count\[27\]~_emulated\" and latch \"count\[27\]~17\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[26\] count\[26\]~_emulated count\[26\]~21 " "Register \"count\[26\]\" is converted into an equivalent circuit using register \"count\[26\]~_emulated\" and latch \"count\[26\]~21\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[25\] count\[25\]~_emulated count\[25\]~25 " "Register \"count\[25\]\" is converted into an equivalent circuit using register \"count\[25\]~_emulated\" and latch \"count\[25\]~25\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[24\] count\[24\]~_emulated count\[24\]~29 " "Register \"count\[24\]\" is converted into an equivalent circuit using register \"count\[24\]~_emulated\" and latch \"count\[24\]~29\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[23\] count\[23\]~_emulated count\[23\]~33 " "Register \"count\[23\]\" is converted into an equivalent circuit using register \"count\[23\]~_emulated\" and latch \"count\[23\]~33\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[22\] count\[22\]~_emulated count\[22\]~37 " "Register \"count\[22\]\" is converted into an equivalent circuit using register \"count\[22\]~_emulated\" and latch \"count\[22\]~37\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[21\] count\[21\]~_emulated count\[21\]~41 " "Register \"count\[21\]\" is converted into an equivalent circuit using register \"count\[21\]~_emulated\" and latch \"count\[21\]~41\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[20\] count\[20\]~_emulated count\[20\]~45 " "Register \"count\[20\]\" is converted into an equivalent circuit using register \"count\[20\]~_emulated\" and latch \"count\[20\]~45\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[19\] count\[19\]~_emulated count\[19\]~49 " "Register \"count\[19\]\" is converted into an equivalent circuit using register \"count\[19\]~_emulated\" and latch \"count\[19\]~49\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[18\] count\[18\]~_emulated count\[18\]~53 " "Register \"count\[18\]\" is converted into an equivalent circuit using register \"count\[18\]~_emulated\" and latch \"count\[18\]~53\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[17\] count\[17\]~_emulated count\[17\]~57 " "Register \"count\[17\]\" is converted into an equivalent circuit using register \"count\[17\]~_emulated\" and latch \"count\[17\]~57\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[16\] count\[16\]~_emulated count\[16\]~61 " "Register \"count\[16\]\" is converted into an equivalent circuit using register \"count\[16\]~_emulated\" and latch \"count\[16\]~61\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[15\] count\[15\]~_emulated count\[15\]~65 " "Register \"count\[15\]\" is converted into an equivalent circuit using register \"count\[15\]~_emulated\" and latch \"count\[15\]~65\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[14\] count\[14\]~_emulated count\[14\]~69 " "Register \"count\[14\]\" is converted into an equivalent circuit using register \"count\[14\]~_emulated\" and latch \"count\[14\]~69\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[13\] count\[13\]~_emulated count\[13\]~73 " "Register \"count\[13\]\" is converted into an equivalent circuit using register \"count\[13\]~_emulated\" and latch \"count\[13\]~73\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[12\] count\[12\]~_emulated count\[12\]~77 " "Register \"count\[12\]\" is converted into an equivalent circuit using register \"count\[12\]~_emulated\" and latch \"count\[12\]~77\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[11\] count\[11\]~_emulated count\[11\]~81 " "Register \"count\[11\]\" is converted into an equivalent circuit using register \"count\[11\]~_emulated\" and latch \"count\[11\]~81\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[10\] count\[10\]~_emulated count\[10\]~85 " "Register \"count\[10\]\" is converted into an equivalent circuit using register \"count\[10\]~_emulated\" and latch \"count\[10\]~85\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[9\] count\[9\]~_emulated count\[9\]~89 " "Register \"count\[9\]\" is converted into an equivalent circuit using register \"count\[9\]~_emulated\" and latch \"count\[9\]~89\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[8\] count\[8\]~_emulated count\[8\]~93 " "Register \"count\[8\]\" is converted into an equivalent circuit using register \"count\[8\]~_emulated\" and latch \"count\[8\]~93\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[7\] count\[7\]~_emulated count\[7\]~97 " "Register \"count\[7\]\" is converted into an equivalent circuit using register \"count\[7\]~_emulated\" and latch \"count\[7\]~97\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[6\] count\[6\]~_emulated count\[6\]~101 " "Register \"count\[6\]\" is converted into an equivalent circuit using register \"count\[6\]~_emulated\" and latch \"count\[6\]~101\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[5\] count\[5\]~_emulated count\[5\]~105 " "Register \"count\[5\]\" is converted into an equivalent circuit using register \"count\[5\]~_emulated\" and latch \"count\[5\]~105\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[4\] count\[4\]~_emulated count\[4\]~109 " "Register \"count\[4\]\" is converted into an equivalent circuit using register \"count\[4\]~_emulated\" and latch \"count\[4\]~109\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\] count\[3\]~_emulated count\[3\]~113 " "Register \"count\[3\]\" is converted into an equivalent circuit using register \"count\[3\]~_emulated\" and latch \"count\[3\]~113\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\] count\[2\]~_emulated count\[2\]~117 " "Register \"count\[2\]\" is converted into an equivalent circuit using register \"count\[2\]~_emulated\" and latch \"count\[2\]~117\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[1\] count\[1\]~_emulated count\[1\]~121 " "Register \"count\[1\]\" is converted into an equivalent circuit using register \"count\[1\]~_emulated\" and latch \"count\[1\]~121\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[0\] count\[0\]~_emulated count\[0\]~125 " "Register \"count\[0\]\" is converted into an equivalent circuit using register \"count\[0\]~_emulated\" and latch \"count\[0\]~125\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 412 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702054093105 "|frogger|count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702054093105 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] GND " "Pin \"blue\[5\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[6\] GND " "Pin \"blue\[6\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] GND " "Pin \"blue\[7\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702054093216 "|frogger|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702054093216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702054093313 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702054093821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702054093950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702054093950 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702054094022 "|frogger|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702054094022 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702054094023 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702054094023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "409 " "Implemented 409 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702054094023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702054094023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702054094045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 11:48:14 2023 " "Processing ended: Fri Dec 08 11:48:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702054094045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702054094045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702054094045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702054094045 ""}
