
f401.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fa10  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000090c  0800fbb0  0800fbb0  00010bb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080104bc  080104bc  000123d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080104bc  080104bc  000114bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080104c4  080104c4  000123d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080104c4  080104c4  000114c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080104c8  080104c8  000114c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003d4  20000000  080104cc  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007fc  200003d4  080108a0  000123d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bd0  080108a0  00012bd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000123d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013690  00000000  00000000  00012404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dcf  00000000  00000000  00025a94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  00028868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de5  00000000  00000000  000299f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191da  00000000  00000000  0002a7d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017928  00000000  00000000  000439af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009426c  00000000  00000000  0005b2d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ef543  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006214  00000000  00000000  000ef588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000f579c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200003d4 	.word	0x200003d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fb98 	.word	0x0800fb98

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200003d8 	.word	0x200003d8
 80001dc:	0800fb98 	.word	0x0800fb98

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9be 	b.w	800104c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	468e      	mov	lr, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	4688      	mov	r8, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d962      	bls.n	8000e30 <__udivmoddi4+0xdc>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	b14e      	cbz	r6, 8000d84 <__udivmoddi4+0x30>
 8000d70:	f1c6 0320 	rsb	r3, r6, #32
 8000d74:	fa01 f806 	lsl.w	r8, r1, r6
 8000d78:	fa20 f303 	lsr.w	r3, r0, r3
 8000d7c:	40b7      	lsls	r7, r6
 8000d7e:	ea43 0808 	orr.w	r8, r3, r8
 8000d82:	40b4      	lsls	r4, r6
 8000d84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d88:	fa1f fc87 	uxth.w	ip, r7
 8000d8c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d90:	0c23      	lsrs	r3, r4, #16
 8000d92:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d96:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000da8:	f080 80ea 	bcs.w	8000f80 <__udivmoddi4+0x22c>
 8000dac:	429a      	cmp	r2, r3
 8000dae:	f240 80e7 	bls.w	8000f80 <__udivmoddi4+0x22c>
 8000db2:	3902      	subs	r1, #2
 8000db4:	443b      	add	r3, r7
 8000db6:	1a9a      	subs	r2, r3, r2
 8000db8:	b2a3      	uxth	r3, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dc6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dca:	459c      	cmp	ip, r3
 8000dcc:	d909      	bls.n	8000de2 <__udivmoddi4+0x8e>
 8000dce:	18fb      	adds	r3, r7, r3
 8000dd0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd4:	f080 80d6 	bcs.w	8000f84 <__udivmoddi4+0x230>
 8000dd8:	459c      	cmp	ip, r3
 8000dda:	f240 80d3 	bls.w	8000f84 <__udivmoddi4+0x230>
 8000dde:	443b      	add	r3, r7
 8000de0:	3802      	subs	r0, #2
 8000de2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de6:	eba3 030c 	sub.w	r3, r3, ip
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11d      	cbz	r5, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40f3      	lsrs	r3, r6
 8000df0:	2200      	movs	r2, #0
 8000df2:	e9c5 3200 	strd	r3, r2, [r5]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d905      	bls.n	8000e0a <__udivmoddi4+0xb6>
 8000dfe:	b10d      	cbz	r5, 8000e04 <__udivmoddi4+0xb0>
 8000e00:	e9c5 0100 	strd	r0, r1, [r5]
 8000e04:	2100      	movs	r1, #0
 8000e06:	4608      	mov	r0, r1
 8000e08:	e7f5      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e0a:	fab3 f183 	clz	r1, r3
 8000e0e:	2900      	cmp	r1, #0
 8000e10:	d146      	bne.n	8000ea0 <__udivmoddi4+0x14c>
 8000e12:	4573      	cmp	r3, lr
 8000e14:	d302      	bcc.n	8000e1c <__udivmoddi4+0xc8>
 8000e16:	4282      	cmp	r2, r0
 8000e18:	f200 8105 	bhi.w	8001026 <__udivmoddi4+0x2d2>
 8000e1c:	1a84      	subs	r4, r0, r2
 8000e1e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e22:	2001      	movs	r0, #1
 8000e24:	4690      	mov	r8, r2
 8000e26:	2d00      	cmp	r5, #0
 8000e28:	d0e5      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e2a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e2e:	e7e2      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	2a00      	cmp	r2, #0
 8000e32:	f000 8090 	beq.w	8000f56 <__udivmoddi4+0x202>
 8000e36:	fab2 f682 	clz	r6, r2
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	f040 80a4 	bne.w	8000f88 <__udivmoddi4+0x234>
 8000e40:	1a8a      	subs	r2, r1, r2
 8000e42:	0c03      	lsrs	r3, r0, #16
 8000e44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e48:	b280      	uxth	r0, r0
 8000e4a:	b2bc      	uxth	r4, r7
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e52:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e5a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x11e>
 8000e62:	18fb      	adds	r3, r7, r3
 8000e64:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x11c>
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	f200 80e0 	bhi.w	8001030 <__udivmoddi4+0x2dc>
 8000e70:	46c4      	mov	ip, r8
 8000e72:	1a9b      	subs	r3, r3, r2
 8000e74:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e78:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e7c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e80:	fb02 f404 	mul.w	r4, r2, r4
 8000e84:	429c      	cmp	r4, r3
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x144>
 8000e88:	18fb      	adds	r3, r7, r3
 8000e8a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x142>
 8000e90:	429c      	cmp	r4, r3
 8000e92:	f200 80ca 	bhi.w	800102a <__udivmoddi4+0x2d6>
 8000e96:	4602      	mov	r2, r0
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e9e:	e7a5      	b.n	8000dec <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eaa:	431f      	orrs	r7, r3
 8000eac:	fa0e f401 	lsl.w	r4, lr, r1
 8000eb0:	fa20 f306 	lsr.w	r3, r0, r6
 8000eb4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eb8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ebc:	4323      	orrs	r3, r4
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eca:	0c1c      	lsrs	r4, r3, #16
 8000ecc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ed0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ed4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ed8:	45a6      	cmp	lr, r4
 8000eda:	fa02 f201 	lsl.w	r2, r2, r1
 8000ede:	d909      	bls.n	8000ef4 <__udivmoddi4+0x1a0>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ee6:	f080 809c 	bcs.w	8001022 <__udivmoddi4+0x2ce>
 8000eea:	45a6      	cmp	lr, r4
 8000eec:	f240 8099 	bls.w	8001022 <__udivmoddi4+0x2ce>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	443c      	add	r4, r7
 8000ef4:	eba4 040e 	sub.w	r4, r4, lr
 8000ef8:	fa1f fe83 	uxth.w	lr, r3
 8000efc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f00:	fb09 4413 	mls	r4, r9, r3, r4
 8000f04:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f08:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0c:	45a4      	cmp	ip, r4
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x1ce>
 8000f10:	193c      	adds	r4, r7, r4
 8000f12:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f16:	f080 8082 	bcs.w	800101e <__udivmoddi4+0x2ca>
 8000f1a:	45a4      	cmp	ip, r4
 8000f1c:	d97f      	bls.n	800101e <__udivmoddi4+0x2ca>
 8000f1e:	3b02      	subs	r3, #2
 8000f20:	443c      	add	r4, r7
 8000f22:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f26:	eba4 040c 	sub.w	r4, r4, ip
 8000f2a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f2e:	4564      	cmp	r4, ip
 8000f30:	4673      	mov	r3, lr
 8000f32:	46e1      	mov	r9, ip
 8000f34:	d362      	bcc.n	8000ffc <__udivmoddi4+0x2a8>
 8000f36:	d05f      	beq.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f38:	b15d      	cbz	r5, 8000f52 <__udivmoddi4+0x1fe>
 8000f3a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f3e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f42:	fa04 f606 	lsl.w	r6, r4, r6
 8000f46:	fa22 f301 	lsr.w	r3, r2, r1
 8000f4a:	431e      	orrs	r6, r3
 8000f4c:	40cc      	lsrs	r4, r1
 8000f4e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f52:	2100      	movs	r1, #0
 8000f54:	e74f      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000f56:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f5a:	0c01      	lsrs	r1, r0, #16
 8000f5c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f60:	b280      	uxth	r0, r0
 8000f62:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f66:	463b      	mov	r3, r7
 8000f68:	4638      	mov	r0, r7
 8000f6a:	463c      	mov	r4, r7
 8000f6c:	46b8      	mov	r8, r7
 8000f6e:	46be      	mov	lr, r7
 8000f70:	2620      	movs	r6, #32
 8000f72:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f76:	eba2 0208 	sub.w	r2, r2, r8
 8000f7a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f7e:	e766      	b.n	8000e4e <__udivmoddi4+0xfa>
 8000f80:	4601      	mov	r1, r0
 8000f82:	e718      	b.n	8000db6 <__udivmoddi4+0x62>
 8000f84:	4610      	mov	r0, r2
 8000f86:	e72c      	b.n	8000de2 <__udivmoddi4+0x8e>
 8000f88:	f1c6 0220 	rsb	r2, r6, #32
 8000f8c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f90:	40b7      	lsls	r7, r6
 8000f92:	40b1      	lsls	r1, r6
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fa2:	b2bc      	uxth	r4, r7
 8000fa4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fae:	fb08 f904 	mul.w	r9, r8, r4
 8000fb2:	40b0      	lsls	r0, r6
 8000fb4:	4589      	cmp	r9, r1
 8000fb6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fba:	b280      	uxth	r0, r0
 8000fbc:	d93e      	bls.n	800103c <__udivmoddi4+0x2e8>
 8000fbe:	1879      	adds	r1, r7, r1
 8000fc0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fc4:	d201      	bcs.n	8000fca <__udivmoddi4+0x276>
 8000fc6:	4589      	cmp	r9, r1
 8000fc8:	d81f      	bhi.n	800100a <__udivmoddi4+0x2b6>
 8000fca:	eba1 0109 	sub.w	r1, r1, r9
 8000fce:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd2:	fb09 f804 	mul.w	r8, r9, r4
 8000fd6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fda:	b292      	uxth	r2, r2
 8000fdc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe0:	4542      	cmp	r2, r8
 8000fe2:	d229      	bcs.n	8001038 <__udivmoddi4+0x2e4>
 8000fe4:	18ba      	adds	r2, r7, r2
 8000fe6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fea:	d2c4      	bcs.n	8000f76 <__udivmoddi4+0x222>
 8000fec:	4542      	cmp	r2, r8
 8000fee:	d2c2      	bcs.n	8000f76 <__udivmoddi4+0x222>
 8000ff0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ff4:	443a      	add	r2, r7
 8000ff6:	e7be      	b.n	8000f76 <__udivmoddi4+0x222>
 8000ff8:	45f0      	cmp	r8, lr
 8000ffa:	d29d      	bcs.n	8000f38 <__udivmoddi4+0x1e4>
 8000ffc:	ebbe 0302 	subs.w	r3, lr, r2
 8001000:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001004:	3801      	subs	r0, #1
 8001006:	46e1      	mov	r9, ip
 8001008:	e796      	b.n	8000f38 <__udivmoddi4+0x1e4>
 800100a:	eba7 0909 	sub.w	r9, r7, r9
 800100e:	4449      	add	r1, r9
 8001010:	f1a8 0c02 	sub.w	ip, r8, #2
 8001014:	fbb1 f9fe 	udiv	r9, r1, lr
 8001018:	fb09 f804 	mul.w	r8, r9, r4
 800101c:	e7db      	b.n	8000fd6 <__udivmoddi4+0x282>
 800101e:	4673      	mov	r3, lr
 8001020:	e77f      	b.n	8000f22 <__udivmoddi4+0x1ce>
 8001022:	4650      	mov	r0, sl
 8001024:	e766      	b.n	8000ef4 <__udivmoddi4+0x1a0>
 8001026:	4608      	mov	r0, r1
 8001028:	e6fd      	b.n	8000e26 <__udivmoddi4+0xd2>
 800102a:	443b      	add	r3, r7
 800102c:	3a02      	subs	r2, #2
 800102e:	e733      	b.n	8000e98 <__udivmoddi4+0x144>
 8001030:	f1ac 0c02 	sub.w	ip, ip, #2
 8001034:	443b      	add	r3, r7
 8001036:	e71c      	b.n	8000e72 <__udivmoddi4+0x11e>
 8001038:	4649      	mov	r1, r9
 800103a:	e79c      	b.n	8000f76 <__udivmoddi4+0x222>
 800103c:	eba1 0109 	sub.w	r1, r1, r9
 8001040:	46c4      	mov	ip, r8
 8001042:	fbb1 f9fe 	udiv	r9, r1, lr
 8001046:	fb09 f804 	mul.w	r8, r9, r4
 800104a:	e7c4      	b.n	8000fd6 <__udivmoddi4+0x282>

0800104c <__aeabi_idiv0>:
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <MagCal_Update>:
 *  Created on: Dec 27, 2025
 *      Author: THINH
 */
#include "Cal.h"

void MagCal_Update(MagCal_Simple_t* c, MAG_RAW_DATA_t* raw , MAG_DATA_t* out){
 8001050:	b580      	push	{r7, lr}
 8001052:	b08e      	sub	sp, #56	@ 0x38
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
    switch (c->state){
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b04      	cmp	r3, #4
 8001062:	f200 810e 	bhi.w	8001282 <MagCal_Update+0x232>
 8001066:	a201      	add	r2, pc, #4	@ (adr r2, 800106c <MagCal_Update+0x1c>)
 8001068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800106c:	08001081 	.word	0x08001081
 8001070:	080010ad 	.word	0x080010ad
 8001074:	080010eb 	.word	0x080010eb
 8001078:	08001193 	.word	0x08001193
 800107c:	08001275 	.word	0x08001275
    case MAG_CAL_IDLE:
        // use default offset
    	c->offset[0] = 4.7840004;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	4a8c      	ldr	r2, [pc, #560]	@ (80012b4 <MagCal_Update+0x264>)
 8001084:	621a      	str	r2, [r3, #32]
    	c->offset[1] = -3.45000076;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	4a8b      	ldr	r2, [pc, #556]	@ (80012b8 <MagCal_Update+0x268>)
 800108a:	625a      	str	r2, [r3, #36]	@ 0x24
    	c->offset[2] = 7.36000061;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4a8b      	ldr	r2, [pc, #556]	@ (80012bc <MagCal_Update+0x26c>)
 8001090:	629a      	str	r2, [r3, #40]	@ 0x28
    	c->scale[0] = 0.937098265;
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	4a8a      	ldr	r2, [pc, #552]	@ (80012c0 <MagCal_Update+0x270>)
 8001096:	62da      	str	r2, [r3, #44]	@ 0x2c
    	c->scale[1] = 0.954184234;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	4a8a      	ldr	r2, [pc, #552]	@ (80012c4 <MagCal_Update+0x274>)
 800109c:	631a      	str	r2, [r3, #48]	@ 0x30
    	c->scale[2] = 1.13012183;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	4a89      	ldr	r2, [pc, #548]	@ (80012c8 <MagCal_Update+0x278>)
 80010a2:	635a      	str	r2, [r3, #52]	@ 0x34
    	c->state = MAG_CAL_DONE;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	2204      	movs	r2, #4
 80010a8:	701a      	strb	r2, [r3, #0]
        break;
 80010aa:	e0ea      	b.n	8001282 <MagCal_Update+0x232>
    case MAG_CAL_START:
        // reset min/max
        for (int i = 0; i < 3; i++) {
 80010ac:	2300      	movs	r3, #0
 80010ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80010b0:	e011      	b.n	80010d6 <MagCal_Update+0x86>
            c->min[i] =  1e9f;
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010b6:	3302      	adds	r3, #2
 80010b8:	009b      	lsls	r3, r3, #2
 80010ba:	4413      	add	r3, r2
 80010bc:	4a83      	ldr	r2, [pc, #524]	@ (80012cc <MagCal_Update+0x27c>)
 80010be:	601a      	str	r2, [r3, #0]
            c->max[i] = -1e9f;
 80010c0:	68fa      	ldr	r2, [r7, #12]
 80010c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010c4:	3304      	adds	r3, #4
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	4413      	add	r3, r2
 80010ca:	3304      	adds	r3, #4
 80010cc:	4a80      	ldr	r2, [pc, #512]	@ (80012d0 <MagCal_Update+0x280>)
 80010ce:	601a      	str	r2, [r3, #0]
        for (int i = 0; i < 3; i++) {
 80010d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010d2:	3301      	adds	r3, #1
 80010d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80010d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010d8:	2b02      	cmp	r3, #2
 80010da:	ddea      	ble.n	80010b2 <MagCal_Update+0x62>
        }
        c->samples = 0;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2200      	movs	r2, #0
 80010e0:	639a      	str	r2, [r3, #56]	@ 0x38
        c->state = MAG_CAL_COLLECTING;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	2202      	movs	r2, #2
 80010e6:	701a      	strb	r2, [r3, #0]
        break;
 80010e8:	e0cb      	b.n	8001282 <MagCal_Update+0x232>

    case MAG_CAL_COLLECTING:
        // cp nht min/max
        for (int i = 0; i < 3; i++) {
 80010ea:	2300      	movs	r3, #0
 80010ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80010ee:	e03e      	b.n	800116e <MagCal_Update+0x11e>
            if (raw->mag[i] < c->min[i]) c->min[i] = raw->mag[i];
 80010f0:	68ba      	ldr	r2, [r7, #8]
 80010f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	4413      	add	r3, r2
 80010f8:	ed93 7a00 	vldr	s14, [r3]
 80010fc:	68fa      	ldr	r2, [r7, #12]
 80010fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001100:	3302      	adds	r3, #2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	4413      	add	r3, r2
 8001106:	edd3 7a00 	vldr	s15, [r3]
 800110a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800110e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001112:	d50a      	bpl.n	800112a <MagCal_Update+0xda>
 8001114:	68ba      	ldr	r2, [r7, #8]
 8001116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	4413      	add	r3, r2
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	68f9      	ldr	r1, [r7, #12]
 8001120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001122:	3302      	adds	r3, #2
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	440b      	add	r3, r1
 8001128:	601a      	str	r2, [r3, #0]
            if (raw->mag[i] > c->max[i]) c->max[i] = raw->mag[i];
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	4413      	add	r3, r2
 8001132:	ed93 7a00 	vldr	s14, [r3]
 8001136:	68fa      	ldr	r2, [r7, #12]
 8001138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800113a:	3304      	adds	r3, #4
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	4413      	add	r3, r2
 8001140:	3304      	adds	r3, #4
 8001142:	edd3 7a00 	vldr	s15, [r3]
 8001146:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800114a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114e:	dd0b      	ble.n	8001168 <MagCal_Update+0x118>
 8001150:	68ba      	ldr	r2, [r7, #8]
 8001152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	4413      	add	r3, r2
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	68f9      	ldr	r1, [r7, #12]
 800115c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800115e:	3304      	adds	r3, #4
 8001160:	009b      	lsls	r3, r3, #2
 8001162:	440b      	add	r3, r1
 8001164:	3304      	adds	r3, #4
 8001166:	601a      	str	r2, [r3, #0]
        for (int i = 0; i < 3; i++) {
 8001168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800116a:	3301      	adds	r3, #1
 800116c:	633b      	str	r3, [r7, #48]	@ 0x30
 800116e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001170:	2b02      	cmp	r3, #2
 8001172:	ddbd      	ble.n	80010f0 <MagCal_Update+0xa0>
        }
        c->samples++;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001178:	1c5a      	adds	r2, r3, #1
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	639a      	str	r2, [r3, #56]	@ 0x38
        //  mu th tnh hiu chun
        if (c->samples >= c->samples_target) {
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001186:	429a      	cmp	r2, r3
 8001188:	d37a      	bcc.n	8001280 <MagCal_Update+0x230>
            c->state = MAG_CAL_COMPUTE;
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	2203      	movs	r2, #3
 800118e:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001190:	e076      	b.n	8001280 <MagCal_Update+0x230>

    case MAG_CAL_COMPUTE:
    {
        float radius[3];
        // Tnh offset v bn knh
        for (int i = 0; i < 3; i++) {
 8001192:	2300      	movs	r3, #0
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001196:	e03a      	b.n	800120e <MagCal_Update+0x1be>
            c->offset[i] = (c->max[i] + c->min[i]) * 0.5f;
 8001198:	68fa      	ldr	r2, [r7, #12]
 800119a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800119c:	3304      	adds	r3, #4
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	4413      	add	r3, r2
 80011a2:	3304      	adds	r3, #4
 80011a4:	ed93 7a00 	vldr	s14, [r3]
 80011a8:	68fa      	ldr	r2, [r7, #12]
 80011aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011ac:	3302      	adds	r3, #2
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	4413      	add	r3, r2
 80011b2:	edd3 7a00 	vldr	s15, [r3]
 80011b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80011be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011c6:	3308      	adds	r3, #8
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	4413      	add	r3, r2
 80011cc:	edc3 7a00 	vstr	s15, [r3]
            radius[i]    = (c->max[i] - c->min[i]) * 0.5f;
 80011d0:	68fa      	ldr	r2, [r7, #12]
 80011d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011d4:	3304      	adds	r3, #4
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	4413      	add	r3, r2
 80011da:	3304      	adds	r3, #4
 80011dc:	ed93 7a00 	vldr	s14, [r3]
 80011e0:	68fa      	ldr	r2, [r7, #12]
 80011e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011e4:	3302      	adds	r3, #2
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	4413      	add	r3, r2
 80011ea:	edd3 7a00 	vldr	s15, [r3]
 80011ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011f2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80011f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	3338      	adds	r3, #56	@ 0x38
 8001200:	443b      	add	r3, r7
 8001202:	3b24      	subs	r3, #36	@ 0x24
 8001204:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < 3; i++) {
 8001208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800120a:	3301      	adds	r3, #1
 800120c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800120e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001210:	2b02      	cmp	r3, #2
 8001212:	ddc1      	ble.n	8001198 <MagCal_Update+0x148>
        }
        float avg_radius = (radius[0] + radius[1] + radius[2]) / 3.0f;
 8001214:	ed97 7a05 	vldr	s14, [r7, #20]
 8001218:	edd7 7a06 	vldr	s15, [r7, #24]
 800121c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001220:	edd7 7a07 	vldr	s15, [r7, #28]
 8001224:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001228:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 800122c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001230:	edc7 7a08 	vstr	s15, [r7, #32]
        // scale
        for (int i = 0; i < 3; i++) {
 8001234:	2300      	movs	r3, #0
 8001236:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001238:	e015      	b.n	8001266 <MagCal_Update+0x216>
            c->scale[i] = avg_radius / radius[i];
 800123a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	3338      	adds	r3, #56	@ 0x38
 8001240:	443b      	add	r3, r7
 8001242:	3b24      	subs	r3, #36	@ 0x24
 8001244:	ed93 7a00 	vldr	s14, [r3]
 8001248:	edd7 6a08 	vldr	s13, [r7, #32]
 800124c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001250:	68fa      	ldr	r2, [r7, #12]
 8001252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001254:	330a      	adds	r3, #10
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	4413      	add	r3, r2
 800125a:	3304      	adds	r3, #4
 800125c:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < 3; i++) {
 8001260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001262:	3301      	adds	r3, #1
 8001264:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001268:	2b02      	cmp	r3, #2
 800126a:	dde6      	ble.n	800123a <MagCal_Update+0x1ea>
        }
        c->state = MAG_CAL_DONE;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	2204      	movs	r2, #4
 8001270:	701a      	strb	r2, [r3, #0]
    }
    break;
 8001272:	e006      	b.n	8001282 <MagCal_Update+0x232>
    case MAG_CAL_DONE:
        // hiu chun xong, dng offset/scale
    	Mag_ApplyCalibration(c, raw, out);
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	68b9      	ldr	r1, [r7, #8]
 8001278:	68f8      	ldr	r0, [r7, #12]
 800127a:	f000 f82b 	bl	80012d4 <Mag_ApplyCalibration>
        break;
 800127e:	e000      	b.n	8001282 <MagCal_Update+0x232>
        break;
 8001280:	bf00      	nop
    }
    if(c->state != MAG_CAL_DONE){
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b04      	cmp	r3, #4
 8001288:	d00f      	beq.n	80012aa <MagCal_Update+0x25a>
    	for(int i = 0 ; i < 3 ;i ++){
 800128a:	2300      	movs	r3, #0
 800128c:	627b      	str	r3, [r7, #36]	@ 0x24
 800128e:	e009      	b.n	80012a4 <MagCal_Update+0x254>
    	  out->mag_uT[i] = 0;
 8001290:	687a      	ldr	r2, [r7, #4]
 8001292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	4413      	add	r3, r2
 8001298:	f04f 0200 	mov.w	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
    	for(int i = 0 ; i < 3 ;i ++){
 800129e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a0:	3301      	adds	r3, #1
 80012a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80012a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	ddf2      	ble.n	8001290 <MagCal_Update+0x240>
    	}
    }
}
 80012aa:	bf00      	nop
 80012ac:	3738      	adds	r7, #56	@ 0x38
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40991688 	.word	0x40991688
 80012b8:	c05cccd0 	.word	0xc05cccd0
 80012bc:	40eb8520 	.word	0x40eb8520
 80012c0:	3f6fe5ac 	.word	0x3f6fe5ac
 80012c4:	3f74456b 	.word	0x3f74456b
 80012c8:	3f90a7d5 	.word	0x3f90a7d5
 80012cc:	4e6e6b28 	.word	0x4e6e6b28
 80012d0:	ce6e6b28 	.word	0xce6e6b28

080012d4 <Mag_ApplyCalibration>:
//COMPASS
void Mag_ApplyCalibration(MagCal_Simple_t* c,MAG_RAW_DATA_t* raw,MAG_DATA_t* out){
 80012d4:	b480      	push	{r7}
 80012d6:	b087      	sub	sp, #28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 3; i++)
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	e032      	b.n	800134c <Mag_ApplyCalibration+0x78>
    {
        float x = raw->mag[i] - c->offset[i];
 80012e6:	68ba      	ldr	r2, [r7, #8]
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	4413      	add	r3, r2
 80012ee:	ed93 7a00 	vldr	s14, [r3]
 80012f2:	68fa      	ldr	r2, [r7, #12]
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	3308      	adds	r3, #8
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	4413      	add	r3, r2
 80012fc:	edd3 7a00 	vldr	s15, [r3]
 8001300:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001304:	edc7 7a04 	vstr	s15, [r7, #16]
        x *= c->scale[i];
 8001308:	68fa      	ldr	r2, [r7, #12]
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	330a      	adds	r3, #10
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	3304      	adds	r3, #4
 8001314:	edd3 7a00 	vldr	s15, [r3]
 8001318:	ed97 7a04 	vldr	s14, [r7, #16]
 800131c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001320:	edc7 7a04 	vstr	s15, [r7, #16]

        // i sang T
        out->mag_uT[i] = x * (1.0f / c->S);
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	edd3 7a01 	vldr	s15, [r3, #4]
 800132a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800132e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001332:	edd7 7a04 	vldr	s15, [r7, #16]
 8001336:	ee67 7a27 	vmul.f32	s15, s14, s15
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	4413      	add	r3, r2
 8001342:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++)
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	3301      	adds	r3, #1
 800134a:	617b      	str	r3, [r7, #20]
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	2b02      	cmp	r3, #2
 8001350:	ddc9      	ble.n	80012e6 <Mag_ApplyCalibration+0x12>
    }
    //out->timestamp = raw->timestamp;
}
 8001352:	bf00      	nop
 8001354:	bf00      	nop
 8001356:	371c      	adds	r7, #28
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <Angle_Diff>:
#include "Filter.h"
#include <math.h>

// Hm ph tr: Tnh khong cch gc ngn nht (-PI n PI)
// Gip b lc khng b quay vng trn khi i qua im +-180 
static float32_t Angle_Diff(float32_t a, float32_t b) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	ed87 0a01 	vstr	s0, [r7, #4]
 800136a:	edc7 0a00 	vstr	s1, [r7]
    float32_t diff = a - b;
 800136e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001372:	edd7 7a00 	vldr	s15, [r7]
 8001376:	ee77 7a67 	vsub.f32	s15, s14, s15
 800137a:	edc7 7a03 	vstr	s15, [r7, #12]
    while (diff > M_PI)  diff -= 2.0f * M_PI;
 800137e:	e00f      	b.n	80013a0 <Angle_Diff+0x40>
 8001380:	68f8      	ldr	r0, [r7, #12]
 8001382:	f7ff f8f9 	bl	8000578 <__aeabi_f2d>
 8001386:	a31e      	add	r3, pc, #120	@ (adr r3, 8001400 <Angle_Diff+0xa0>)
 8001388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138c:	f7fe ff94 	bl	80002b8 <__aeabi_dsub>
 8001390:	4602      	mov	r2, r0
 8001392:	460b      	mov	r3, r1
 8001394:	4610      	mov	r0, r2
 8001396:	4619      	mov	r1, r3
 8001398:	f7ff fc3e 	bl	8000c18 <__aeabi_d2f>
 800139c:	4603      	mov	r3, r0
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	68f8      	ldr	r0, [r7, #12]
 80013a2:	f7ff f8e9 	bl	8000578 <__aeabi_f2d>
 80013a6:	a318      	add	r3, pc, #96	@ (adr r3, 8001408 <Angle_Diff+0xa8>)
 80013a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ac:	f7ff fbcc 	bl	8000b48 <__aeabi_dcmpgt>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1e4      	bne.n	8001380 <Angle_Diff+0x20>
    while (diff < -M_PI) diff += 2.0f * M_PI;
 80013b6:	e00f      	b.n	80013d8 <Angle_Diff+0x78>
 80013b8:	68f8      	ldr	r0, [r7, #12]
 80013ba:	f7ff f8dd 	bl	8000578 <__aeabi_f2d>
 80013be:	a310      	add	r3, pc, #64	@ (adr r3, 8001400 <Angle_Diff+0xa0>)
 80013c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c4:	f7fe ff7a 	bl	80002bc <__adddf3>
 80013c8:	4602      	mov	r2, r0
 80013ca:	460b      	mov	r3, r1
 80013cc:	4610      	mov	r0, r2
 80013ce:	4619      	mov	r1, r3
 80013d0:	f7ff fc22 	bl	8000c18 <__aeabi_d2f>
 80013d4:	4603      	mov	r3, r0
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68f8      	ldr	r0, [r7, #12]
 80013da:	f7ff f8cd 	bl	8000578 <__aeabi_f2d>
 80013de:	a30c      	add	r3, pc, #48	@ (adr r3, 8001410 <Angle_Diff+0xb0>)
 80013e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e4:	f7ff fb92 	bl	8000b0c <__aeabi_dcmplt>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1e4      	bne.n	80013b8 <Angle_Diff+0x58>
    return diff;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	ee07 3a90 	vmov	s15, r3
}
 80013f4:	eeb0 0a67 	vmov.f32	s0, s15
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	54442d18 	.word	0x54442d18
 8001404:	401921fb 	.word	0x401921fb
 8001408:	54442d18 	.word	0x54442d18
 800140c:	400921fb 	.word	0x400921fb
 8001410:	54442d18 	.word	0x54442d18
 8001414:	c00921fb 	.word	0xc00921fb

08001418 <Complimentary_Filter_Reset>:

void Complimentary_Filter_Reset(Complimentary_Filter_t * imu){
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
	// Khng reset alpha  y nu bn mun tune n t bn ngoi
	// imu->alpha[0] = 0.98f; ... (Nn set lc init ban u thi)

	for(int i = 0 ; i < 3 ; i ++){
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	e013      	b.n	800144e <Complimentary_Filter_Reset+0x36>
		imu->Euler_Angle_Deg[i] = 0;
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	3302      	adds	r3, #2
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	4413      	add	r3, r2
 8001430:	3304      	adds	r3, #4
 8001432:	f04f 0200 	mov.w	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
		imu->Euler_Angle_Rad[i] = 0;
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	3306      	adds	r3, #6
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	4413      	add	r3, r2
 8001442:	f04f 0200 	mov.w	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
	for(int i = 0 ; i < 3 ; i ++){
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	3301      	adds	r3, #1
 800144c:	60fb      	str	r3, [r7, #12]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2b02      	cmp	r3, #2
 8001452:	dde8      	ble.n	8001426 <Complimentary_Filter_Reset+0xe>
	}
	imu->q[0] = 1.0f; imu->q[1] = 0.0f; imu->q[2] = 0.0f; imu->q[3] = 0.0f;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800145a:	625a      	str	r2, [r3, #36]	@ 0x24
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	629a      	str	r2, [r3, #40]	@ 0x28
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f04f 0200 	mov.w	r2, #0
 8001472:	631a      	str	r2, [r3, #48]	@ 0x30
	imu->predict_count = 0;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2200      	movs	r2, #0
 8001478:	639a      	str	r2, [r3, #56]	@ 0x38
	imu->update_count = 0;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	635a      	str	r2, [r3, #52]	@ 0x34
	imu->status = Fusion_START;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2200      	movs	r2, #0
 8001484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	imu->Fusion_OK = 0;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8001490:	bf00      	nop
 8001492:	3714      	adds	r7, #20
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	0000      	movs	r0, r0
	...

080014a0 <Complimentary_Filter_Predict>:

void Complimentary_Filter_Predict(Complimentary_Filter_t * imu ,IMU_Data_t * imu_data){
 80014a0:	b580      	push	{r7, lr}
 80014a2:	ed2d 8b02 	vpush	{d8}
 80014a6:	b094      	sub	sp, #80	@ 0x50
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
	   // 1. Normalize Accel (Bo v chia 0)
	   float32_t a_square = imu_data->acc[0]*imu_data->acc[0] + imu_data->acc[1]*imu_data->acc[1] + imu_data->acc[2]*imu_data->acc[2];
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	ed93 7a03 	vldr	s14, [r3, #12]
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	edd3 7a03 	vldr	s15, [r3, #12]
 80014ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	edd3 6a04 	vldr	s13, [r3, #16]
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80014ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	edd3 6a05 	vldr	s13, [r3, #20]
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	edd3 7a05 	vldr	s15, [r3, #20]
 80014de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014e6:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	   if(a_square < 1e-6f) return; // Accel li hoc ri t do -> khng tnh ton
 80014ea:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80014ee:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001640 <Complimentary_Filter_Predict+0x1a0>
 80014f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014fa:	f100 821b 	bmi.w	8001934 <Complimentary_Filter_Predict+0x494>

	   float32_t a_norm_val = sqrtf(a_square);
 80014fe:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 8001502:	f00d fb33 	bl	800eb6c <sqrtf>
 8001506:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
	   float32_t ax = imu_data->acc[0] / a_norm_val;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001510:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001514:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001518:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	   float32_t ay = imu_data->acc[1] / a_norm_val;
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	edd3 6a04 	vldr	s13, [r3, #16]
 8001522:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001526:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800152a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	   float32_t az = imu_data->acc[2] / a_norm_val;
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	edd3 6a05 	vldr	s13, [r3, #20]
 8001534:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001538:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800153c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

	   // Gyro rates (rad/s)
	   float32_t p = imu_data->w[0];
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	62fb      	str	r3, [r7, #44]	@ 0x2c
	   float32_t q = imu_data->w[1];
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	62bb      	str	r3, [r7, #40]	@ 0x28
	   float32_t r = imu_data->w[2];
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	627b      	str	r3, [r7, #36]	@ 0x24

	   switch(imu->status){
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001558:	2b03      	cmp	r3, #3
 800155a:	f200 81ed 	bhi.w	8001938 <Complimentary_Filter_Predict+0x498>
 800155e:	a201      	add	r2, pc, #4	@ (adr r2, 8001564 <Complimentary_Filter_Predict+0xc4>)
 8001560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001564:	08001575 	.word	0x08001575
 8001568:	08001649 	.word	0x08001649
 800156c:	08001939 	.word	0x08001939
 8001570:	0800192d 	.word	0x0800192d
		  case Fusion_START:
			  // Khi to gc ban u t Accel thun ty
			  imu->Euler_Angle_Rad[0] = atan2f(-ay, -az); // Roll
 8001574:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001578:	eeb1 7a67 	vneg.f32	s14, s15
 800157c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001580:	eef1 7a67 	vneg.f32	s15, s15
 8001584:	eef0 0a67 	vmov.f32	s1, s15
 8001588:	eeb0 0a47 	vmov.f32	s0, s14
 800158c:	f00d faec 	bl	800eb68 <atan2f>
 8001590:	eef0 7a40 	vmov.f32	s15, s0
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	edc3 7a06 	vstr	s15, [r3, #24]
			  imu->Euler_Angle_Rad[1] = atan2f(ax, sqrtf(ay*ay + az*az)); // Pitch
 800159a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800159e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80015a2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80015a6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80015aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015ae:	eeb0 0a67 	vmov.f32	s0, s15
 80015b2:	f00d fadb 	bl	800eb6c <sqrtf>
 80015b6:	eef0 7a40 	vmov.f32	s15, s0
 80015ba:	eef0 0a67 	vmov.f32	s1, s15
 80015be:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 80015c2:	f00d fad1 	bl	800eb68 <atan2f>
 80015c6:	eef0 7a40 	vmov.f32	s15, s0
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	edc3 7a07 	vstr	s15, [r3, #28]
			  imu->Euler_Angle_Rad[2] = 0; // Yaw tm thi bng 0 (s update sau bi Mag)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f04f 0200 	mov.w	r2, #0
 80015d6:	621a      	str	r2, [r3, #32]

			  // Update Degree variables
			  imu->Euler_Angle_Deg[0] = imu->Euler_Angle_Rad[0] * RAD_TO_DEG;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7fe ffcb 	bl	8000578 <__aeabi_f2d>
 80015e2:	a315      	add	r3, pc, #84	@ (adr r3, 8001638 <Complimentary_Filter_Predict+0x198>)
 80015e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e8:	f7ff f81e 	bl	8000628 <__aeabi_dmul>
 80015ec:	4602      	mov	r2, r0
 80015ee:	460b      	mov	r3, r1
 80015f0:	4610      	mov	r0, r2
 80015f2:	4619      	mov	r1, r3
 80015f4:	f7ff fb10 	bl	8000c18 <__aeabi_d2f>
 80015f8:	4602      	mov	r2, r0
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	60da      	str	r2, [r3, #12]
			  imu->Euler_Angle_Deg[1] = imu->Euler_Angle_Rad[1] * RAD_TO_DEG;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69db      	ldr	r3, [r3, #28]
 8001602:	4618      	mov	r0, r3
 8001604:	f7fe ffb8 	bl	8000578 <__aeabi_f2d>
 8001608:	a30b      	add	r3, pc, #44	@ (adr r3, 8001638 <Complimentary_Filter_Predict+0x198>)
 800160a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160e:	f7ff f80b 	bl	8000628 <__aeabi_dmul>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	f7ff fafd 	bl	8000c18 <__aeabi_d2f>
 800161e:	4602      	mov	r2, r0
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	611a      	str	r2, [r3, #16]
			  imu->Euler_Angle_Deg[2] = 0;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	615a      	str	r2, [r3, #20]

			  imu->status = Fusion_RUN;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
			  break;
 8001634:	e183      	b.n	800193e <Complimentary_Filter_Predict+0x49e>
 8001636:	bf00      	nop
 8001638:	1a63c1f8 	.word	0x1a63c1f8
 800163c:	404ca5dc 	.word	0x404ca5dc
 8001640:	358637bd 	.word	0x358637bd
 8001644:	38d1b717 	.word	0x38d1b717

		  case Fusion_RUN:
			  // --- 1. Tnh gc t Accel (Measurement) ---
			  float32_t Phi_Acc = atan2f(-ay, -az);
 8001648:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800164c:	eeb1 7a67 	vneg.f32	s14, s15
 8001650:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001654:	eef1 7a67 	vneg.f32	s15, s15
 8001658:	eef0 0a67 	vmov.f32	s1, s15
 800165c:	eeb0 0a47 	vmov.f32	s0, s14
 8001660:	f00d fa82 	bl	800eb68 <atan2f>
 8001664:	ed87 0a08 	vstr	s0, [r7, #32]
			  float32_t Theta_Acc = atan2f(ax, sqrtf(ay*ay + az*az));
 8001668:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800166c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001670:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001674:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001678:	ee77 7a27 	vadd.f32	s15, s14, s15
 800167c:	eeb0 0a67 	vmov.f32	s0, s15
 8001680:	f00d fa74 	bl	800eb6c <sqrtf>
 8001684:	eef0 7a40 	vmov.f32	s15, s0
 8001688:	eef0 0a67 	vmov.f32	s1, s15
 800168c:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001690:	f00d fa6a 	bl	800eb68 <atan2f>
 8001694:	ed87 0a07 	vstr	s0, [r7, #28]

			  // --- 2. Gyro Integration (Prediction) ---
			  float32_t phi = imu->Euler_Angle_Rad[0];
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	61bb      	str	r3, [r7, #24]
			  float32_t theta = imu->Euler_Angle_Rad[1];
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	69db      	ldr	r3, [r3, #28]
 80016a2:	617b      	str	r3, [r7, #20]

			  // Bo v Gimbal Lock (Khi Pitch ~ 90 , cos(theta) -> 0, tan(theta) -> inf)
			  float32_t cos_theta = cosf(theta);
 80016a4:	ed97 0a05 	vldr	s0, [r7, #20]
 80016a8:	f00d fa7e 	bl	800eba8 <cosf>
 80016ac:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c
			  float32_t tan_theta = tanf(theta);
 80016b0:	ed97 0a05 	vldr	s0, [r7, #20]
 80016b4:	f00d fb02 	bl	800ecbc <tanf>
 80016b8:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48

			  if (fabsf(cos_theta) < 1e-4f) {
 80016bc:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80016c0:	eef0 7ae7 	vabs.f32	s15, s15
 80016c4:	ed1f 7a21 	vldr	s14, [pc, #-132]	@ 8001644 <Complimentary_Filter_Predict+0x1a4>
 80016c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016d0:	d504      	bpl.n	80016dc <Complimentary_Filter_Predict+0x23c>
				  // Nu dng ng, b qua phn chuyn i Euler rate phc tp, dng p,q,r th
				  cos_theta = 1e-4f;
 80016d2:	4ba5      	ldr	r3, [pc, #660]	@ (8001968 <Complimentary_Filter_Predict+0x4c8>)
 80016d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
				  tan_theta = 0.0f;
 80016d6:	f04f 0300 	mov.w	r3, #0
 80016da:	64bb      	str	r3, [r7, #72]	@ 0x48
			  }

			  // Kinematics Equation (Body rate -> Euler rate)
			  float32_t phi_dot   = p + sinf(phi) * tan_theta * q + cosf(phi) * tan_theta * r;
 80016dc:	ed97 0a06 	vldr	s0, [r7, #24]
 80016e0:	f00d faa6 	bl	800ec30 <sinf>
 80016e4:	eeb0 7a40 	vmov.f32	s14, s0
 80016e8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80016ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016f0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80016f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016f8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80016fc:	ee37 8a27 	vadd.f32	s16, s14, s15
 8001700:	ed97 0a06 	vldr	s0, [r7, #24]
 8001704:	f00d fa50 	bl	800eba8 <cosf>
 8001708:	eeb0 7a40 	vmov.f32	s14, s0
 800170c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001710:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001714:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001718:	ee67 7a27 	vmul.f32	s15, s14, s15
 800171c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001720:	edc7 7a04 	vstr	s15, [r7, #16]
			  float32_t theta_dot = cosf(phi) * q - sinf(phi) * r;
 8001724:	ed97 0a06 	vldr	s0, [r7, #24]
 8001728:	f00d fa3e 	bl	800eba8 <cosf>
 800172c:	eeb0 7a40 	vmov.f32	s14, s0
 8001730:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001734:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001738:	ed97 0a06 	vldr	s0, [r7, #24]
 800173c:	f00d fa78 	bl	800ec30 <sinf>
 8001740:	eeb0 7a40 	vmov.f32	s14, s0
 8001744:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001748:	ee67 7a27 	vmul.f32	s15, s14, s15
 800174c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001750:	edc7 7a03 	vstr	s15, [r7, #12]
			  float32_t psi_dot   = (sinf(phi) * q + cosf(phi) * r) / cos_theta;
 8001754:	ed97 0a06 	vldr	s0, [r7, #24]
 8001758:	f00d fa6a 	bl	800ec30 <sinf>
 800175c:	eeb0 7a40 	vmov.f32	s14, s0
 8001760:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001764:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001768:	ed97 0a06 	vldr	s0, [r7, #24]
 800176c:	f00d fa1c 	bl	800eba8 <cosf>
 8001770:	eeb0 7a40 	vmov.f32	s14, s0
 8001774:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800177c:	ee78 6a27 	vadd.f32	s13, s16, s15
 8001780:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001784:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001788:	edc7 7a02 	vstr	s15, [r7, #8]

			  // Tch phn Euler (FIX LI 0.5  Y -> NHN 1.0)
			  imu->Euler_Angle_Rad[0] += phi_dot * imu_data->dt;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	edd3 6a06 	vldr	s13, [r3, #24]
 8001798:	edd7 7a04 	vldr	s15, [r7, #16]
 800179c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	edc3 7a06 	vstr	s15, [r3, #24]
			  imu->Euler_Angle_Rad[1] += theta_dot * imu_data->dt;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	ed93 7a07 	vldr	s14, [r3, #28]
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	edd3 6a06 	vldr	s13, [r3, #24]
 80017b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80017ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	edc3 7a07 	vstr	s15, [r3, #28]
			  imu->Euler_Angle_Rad[2] += psi_dot * imu_data->dt;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	ed93 7a08 	vldr	s14, [r3, #32]
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	edd3 6a06 	vldr	s13, [r3, #24]
 80017d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80017d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	edc3 7a08 	vstr	s15, [r3, #32]

			  // --- 3. Complementary Filter (Fusion) ---
			  // ROLL
			  imu->Euler_Angle_Rad[0] = imu->alpha[0] * imu->Euler_Angle_Rad[0] + (1.0f - imu->alpha[0]) * Phi_Acc;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	ed93 7a00 	vldr	s14, [r3]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	edd3 7a06 	vldr	s15, [r3, #24]
 80017f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	edd3 7a00 	vldr	s15, [r3]
 80017fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001800:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001804:	edd7 7a08 	vldr	s15, [r7, #32]
 8001808:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800180c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	edc3 7a06 	vstr	s15, [r3, #24]

			  // PITCH
			  imu->Euler_Angle_Rad[1] = imu->alpha[1] * imu->Euler_Angle_Rad[1] + (1.0f - imu->alpha[1]) * Theta_Acc;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	ed93 7a01 	vldr	s14, [r3, #4]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001822:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	edd3 7a01 	vldr	s15, [r3, #4]
 800182c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001830:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001834:	edd7 7a07 	vldr	s15, [r7, #28]
 8001838:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800183c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	edc3 7a07 	vstr	s15, [r3, #28]

			  // YAW (Ch tch phn Gyro  y, vic sa bng Mag nm  hm Update)
			  // Wrap Yaw trong khong -PI n PI
			  if (imu->Euler_Angle_Rad[2] > M_PI) imu->Euler_Angle_Rad[2] -= 2.0f * M_PI;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	4618      	mov	r0, r3
 800184c:	f7fe fe94 	bl	8000578 <__aeabi_f2d>
 8001850:	a33d      	add	r3, pc, #244	@ (adr r3, 8001948 <Complimentary_Filter_Predict+0x4a8>)
 8001852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001856:	f7ff f977 	bl	8000b48 <__aeabi_dcmpgt>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d012      	beq.n	8001886 <Complimentary_Filter_Predict+0x3e6>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a1b      	ldr	r3, [r3, #32]
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fe87 	bl	8000578 <__aeabi_f2d>
 800186a:	a339      	add	r3, pc, #228	@ (adr r3, 8001950 <Complimentary_Filter_Predict+0x4b0>)
 800186c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001870:	f7fe fd22 	bl	80002b8 <__aeabi_dsub>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	4610      	mov	r0, r2
 800187a:	4619      	mov	r1, r3
 800187c:	f7ff f9cc 	bl	8000c18 <__aeabi_d2f>
 8001880:	4602      	mov	r2, r0
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	621a      	str	r2, [r3, #32]
			  if (imu->Euler_Angle_Rad[2] < -M_PI) imu->Euler_Angle_Rad[2] += 2.0f * M_PI;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a1b      	ldr	r3, [r3, #32]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fe74 	bl	8000578 <__aeabi_f2d>
 8001890:	a331      	add	r3, pc, #196	@ (adr r3, 8001958 <Complimentary_Filter_Predict+0x4b8>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7ff f939 	bl	8000b0c <__aeabi_dcmplt>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d012      	beq.n	80018c6 <Complimentary_Filter_Predict+0x426>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a1b      	ldr	r3, [r3, #32]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7fe fe67 	bl	8000578 <__aeabi_f2d>
 80018aa:	a329      	add	r3, pc, #164	@ (adr r3, 8001950 <Complimentary_Filter_Predict+0x4b0>)
 80018ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b0:	f7fe fd04 	bl	80002bc <__adddf3>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	4610      	mov	r0, r2
 80018ba:	4619      	mov	r1, r3
 80018bc:	f7ff f9ac 	bl	8000c18 <__aeabi_d2f>
 80018c0:	4602      	mov	r2, r0
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	621a      	str	r2, [r3, #32]

			  // Convert sang 
              for(int i = 0 ; i < 3 ; i ++){
 80018c6:	2300      	movs	r3, #0
 80018c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80018ca:	e01e      	b.n	800190a <Complimentary_Filter_Predict+0x46a>
            	  imu->Euler_Angle_Deg[i] = imu->Euler_Angle_Rad[i] * RAD_TO_DEG;
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018d0:	3306      	adds	r3, #6
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7fe fe4d 	bl	8000578 <__aeabi_f2d>
 80018de:	a320      	add	r3, pc, #128	@ (adr r3, 8001960 <Complimentary_Filter_Predict+0x4c0>)
 80018e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e4:	f7fe fea0 	bl	8000628 <__aeabi_dmul>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4610      	mov	r0, r2
 80018ee:	4619      	mov	r1, r3
 80018f0:	f7ff f992 	bl	8000c18 <__aeabi_d2f>
 80018f4:	4601      	mov	r1, r0
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018fa:	3302      	adds	r3, #2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	4413      	add	r3, r2
 8001900:	3304      	adds	r3, #4
 8001902:	6019      	str	r1, [r3, #0]
              for(int i = 0 ; i < 3 ; i ++){
 8001904:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001906:	3301      	adds	r3, #1
 8001908:	647b      	str	r3, [r7, #68]	@ 0x44
 800190a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800190c:	2b02      	cmp	r3, #2
 800190e:	dddd      	ble.n	80018cc <Complimentary_Filter_Predict+0x42c>
              }

              imu->predict_count++;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001914:	1c5a      	adds	r2, r3, #1
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	639a      	str	r2, [r3, #56]	@ 0x38
              if(imu->predict_count > 100){ // i n nh tm 100 mu (0.4s) ri mi cho l OK
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800191e:	2b64      	cmp	r3, #100	@ 0x64
 8001920:	d90c      	bls.n	800193c <Complimentary_Filter_Predict+0x49c>
            	  imu->Fusion_OK = 1;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2201      	movs	r2, #1
 8001926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              }
			  break;
 800192a:	e007      	b.n	800193c <Complimentary_Filter_Predict+0x49c>

		  case Fusion_RESET :
			  Complimentary_Filter_Reset(imu);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff fd73 	bl	8001418 <Complimentary_Filter_Reset>
			  break;
 8001932:	e004      	b.n	800193e <Complimentary_Filter_Predict+0x49e>
	   if(a_square < 1e-6f) return; // Accel li hoc ri t do -> khng tnh ton
 8001934:	bf00      	nop
 8001936:	e002      	b.n	800193e <Complimentary_Filter_Predict+0x49e>
		  case Fusion_STOP:
		                // Khi STOP, khng lm g c (gi nguyn gi tr c)
		                break;

		  		  default:
		  		      break;
 8001938:	bf00      	nop
 800193a:	e000      	b.n	800193e <Complimentary_Filter_Predict+0x49e>
			  break;
 800193c:	bf00      	nop
		}
}
 800193e:	3750      	adds	r7, #80	@ 0x50
 8001940:	46bd      	mov	sp, r7
 8001942:	ecbd 8b02 	vpop	{d8}
 8001946:	bd80      	pop	{r7, pc}
 8001948:	54442d18 	.word	0x54442d18
 800194c:	400921fb 	.word	0x400921fb
 8001950:	54442d18 	.word	0x54442d18
 8001954:	401921fb 	.word	0x401921fb
 8001958:	54442d18 	.word	0x54442d18
 800195c:	c00921fb 	.word	0xc00921fb
 8001960:	1a63c1f8 	.word	0x1a63c1f8
 8001964:	404ca5dc 	.word	0x404ca5dc
 8001968:	38d1b717 	.word	0x38d1b717
 800196c:	00000000 	.word	0x00000000

08001970 <Complimentary_Filter_Update>:

void Complimentary_Filter_Update(Complimentary_Filter_t * imu ,MAG_DATA_t * mag){
 8001970:	b580      	push	{r7, lr}
 8001972:	b090      	sub	sp, #64	@ 0x40
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
	            float32_t mx = mag->mag_uT[0];
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		        float32_t my = mag->mag_uT[1];
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	63bb      	str	r3, [r7, #56]	@ 0x38
		        float32_t mz = mag->mag_uT[2];
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	637b      	str	r3, [r7, #52]	@ 0x34

		        float32_t mag_norm = sqrtf(mx*mx + my*my + mz*mz);
 800198c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001990:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001994:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001998:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800199c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019a0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80019a4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80019a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ac:	eeb0 0a67 	vmov.f32	s0, s15
 80019b0:	f00d f8dc 	bl	800eb6c <sqrtf>
 80019b4:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
		        if (mag_norm < 1e-6f) return; // Bo v
 80019b8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80019bc:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8001bd8 <Complimentary_Filter_Update+0x268>
 80019c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c8:	f100 80f2 	bmi.w	8001bb0 <Complimentary_Filter_Update+0x240>

		        mx /= mag_norm;
 80019cc:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80019d0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80019d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019d8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		        my /= mag_norm;
 80019dc:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80019e0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80019e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019e8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		        mz /= mag_norm;
 80019ec:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 80019f0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80019f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019f8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

		        // Tilt Compensation (Dng gc Roll/Pitch  tnh  Predict  b nghing cho la bn)
		        float32_t phi = imu->Euler_Angle_Rad[0];
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
		        float32_t theta = imu->Euler_Angle_Rad[1];
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	62bb      	str	r3, [r7, #40]	@ 0x28

		        float32_t cRoll = cosf(phi), sRoll = sinf(phi);
 8001a08:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8001a0c:	f00d f8cc 	bl	800eba8 <cosf>
 8001a10:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8001a14:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8001a18:	f00d f90a 	bl	800ec30 <sinf>
 8001a1c:	ed87 0a08 	vstr	s0, [r7, #32]
		        float32_t cPitch = cosf(theta), sPitch = sinf(theta);
 8001a20:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8001a24:	f00d f8c0 	bl	800eba8 <cosf>
 8001a28:	ed87 0a07 	vstr	s0, [r7, #28]
 8001a2c:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8001a30:	f00d f8fe 	bl	800ec30 <sinf>
 8001a34:	ed87 0a06 	vstr	s0, [r7, #24]

		        float32_t mx2 = mx * cPitch + my * sRoll * sPitch + mz * cRoll * sPitch;
 8001a38:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001a3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a44:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8001a48:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a4c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a50:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a5c:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8001a60:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001a64:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a68:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a74:	edc7 7a05 	vstr	s15, [r7, #20]
		        float32_t my2 = my * cRoll - mz * sRoll;
 8001a78:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001a7c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001a80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a84:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8001a88:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a94:	edc7 7a04 	vstr	s15, [r7, #16]

		        // Tnh Yaw t Mag
		        float32_t psi_mag = atan2f(-my2, mx2);
 8001a98:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a9c:	eef1 7a67 	vneg.f32	s15, s15
 8001aa0:	edd7 0a05 	vldr	s1, [r7, #20]
 8001aa4:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa8:	f00d f85e 	bl	800eb68 <atan2f>
 8001aac:	ed87 0a03 	vstr	s0, [r7, #12]

		        if(imu->update_count == 0){
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d103      	bne.n	8001ac0 <Complimentary_Filter_Update+0x150>
		        	// Ln u tin: Gn trc tip
		        	imu->Euler_Angle_Rad[2] = psi_mag;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	621a      	str	r2, [r3, #32]
 8001abe:	e05e      	b.n	8001b7e <Complimentary_Filter_Update+0x20e>
		        }
		        else{
		        	// Lc b: Cc k quan trng phi x l gc quay (Shortest Path)
		        	// Thay v filter trc tip gi tr, ta filter sai s (error)

		        	float32_t yaw_err = Angle_Diff(psi_mag, imu->Euler_Angle_Rad[2]);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	edd3 7a08 	vldr	s15, [r3, #32]
 8001ac6:	eef0 0a67 	vmov.f32	s1, s15
 8001aca:	ed97 0a03 	vldr	s0, [r7, #12]
 8001ace:	f7ff fc47 	bl	8001360 <Angle_Diff>
 8001ad2:	ed87 0a02 	vstr	s0, [r7, #8]

		        	// p dng b lc ln sai s
		        	// yaw_new = yaw_old + (1 - alpha) * error
		        	imu->Euler_Angle_Rad[2] += (1.0f - imu->alpha[2]) * yaw_err;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	ed93 7a08 	vldr	s14, [r3, #32]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ae6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001aea:	edd7 7a02 	vldr	s15, [r7, #8]
 8001aee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001af2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	edc3 7a08 	vstr	s15, [r3, #32]

		        	// Wrap li sau khi cng
					if (imu->Euler_Angle_Rad[2] > M_PI) imu->Euler_Angle_Rad[2] -= 2.0f * M_PI;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a1b      	ldr	r3, [r3, #32]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7fe fd39 	bl	8000578 <__aeabi_f2d>
 8001b06:	a32c      	add	r3, pc, #176	@ (adr r3, 8001bb8 <Complimentary_Filter_Update+0x248>)
 8001b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b0c:	f7ff f81c 	bl	8000b48 <__aeabi_dcmpgt>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d013      	beq.n	8001b3e <Complimentary_Filter_Update+0x1ce>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a1b      	ldr	r3, [r3, #32]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7fe fd2c 	bl	8000578 <__aeabi_f2d>
 8001b20:	a327      	add	r3, pc, #156	@ (adr r3, 8001bc0 <Complimentary_Filter_Update+0x250>)
 8001b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b26:	f7fe fbc7 	bl	80002b8 <__aeabi_dsub>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4610      	mov	r0, r2
 8001b30:	4619      	mov	r1, r3
 8001b32:	f7ff f871 	bl	8000c18 <__aeabi_d2f>
 8001b36:	4602      	mov	r2, r0
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	621a      	str	r2, [r3, #32]
 8001b3c:	e01f      	b.n	8001b7e <Complimentary_Filter_Update+0x20e>
					else if (imu->Euler_Angle_Rad[2] < -M_PI) imu->Euler_Angle_Rad[2] += 2.0f * M_PI;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7fe fd18 	bl	8000578 <__aeabi_f2d>
 8001b48:	a31f      	add	r3, pc, #124	@ (adr r3, 8001bc8 <Complimentary_Filter_Update+0x258>)
 8001b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4e:	f7fe ffdd 	bl	8000b0c <__aeabi_dcmplt>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d012      	beq.n	8001b7e <Complimentary_Filter_Update+0x20e>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7fe fd0b 	bl	8000578 <__aeabi_f2d>
 8001b62:	a317      	add	r3, pc, #92	@ (adr r3, 8001bc0 <Complimentary_Filter_Update+0x250>)
 8001b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b68:	f7fe fba8 	bl	80002bc <__adddf3>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	4610      	mov	r0, r2
 8001b72:	4619      	mov	r1, r3
 8001b74:	f7ff f850 	bl	8000c18 <__aeabi_d2f>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	621a      	str	r2, [r3, #32]
		        }

		        imu->Euler_Angle_Deg[2] = imu->Euler_Angle_Rad[2] * RAD_TO_DEG;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6a1b      	ldr	r3, [r3, #32]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7fe fcf8 	bl	8000578 <__aeabi_f2d>
 8001b88:	a311      	add	r3, pc, #68	@ (adr r3, 8001bd0 <Complimentary_Filter_Update+0x260>)
 8001b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8e:	f7fe fd4b 	bl	8000628 <__aeabi_dmul>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	4610      	mov	r0, r2
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f7ff f83d 	bl	8000c18 <__aeabi_d2f>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	615a      	str	r2, [r3, #20]
		        imu->update_count++;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ba8:	1c5a      	adds	r2, r3, #1
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bae:	e000      	b.n	8001bb2 <Complimentary_Filter_Update+0x242>
		        if (mag_norm < 1e-6f) return; // Bo v
 8001bb0:	bf00      	nop
}
 8001bb2:	3740      	adds	r7, #64	@ 0x40
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	54442d18 	.word	0x54442d18
 8001bbc:	400921fb 	.word	0x400921fb
 8001bc0:	54442d18 	.word	0x54442d18
 8001bc4:	401921fb 	.word	0x401921fb
 8001bc8:	54442d18 	.word	0x54442d18
 8001bcc:	c00921fb 	.word	0xc00921fb
 8001bd0:	1a63c1f8 	.word	0x1a63c1f8
 8001bd4:	404ca5dc 	.word	0x404ca5dc
 8001bd8:	358637bd 	.word	0x358637bd

08001bdc <clamp_value>:
 */

#include "PID.h"
#include <math.h>

static float32_t clamp_value(float32_t value, float32_t min, float32_t max) {
 8001bdc:	b480      	push	{r7}
 8001bde:	b085      	sub	sp, #20
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	ed87 0a03 	vstr	s0, [r7, #12]
 8001be6:	edc7 0a02 	vstr	s1, [r7, #8]
 8001bea:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value > max) return max;
 8001bee:	ed97 7a03 	vldr	s14, [r7, #12]
 8001bf2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bf6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bfe:	dd01      	ble.n	8001c04 <clamp_value+0x28>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	e00b      	b.n	8001c1c <clamp_value+0x40>
    if (value < min) return min;
 8001c04:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c08:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c14:	d501      	bpl.n	8001c1a <clamp_value+0x3e>
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	e000      	b.n	8001c1c <clamp_value+0x40>
    return value;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
}
 8001c1c:	ee07 3a90 	vmov	s15, r3
 8001c20:	eeb0 0a67 	vmov.f32	s0, s15
 8001c24:	3714      	adds	r7, #20
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr

08001c2e <Reset_PID_ALTIDUE>:

/* Reset PID structure */
void Reset_PID_ALTIDUE(PID_ALTIDUE_t *pid){
 8001c2e:	b480      	push	{r7}
 8001c30:	b083      	sub	sp, #12
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
     pid->derivative = 0;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f04f 0200 	mov.w	r2, #0
 8001c3c:	61da      	str	r2, [r3, #28]
     pid->error = 0;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	f04f 0200 	mov.w	r2, #0
 8001c44:	611a      	str	r2, [r3, #16]
     pid->prev_error = 0;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f04f 0200 	mov.w	r2, #0
 8001c4c:	615a      	str	r2, [r3, #20]
     pid->integral = 0;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	619a      	str	r2, [r3, #24]
     pid->output = 0;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	639a      	str	r2, [r3, #56]	@ 0x38
     pid->prev_measure = 0;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	621a      	str	r2, [r3, #32]
     pid->prev_setpoint = 0;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f04f 0200 	mov.w	r2, #0
 8001c6c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
	...

08001c7c <Caculate_PID_ALTIDUE>:

/* ANGLE LOOP (Outer Loop) */
void Caculate_PID_ALTIDUE(PID_ALTIDUE_t *pid , float32_t setpoint , float32_t feedback, float32_t dt){
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c88:	edc7 0a01 	vstr	s1, [r7, #4]
 8001c8c:	ed87 1a00 	vstr	s2, [r7]
     if (dt < 0.0001f) dt = 0.0001f;
 8001c90:	edd7 7a00 	vldr	s15, [r7]
 8001c94:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001df0 <Caculate_PID_ALTIDUE+0x174>
 8001c98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca0:	d501      	bpl.n	8001ca6 <Caculate_PID_ALTIDUE+0x2a>
 8001ca2:	4b54      	ldr	r3, [pc, #336]	@ (8001df4 <Caculate_PID_ALTIDUE+0x178>)
 8001ca4:	603b      	str	r3, [r7, #0]
     pid->error = setpoint - feedback;
 8001ca6:	ed97 7a02 	vldr	s14, [r7, #8]
 8001caa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	edc3 7a04 	vstr	s15, [r3, #16]

     if(pid->error > 180.0f) pid->error -= 360.0f;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cbe:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8001df8 <Caculate_PID_ALTIDUE+0x17c>
 8001cc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cca:	dd0a      	ble.n	8001ce2 <Caculate_PID_ALTIDUE+0x66>
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cd2:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001dfc <Caculate_PID_ALTIDUE+0x180>
 8001cd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	edc3 7a04 	vstr	s15, [r3, #16]
 8001ce0:	e013      	b.n	8001d0a <Caculate_PID_ALTIDUE+0x8e>
     else if(pid->error < -180.0f) pid->error += 360.0f;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ce8:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001e00 <Caculate_PID_ALTIDUE+0x184>
 8001cec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf4:	d509      	bpl.n	8001d0a <Caculate_PID_ALTIDUE+0x8e>
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cfc:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001dfc <Caculate_PID_ALTIDUE+0x180>
 8001d00:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	edc3 7a04 	vstr	s15, [r3, #16]

     float32_t P_term = pid->kp * pid->error;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	ed93 7a00 	vldr	s14, [r3]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d1a:	edc7 7a05 	vstr	s15, [r7, #20]

     if (fabsf(pid->error) < 20.0f){
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d24:	eef0 7ae7 	vabs.f32	s15, s15
 8001d28:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001d2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d34:	d52b      	bpl.n	8001d8e <Caculate_PID_ALTIDUE+0x112>
         pid->integral += pid->ki * pid->error * dt;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	ed93 7a06 	vldr	s14, [r3, #24]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	edd3 6a01 	vldr	s13, [r3, #4]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d48:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d4c:	edd7 7a00 	vldr	s15, [r7]
 8001d50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	edc3 7a06 	vstr	s15, [r3, #24]
         pid->integral = clamp_value(pid->integral, -pid->i_limit, pid->i_limit);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	ed93 7a06 	vldr	s14, [r3, #24]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001d6a:	eef1 7a67 	vneg.f32	s15, s15
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8001d74:	eeb0 1a66 	vmov.f32	s2, s13
 8001d78:	eef0 0a67 	vmov.f32	s1, s15
 8001d7c:	eeb0 0a47 	vmov.f32	s0, s14
 8001d80:	f7ff ff2c 	bl	8001bdc <clamp_value>
 8001d84:	eef0 7a40 	vmov.f32	s15, s0
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	edc3 7a06 	vstr	s15, [r3, #24]
     }

     pid->output = P_term + pid->integral;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	ed93 7a06 	vldr	s14, [r3, #24]
 8001d94:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
     pid->output = clamp_value(pid->output, -pid->max_output, pid->max_output);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001dae:	eef1 7a67 	vneg.f32	s15, s15
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8001db8:	eeb0 1a66 	vmov.f32	s2, s13
 8001dbc:	eef0 0a67 	vmov.f32	s1, s15
 8001dc0:	eeb0 0a47 	vmov.f32	s0, s14
 8001dc4:	f7ff ff0a 	bl	8001bdc <clamp_value>
 8001dc8:	eef0 7a40 	vmov.f32	s15, s0
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

     pid->prev_error = pid->error;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	691a      	ldr	r2, [r3, #16]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	615a      	str	r2, [r3, #20]
     pid->prev_measure = feedback;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	621a      	str	r2, [r3, #32]
     pid->prev_setpoint = setpoint;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	68ba      	ldr	r2, [r7, #8]
 8001de4:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001de6:	bf00      	nop
 8001de8:	3718      	adds	r7, #24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	38d1b717 	.word	0x38d1b717
 8001df4:	38d1b717 	.word	0x38d1b717
 8001df8:	43340000 	.word	0x43340000
 8001dfc:	43b40000 	.word	0x43b40000
 8001e00:	c3340000 	.word	0xc3340000

08001e04 <Caculate_PID_Rate_ALTIDUE>:

/* RATE LOOP (Inner Loop) */
void Caculate_PID_Rate_ALTIDUE(PID_ALTIDUE_t *pid , float32_t setpoint , float32_t feedback, float32_t dt){
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08a      	sub	sp, #40	@ 0x28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001e10:	edc7 0a01 	vstr	s1, [r7, #4]
 8001e14:	ed87 1a00 	vstr	s2, [r7]
     if (dt < 0.0001f) dt = 0.0001f;
 8001e18:	edd7 7a00 	vldr	s15, [r7]
 8001e1c:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8002008 <Caculate_PID_Rate_ALTIDUE+0x204>
 8001e20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e28:	d501      	bpl.n	8001e2e <Caculate_PID_Rate_ALTIDUE+0x2a>
 8001e2a:	4b78      	ldr	r3, [pc, #480]	@ (800200c <Caculate_PID_Rate_ALTIDUE+0x208>)
 8001e2c:	603b      	str	r3, [r7, #0]
     pid->error = setpoint - feedback;
 8001e2e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e32:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e36:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	edc3 7a04 	vstr	s15, [r3, #16]

     float32_t P_term = pid->kp * pid->error;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	ed93 7a00 	vldr	s14, [r3]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e50:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

     pid->integral += pid->ki * pid->error * dt;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	ed93 7a06 	vldr	s14, [r3, #24]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e66:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e6a:	edd7 7a00 	vldr	s15, [r7]
 8001e6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	edc3 7a06 	vstr	s15, [r3, #24]
     pid->integral = clamp_value(pid->integral, -pid->i_limit, pid->i_limit);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001e88:	eef1 7a67 	vneg.f32	s15, s15
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	edd3 6a0c 	vldr	s13, [r3, #48]	@ 0x30
 8001e92:	eeb0 1a66 	vmov.f32	s2, s13
 8001e96:	eef0 0a67 	vmov.f32	s1, s15
 8001e9a:	eeb0 0a47 	vmov.f32	s0, s14
 8001e9e:	f7ff fe9d 	bl	8001bdc <clamp_value>
 8001ea2:	eef0 7a40 	vmov.f32	s15, s0
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	edc3 7a06 	vstr	s15, [r3, #24]

     float32_t delta_measure = feedback - pid->prev_measure;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	edd3 7a08 	vldr	s15, [r3, #32]
 8001eb2:	ed97 7a01 	vldr	s14, [r7, #4]
 8001eb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eba:	edc7 7a08 	vstr	s15, [r7, #32]
     float32_t D_raw = -(delta_measure / dt) * pid->kd;
 8001ebe:	edd7 6a08 	vldr	s13, [r7, #32]
 8001ec2:	ed97 7a00 	vldr	s14, [r7]
 8001ec6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eca:	eeb1 7a67 	vneg.f32	s14, s15
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ed4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed8:	edc7 7a07 	vstr	s15, [r7, #28]

     // Lc LPF cho D-term
     pid->derivative = pid->alpha_lpf * pid->derivative + (1.0f - pid->alpha_lpf) * D_raw;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	edd3 7a07 	vldr	s15, [r3, #28]
 8001ee8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ef6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001efa:	edd7 7a07 	vldr	s15, [r7, #28]
 8001efe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	edc3 7a07 	vstr	s15, [r3, #28]
     pid->derivative = clamp_value(pid->derivative, -pid->d_limit, pid->d_limit);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	ed93 7a07 	vldr	s14, [r3, #28]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001f18:	eef1 7a67 	vneg.f32	s15, s15
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 8001f22:	eeb0 1a66 	vmov.f32	s2, s13
 8001f26:	eef0 0a67 	vmov.f32	s1, s15
 8001f2a:	eeb0 0a47 	vmov.f32	s0, s14
 8001f2e:	f7ff fe55 	bl	8001bdc <clamp_value>
 8001f32:	eef0 7a40 	vmov.f32	s15, s0
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	edc3 7a07 	vstr	s15, [r3, #28]

     // 4. Feed Forward (Dynamic)
     float32_t delta_setpoint = setpoint - pid->prev_setpoint;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001f42:	ed97 7a02 	vldr	s14, [r7, #8]
 8001f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f4a:	edc7 7a06 	vstr	s15, [r7, #24]
     float32_t FF_term = (delta_setpoint / dt) * pid->feed_forward;
 8001f4e:	edd7 6a06 	vldr	s13, [r7, #24]
 8001f52:	edd7 7a00 	vldr	s15, [r7]
 8001f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f64:	edc7 7a05 	vstr	s15, [r7, #20]

     float32_t ff_limit = pid->max_output * 0.2f;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001f6e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002010 <Caculate_PID_Rate_ALTIDUE+0x20c>
 8001f72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f76:	edc7 7a04 	vstr	s15, [r7, #16]
     FF_term = clamp_value(FF_term, -ff_limit, ff_limit);
 8001f7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f7e:	eef1 7a67 	vneg.f32	s15, s15
 8001f82:	ed97 1a04 	vldr	s2, [r7, #16]
 8001f86:	eef0 0a67 	vmov.f32	s1, s15
 8001f8a:	ed97 0a05 	vldr	s0, [r7, #20]
 8001f8e:	f7ff fe25 	bl	8001bdc <clamp_value>
 8001f92:	ed87 0a05 	vstr	s0, [r7, #20]

     // 5. Final Output
     pid->output = P_term + pid->integral + pid->derivative + FF_term;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	ed93 7a06 	vldr	s14, [r3, #24]
 8001f9c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001fa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	edd3 7a07 	vldr	s15, [r3, #28]
 8001faa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fae:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
     pid->output = clamp_value(pid->output, -pid->max_output, pid->max_output);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001fc8:	eef1 7a67 	vneg.f32	s15, s15
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8001fd2:	eeb0 1a66 	vmov.f32	s2, s13
 8001fd6:	eef0 0a67 	vmov.f32	s1, s15
 8001fda:	eeb0 0a47 	vmov.f32	s0, s14
 8001fde:	f7ff fdfd 	bl	8001bdc <clamp_value>
 8001fe2:	eef0 7a40 	vmov.f32	s15, s0
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

     pid->prev_error = pid->error;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	691a      	ldr	r2, [r3, #16]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	615a      	str	r2, [r3, #20]
     pid->prev_measure = feedback;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	621a      	str	r2, [r3, #32]
     pid->prev_setpoint = setpoint;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	68ba      	ldr	r2, [r7, #8]
 8001ffe:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002000:	bf00      	nop
 8002002:	3728      	adds	r7, #40	@ 0x28
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	38d1b717 	.word	0x38d1b717
 800200c:	38d1b717 	.word	0x38d1b717
 8002010:	3e4ccccd 	.word	0x3e4ccccd

08002014 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	607b      	str	r3, [r7, #4]
 800201e:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <MX_DMA_Init+0x4c>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	4a0f      	ldr	r2, [pc, #60]	@ (8002060 <MX_DMA_Init+0x4c>)
 8002024:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002028:	6313      	str	r3, [r2, #48]	@ 0x30
 800202a:	4b0d      	ldr	r3, [pc, #52]	@ (8002060 <MX_DMA_Init+0x4c>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002032:	607b      	str	r3, [r7, #4]
 8002034:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002036:	2200      	movs	r2, #0
 8002038:	2100      	movs	r1, #0
 800203a:	203a      	movs	r0, #58	@ 0x3a
 800203c:	f002 fe7d 	bl	8004d3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002040:	203a      	movs	r0, #58	@ 0x3a
 8002042:	f002 fe96 	bl	8004d72 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002046:	2200      	movs	r2, #0
 8002048:	2100      	movs	r1, #0
 800204a:	2046      	movs	r0, #70	@ 0x46
 800204c:	f002 fe75 	bl	8004d3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002050:	2046      	movs	r0, #70	@ 0x46
 8002052:	f002 fe8e 	bl	8004d72 <HAL_NVIC_EnableIRQ>

}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40023800 	.word	0x40023800

08002064 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	@ 0x28
 8002068:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206a:	f107 0314 	add.w	r3, r7, #20
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	605a      	str	r2, [r3, #4]
 8002074:	609a      	str	r2, [r3, #8]
 8002076:	60da      	str	r2, [r3, #12]
 8002078:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	4b27      	ldr	r3, [pc, #156]	@ (800211c <MX_GPIO_Init+0xb8>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002082:	4a26      	ldr	r2, [pc, #152]	@ (800211c <MX_GPIO_Init+0xb8>)
 8002084:	f043 0304 	orr.w	r3, r3, #4
 8002088:	6313      	str	r3, [r2, #48]	@ 0x30
 800208a:	4b24      	ldr	r3, [pc, #144]	@ (800211c <MX_GPIO_Init+0xb8>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	f003 0304 	and.w	r3, r3, #4
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	4b20      	ldr	r3, [pc, #128]	@ (800211c <MX_GPIO_Init+0xb8>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	4a1f      	ldr	r2, [pc, #124]	@ (800211c <MX_GPIO_Init+0xb8>)
 80020a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a6:	4b1d      	ldr	r3, [pc, #116]	@ (800211c <MX_GPIO_Init+0xb8>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	4b19      	ldr	r3, [pc, #100]	@ (800211c <MX_GPIO_Init+0xb8>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	4a18      	ldr	r2, [pc, #96]	@ (800211c <MX_GPIO_Init+0xb8>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020c2:	4b16      	ldr	r3, [pc, #88]	@ (800211c <MX_GPIO_Init+0xb8>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	607b      	str	r3, [r7, #4]
 80020d2:	4b12      	ldr	r3, [pc, #72]	@ (800211c <MX_GPIO_Init+0xb8>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	4a11      	ldr	r2, [pc, #68]	@ (800211c <MX_GPIO_Init+0xb8>)
 80020d8:	f043 0302 	orr.w	r3, r3, #2
 80020dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020de:	4b0f      	ldr	r3, [pc, #60]	@ (800211c <MX_GPIO_Init+0xb8>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	607b      	str	r3, [r7, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80020ea:	2200      	movs	r2, #0
 80020ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020f0:	480b      	ldr	r0, [pc, #44]	@ (8002120 <MX_GPIO_Init+0xbc>)
 80020f2:	f003 fd47 	bl	8005b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80020f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020fc:	2301      	movs	r3, #1
 80020fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002104:	2300      	movs	r3, #0
 8002106:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002108:	f107 0314 	add.w	r3, r7, #20
 800210c:	4619      	mov	r1, r3
 800210e:	4804      	ldr	r0, [pc, #16]	@ (8002120 <MX_GPIO_Init+0xbc>)
 8002110:	f003 fab8 	bl	8005684 <HAL_GPIO_Init>

}
 8002114:	bf00      	nop
 8002116:	3728      	adds	r7, #40	@ 0x28
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40023800 	.word	0x40023800
 8002120:	40020800 	.word	0x40020800

08002124 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002128:	4b12      	ldr	r3, [pc, #72]	@ (8002174 <MX_I2C1_Init+0x50>)
 800212a:	4a13      	ldr	r2, [pc, #76]	@ (8002178 <MX_I2C1_Init+0x54>)
 800212c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800212e:	4b11      	ldr	r3, [pc, #68]	@ (8002174 <MX_I2C1_Init+0x50>)
 8002130:	4a12      	ldr	r2, [pc, #72]	@ (800217c <MX_I2C1_Init+0x58>)
 8002132:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002134:	4b0f      	ldr	r3, [pc, #60]	@ (8002174 <MX_I2C1_Init+0x50>)
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800213a:	4b0e      	ldr	r3, [pc, #56]	@ (8002174 <MX_I2C1_Init+0x50>)
 800213c:	2200      	movs	r2, #0
 800213e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002140:	4b0c      	ldr	r3, [pc, #48]	@ (8002174 <MX_I2C1_Init+0x50>)
 8002142:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002146:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002148:	4b0a      	ldr	r3, [pc, #40]	@ (8002174 <MX_I2C1_Init+0x50>)
 800214a:	2200      	movs	r2, #0
 800214c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800214e:	4b09      	ldr	r3, [pc, #36]	@ (8002174 <MX_I2C1_Init+0x50>)
 8002150:	2200      	movs	r2, #0
 8002152:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002154:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <MX_I2C1_Init+0x50>)
 8002156:	2200      	movs	r2, #0
 8002158:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800215a:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <MX_I2C1_Init+0x50>)
 800215c:	2200      	movs	r2, #0
 800215e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002160:	4804      	ldr	r0, [pc, #16]	@ (8002174 <MX_I2C1_Init+0x50>)
 8002162:	f003 fd43 	bl	8005bec <HAL_I2C_Init>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800216c:	f001 fe2c 	bl	8003dc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}
 8002174:	200003f0 	.word	0x200003f0
 8002178:	40005400 	.word	0x40005400
 800217c:	00061a80 	.word	0x00061a80

08002180 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08a      	sub	sp, #40	@ 0x28
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002188:	f107 0314 	add.w	r3, r7, #20
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a19      	ldr	r2, [pc, #100]	@ (8002204 <HAL_I2C_MspInit+0x84>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d12c      	bne.n	80021fc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	613b      	str	r3, [r7, #16]
 80021a6:	4b18      	ldr	r3, [pc, #96]	@ (8002208 <HAL_I2C_MspInit+0x88>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021aa:	4a17      	ldr	r2, [pc, #92]	@ (8002208 <HAL_I2C_MspInit+0x88>)
 80021ac:	f043 0302 	orr.w	r3, r3, #2
 80021b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b2:	4b15      	ldr	r3, [pc, #84]	@ (8002208 <HAL_I2C_MspInit+0x88>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	613b      	str	r3, [r7, #16]
 80021bc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021c4:	2312      	movs	r3, #18
 80021c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c8:	2300      	movs	r3, #0
 80021ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021cc:	2303      	movs	r3, #3
 80021ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021d0:	2304      	movs	r3, #4
 80021d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	4619      	mov	r1, r3
 80021da:	480c      	ldr	r0, [pc, #48]	@ (800220c <HAL_I2C_MspInit+0x8c>)
 80021dc:	f003 fa52 	bl	8005684 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021e0:	2300      	movs	r3, #0
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	4b08      	ldr	r3, [pc, #32]	@ (8002208 <HAL_I2C_MspInit+0x88>)
 80021e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e8:	4a07      	ldr	r2, [pc, #28]	@ (8002208 <HAL_I2C_MspInit+0x88>)
 80021ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80021ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80021f0:	4b05      	ldr	r3, [pc, #20]	@ (8002208 <HAL_I2C_MspInit+0x88>)
 80021f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021f8:	60fb      	str	r3, [r7, #12]
 80021fa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80021fc:	bf00      	nop
 80021fe:	3728      	adds	r7, #40	@ 0x28
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40005400 	.word	0x40005400
 8002208:	40023800 	.word	0x40023800
 800220c:	40020400 	.word	0x40020400

08002210 <UART1_StartRxToIdle_DMA>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* --- UART Logic --- */
static void UART1_StartRxToIdle_DMA(void) {
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
    HAL_UART_DMAStop(&huart1);
 8002214:	4811      	ldr	r0, [pc, #68]	@ (800225c <UART1_StartRxToIdle_DMA+0x4c>)
 8002216:	f006 fe01 	bl	8008e1c <HAL_UART_DMAStop>
    if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buf, RX_DMA_SIZE) != HAL_OK) {
 800221a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800221e:	4910      	ldr	r1, [pc, #64]	@ (8002260 <UART1_StartRxToIdle_DMA+0x50>)
 8002220:	480e      	ldr	r0, [pc, #56]	@ (800225c <UART1_StartRxToIdle_DMA+0x4c>)
 8002222:	f006 fe7a 	bl	8008f1a <HAL_UARTEx_ReceiveToIdle_DMA>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00b      	beq.n	8002244 <UART1_StartRxToIdle_DMA+0x34>
        HAL_UART_DeInit(&huart1);
 800222c:	480b      	ldr	r0, [pc, #44]	@ (800225c <UART1_StartRxToIdle_DMA+0x4c>)
 800222e:	f006 fcbb 	bl	8008ba8 <HAL_UART_DeInit>
        HAL_UART_Init(&huart1);
 8002232:	480a      	ldr	r0, [pc, #40]	@ (800225c <UART1_StartRxToIdle_DMA+0x4c>)
 8002234:	f006 fc68 	bl	8008b08 <HAL_UART_Init>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buf, RX_DMA_SIZE);
 8002238:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800223c:	4908      	ldr	r1, [pc, #32]	@ (8002260 <UART1_StartRxToIdle_DMA+0x50>)
 800223e:	4807      	ldr	r0, [pc, #28]	@ (800225c <UART1_StartRxToIdle_DMA+0x4c>)
 8002240:	f006 fe6b 	bl	8008f1a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
    __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8002244:	4b05      	ldr	r3, [pc, #20]	@ (800225c <UART1_StartRxToIdle_DMA+0x4c>)
 8002246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4b03      	ldr	r3, [pc, #12]	@ (800225c <UART1_StartRxToIdle_DMA+0x4c>)
 800224e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f022 0208 	bic.w	r2, r2, #8
 8002256:	601a      	str	r2, [r3, #0]
}
 8002258:	bf00      	nop
 800225a:	bd80      	pop	{r7, pc}
 800225c:	20000978 	.word	0x20000978
 8002260:	2000054c 	.word	0x2000054c

08002264 <ProcessLine>:

// X l lnh Tune PID t GUI (Khng cn lnh iu khin bay)
// X l lnh Tune PID t GUI
static void ProcessLine(char *line) {
 8002264:	b580      	push	{r7, lr}
 8002266:	b09e      	sub	sp, #120	@ 0x78
 8002268:	af02      	add	r7, sp, #8
 800226a:	6078      	str	r0, [r7, #4]
    size_t n = strlen(line);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f7fe f817 	bl	80002a0 <strlen>
 8002272:	66f8      	str	r0, [r7, #108]	@ 0x6c
    while (n > 0 && (line[n-1] == '\r' || line[n-1] == '\n')) {
 8002274:	e008      	b.n	8002288 <ProcessLine+0x24>
        line[n-1] = 0; n--;
 8002276:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002278:	3b01      	subs	r3, #1
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	4413      	add	r3, r2
 800227e:	2200      	movs	r2, #0
 8002280:	701a      	strb	r2, [r3, #0]
 8002282:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002284:	3b01      	subs	r3, #1
 8002286:	66fb      	str	r3, [r7, #108]	@ 0x6c
    while (n > 0 && (line[n-1] == '\r' || line[n-1] == '\n')) {
 8002288:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800228a:	2b00      	cmp	r3, #0
 800228c:	d00d      	beq.n	80022aa <ProcessLine+0x46>
 800228e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002290:	3b01      	subs	r3, #1
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	4413      	add	r3, r2
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2b0d      	cmp	r3, #13
 800229a:	d0ec      	beq.n	8002276 <ProcessLine+0x12>
 800229c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800229e:	3b01      	subs	r3, #1
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	4413      	add	r3, r2
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b0a      	cmp	r3, #10
 80022a8:	d0e5      	beq.n	8002276 <ProcessLine+0x12>
    }
    if (n == 0) return;
 80022aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f000 80b1 	beq.w	8002414 <ProcessLine+0x1b0>

    char *tok = strtok(line, ":");
 80022b2:	495b      	ldr	r1, [pc, #364]	@ (8002420 <ProcessLine+0x1bc>)
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f009 fe43 	bl	800bf40 <strtok>
 80022ba:	66b8      	str	r0, [r7, #104]	@ 0x68
    if (!tok) return;
 80022bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 80aa 	beq.w	8002418 <ProcessLine+0x1b4>

    if (strcmp(tok, "PID") == 0) {
 80022c4:	4957      	ldr	r1, [pc, #348]	@ (8002424 <ProcessLine+0x1c0>)
 80022c6:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80022c8:	f7fd ff8a 	bl	80001e0 <strcmp>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f040 80a3 	bne.w	800241a <ProcessLine+0x1b6>
        char *axis = strtok(NULL, ":");
 80022d4:	4952      	ldr	r1, [pc, #328]	@ (8002420 <ProcessLine+0x1bc>)
 80022d6:	2000      	movs	r0, #0
 80022d8:	f009 fe32 	bl	800bf40 <strtok>
 80022dc:	6678      	str	r0, [r7, #100]	@ 0x64
        char *s_kp = strtok(NULL, ":");
 80022de:	4950      	ldr	r1, [pc, #320]	@ (8002420 <ProcessLine+0x1bc>)
 80022e0:	2000      	movs	r0, #0
 80022e2:	f009 fe2d 	bl	800bf40 <strtok>
 80022e6:	6638      	str	r0, [r7, #96]	@ 0x60
        char *s_ki = strtok(NULL, ":");
 80022e8:	494d      	ldr	r1, [pc, #308]	@ (8002420 <ProcessLine+0x1bc>)
 80022ea:	2000      	movs	r0, #0
 80022ec:	f009 fe28 	bl	800bf40 <strtok>
 80022f0:	65f8      	str	r0, [r7, #92]	@ 0x5c
        char *s_kd = strtok(NULL, ":");
 80022f2:	494b      	ldr	r1, [pc, #300]	@ (8002420 <ProcessLine+0x1bc>)
 80022f4:	2000      	movs	r0, #0
 80022f6:	f009 fe23 	bl	800bf40 <strtok>
 80022fa:	65b8      	str	r0, [r7, #88]	@ 0x58

        if (axis && s_kp && s_ki && s_kd) {
 80022fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 808b 	beq.w	800241a <ProcessLine+0x1b6>
 8002304:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 8087 	beq.w	800241a <ProcessLine+0x1b6>
 800230c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800230e:	2b00      	cmp	r3, #0
 8002310:	f000 8083 	beq.w	800241a <ProcessLine+0x1b6>
 8002314:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002316:	2b00      	cmp	r3, #0
 8002318:	d07f      	beq.n	800241a <ProcessLine+0x1b6>
            float p = strtof(s_kp, NULL);
 800231a:	2100      	movs	r1, #0
 800231c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800231e:	f008 fdbd 	bl	800ae9c <strtof>
 8002322:	ed87 0a15 	vstr	s0, [r7, #84]	@ 0x54
            float i = strtof(s_ki, NULL);
 8002326:	2100      	movs	r1, #0
 8002328:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800232a:	f008 fdb7 	bl	800ae9c <strtof>
 800232e:	ed87 0a14 	vstr	s0, [r7, #80]	@ 0x50
            float d = strtof(s_kd, NULL);
 8002332:	2100      	movs	r1, #0
 8002334:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002336:	f008 fdb1 	bl	800ae9c <strtof>
 800233a:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c

            // 1. TUNE ANGLE LOOP (ROLL & PITCH)
            if (strcmp(axis, "ANG") == 0) {
 800233e:	493a      	ldr	r1, [pc, #232]	@ (8002428 <ProcessLine+0x1c4>)
 8002340:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8002342:	f7fd ff4d 	bl	80001e0 <strcmp>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d117      	bne.n	800237c <ProcessLine+0x118>
                PID_ROLL.kp = p; PID_ROLL.ki = i; PID_ROLL.kd = d;
 800234c:	4a37      	ldr	r2, [pc, #220]	@ (800242c <ProcessLine+0x1c8>)
 800234e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002350:	6013      	str	r3, [r2, #0]
 8002352:	4a36      	ldr	r2, [pc, #216]	@ (800242c <ProcessLine+0x1c8>)
 8002354:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002356:	6053      	str	r3, [r2, #4]
 8002358:	4a34      	ldr	r2, [pc, #208]	@ (800242c <ProcessLine+0x1c8>)
 800235a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800235c:	6093      	str	r3, [r2, #8]
                PID_PITCH.kp = p; PID_PITCH.ki = i; PID_PITCH.kd = d;
 800235e:	4a34      	ldr	r2, [pc, #208]	@ (8002430 <ProcessLine+0x1cc>)
 8002360:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002362:	6013      	str	r3, [r2, #0]
 8002364:	4a32      	ldr	r2, [pc, #200]	@ (8002430 <ProcessLine+0x1cc>)
 8002366:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002368:	6053      	str	r3, [r2, #4]
 800236a:	4a31      	ldr	r2, [pc, #196]	@ (8002430 <ProcessLine+0x1cc>)
 800236c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800236e:	6093      	str	r3, [r2, #8]
                HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002370:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002374:	482f      	ldr	r0, [pc, #188]	@ (8002434 <ProcessLine+0x1d0>)
 8002376:	f003 fc1e 	bl	8005bb6 <HAL_GPIO_TogglePin>
 800237a:	e02a      	b.n	80023d2 <ProcessLine+0x16e>
            }

            // 2. TUNE YAW ANGLE LOOP (OUTER - MI)
            else if (strcmp(axis, "YANG") == 0) {
 800237c:	492e      	ldr	r1, [pc, #184]	@ (8002438 <ProcessLine+0x1d4>)
 800237e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8002380:	f7fd ff2e 	bl	80001e0 <strcmp>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10e      	bne.n	80023a8 <ProcessLine+0x144>
                PID_YAW.kp = p; PID_YAW.ki = i; PID_YAW.kd = d;
 800238a:	4a2c      	ldr	r2, [pc, #176]	@ (800243c <ProcessLine+0x1d8>)
 800238c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800238e:	6013      	str	r3, [r2, #0]
 8002390:	4a2a      	ldr	r2, [pc, #168]	@ (800243c <ProcessLine+0x1d8>)
 8002392:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002394:	6053      	str	r3, [r2, #4]
 8002396:	4a29      	ldr	r2, [pc, #164]	@ (800243c <ProcessLine+0x1d8>)
 8002398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800239a:	6093      	str	r3, [r2, #8]
                HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800239c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023a0:	4824      	ldr	r0, [pc, #144]	@ (8002434 <ProcessLine+0x1d0>)
 80023a2:	f003 fc08 	bl	8005bb6 <HAL_GPIO_TogglePin>
 80023a6:	e014      	b.n	80023d2 <ProcessLine+0x16e>
            }

            // 3. TUNE YAW RATE LOOP (INNER - C)
            else if (strcmp(axis, "YAW") == 0) {
 80023a8:	4925      	ldr	r1, [pc, #148]	@ (8002440 <ProcessLine+0x1dc>)
 80023aa:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80023ac:	f7fd ff18 	bl	80001e0 <strcmp>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d10d      	bne.n	80023d2 <ProcessLine+0x16e>
                PID_RATE_YAW.kp = p; PID_RATE_YAW.ki = i; PID_RATE_YAW.kd = d;
 80023b6:	4a23      	ldr	r2, [pc, #140]	@ (8002444 <ProcessLine+0x1e0>)
 80023b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ba:	6013      	str	r3, [r2, #0]
 80023bc:	4a21      	ldr	r2, [pc, #132]	@ (8002444 <ProcessLine+0x1e0>)
 80023be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023c0:	6053      	str	r3, [r2, #4]
 80023c2:	4a20      	ldr	r2, [pc, #128]	@ (8002444 <ProcessLine+0x1e0>)
 80023c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80023c6:	6093      	str	r3, [r2, #8]
                HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80023c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023cc:	4819      	ldr	r0, [pc, #100]	@ (8002434 <ProcessLine+0x1d0>)
 80023ce:	f003 fbf2 	bl	8005bb6 <HAL_GPIO_TogglePin>
            }

            // ACK
            if (huart1.gState == HAL_UART_STATE_READY) {
 80023d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002448 <ProcessLine+0x1e4>)
 80023d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b20      	cmp	r3, #32
 80023dc:	d11d      	bne.n	800241a <ProcessLine+0x1b6>
                char ack[64];
                int len = snprintf(ack, sizeof(ack), "MSG:UPDATED %s P=%.3f\n", axis, p);
 80023de:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80023e0:	f7fe f8ca 	bl	8000578 <__aeabi_f2d>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	f107 0008 	add.w	r0, r7, #8
 80023ec:	e9cd 2300 	strd	r2, r3, [sp]
 80023f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80023f2:	4a16      	ldr	r2, [pc, #88]	@ (800244c <ProcessLine+0x1e8>)
 80023f4:	2140      	movs	r1, #64	@ 0x40
 80023f6:	f009 fcdb 	bl	800bdb0 <sniprintf>
 80023fa:	64b8      	str	r0, [r7, #72]	@ 0x48
                if (len > 0) HAL_UART_Transmit(&huart1, (uint8_t*)ack, (uint16_t)len, 10);
 80023fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023fe:	2b00      	cmp	r3, #0
 8002400:	dd0b      	ble.n	800241a <ProcessLine+0x1b6>
 8002402:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002404:	b29a      	uxth	r2, r3
 8002406:	f107 0108 	add.w	r1, r7, #8
 800240a:	230a      	movs	r3, #10
 800240c:	480e      	ldr	r0, [pc, #56]	@ (8002448 <ProcessLine+0x1e4>)
 800240e:	f006 fbfd 	bl	8008c0c <HAL_UART_Transmit>
 8002412:	e002      	b.n	800241a <ProcessLine+0x1b6>
    if (n == 0) return;
 8002414:	bf00      	nop
 8002416:	e000      	b.n	800241a <ProcessLine+0x1b6>
    if (!tok) return;
 8002418:	bf00      	nop
            }
        }
    }
}
 800241a:	3770      	adds	r7, #112	@ 0x70
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	0800fbb0 	.word	0x0800fbb0
 8002424:	0800fbb4 	.word	0x0800fbb4
 8002428:	0800fbb8 	.word	0x0800fbb8
 800242c:	20000140 	.word	0x20000140
 8002430:	2000017c 	.word	0x2000017c
 8002434:	40020800 	.word	0x40020800
 8002438:	0800fbbc 	.word	0x0800fbbc
 800243c:	200001b8 	.word	0x200001b8
 8002440:	0800fbc4 	.word	0x0800fbc4
 8002444:	20000104 	.word	0x20000104
 8002448:	20000978 	.word	0x20000978
 800244c:	0800fbc8 	.word	0x0800fbc8

08002450 <Send_Telemetry>:

void Send_Telemetry(void) {
 8002450:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002454:	b088      	sub	sp, #32
 8002456:	af06      	add	r7, sp, #24
    if (huart1.gState != HAL_UART_STATE_READY) return;
 8002458:	4b1d      	ldr	r3, [pc, #116]	@ (80024d0 <Send_Telemetry+0x80>)
 800245a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800245e:	b2db      	uxtb	r3, r3
 8002460:	2b20      	cmp	r3, #32
 8002462:	d130      	bne.n	80024c6 <Send_Telemetry+0x76>
    static char tx_buf[128];
    // Gi d liu gc  v  th
    int len = sprintf(tx_buf, "{\"roll\":%.1f,\"pitch\":%.1f,\"yaw\":%.1f,\"v\":%.1f}\n",
            Complimentary_Filter.Euler_Angle_Deg[0],
 8002464:	4b1b      	ldr	r3, [pc, #108]	@ (80024d4 <Send_Telemetry+0x84>)
 8002466:	68db      	ldr	r3, [r3, #12]
    int len = sprintf(tx_buf, "{\"roll\":%.1f,\"pitch\":%.1f,\"yaw\":%.1f,\"v\":%.1f}\n",
 8002468:	4618      	mov	r0, r3
 800246a:	f7fe f885 	bl	8000578 <__aeabi_f2d>
 800246e:	4682      	mov	sl, r0
 8002470:	468b      	mov	fp, r1
            Complimentary_Filter.Euler_Angle_Deg[1],
 8002472:	4b18      	ldr	r3, [pc, #96]	@ (80024d4 <Send_Telemetry+0x84>)
 8002474:	691b      	ldr	r3, [r3, #16]
    int len = sprintf(tx_buf, "{\"roll\":%.1f,\"pitch\":%.1f,\"yaw\":%.1f,\"v\":%.1f}\n",
 8002476:	4618      	mov	r0, r3
 8002478:	f7fe f87e 	bl	8000578 <__aeabi_f2d>
 800247c:	4604      	mov	r4, r0
 800247e:	460d      	mov	r5, r1
            Complimentary_Filter.Euler_Angle_Deg[2],
 8002480:	4b14      	ldr	r3, [pc, #80]	@ (80024d4 <Send_Telemetry+0x84>)
 8002482:	695b      	ldr	r3, [r3, #20]
    int len = sprintf(tx_buf, "{\"roll\":%.1f,\"pitch\":%.1f,\"yaw\":%.1f,\"v\":%.1f}\n",
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe f877 	bl	8000578 <__aeabi_f2d>
 800248a:	4680      	mov	r8, r0
 800248c:	4689      	mov	r9, r1
 800248e:	4b12      	ldr	r3, [pc, #72]	@ (80024d8 <Send_Telemetry+0x88>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe f870 	bl	8000578 <__aeabi_f2d>
 8002498:	4602      	mov	r2, r0
 800249a:	460b      	mov	r3, r1
 800249c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80024a0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80024a4:	e9cd 4500 	strd	r4, r5, [sp]
 80024a8:	4652      	mov	r2, sl
 80024aa:	465b      	mov	r3, fp
 80024ac:	490b      	ldr	r1, [pc, #44]	@ (80024dc <Send_Telemetry+0x8c>)
 80024ae:	480c      	ldr	r0, [pc, #48]	@ (80024e0 <Send_Telemetry+0x90>)
 80024b0:	f009 fcb4 	bl	800be1c <siprintf>
 80024b4:	6078      	str	r0, [r7, #4]
            vbat);
    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)tx_buf, len);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	461a      	mov	r2, r3
 80024bc:	4908      	ldr	r1, [pc, #32]	@ (80024e0 <Send_Telemetry+0x90>)
 80024be:	4804      	ldr	r0, [pc, #16]	@ (80024d0 <Send_Telemetry+0x80>)
 80024c0:	f006 fc30 	bl	8008d24 <HAL_UART_Transmit_DMA>
 80024c4:	e000      	b.n	80024c8 <Send_Telemetry+0x78>
    if (huart1.gState != HAL_UART_STATE_READY) return;
 80024c6:	bf00      	nop
}
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024d0:	20000978 	.word	0x20000978
 80024d4:	20000040 	.word	0x20000040
 80024d8:	200001fc 	.word	0x200001fc
 80024dc:	0800fbe0 	.word	0x0800fbe0
 80024e0:	20000788 	.word	0x20000788

080024e4 <MPU6050_Init>:

/* --- IMU Functions --- */
void MPU6050_Init(void) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af04      	add	r7, sp, #16
    uint8_t data;
    data = 0x00; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x6B, 1, &data, 1, 100);
 80024ea:	2300      	movs	r3, #0
 80024ec:	71fb      	strb	r3, [r7, #7]
 80024ee:	2364      	movs	r3, #100	@ 0x64
 80024f0:	9302      	str	r3, [sp, #8]
 80024f2:	2301      	movs	r3, #1
 80024f4:	9301      	str	r3, [sp, #4]
 80024f6:	1dfb      	adds	r3, r7, #7
 80024f8:	9300      	str	r3, [sp, #0]
 80024fa:	2301      	movs	r3, #1
 80024fc:	226b      	movs	r2, #107	@ 0x6b
 80024fe:	21d0      	movs	r1, #208	@ 0xd0
 8002500:	481f      	ldr	r0, [pc, #124]	@ (8002580 <MPU6050_Init+0x9c>)
 8002502:	f003 fcb7 	bl	8005e74 <HAL_I2C_Mem_Write>
    data = 0x06; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1A, 1, &data, 1, 100);
 8002506:	2306      	movs	r3, #6
 8002508:	71fb      	strb	r3, [r7, #7]
 800250a:	2364      	movs	r3, #100	@ 0x64
 800250c:	9302      	str	r3, [sp, #8]
 800250e:	2301      	movs	r3, #1
 8002510:	9301      	str	r3, [sp, #4]
 8002512:	1dfb      	adds	r3, r7, #7
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	2301      	movs	r3, #1
 8002518:	221a      	movs	r2, #26
 800251a:	21d0      	movs	r1, #208	@ 0xd0
 800251c:	4818      	ldr	r0, [pc, #96]	@ (8002580 <MPU6050_Init+0x9c>)
 800251e:	f003 fca9 	bl	8005e74 <HAL_I2C_Mem_Write>
    data = 0x08; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1B, 1, &data, 1, 100);
 8002522:	2308      	movs	r3, #8
 8002524:	71fb      	strb	r3, [r7, #7]
 8002526:	2364      	movs	r3, #100	@ 0x64
 8002528:	9302      	str	r3, [sp, #8]
 800252a:	2301      	movs	r3, #1
 800252c:	9301      	str	r3, [sp, #4]
 800252e:	1dfb      	adds	r3, r7, #7
 8002530:	9300      	str	r3, [sp, #0]
 8002532:	2301      	movs	r3, #1
 8002534:	221b      	movs	r2, #27
 8002536:	21d0      	movs	r1, #208	@ 0xd0
 8002538:	4811      	ldr	r0, [pc, #68]	@ (8002580 <MPU6050_Init+0x9c>)
 800253a:	f003 fc9b 	bl	8005e74 <HAL_I2C_Mem_Write>
    data = 0x10; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1C, 1, &data, 1, 100);
 800253e:	2310      	movs	r3, #16
 8002540:	71fb      	strb	r3, [r7, #7]
 8002542:	2364      	movs	r3, #100	@ 0x64
 8002544:	9302      	str	r3, [sp, #8]
 8002546:	2301      	movs	r3, #1
 8002548:	9301      	str	r3, [sp, #4]
 800254a:	1dfb      	adds	r3, r7, #7
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	2301      	movs	r3, #1
 8002550:	221c      	movs	r2, #28
 8002552:	21d0      	movs	r1, #208	@ 0xd0
 8002554:	480a      	ldr	r0, [pc, #40]	@ (8002580 <MPU6050_Init+0x9c>)
 8002556:	f003 fc8d 	bl	8005e74 <HAL_I2C_Mem_Write>
    uint8_t bypass_en = 0x02; HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x37, 1, &bypass_en, 1, 100);
 800255a:	2302      	movs	r3, #2
 800255c:	71bb      	strb	r3, [r7, #6]
 800255e:	2364      	movs	r3, #100	@ 0x64
 8002560:	9302      	str	r3, [sp, #8]
 8002562:	2301      	movs	r3, #1
 8002564:	9301      	str	r3, [sp, #4]
 8002566:	1dbb      	adds	r3, r7, #6
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	2301      	movs	r3, #1
 800256c:	2237      	movs	r2, #55	@ 0x37
 800256e:	21d0      	movs	r1, #208	@ 0xd0
 8002570:	4803      	ldr	r0, [pc, #12]	@ (8002580 <MPU6050_Init+0x9c>)
 8002572:	f003 fc7f 	bl	8005e74 <HAL_I2C_Mem_Write>
}
 8002576:	bf00      	nop
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	200003f0 	.word	0x200003f0

08002584 <MPU6050_Calibrate>:

void MPU6050_Calibrate(void) {
 8002584:	b580      	push	{r7, lr}
 8002586:	b094      	sub	sp, #80	@ 0x50
 8002588:	af04      	add	r7, sp, #16
    uint8_t buffer[14];
    int32_t sum_acc[3] = {0}, sum_gyro[3] = {0};
 800258a:	f107 031c 	add.w	r3, r7, #28
 800258e:	2200      	movs	r2, #0
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	605a      	str	r2, [r3, #4]
 8002594:	609a      	str	r2, [r3, #8]
 8002596:	f107 0310 	add.w	r3, r7, #16
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	605a      	str	r2, [r3, #4]
 80025a0:	609a      	str	r2, [r3, #8]
    int16_t ra_acc[3], ra_gyro[3];
    int sample_count = 1000;
 80025a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025a6:	63bb      	str	r3, [r7, #56]	@ 0x38

    for (int i = 0; i < sample_count; i++) {
 80025a8:	2300      	movs	r3, #0
 80025aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025ac:	e075      	b.n	800269a <MPU6050_Calibrate+0x116>
        if (HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x3B, 1, buffer, 14, 10) == HAL_OK) {
 80025ae:	230a      	movs	r3, #10
 80025b0:	9302      	str	r3, [sp, #8]
 80025b2:	230e      	movs	r3, #14
 80025b4:	9301      	str	r3, [sp, #4]
 80025b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80025ba:	9300      	str	r3, [sp, #0]
 80025bc:	2301      	movs	r3, #1
 80025be:	223b      	movs	r2, #59	@ 0x3b
 80025c0:	21d0      	movs	r1, #208	@ 0xd0
 80025c2:	486a      	ldr	r0, [pc, #424]	@ (800276c <MPU6050_Calibrate+0x1e8>)
 80025c4:	f003 fd50 	bl	8006068 <HAL_I2C_Mem_Read>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d15f      	bne.n	800268e <MPU6050_Calibrate+0x10a>
            ra_acc[0] = (int16_t)(buffer[0] << 8 | buffer[1]);
 80025ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80025d2:	b21b      	sxth	r3, r3
 80025d4:	021b      	lsls	r3, r3, #8
 80025d6:	b21a      	sxth	r2, r3
 80025d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80025dc:	b21b      	sxth	r3, r3
 80025de:	4313      	orrs	r3, r2
 80025e0:	b21b      	sxth	r3, r3
 80025e2:	813b      	strh	r3, [r7, #8]
            ra_acc[1] = (int16_t)(buffer[2] << 8 | buffer[3]);
 80025e4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80025e8:	b21b      	sxth	r3, r3
 80025ea:	021b      	lsls	r3, r3, #8
 80025ec:	b21a      	sxth	r2, r3
 80025ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80025f2:	b21b      	sxth	r3, r3
 80025f4:	4313      	orrs	r3, r2
 80025f6:	b21b      	sxth	r3, r3
 80025f8:	817b      	strh	r3, [r7, #10]
            ra_acc[2] = (int16_t)(buffer[4] << 8 | buffer[5]);
 80025fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80025fe:	b21b      	sxth	r3, r3
 8002600:	021b      	lsls	r3, r3, #8
 8002602:	b21a      	sxth	r2, r3
 8002604:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002608:	b21b      	sxth	r3, r3
 800260a:	4313      	orrs	r3, r2
 800260c:	b21b      	sxth	r3, r3
 800260e:	81bb      	strh	r3, [r7, #12]
            ra_gyro[0] = (int16_t)(buffer[8] << 8 | buffer[9]);
 8002610:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002614:	b21b      	sxth	r3, r3
 8002616:	021b      	lsls	r3, r3, #8
 8002618:	b21a      	sxth	r2, r3
 800261a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800261e:	b21b      	sxth	r3, r3
 8002620:	4313      	orrs	r3, r2
 8002622:	b21b      	sxth	r3, r3
 8002624:	803b      	strh	r3, [r7, #0]
            ra_gyro[1] = (int16_t)(buffer[10] << 8 | buffer[11]);
 8002626:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800262a:	b21b      	sxth	r3, r3
 800262c:	021b      	lsls	r3, r3, #8
 800262e:	b21a      	sxth	r2, r3
 8002630:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002634:	b21b      	sxth	r3, r3
 8002636:	4313      	orrs	r3, r2
 8002638:	b21b      	sxth	r3, r3
 800263a:	807b      	strh	r3, [r7, #2]
            ra_gyro[2] = (int16_t)(buffer[12] << 8 | buffer[13]);
 800263c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8002640:	b21b      	sxth	r3, r3
 8002642:	021b      	lsls	r3, r3, #8
 8002644:	b21a      	sxth	r2, r3
 8002646:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800264a:	b21b      	sxth	r3, r3
 800264c:	4313      	orrs	r3, r2
 800264e:	b21b      	sxth	r3, r3
 8002650:	80bb      	strh	r3, [r7, #4]

            sum_acc[0] += ra_acc[0]; sum_acc[1] += ra_acc[1]; sum_acc[2] += ra_acc[2];
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002658:	4413      	add	r3, r2
 800265a:	61fb      	str	r3, [r7, #28]
 800265c:	6a3b      	ldr	r3, [r7, #32]
 800265e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002662:	4413      	add	r3, r2
 8002664:	623b      	str	r3, [r7, #32]
 8002666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002668:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800266c:	4413      	add	r3, r2
 800266e:	627b      	str	r3, [r7, #36]	@ 0x24
            sum_gyro[0] += ra_gyro[0]; sum_gyro[1] += ra_gyro[1]; sum_gyro[2] += ra_gyro[2];
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002676:	4413      	add	r3, r2
 8002678:	613b      	str	r3, [r7, #16]
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002680:	4413      	add	r3, r2
 8002682:	617b      	str	r3, [r7, #20]
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800268a:	4413      	add	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        }
        HAL_Delay(2);
 800268e:	2002      	movs	r0, #2
 8002690:	f002 fa30 	bl	8004af4 <HAL_Delay>
    for (int i = 0; i < sample_count; i++) {
 8002694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002696:	3301      	adds	r3, #1
 8002698:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800269a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800269c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800269e:	429a      	cmp	r2, r3
 80026a0:	db85      	blt.n	80025ae <MPU6050_Calibrate+0x2a>
    }
    gyro_bias[0] = (float)sum_gyro[0] / sample_count;
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	ee07 3a90 	vmov	s15, r3
 80026a8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026ae:	ee07 3a90 	vmov	s15, r3
 80026b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002770 <MPU6050_Calibrate+0x1ec>)
 80026bc:	edc3 7a00 	vstr	s15, [r3]
    gyro_bias[1] = (float)sum_gyro[1] / sample_count;
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	ee07 3a90 	vmov	s15, r3
 80026c6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026cc:	ee07 3a90 	vmov	s15, r3
 80026d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026d8:	4b25      	ldr	r3, [pc, #148]	@ (8002770 <MPU6050_Calibrate+0x1ec>)
 80026da:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_bias[2] = (float)sum_gyro[2] / sample_count;
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	ee07 3a90 	vmov	s15, r3
 80026e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026ea:	ee07 3a90 	vmov	s15, r3
 80026ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002770 <MPU6050_Calibrate+0x1ec>)
 80026f8:	edc3 7a02 	vstr	s15, [r3, #8]
    accel_bias[0] = (float)sum_acc[0] / sample_count;
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	ee07 3a90 	vmov	s15, r3
 8002702:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002708:	ee07 3a90 	vmov	s15, r3
 800270c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002710:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002714:	4b17      	ldr	r3, [pc, #92]	@ (8002774 <MPU6050_Calibrate+0x1f0>)
 8002716:	edc3 7a00 	vstr	s15, [r3]
    accel_bias[1] = (float)sum_acc[1] / sample_count;
 800271a:	6a3b      	ldr	r3, [r7, #32]
 800271c:	ee07 3a90 	vmov	s15, r3
 8002720:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002726:	ee07 3a90 	vmov	s15, r3
 800272a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800272e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002732:	4b10      	ldr	r3, [pc, #64]	@ (8002774 <MPU6050_Calibrate+0x1f0>)
 8002734:	edc3 7a01 	vstr	s15, [r3, #4]
    accel_bias[2] = ((float)sum_acc[2] / sample_count) - 4096.0f;
 8002738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273a:	ee07 3a90 	vmov	s15, r3
 800273e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002744:	ee07 3a90 	vmov	s15, r3
 8002748:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800274c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002750:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002778 <MPU6050_Calibrate+0x1f4>
 8002754:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <MPU6050_Calibrate+0x1f0>)
 800275a:	edc3 7a02 	vstr	s15, [r3, #8]
    is_calibrated = 1;
 800275e:	4b07      	ldr	r3, [pc, #28]	@ (800277c <MPU6050_Calibrate+0x1f8>)
 8002760:	2201      	movs	r2, #1
 8002762:	701a      	strb	r2, [r3, #0]
}
 8002764:	bf00      	nop
 8002766:	3740      	adds	r7, #64	@ 0x40
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	200003f0 	.word	0x200003f0
 8002770:	20000530 	.word	0x20000530
 8002774:	2000053c 	.word	0x2000053c
 8002778:	45800000 	.word	0x45800000
 800277c:	20000548 	.word	0x20000548

08002780 <HMC5883L_Init>:

void HMC5883L_Init(void) {
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af04      	add	r7, sp, #16
    uint8_t data;
    data = 0x70; HAL_I2C_Mem_Write(&hi2c1, HMC5883L_ADDR, 0x00, 1, &data, 1, 100);
 8002786:	2370      	movs	r3, #112	@ 0x70
 8002788:	71fb      	strb	r3, [r7, #7]
 800278a:	2364      	movs	r3, #100	@ 0x64
 800278c:	9302      	str	r3, [sp, #8]
 800278e:	2301      	movs	r3, #1
 8002790:	9301      	str	r3, [sp, #4]
 8002792:	1dfb      	adds	r3, r7, #7
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	2301      	movs	r3, #1
 8002798:	2200      	movs	r2, #0
 800279a:	213c      	movs	r1, #60	@ 0x3c
 800279c:	4812      	ldr	r0, [pc, #72]	@ (80027e8 <HMC5883L_Init+0x68>)
 800279e:	f003 fb69 	bl	8005e74 <HAL_I2C_Mem_Write>
    data = 0x20; HAL_I2C_Mem_Write(&hi2c1, HMC5883L_ADDR, 0x01, 1, &data, 1, 100);
 80027a2:	2320      	movs	r3, #32
 80027a4:	71fb      	strb	r3, [r7, #7]
 80027a6:	2364      	movs	r3, #100	@ 0x64
 80027a8:	9302      	str	r3, [sp, #8]
 80027aa:	2301      	movs	r3, #1
 80027ac:	9301      	str	r3, [sp, #4]
 80027ae:	1dfb      	adds	r3, r7, #7
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	2301      	movs	r3, #1
 80027b4:	2201      	movs	r2, #1
 80027b6:	213c      	movs	r1, #60	@ 0x3c
 80027b8:	480b      	ldr	r0, [pc, #44]	@ (80027e8 <HMC5883L_Init+0x68>)
 80027ba:	f003 fb5b 	bl	8005e74 <HAL_I2C_Mem_Write>
    data = 0x00; HAL_I2C_Mem_Write(&hi2c1, HMC5883L_ADDR, 0x02, 1, &data, 1, 100);
 80027be:	2300      	movs	r3, #0
 80027c0:	71fb      	strb	r3, [r7, #7]
 80027c2:	2364      	movs	r3, #100	@ 0x64
 80027c4:	9302      	str	r3, [sp, #8]
 80027c6:	2301      	movs	r3, #1
 80027c8:	9301      	str	r3, [sp, #4]
 80027ca:	1dfb      	adds	r3, r7, #7
 80027cc:	9300      	str	r3, [sp, #0]
 80027ce:	2301      	movs	r3, #1
 80027d0:	2202      	movs	r2, #2
 80027d2:	213c      	movs	r1, #60	@ 0x3c
 80027d4:	4804      	ldr	r0, [pc, #16]	@ (80027e8 <HMC5883L_Init+0x68>)
 80027d6:	f003 fb4d 	bl	8005e74 <HAL_I2C_Mem_Write>
    HAL_Delay(10);
 80027da:	200a      	movs	r0, #10
 80027dc:	f002 f98a 	bl	8004af4 <HAL_Delay>
}
 80027e0:	bf00      	nop
 80027e2:	3708      	adds	r7, #8
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	200003f0 	.word	0x200003f0
 80027ec:	00000000 	.word	0x00000000

080027f0 <IMU_PROCESS>:

void IMU_PROCESS(void) {
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b090      	sub	sp, #64	@ 0x40
 80027f4:	af04      	add	r7, sp, #16
    uint8_t buffer[14];
    if (HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x3B, 1, buffer, 14, 10) == HAL_OK) {
 80027f6:	230a      	movs	r3, #10
 80027f8:	9302      	str	r3, [sp, #8]
 80027fa:	230e      	movs	r3, #14
 80027fc:	9301      	str	r3, [sp, #4]
 80027fe:	f107 0318 	add.w	r3, r7, #24
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	2301      	movs	r3, #1
 8002806:	223b      	movs	r2, #59	@ 0x3b
 8002808:	21d0      	movs	r1, #208	@ 0xd0
 800280a:	48b7      	ldr	r0, [pc, #732]	@ (8002ae8 <IMU_PROCESS+0x2f8>)
 800280c:	f003 fc2c 	bl	8006068 <HAL_I2C_Mem_Read>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	f040 81fd 	bne.w	8002c12 <IMU_PROCESS+0x422>
        raw_acc[0] = (int16_t)(buffer[0] << 8 | buffer[1]);
 8002818:	7e3b      	ldrb	r3, [r7, #24]
 800281a:	b21b      	sxth	r3, r3
 800281c:	021b      	lsls	r3, r3, #8
 800281e:	b21a      	sxth	r2, r3
 8002820:	7e7b      	ldrb	r3, [r7, #25]
 8002822:	b21b      	sxth	r3, r3
 8002824:	4313      	orrs	r3, r2
 8002826:	b21a      	sxth	r2, r3
 8002828:	4bb0      	ldr	r3, [pc, #704]	@ (8002aec <IMU_PROCESS+0x2fc>)
 800282a:	801a      	strh	r2, [r3, #0]
        raw_acc[1] = (int16_t)(buffer[2] << 8 | buffer[3]);
 800282c:	7ebb      	ldrb	r3, [r7, #26]
 800282e:	b21b      	sxth	r3, r3
 8002830:	021b      	lsls	r3, r3, #8
 8002832:	b21a      	sxth	r2, r3
 8002834:	7efb      	ldrb	r3, [r7, #27]
 8002836:	b21b      	sxth	r3, r3
 8002838:	4313      	orrs	r3, r2
 800283a:	b21a      	sxth	r2, r3
 800283c:	4bab      	ldr	r3, [pc, #684]	@ (8002aec <IMU_PROCESS+0x2fc>)
 800283e:	805a      	strh	r2, [r3, #2]
        raw_acc[2] = (int16_t)(buffer[4] << 8 | buffer[5]);
 8002840:	7f3b      	ldrb	r3, [r7, #28]
 8002842:	b21b      	sxth	r3, r3
 8002844:	021b      	lsls	r3, r3, #8
 8002846:	b21a      	sxth	r2, r3
 8002848:	7f7b      	ldrb	r3, [r7, #29]
 800284a:	b21b      	sxth	r3, r3
 800284c:	4313      	orrs	r3, r2
 800284e:	b21a      	sxth	r2, r3
 8002850:	4ba6      	ldr	r3, [pc, #664]	@ (8002aec <IMU_PROCESS+0x2fc>)
 8002852:	809a      	strh	r2, [r3, #4]
        raw_gyro[0] = (int16_t)(buffer[8] << 8 | buffer[9]);
 8002854:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002858:	b21b      	sxth	r3, r3
 800285a:	021b      	lsls	r3, r3, #8
 800285c:	b21a      	sxth	r2, r3
 800285e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002862:	b21b      	sxth	r3, r3
 8002864:	4313      	orrs	r3, r2
 8002866:	b21a      	sxth	r2, r3
 8002868:	4ba1      	ldr	r3, [pc, #644]	@ (8002af0 <IMU_PROCESS+0x300>)
 800286a:	801a      	strh	r2, [r3, #0]
        raw_gyro[1] = (int16_t)(buffer[10] << 8 | buffer[11]);
 800286c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002870:	b21b      	sxth	r3, r3
 8002872:	021b      	lsls	r3, r3, #8
 8002874:	b21a      	sxth	r2, r3
 8002876:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800287a:	b21b      	sxth	r3, r3
 800287c:	4313      	orrs	r3, r2
 800287e:	b21a      	sxth	r2, r3
 8002880:	4b9b      	ldr	r3, [pc, #620]	@ (8002af0 <IMU_PROCESS+0x300>)
 8002882:	805a      	strh	r2, [r3, #2]
        raw_gyro[2] = (int16_t)(buffer[12] << 8 | buffer[13]);
 8002884:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002888:	b21b      	sxth	r3, r3
 800288a:	021b      	lsls	r3, r3, #8
 800288c:	b21a      	sxth	r2, r3
 800288e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002892:	b21b      	sxth	r3, r3
 8002894:	4313      	orrs	r3, r2
 8002896:	b21a      	sxth	r2, r3
 8002898:	4b95      	ldr	r3, [pc, #596]	@ (8002af0 <IMU_PROCESS+0x300>)
 800289a:	809a      	strh	r2, [r3, #4]

        float32_t acc_temp[3], gyro_temp[3];
        if (is_calibrated) {
 800289c:	4b95      	ldr	r3, [pc, #596]	@ (8002af4 <IMU_PROCESS+0x304>)
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d054      	beq.n	800294e <IMU_PROCESS+0x15e>
            acc_temp[0] = (float32_t)raw_acc[0] - accel_bias[0];
 80028a4:	4b91      	ldr	r3, [pc, #580]	@ (8002aec <IMU_PROCESS+0x2fc>)
 80028a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028aa:	ee07 3a90 	vmov	s15, r3
 80028ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028b2:	4b91      	ldr	r3, [pc, #580]	@ (8002af8 <IMU_PROCESS+0x308>)
 80028b4:	edd3 7a00 	vldr	s15, [r3]
 80028b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028bc:	edc7 7a03 	vstr	s15, [r7, #12]
            acc_temp[1] = (float32_t)raw_acc[1] - accel_bias[1];
 80028c0:	4b8a      	ldr	r3, [pc, #552]	@ (8002aec <IMU_PROCESS+0x2fc>)
 80028c2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80028c6:	ee07 3a90 	vmov	s15, r3
 80028ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028ce:	4b8a      	ldr	r3, [pc, #552]	@ (8002af8 <IMU_PROCESS+0x308>)
 80028d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80028d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028d8:	edc7 7a04 	vstr	s15, [r7, #16]
            acc_temp[2] = (float32_t)raw_acc[2] - accel_bias[2];
 80028dc:	4b83      	ldr	r3, [pc, #524]	@ (8002aec <IMU_PROCESS+0x2fc>)
 80028de:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80028e2:	ee07 3a90 	vmov	s15, r3
 80028e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028ea:	4b83      	ldr	r3, [pc, #524]	@ (8002af8 <IMU_PROCESS+0x308>)
 80028ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80028f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028f4:	edc7 7a05 	vstr	s15, [r7, #20]
            gyro_temp[0] = (float32_t)raw_gyro[0] - gyro_bias[0];
 80028f8:	4b7d      	ldr	r3, [pc, #500]	@ (8002af0 <IMU_PROCESS+0x300>)
 80028fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028fe:	ee07 3a90 	vmov	s15, r3
 8002902:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002906:	4b7d      	ldr	r3, [pc, #500]	@ (8002afc <IMU_PROCESS+0x30c>)
 8002908:	edd3 7a00 	vldr	s15, [r3]
 800290c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002910:	edc7 7a00 	vstr	s15, [r7]
            gyro_temp[1] = (float32_t)raw_gyro[1] - gyro_bias[1];
 8002914:	4b76      	ldr	r3, [pc, #472]	@ (8002af0 <IMU_PROCESS+0x300>)
 8002916:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800291a:	ee07 3a90 	vmov	s15, r3
 800291e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002922:	4b76      	ldr	r3, [pc, #472]	@ (8002afc <IMU_PROCESS+0x30c>)
 8002924:	edd3 7a01 	vldr	s15, [r3, #4]
 8002928:	ee77 7a67 	vsub.f32	s15, s14, s15
 800292c:	edc7 7a01 	vstr	s15, [r7, #4]
            gyro_temp[2] = (float32_t)raw_gyro[2] - gyro_bias[2];
 8002930:	4b6f      	ldr	r3, [pc, #444]	@ (8002af0 <IMU_PROCESS+0x300>)
 8002932:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002936:	ee07 3a90 	vmov	s15, r3
 800293a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800293e:	4b6f      	ldr	r3, [pc, #444]	@ (8002afc <IMU_PROCESS+0x30c>)
 8002940:	edd3 7a02 	vldr	s15, [r3, #8]
 8002944:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002948:	edc7 7a02 	vstr	s15, [r7, #8]
 800294c:	e035      	b.n	80029ba <IMU_PROCESS+0x1ca>
        } else {
            acc_temp[0] = raw_acc[0]; acc_temp[1] = raw_acc[1]; acc_temp[2] = raw_acc[2];
 800294e:	4b67      	ldr	r3, [pc, #412]	@ (8002aec <IMU_PROCESS+0x2fc>)
 8002950:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002954:	ee07 3a90 	vmov	s15, r3
 8002958:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800295c:	edc7 7a03 	vstr	s15, [r7, #12]
 8002960:	4b62      	ldr	r3, [pc, #392]	@ (8002aec <IMU_PROCESS+0x2fc>)
 8002962:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002966:	ee07 3a90 	vmov	s15, r3
 800296a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800296e:	edc7 7a04 	vstr	s15, [r7, #16]
 8002972:	4b5e      	ldr	r3, [pc, #376]	@ (8002aec <IMU_PROCESS+0x2fc>)
 8002974:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002978:	ee07 3a90 	vmov	s15, r3
 800297c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002980:	edc7 7a05 	vstr	s15, [r7, #20]
            gyro_temp[0] = raw_gyro[0]; gyro_temp[1] = raw_gyro[1]; gyro_temp[2] = raw_gyro[2];
 8002984:	4b5a      	ldr	r3, [pc, #360]	@ (8002af0 <IMU_PROCESS+0x300>)
 8002986:	f9b3 3000 	ldrsh.w	r3, [r3]
 800298a:	ee07 3a90 	vmov	s15, r3
 800298e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002992:	edc7 7a00 	vstr	s15, [r7]
 8002996:	4b56      	ldr	r3, [pc, #344]	@ (8002af0 <IMU_PROCESS+0x300>)
 8002998:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800299c:	ee07 3a90 	vmov	s15, r3
 80029a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80029a8:	4b51      	ldr	r3, [pc, #324]	@ (8002af0 <IMU_PROCESS+0x300>)
 80029aa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80029ae:	ee07 3a90 	vmov	s15, r3
 80029b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029b6:	edc7 7a02 	vstr	s15, [r7, #8]
        }

        acc_phys[0] = (acc_temp[0] / ACCEL_SENSITIVITY) * GRAVITY_EARTH;
 80029ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80029be:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8002b00 <IMU_PROCESS+0x310>
 80029c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029c6:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8002b04 <IMU_PROCESS+0x314>
 80029ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ce:	4b4e      	ldr	r3, [pc, #312]	@ (8002b08 <IMU_PROCESS+0x318>)
 80029d0:	edc3 7a00 	vstr	s15, [r3]
        acc_phys[1] = -(acc_temp[1] / ACCEL_SENSITIVITY) * GRAVITY_EARTH;
 80029d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80029d8:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8002b00 <IMU_PROCESS+0x310>
 80029dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029e0:	eef1 7a67 	vneg.f32	s15, s15
 80029e4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8002b04 <IMU_PROCESS+0x314>
 80029e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ec:	4b46      	ldr	r3, [pc, #280]	@ (8002b08 <IMU_PROCESS+0x318>)
 80029ee:	edc3 7a01 	vstr	s15, [r3, #4]
        acc_phys[2] = -(acc_temp[2] / ACCEL_SENSITIVITY) * GRAVITY_EARTH;
 80029f2:	ed97 7a05 	vldr	s14, [r7, #20]
 80029f6:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8002b00 <IMU_PROCESS+0x310>
 80029fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029fe:	eef1 7a67 	vneg.f32	s15, s15
 8002a02:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002b04 <IMU_PROCESS+0x314>
 8002a06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a0a:	4b3f      	ldr	r3, [pc, #252]	@ (8002b08 <IMU_PROCESS+0x318>)
 8002a0c:	edc3 7a02 	vstr	s15, [r3, #8]
        gyro_phys[0] = (gyro_temp[0] / GYRO_SENSITIVITY) * DEG_TO_RAD;
 8002a10:	edd7 7a00 	vldr	s15, [r7]
 8002a14:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8002b0c <IMU_PROCESS+0x31c>
 8002a18:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002a1c:	ee16 0a90 	vmov	r0, s13
 8002a20:	f7fd fdaa 	bl	8000578 <__aeabi_f2d>
 8002a24:	a32e      	add	r3, pc, #184	@ (adr r3, 8002ae0 <IMU_PROCESS+0x2f0>)
 8002a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2a:	f7fd fdfd 	bl	8000628 <__aeabi_dmul>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	4610      	mov	r0, r2
 8002a34:	4619      	mov	r1, r3
 8002a36:	f7fe f8ef 	bl	8000c18 <__aeabi_d2f>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	4a34      	ldr	r2, [pc, #208]	@ (8002b10 <IMU_PROCESS+0x320>)
 8002a3e:	6013      	str	r3, [r2, #0]
        gyro_phys[1] = -(gyro_temp[1] / GYRO_SENSITIVITY) * DEG_TO_RAD;
 8002a40:	ed97 7a01 	vldr	s14, [r7, #4]
 8002a44:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8002b0c <IMU_PROCESS+0x31c>
 8002a48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a4c:	eef1 7a67 	vneg.f32	s15, s15
 8002a50:	ee17 3a90 	vmov	r3, s15
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7fd fd8f 	bl	8000578 <__aeabi_f2d>
 8002a5a:	a321      	add	r3, pc, #132	@ (adr r3, 8002ae0 <IMU_PROCESS+0x2f0>)
 8002a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a60:	f7fd fde2 	bl	8000628 <__aeabi_dmul>
 8002a64:	4602      	mov	r2, r0
 8002a66:	460b      	mov	r3, r1
 8002a68:	4610      	mov	r0, r2
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	f7fe f8d4 	bl	8000c18 <__aeabi_d2f>
 8002a70:	4603      	mov	r3, r0
 8002a72:	4a27      	ldr	r2, [pc, #156]	@ (8002b10 <IMU_PROCESS+0x320>)
 8002a74:	6053      	str	r3, [r2, #4]
        gyro_phys[2] = -(gyro_temp[2] / GYRO_SENSITIVITY) * DEG_TO_RAD;
 8002a76:	ed97 7a02 	vldr	s14, [r7, #8]
 8002a7a:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8002b0c <IMU_PROCESS+0x31c>
 8002a7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a82:	eef1 7a67 	vneg.f32	s15, s15
 8002a86:	ee17 3a90 	vmov	r3, s15
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7fd fd74 	bl	8000578 <__aeabi_f2d>
 8002a90:	a313      	add	r3, pc, #76	@ (adr r3, 8002ae0 <IMU_PROCESS+0x2f0>)
 8002a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a96:	f7fd fdc7 	bl	8000628 <__aeabi_dmul>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	4610      	mov	r0, r2
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	f7fe f8b9 	bl	8000c18 <__aeabi_d2f>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	4a19      	ldr	r2, [pc, #100]	@ (8002b10 <IMU_PROCESS+0x320>)
 8002aaa:	6093      	str	r3, [r2, #8]

        // Accel LPF
        static uint8_t acc_lpf_inited = 0;
        if (!acc_lpf_inited) {
 8002aac:	4b19      	ldr	r3, [pc, #100]	@ (8002b14 <IMU_PROCESS+0x324>)
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10f      	bne.n	8002ad4 <IMU_PROCESS+0x2e4>
            acc_filtered[0] = acc_phys[0]; acc_filtered[1] = acc_phys[1]; acc_filtered[2] = acc_phys[2];
 8002ab4:	4b14      	ldr	r3, [pc, #80]	@ (8002b08 <IMU_PROCESS+0x318>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a17      	ldr	r2, [pc, #92]	@ (8002b18 <IMU_PROCESS+0x328>)
 8002aba:	6013      	str	r3, [r2, #0]
 8002abc:	4b12      	ldr	r3, [pc, #72]	@ (8002b08 <IMU_PROCESS+0x318>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	4a15      	ldr	r2, [pc, #84]	@ (8002b18 <IMU_PROCESS+0x328>)
 8002ac2:	6053      	str	r3, [r2, #4]
 8002ac4:	4b10      	ldr	r3, [pc, #64]	@ (8002b08 <IMU_PROCESS+0x318>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	4a13      	ldr	r2, [pc, #76]	@ (8002b18 <IMU_PROCESS+0x328>)
 8002aca:	6093      	str	r3, [r2, #8]
            acc_lpf_inited = 1;
 8002acc:	4b11      	ldr	r3, [pc, #68]	@ (8002b14 <IMU_PROCESS+0x324>)
 8002ace:	2201      	movs	r2, #1
 8002ad0:	701a      	strb	r2, [r3, #0]
 8002ad2:	e049      	b.n	8002b68 <IMU_PROCESS+0x378>
        } else {
            for (int i = 0; i < 3; i++) acc_filtered[i] += alpha_acc_soft * (acc_phys[i] - acc_filtered[i]);
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ad8:	e043      	b.n	8002b62 <IMU_PROCESS+0x372>
 8002ada:	bf00      	nop
 8002adc:	f3af 8000 	nop.w
 8002ae0:	a2529ce4 	.word	0xa2529ce4
 8002ae4:	3f91df46 	.word	0x3f91df46
 8002ae8:	200003f0 	.word	0x200003f0
 8002aec:	20000488 	.word	0x20000488
 8002af0:	20000490 	.word	0x20000490
 8002af4:	20000548 	.word	0x20000548
 8002af8:	2000053c 	.word	0x2000053c
 8002afc:	20000530 	.word	0x20000530
 8002b00:	45800000 	.word	0x45800000
 8002b04:	411ce80a 	.word	0x411ce80a
 8002b08:	20000498 	.word	0x20000498
 8002b0c:	42830000 	.word	0x42830000
 8002b10:	200004a4 	.word	0x200004a4
 8002b14:	20000808 	.word	0x20000808
 8002b18:	20000514 	.word	0x20000514
 8002b1c:	4a3f      	ldr	r2, [pc, #252]	@ (8002c1c <IMU_PROCESS+0x42c>)
 8002b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	4413      	add	r3, r2
 8002b24:	ed93 7a00 	vldr	s14, [r3]
 8002b28:	4a3d      	ldr	r2, [pc, #244]	@ (8002c20 <IMU_PROCESS+0x430>)
 8002b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4413      	add	r3, r2
 8002b30:	edd3 6a00 	vldr	s13, [r3]
 8002b34:	4a39      	ldr	r2, [pc, #228]	@ (8002c1c <IMU_PROCESS+0x42c>)
 8002b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	edd3 7a00 	vldr	s15, [r3]
 8002b40:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b44:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8002c24 <IMU_PROCESS+0x434>
 8002b48:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b50:	4a32      	ldr	r2, [pc, #200]	@ (8002c1c <IMU_PROCESS+0x42c>)
 8002b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4413      	add	r3, r2
 8002b58:	edc3 7a00 	vstr	s15, [r3]
 8002b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b5e:	3301      	adds	r3, #1
 8002b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	ddd9      	ble.n	8002b1c <IMU_PROCESS+0x32c>
        }

        // Gyro LPF
        static uint8_t gyro_lpf_inited = 0;
        if (!gyro_lpf_inited) {
 8002b68:	4b2f      	ldr	r3, [pc, #188]	@ (8002c28 <IMU_PROCESS+0x438>)
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d10f      	bne.n	8002b90 <IMU_PROCESS+0x3a0>
            gyro_final[0] = gyro_phys[0]; gyro_final[1] = gyro_phys[1]; gyro_final[2] = gyro_phys[2];
 8002b70:	4b2e      	ldr	r3, [pc, #184]	@ (8002c2c <IMU_PROCESS+0x43c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a2e      	ldr	r2, [pc, #184]	@ (8002c30 <IMU_PROCESS+0x440>)
 8002b76:	6013      	str	r3, [r2, #0]
 8002b78:	4b2c      	ldr	r3, [pc, #176]	@ (8002c2c <IMU_PROCESS+0x43c>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	4a2c      	ldr	r2, [pc, #176]	@ (8002c30 <IMU_PROCESS+0x440>)
 8002b7e:	6053      	str	r3, [r2, #4]
 8002b80:	4b2a      	ldr	r3, [pc, #168]	@ (8002c2c <IMU_PROCESS+0x43c>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	4a2a      	ldr	r2, [pc, #168]	@ (8002c30 <IMU_PROCESS+0x440>)
 8002b86:	6093      	str	r3, [r2, #8]
            gyro_lpf_inited = 1;
 8002b88:	4b27      	ldr	r3, [pc, #156]	@ (8002c28 <IMU_PROCESS+0x438>)
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	701a      	strb	r2, [r3, #0]
 8002b8e:	e028      	b.n	8002be2 <IMU_PROCESS+0x3f2>
        } else {
            for (int i = 0; i < 3; i++) gyro_final[i] += alpha_gyro * (gyro_phys[i] - gyro_final[i]);
 8002b90:	2300      	movs	r3, #0
 8002b92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b94:	e022      	b.n	8002bdc <IMU_PROCESS+0x3ec>
 8002b96:	4a26      	ldr	r2, [pc, #152]	@ (8002c30 <IMU_PROCESS+0x440>)
 8002b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	4413      	add	r3, r2
 8002b9e:	ed93 7a00 	vldr	s14, [r3]
 8002ba2:	4a22      	ldr	r2, [pc, #136]	@ (8002c2c <IMU_PROCESS+0x43c>)
 8002ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	edd3 6a00 	vldr	s13, [r3]
 8002bae:	4a20      	ldr	r2, [pc, #128]	@ (8002c30 <IMU_PROCESS+0x440>)
 8002bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4413      	add	r3, r2
 8002bb6:	edd3 7a00 	vldr	s15, [r3]
 8002bba:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002bbe:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8002c34 <IMU_PROCESS+0x444>
 8002bc2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bca:	4a19      	ldr	r2, [pc, #100]	@ (8002c30 <IMU_PROCESS+0x440>)
 8002bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4413      	add	r3, r2
 8002bd2:	edc3 7a00 	vstr	s15, [r3]
 8002bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd8:	3301      	adds	r3, #1
 8002bda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	ddd9      	ble.n	8002b96 <IMU_PROCESS+0x3a6>
        }

        MPU6500_DATA.acc[0] = acc_filtered[0]; MPU6500_DATA.acc[1] = acc_filtered[1]; MPU6500_DATA.acc[2] = acc_filtered[2];
 8002be2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c1c <IMU_PROCESS+0x42c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a14      	ldr	r2, [pc, #80]	@ (8002c38 <IMU_PROCESS+0x448>)
 8002be8:	60d3      	str	r3, [r2, #12]
 8002bea:	4b0c      	ldr	r3, [pc, #48]	@ (8002c1c <IMU_PROCESS+0x42c>)
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	4a12      	ldr	r2, [pc, #72]	@ (8002c38 <IMU_PROCESS+0x448>)
 8002bf0:	6113      	str	r3, [r2, #16]
 8002bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8002c1c <IMU_PROCESS+0x42c>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	4a10      	ldr	r2, [pc, #64]	@ (8002c38 <IMU_PROCESS+0x448>)
 8002bf8:	6153      	str	r3, [r2, #20]
        MPU6500_DATA.w[0] = gyro_final[0]; MPU6500_DATA.w[1] = gyro_final[1]; MPU6500_DATA.w[2] = gyro_final[2];
 8002bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8002c30 <IMU_PROCESS+0x440>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a0e      	ldr	r2, [pc, #56]	@ (8002c38 <IMU_PROCESS+0x448>)
 8002c00:	6013      	str	r3, [r2, #0]
 8002c02:	4b0b      	ldr	r3, [pc, #44]	@ (8002c30 <IMU_PROCESS+0x440>)
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	4a0c      	ldr	r2, [pc, #48]	@ (8002c38 <IMU_PROCESS+0x448>)
 8002c08:	6053      	str	r3, [r2, #4]
 8002c0a:	4b09      	ldr	r3, [pc, #36]	@ (8002c30 <IMU_PROCESS+0x440>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c38 <IMU_PROCESS+0x448>)
 8002c10:	6093      	str	r3, [r2, #8]
    }
}
 8002c12:	bf00      	nop
 8002c14:	3730      	adds	r7, #48	@ 0x30
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	20000514 	.word	0x20000514
 8002c20:	20000498 	.word	0x20000498
 8002c24:	3e4ccccd 	.word	0x3e4ccccd
 8002c28:	20000809 	.word	0x20000809
 8002c2c:	200004a4 	.word	0x200004a4
 8002c30:	20000508 	.word	0x20000508
 8002c34:	3eb33333 	.word	0x3eb33333
 8002c38:	20000444 	.word	0x20000444

08002c3c <COMPASS_PROCESS>:

void COMPASS_PROCESS(void) {
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b088      	sub	sp, #32
 8002c40:	af04      	add	r7, sp, #16
    uint8_t buffer[6];
    int16_t raw_x, raw_y, raw_z;
    if (HAL_I2C_Mem_Read(&hi2c1, HMC5883L_ADDR, 0x03, 1, buffer, 6, 100) == HAL_OK) {
 8002c42:	2364      	movs	r3, #100	@ 0x64
 8002c44:	9302      	str	r3, [sp, #8]
 8002c46:	2306      	movs	r3, #6
 8002c48:	9301      	str	r3, [sp, #4]
 8002c4a:	1d3b      	adds	r3, r7, #4
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	2301      	movs	r3, #1
 8002c50:	2203      	movs	r2, #3
 8002c52:	213c      	movs	r1, #60	@ 0x3c
 8002c54:	4859      	ldr	r0, [pc, #356]	@ (8002dbc <COMPASS_PROCESS+0x180>)
 8002c56:	f003 fa07 	bl	8006068 <HAL_I2C_Mem_Read>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f040 80a8 	bne.w	8002db2 <COMPASS_PROCESS+0x176>
        raw_x = (int16_t)(buffer[0] << 8 | buffer[1]);
 8002c62:	793b      	ldrb	r3, [r7, #4]
 8002c64:	b21b      	sxth	r3, r3
 8002c66:	021b      	lsls	r3, r3, #8
 8002c68:	b21a      	sxth	r2, r3
 8002c6a:	797b      	ldrb	r3, [r7, #5]
 8002c6c:	b21b      	sxth	r3, r3
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	81fb      	strh	r3, [r7, #14]
        raw_z = (int16_t)(buffer[2] << 8 | buffer[3]);
 8002c72:	79bb      	ldrb	r3, [r7, #6]
 8002c74:	b21b      	sxth	r3, r3
 8002c76:	021b      	lsls	r3, r3, #8
 8002c78:	b21a      	sxth	r2, r3
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	b21b      	sxth	r3, r3
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	81bb      	strh	r3, [r7, #12]
        raw_y = (int16_t)(buffer[4] << 8 | buffer[5]);
 8002c82:	7a3b      	ldrb	r3, [r7, #8]
 8002c84:	b21b      	sxth	r3, r3
 8002c86:	021b      	lsls	r3, r3, #8
 8002c88:	b21a      	sxth	r2, r3
 8002c8a:	7a7b      	ldrb	r3, [r7, #9]
 8002c8c:	b21b      	sxth	r3, r3
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	817b      	strh	r3, [r7, #10]

        HMC5883L_RAW_DATA.mag[0] = -(float32_t)raw_x * HMC5883L_SCALE_UT;
 8002c92:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c96:	ee07 3a90 	vmov	s15, r3
 8002c9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c9e:	eef1 7a67 	vneg.f32	s15, s15
 8002ca2:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8002dc0 <COMPASS_PROCESS+0x184>
 8002ca6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002caa:	4b46      	ldr	r3, [pc, #280]	@ (8002dc4 <COMPASS_PROCESS+0x188>)
 8002cac:	edc3 7a00 	vstr	s15, [r3]
        HMC5883L_RAW_DATA.mag[1] = (float32_t)raw_y * HMC5883L_SCALE_UT;
 8002cb0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002cb4:	ee07 3a90 	vmov	s15, r3
 8002cb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cbc:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002dc0 <COMPASS_PROCESS+0x184>
 8002cc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc4:	4b3f      	ldr	r3, [pc, #252]	@ (8002dc4 <COMPASS_PROCESS+0x188>)
 8002cc6:	edc3 7a01 	vstr	s15, [r3, #4]
        HMC5883L_RAW_DATA.mag[2] = -(float32_t)raw_z * HMC5883L_SCALE_UT;
 8002cca:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002cce:	ee07 3a90 	vmov	s15, r3
 8002cd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cd6:	eef1 7a67 	vneg.f32	s15, s15
 8002cda:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002dc0 <COMPASS_PROCESS+0x184>
 8002cde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ce2:	4b38      	ldr	r3, [pc, #224]	@ (8002dc4 <COMPASS_PROCESS+0x188>)
 8002ce4:	edc3 7a02 	vstr	s15, [r3, #8]

        MagCal_Update(&MagCal, &HMC5883L_RAW_DATA, &HMC5883L_DATA);
 8002ce8:	4a37      	ldr	r2, [pc, #220]	@ (8002dc8 <COMPASS_PROCESS+0x18c>)
 8002cea:	4936      	ldr	r1, [pc, #216]	@ (8002dc4 <COMPASS_PROCESS+0x188>)
 8002cec:	4837      	ldr	r0, [pc, #220]	@ (8002dcc <COMPASS_PROCESS+0x190>)
 8002cee:	f7fe f9af 	bl	8001050 <MagCal_Update>

        if (MagCal.state == MAG_CAL_DONE) {
 8002cf2:	4b36      	ldr	r3, [pc, #216]	@ (8002dcc <COMPASS_PROCESS+0x190>)
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b04      	cmp	r3, #4
 8002cf8:	d15b      	bne.n	8002db2 <COMPASS_PROCESS+0x176>
            if (!mag_lpf_inited) {
 8002cfa:	4b35      	ldr	r3, [pc, #212]	@ (8002dd0 <COMPASS_PROCESS+0x194>)
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d10f      	bne.n	8002d22 <COMPASS_PROCESS+0xe6>
                mag_filtered[0] = HMC5883L_DATA.mag_uT[0];
 8002d02:	4b31      	ldr	r3, [pc, #196]	@ (8002dc8 <COMPASS_PROCESS+0x18c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a33      	ldr	r2, [pc, #204]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d08:	6013      	str	r3, [r2, #0]
                mag_filtered[1] = HMC5883L_DATA.mag_uT[1];
 8002d0a:	4b2f      	ldr	r3, [pc, #188]	@ (8002dc8 <COMPASS_PROCESS+0x18c>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	4a31      	ldr	r2, [pc, #196]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d10:	6053      	str	r3, [r2, #4]
                mag_filtered[2] = HMC5883L_DATA.mag_uT[2];
 8002d12:	4b2d      	ldr	r3, [pc, #180]	@ (8002dc8 <COMPASS_PROCESS+0x18c>)
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	4a2f      	ldr	r2, [pc, #188]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d18:	6093      	str	r3, [r2, #8]
                mag_lpf_inited = 1;
 8002d1a:	4b2d      	ldr	r3, [pc, #180]	@ (8002dd0 <COMPASS_PROCESS+0x194>)
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	701a      	strb	r2, [r3, #0]
 8002d20:	e03b      	b.n	8002d9a <COMPASS_PROCESS+0x15e>
            } else {
                mag_filtered[0] += MAG_LPF_ALPHA * (HMC5883L_DATA.mag_uT[0] - mag_filtered[0]);
 8002d22:	4b2c      	ldr	r3, [pc, #176]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d24:	ed93 7a00 	vldr	s14, [r3]
 8002d28:	4b27      	ldr	r3, [pc, #156]	@ (8002dc8 <COMPASS_PROCESS+0x18c>)
 8002d2a:	edd3 6a00 	vldr	s13, [r3]
 8002d2e:	4b29      	ldr	r3, [pc, #164]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d30:	edd3 7a00 	vldr	s15, [r3]
 8002d34:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d38:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8002dd8 <COMPASS_PROCESS+0x19c>
 8002d3c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d44:	4b23      	ldr	r3, [pc, #140]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d46:	edc3 7a00 	vstr	s15, [r3]
                mag_filtered[1] += MAG_LPF_ALPHA * (HMC5883L_DATA.mag_uT[1] - mag_filtered[1]);
 8002d4a:	4b22      	ldr	r3, [pc, #136]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d4c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002d50:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc8 <COMPASS_PROCESS+0x18c>)
 8002d52:	edd3 6a01 	vldr	s13, [r3, #4]
 8002d56:	4b1f      	ldr	r3, [pc, #124]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d58:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d5c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d60:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8002dd8 <COMPASS_PROCESS+0x19c>
 8002d64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d6c:	4b19      	ldr	r3, [pc, #100]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d6e:	edc3 7a01 	vstr	s15, [r3, #4]
                mag_filtered[2] += MAG_LPF_ALPHA * (HMC5883L_DATA.mag_uT[2] - mag_filtered[2]);
 8002d72:	4b18      	ldr	r3, [pc, #96]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d74:	ed93 7a02 	vldr	s14, [r3, #8]
 8002d78:	4b13      	ldr	r3, [pc, #76]	@ (8002dc8 <COMPASS_PROCESS+0x18c>)
 8002d7a:	edd3 6a02 	vldr	s13, [r3, #8]
 8002d7e:	4b15      	ldr	r3, [pc, #84]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d80:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d84:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d88:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8002dd8 <COMPASS_PROCESS+0x19c>
 8002d8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d94:	4b0f      	ldr	r3, [pc, #60]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d96:	edc3 7a02 	vstr	s15, [r3, #8]
            }
            HMC5883L_DATA.mag_uT[0] = mag_filtered[0];
 8002d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc8 <COMPASS_PROCESS+0x18c>)
 8002da0:	6013      	str	r3, [r2, #0]
            HMC5883L_DATA.mag_uT[1] = mag_filtered[1];
 8002da2:	4b0c      	ldr	r3, [pc, #48]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	4a08      	ldr	r2, [pc, #32]	@ (8002dc8 <COMPASS_PROCESS+0x18c>)
 8002da8:	6053      	str	r3, [r2, #4]
            HMC5883L_DATA.mag_uT[2] = mag_filtered[2];
 8002daa:	4b0a      	ldr	r3, [pc, #40]	@ (8002dd4 <COMPASS_PROCESS+0x198>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	4a06      	ldr	r2, [pc, #24]	@ (8002dc8 <COMPASS_PROCESS+0x18c>)
 8002db0:	6093      	str	r3, [r2, #8]
        }
    }
}
 8002db2:	bf00      	nop
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	200003f0 	.word	0x200003f0
 8002dc0:	3dbc6a7f 	.word	0x3dbc6a7f
 8002dc4:	20000464 	.word	0x20000464
 8002dc8:	20000474 	.word	0x20000474
 8002dcc:	20000000 	.word	0x20000000
 8002dd0:	2000052c 	.word	0x2000052c
 8002dd4:	20000520 	.word	0x20000520
 8002dd8:	3da3d70a 	.word	0x3da3d70a
 8002ddc:	00000000 	.word	0x00000000

08002de0 <MPC>:
// =============================================================================
// MPC CONTROL LOOP (MAIN FLIGHT LOGIC)
// =============================================================================
void MPC(void) {
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08c      	sub	sp, #48	@ 0x30
 8002de4:	af00      	add	r7, sp, #0
    float32_t feedback[3];
    float32_t real_dt = MPU6500_DATA.dt;
 8002de6:	4baf      	ldr	r3, [pc, #700]	@ (80030a4 <MPC+0x2c4>)
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (real_dt > 0.01f) real_dt = 0.01f;
 8002dec:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002df0:	ed9f 7aad 	vldr	s14, [pc, #692]	@ 80030a8 <MPC+0x2c8>
 8002df4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dfc:	dd01      	ble.n	8002e02 <MPC+0x22>
 8002dfe:	4bab      	ldr	r3, [pc, #684]	@ (80030ac <MPC+0x2cc>)
 8002e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (real_dt < 0.001f) real_dt = 0.004f;
 8002e02:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002e06:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 80030b0 <MPC+0x2d0>
 8002e0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e12:	d501      	bpl.n	8002e18 <MPC+0x38>
 8002e14:	4ba7      	ldr	r3, [pc, #668]	@ (80030b4 <MPC+0x2d4>)
 8002e16:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (RC_Raw_Throttle < 950) {
 8002e18:	4ba7      	ldr	r3, [pc, #668]	@ (80030b8 <MPC+0x2d8>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d82e      	bhi.n	8002e82 <MPC+0xa2>
        if (ARM_Status == ARM) {
 8002e24:	4ba5      	ldr	r3, [pc, #660]	@ (80030bc <MPC+0x2dc>)
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f040 8196 	bne.w	800315a <MPC+0x37a>
            MPC_Status = HOVER;
 8002e2e:	4ba4      	ldr	r3, [pc, #656]	@ (80030c0 <MPC+0x2e0>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	701a      	strb	r2, [r3, #0]
            angle_desired[0] = 0.0f;
 8002e34:	4ba3      	ldr	r3, [pc, #652]	@ (80030c4 <MPC+0x2e4>)
 8002e36:	f04f 0200 	mov.w	r2, #0
 8002e3a:	601a      	str	r2, [r3, #0]
            angle_desired[1] = 0.0f;
 8002e3c:	4ba1      	ldr	r3, [pc, #644]	@ (80030c4 <MPC+0x2e4>)
 8002e3e:	f04f 0200 	mov.w	r2, #0
 8002e42:	605a      	str	r2, [r3, #4]
            Throttle -= 0.2f;
 8002e44:	4ba0      	ldr	r3, [pc, #640]	@ (80030c8 <MPC+0x2e8>)
 8002e46:	edd3 7a00 	vldr	s15, [r3]
 8002e4a:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800311c <MPC+0x33c>
 8002e4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e52:	4b9d      	ldr	r3, [pc, #628]	@ (80030c8 <MPC+0x2e8>)
 8002e54:	edc3 7a00 	vstr	s15, [r3]
            if (Throttle < 1100.0f) {
 8002e58:	4b9b      	ldr	r3, [pc, #620]	@ (80030c8 <MPC+0x2e8>)
 8002e5a:	edd3 7a00 	vldr	s15, [r3]
 8002e5e:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 80030cc <MPC+0x2ec>
 8002e62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e6a:	f140 8176 	bpl.w	800315a <MPC+0x37a>
                ARM_Status = NOT_ARM; enable_motor = 0; Throttle = 1000.0f;
 8002e6e:	4b93      	ldr	r3, [pc, #588]	@ (80030bc <MPC+0x2dc>)
 8002e70:	2201      	movs	r2, #1
 8002e72:	701a      	strb	r2, [r3, #0]
 8002e74:	4b96      	ldr	r3, [pc, #600]	@ (80030d0 <MPC+0x2f0>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	701a      	strb	r2, [r3, #0]
 8002e7a:	4b93      	ldr	r3, [pc, #588]	@ (80030c8 <MPC+0x2e8>)
 8002e7c:	4a95      	ldr	r2, [pc, #596]	@ (80030d4 <MPC+0x2f4>)
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	e16b      	b.n	800315a <MPC+0x37a>
            }
        }
    }
    else {
        // --- NORMAL CONTROL ---
        if (RC_Raw_Throttle > 2000) Throttle = 2000.0f;
 8002e82:	4b8d      	ldr	r3, [pc, #564]	@ (80030b8 <MPC+0x2d8>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002e8a:	d903      	bls.n	8002e94 <MPC+0xb4>
 8002e8c:	4b8e      	ldr	r3, [pc, #568]	@ (80030c8 <MPC+0x2e8>)
 8002e8e:	4a92      	ldr	r2, [pc, #584]	@ (80030d8 <MPC+0x2f8>)
 8002e90:	601a      	str	r2, [r3, #0]
 8002e92:	e011      	b.n	8002eb8 <MPC+0xd8>
        else if (RC_Raw_Throttle < 1000) Throttle = 1000.0f;
 8002e94:	4b88      	ldr	r3, [pc, #544]	@ (80030b8 <MPC+0x2d8>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e9c:	d203      	bcs.n	8002ea6 <MPC+0xc6>
 8002e9e:	4b8a      	ldr	r3, [pc, #552]	@ (80030c8 <MPC+0x2e8>)
 8002ea0:	4a8c      	ldr	r2, [pc, #560]	@ (80030d4 <MPC+0x2f4>)
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	e008      	b.n	8002eb8 <MPC+0xd8>
        else Throttle = (float32_t)RC_Raw_Throttle;
 8002ea6:	4b84      	ldr	r3, [pc, #528]	@ (80030b8 <MPC+0x2d8>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	ee07 3a90 	vmov	s15, r3
 8002eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eb2:	4b85      	ldr	r3, [pc, #532]	@ (80030c8 <MPC+0x2e8>)
 8002eb4:	edc3 7a00 	vstr	s15, [r3]

        // Check Mode Change
        MPC_Status_t current_Mode = (RC_Raw_SW_Mode > 1500) ? HOVER : RATE_MODE;
 8002eb8:	4b88      	ldr	r3, [pc, #544]	@ (80030dc <MPC+0x2fc>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	bf94      	ite	ls
 8002ec4:	2301      	movls	r3, #1
 8002ec6:	2300      	movhi	r3, #0
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	76fb      	strb	r3, [r7, #27]
        if (current_Mode != last_MPC_Status) {
 8002ecc:	4b84      	ldr	r3, [pc, #528]	@ (80030e0 <MPC+0x300>)
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	7efa      	ldrb	r2, [r7, #27]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d008      	beq.n	8002ee8 <MPC+0x108>
            MPC_Status = current_Mode;
 8002ed6:	4a7a      	ldr	r2, [pc, #488]	@ (80030c0 <MPC+0x2e0>)
 8002ed8:	7efb      	ldrb	r3, [r7, #27]
 8002eda:	7013      	strb	r3, [r2, #0]
            last_MPC_Status = current_Mode;
 8002edc:	4a80      	ldr	r2, [pc, #512]	@ (80030e0 <MPC+0x300>)
 8002ede:	7efb      	ldrb	r3, [r7, #27]
 8002ee0:	7013      	strb	r3, [r2, #0]
            reset_pid_request = 1; // Yu cu ng b PID
 8002ee2:	4b80      	ldr	r3, [pc, #512]	@ (80030e4 <MPC+0x304>)
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	701a      	strb	r2, [r3, #0]
        }

        // Check Arming
        if (RC_Raw_SW_Arm > 1500) {
 8002ee8:	4b7f      	ldr	r3, [pc, #508]	@ (80030e8 <MPC+0x308>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d925      	bls.n	8002f40 <MPC+0x160>
            if (ARM_Status == NOT_ARM && Throttle < 1150) {
 8002ef4:	4b71      	ldr	r3, [pc, #452]	@ (80030bc <MPC+0x2dc>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d127      	bne.n	8002f4c <MPC+0x16c>
 8002efc:	4b72      	ldr	r3, [pc, #456]	@ (80030c8 <MPC+0x2e8>)
 8002efe:	edd3 7a00 	vldr	s15, [r3]
 8002f02:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 80030ec <MPC+0x30c>
 8002f06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0e:	d51d      	bpl.n	8002f4c <MPC+0x16c>
                ARM_Status = ARM; enable_motor = 1;
 8002f10:	4b6a      	ldr	r3, [pc, #424]	@ (80030bc <MPC+0x2dc>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	701a      	strb	r2, [r3, #0]
 8002f16:	4b6e      	ldr	r3, [pc, #440]	@ (80030d0 <MPC+0x2f0>)
 8002f18:	2201      	movs	r2, #1
 8002f1a:	701a      	strb	r2, [r3, #0]
                RESET_ALL_PID();
 8002f1c:	f000 fb20 	bl	8003560 <RESET_ALL_PID>
                // Reset gc mong mun v gc hin ti
                angle_desired[0] = 0;
 8002f20:	4b68      	ldr	r3, [pc, #416]	@ (80030c4 <MPC+0x2e4>)
 8002f22:	f04f 0200 	mov.w	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
                angle_desired[1] = 0;
 8002f28:	4b66      	ldr	r3, [pc, #408]	@ (80030c4 <MPC+0x2e4>)
 8002f2a:	f04f 0200 	mov.w	r2, #0
 8002f2e:	605a      	str	r2, [r3, #4]
                angle_desired[2] = Complimentary_Filter.Euler_Angle_Deg[2];
 8002f30:	4b6f      	ldr	r3, [pc, #444]	@ (80030f0 <MPC+0x310>)
 8002f32:	695b      	ldr	r3, [r3, #20]
 8002f34:	4a63      	ldr	r2, [pc, #396]	@ (80030c4 <MPC+0x2e4>)
 8002f36:	6093      	str	r3, [r2, #8]
                reset_pid_request = 1;
 8002f38:	4b6a      	ldr	r3, [pc, #424]	@ (80030e4 <MPC+0x304>)
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	701a      	strb	r2, [r3, #0]
 8002f3e:	e005      	b.n	8002f4c <MPC+0x16c>
            }
        } else {
            ARM_Status = NOT_ARM; enable_motor = 0;
 8002f40:	4b5e      	ldr	r3, [pc, #376]	@ (80030bc <MPC+0x2dc>)
 8002f42:	2201      	movs	r2, #1
 8002f44:	701a      	strb	r2, [r3, #0]
 8002f46:	4b62      	ldr	r3, [pc, #392]	@ (80030d0 <MPC+0x2f0>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	701a      	strb	r2, [r3, #0]
        }

        // Stick Mapping & Deadband
        float32_t stick_roll  = (float32_t)RC_Raw_Roll - 1500.0f;
 8002f4c:	4b69      	ldr	r3, [pc, #420]	@ (80030f4 <MPC+0x314>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	ee07 3a90 	vmov	s15, r3
 8002f54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f58:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80030f8 <MPC+0x318>
 8002f5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f60:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
        float32_t stick_pitch = (float32_t)RC_Raw_Pitch - 1500.0f;
 8002f64:	4b65      	ldr	r3, [pc, #404]	@ (80030fc <MPC+0x31c>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	ee07 3a90 	vmov	s15, r3
 8002f6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f70:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 80030f8 <MPC+0x318>
 8002f74:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f78:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        float32_t stick_yaw   = (float32_t)RC_Raw_Yaw - 1500.0f;
 8002f7c:	4b60      	ldr	r3, [pc, #384]	@ (8003100 <MPC+0x320>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	ee07 3a90 	vmov	s15, r3
 8002f84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f88:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 80030f8 <MPC+0x318>
 8002f8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f90:	edc7 7a08 	vstr	s15, [r7, #32]

        if (fabsf(stick_yaw) < 15.0f) stick_yaw = 0.0f;
 8002f94:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f98:	eef0 7ae7 	vabs.f32	s15, s15
 8002f9c:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002fa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fa8:	d502      	bpl.n	8002fb0 <MPC+0x1d0>
 8002faa:	f04f 0300 	mov.w	r3, #0
 8002fae:	623b      	str	r3, [r7, #32]
        if (fabsf(stick_roll) < 5.0f) stick_roll = 0.0f;
 8002fb0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002fb4:	eef0 7ae7 	vabs.f32	s15, s15
 8002fb8:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002fbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc4:	d502      	bpl.n	8002fcc <MPC+0x1ec>
 8002fc6:	f04f 0300 	mov.w	r3, #0
 8002fca:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (fabsf(stick_pitch) < 5.0f) stick_pitch = 0.0f;
 8002fcc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002fd0:	eef0 7ae7 	vabs.f32	s15, s15
 8002fd4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002fd8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fe0:	d502      	bpl.n	8002fe8 <MPC+0x208>
 8002fe2:	f04f 0300 	mov.w	r3, #0
 8002fe6:	627b      	str	r3, [r7, #36]	@ 0x24

        if (MPC_Status == HOVER) {
 8002fe8:	4b35      	ldr	r3, [pc, #212]	@ (80030c0 <MPC+0x2e0>)
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f040 8097 	bne.w	8003120 <MPC+0x340>
            angle_desired[0] = stick_roll * 0.06f;
 8002ff2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002ff6:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8003104 <MPC+0x324>
 8002ffa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ffe:	4b31      	ldr	r3, [pc, #196]	@ (80030c4 <MPC+0x2e4>)
 8003000:	edc3 7a00 	vstr	s15, [r3]
            angle_desired[1] = -stick_pitch * 0.06f;
 8003004:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003008:	eef1 7a67 	vneg.f32	s15, s15
 800300c:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8003104 <MPC+0x324>
 8003010:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003014:	4b2b      	ldr	r3, [pc, #172]	@ (80030c4 <MPC+0x2e4>)
 8003016:	edc3 7a01 	vstr	s15, [r3, #4]

            float yaw_speed = 150.0f;
 800301a:	4b3b      	ldr	r3, [pc, #236]	@ (8003108 <MPC+0x328>)
 800301c:	617b      	str	r3, [r7, #20]
            float angle_step = (stick_yaw / 500.0f) * yaw_speed * real_dt;
 800301e:	edd7 7a08 	vldr	s15, [r7, #32]
 8003022:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 800310c <MPC+0x32c>
 8003026:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800302a:	edd7 7a05 	vldr	s15, [r7, #20]
 800302e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003032:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800303a:	edc7 7a04 	vstr	s15, [r7, #16]
            angle_desired[2] += angle_step;
 800303e:	4b21      	ldr	r3, [pc, #132]	@ (80030c4 <MPC+0x2e4>)
 8003040:	ed93 7a02 	vldr	s14, [r3, #8]
 8003044:	edd7 7a04 	vldr	s15, [r7, #16]
 8003048:	ee77 7a27 	vadd.f32	s15, s14, s15
 800304c:	4b1d      	ldr	r3, [pc, #116]	@ (80030c4 <MPC+0x2e4>)
 800304e:	edc3 7a02 	vstr	s15, [r3, #8]

            if (angle_desired[2] > 180.0f) angle_desired[2] -= 360.0f;
 8003052:	4b1c      	ldr	r3, [pc, #112]	@ (80030c4 <MPC+0x2e4>)
 8003054:	edd3 7a02 	vldr	s15, [r3, #8]
 8003058:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8003110 <MPC+0x330>
 800305c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003064:	dd09      	ble.n	800307a <MPC+0x29a>
 8003066:	4b17      	ldr	r3, [pc, #92]	@ (80030c4 <MPC+0x2e4>)
 8003068:	edd3 7a02 	vldr	s15, [r3, #8]
 800306c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8003114 <MPC+0x334>
 8003070:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003074:	4b13      	ldr	r3, [pc, #76]	@ (80030c4 <MPC+0x2e4>)
 8003076:	edc3 7a02 	vstr	s15, [r3, #8]
            if (angle_desired[2] < -180.0f) angle_desired[2] += 360.0f;
 800307a:	4b12      	ldr	r3, [pc, #72]	@ (80030c4 <MPC+0x2e4>)
 800307c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003080:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8003118 <MPC+0x338>
 8003084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800308c:	d565      	bpl.n	800315a <MPC+0x37a>
 800308e:	4b0d      	ldr	r3, [pc, #52]	@ (80030c4 <MPC+0x2e4>)
 8003090:	edd3 7a02 	vldr	s15, [r3, #8]
 8003094:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8003114 <MPC+0x334>
 8003098:	ee77 7a87 	vadd.f32	s15, s15, s14
 800309c:	4b09      	ldr	r3, [pc, #36]	@ (80030c4 <MPC+0x2e4>)
 800309e:	edc3 7a02 	vstr	s15, [r3, #8]
 80030a2:	e05a      	b.n	800315a <MPC+0x37a>
 80030a4:	20000444 	.word	0x20000444
 80030a8:	3c23d70a 	.word	0x3c23d70a
 80030ac:	3c23d70a 	.word	0x3c23d70a
 80030b0:	3a83126f 	.word	0x3a83126f
 80030b4:	3b83126f 	.word	0x3b83126f
 80030b8:	2000075c 	.word	0x2000075c
 80030bc:	200001f4 	.word	0x200001f4
 80030c0:	20000484 	.word	0x20000484
 80030c4:	200004cc 	.word	0x200004cc
 80030c8:	200001f8 	.word	0x200001f8
 80030cc:	44898000 	.word	0x44898000
 80030d0:	200004bc 	.word	0x200004bc
 80030d4:	447a0000 	.word	0x447a0000
 80030d8:	44fa0000 	.word	0x44fa0000
 80030dc:	20000768 	.word	0x20000768
 80030e0:	20000784 	.word	0x20000784
 80030e4:	20000785 	.word	0x20000785
 80030e8:	20000764 	.word	0x20000764
 80030ec:	448fc000 	.word	0x448fc000
 80030f0:	20000040 	.word	0x20000040
 80030f4:	20000754 	.word	0x20000754
 80030f8:	44bb8000 	.word	0x44bb8000
 80030fc:	20000758 	.word	0x20000758
 8003100:	20000760 	.word	0x20000760
 8003104:	3d75c28f 	.word	0x3d75c28f
 8003108:	43160000 	.word	0x43160000
 800310c:	43fa0000 	.word	0x43fa0000
 8003110:	43340000 	.word	0x43340000
 8003114:	43b40000 	.word	0x43b40000
 8003118:	c3340000 	.word	0xc3340000
 800311c:	3e4ccccd 	.word	0x3e4ccccd
        } else {
            angle_rate_desired[0] = stick_roll * 0.20f;
 8003120:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003124:	ed1f 7a03 	vldr	s14, [pc, #-12]	@ 800311c <MPC+0x33c>
 8003128:	ee67 7a87 	vmul.f32	s15, s15, s14
 800312c:	4b6a      	ldr	r3, [pc, #424]	@ (80032d8 <MPC+0x4f8>)
 800312e:	edc3 7a00 	vstr	s15, [r3]
            angle_rate_desired[1] = -stick_pitch * 0.20f;
 8003132:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003136:	eef1 7a67 	vneg.f32	s15, s15
 800313a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80032dc <MPC+0x4fc>
 800313e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003142:	4b65      	ldr	r3, [pc, #404]	@ (80032d8 <MPC+0x4f8>)
 8003144:	edc3 7a01 	vstr	s15, [r3, #4]
            angle_rate_desired[2] = stick_yaw * 0.20f;
 8003148:	edd7 7a08 	vldr	s15, [r7, #32]
 800314c:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 80032dc <MPC+0x4fc>
 8003150:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003154:	4b60      	ldr	r3, [pc, #384]	@ (80032d8 <MPC+0x4f8>)
 8003156:	edc3 7a02 	vstr	s15, [r3, #8]
        }
    }

    if (ARM_Status == ARM) {
 800315a:	4b61      	ldr	r3, [pc, #388]	@ (80032e0 <MPC+0x500>)
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	2b00      	cmp	r3, #0
 8003160:	f040 81a4 	bne.w	80034ac <MPC+0x6cc>
        if (Throttle < 1500.0f) {
 8003164:	4b5f      	ldr	r3, [pc, #380]	@ (80032e4 <MPC+0x504>)
 8003166:	edd3 7a00 	vldr	s15, [r3]
 800316a:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 80032e8 <MPC+0x508>
 800316e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003176:	d517      	bpl.n	80031a8 <MPC+0x3c8>
            PID_ROLL.integral = 0; PID_PITCH.integral = 0; PID_YAW.integral = 0;
 8003178:	4b5c      	ldr	r3, [pc, #368]	@ (80032ec <MPC+0x50c>)
 800317a:	f04f 0200 	mov.w	r2, #0
 800317e:	619a      	str	r2, [r3, #24]
 8003180:	4b5b      	ldr	r3, [pc, #364]	@ (80032f0 <MPC+0x510>)
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	619a      	str	r2, [r3, #24]
 8003188:	4b5a      	ldr	r3, [pc, #360]	@ (80032f4 <MPC+0x514>)
 800318a:	f04f 0200 	mov.w	r2, #0
 800318e:	619a      	str	r2, [r3, #24]
            PID_RATE_ROLL.integral = 0; PID_RATE_PITCH.integral = 0; PID_RATE_YAW.integral = 0;
 8003190:	4b59      	ldr	r3, [pc, #356]	@ (80032f8 <MPC+0x518>)
 8003192:	f04f 0200 	mov.w	r2, #0
 8003196:	619a      	str	r2, [r3, #24]
 8003198:	4b58      	ldr	r3, [pc, #352]	@ (80032fc <MPC+0x51c>)
 800319a:	f04f 0200 	mov.w	r2, #0
 800319e:	619a      	str	r2, [r3, #24]
 80031a0:	4b57      	ldr	r3, [pc, #348]	@ (8003300 <MPC+0x520>)
 80031a2:	f04f 0200 	mov.w	r2, #0
 80031a6:	619a      	str	r2, [r3, #24]
        }
        switch (MPC_Status) {
 80031a8:	4b56      	ldr	r3, [pc, #344]	@ (8003304 <MPC+0x524>)
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 80b3 	beq.w	8003318 <MPC+0x538>
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	f040 81ac 	bne.w	8003510 <MPC+0x730>
            case RATE_MODE:
                // --- RATE MODE: SYNC TRC PID ---
                if (reset_pid_request) {
 80031b8:	4b53      	ldr	r3, [pc, #332]	@ (8003308 <MPC+0x528>)
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00e      	beq.n	80031de <MPC+0x3fe>
                    PID_RATE_ROLL.prev_setpoint = angle_rate_desired[0];
 80031c0:	4b45      	ldr	r3, [pc, #276]	@ (80032d8 <MPC+0x4f8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a4c      	ldr	r2, [pc, #304]	@ (80032f8 <MPC+0x518>)
 80031c6:	6253      	str	r3, [r2, #36]	@ 0x24
                    PID_RATE_PITCH.prev_setpoint = angle_rate_desired[1];
 80031c8:	4b43      	ldr	r3, [pc, #268]	@ (80032d8 <MPC+0x4f8>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	4a4b      	ldr	r2, [pc, #300]	@ (80032fc <MPC+0x51c>)
 80031ce:	6253      	str	r3, [r2, #36]	@ 0x24
                    PID_RATE_YAW.prev_setpoint = angle_rate_desired[2];
 80031d0:	4b41      	ldr	r3, [pc, #260]	@ (80032d8 <MPC+0x4f8>)
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	4a4a      	ldr	r2, [pc, #296]	@ (8003300 <MPC+0x520>)
 80031d6:	6253      	str	r3, [r2, #36]	@ 0x24
                    reset_pid_request = 0;
 80031d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003308 <MPC+0x528>)
 80031da:	2200      	movs	r2, #0
 80031dc:	701a      	strb	r2, [r3, #0]
                }

                feedback[0] = MPU6500_DATA.w[0] * RAD_TO_DEG;
 80031de:	4b4b      	ldr	r3, [pc, #300]	@ (800330c <MPC+0x52c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7fd f9c8 	bl	8000578 <__aeabi_f2d>
 80031e8:	a339      	add	r3, pc, #228	@ (adr r3, 80032d0 <MPC+0x4f0>)
 80031ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ee:	f7fd fa1b 	bl	8000628 <__aeabi_dmul>
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	4610      	mov	r0, r2
 80031f8:	4619      	mov	r1, r3
 80031fa:	f7fd fd0d 	bl	8000c18 <__aeabi_d2f>
 80031fe:	4603      	mov	r3, r0
 8003200:	607b      	str	r3, [r7, #4]
                feedback[1] = MPU6500_DATA.w[1] * RAD_TO_DEG;
 8003202:	4b42      	ldr	r3, [pc, #264]	@ (800330c <MPC+0x52c>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	4618      	mov	r0, r3
 8003208:	f7fd f9b6 	bl	8000578 <__aeabi_f2d>
 800320c:	a330      	add	r3, pc, #192	@ (adr r3, 80032d0 <MPC+0x4f0>)
 800320e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003212:	f7fd fa09 	bl	8000628 <__aeabi_dmul>
 8003216:	4602      	mov	r2, r0
 8003218:	460b      	mov	r3, r1
 800321a:	4610      	mov	r0, r2
 800321c:	4619      	mov	r1, r3
 800321e:	f7fd fcfb 	bl	8000c18 <__aeabi_d2f>
 8003222:	4603      	mov	r3, r0
 8003224:	60bb      	str	r3, [r7, #8]
                feedback[2] = MPU6500_DATA.w[2] * RAD_TO_DEG;
 8003226:	4b39      	ldr	r3, [pc, #228]	@ (800330c <MPC+0x52c>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	4618      	mov	r0, r3
 800322c:	f7fd f9a4 	bl	8000578 <__aeabi_f2d>
 8003230:	a327      	add	r3, pc, #156	@ (adr r3, 80032d0 <MPC+0x4f0>)
 8003232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003236:	f7fd f9f7 	bl	8000628 <__aeabi_dmul>
 800323a:	4602      	mov	r2, r0
 800323c:	460b      	mov	r3, r1
 800323e:	4610      	mov	r0, r2
 8003240:	4619      	mov	r1, r3
 8003242:	f7fd fce9 	bl	8000c18 <__aeabi_d2f>
 8003246:	4603      	mov	r3, r0
 8003248:	60fb      	str	r3, [r7, #12]

                Caculate_PID_Rate_ALTIDUE(&PID_RATE_ROLL, angle_rate_desired[0], feedback[0], real_dt);
 800324a:	4b23      	ldr	r3, [pc, #140]	@ (80032d8 <MPC+0x4f8>)
 800324c:	edd3 7a00 	vldr	s15, [r3]
 8003250:	ed97 7a01 	vldr	s14, [r7, #4]
 8003254:	ed97 1a0b 	vldr	s2, [r7, #44]	@ 0x2c
 8003258:	eef0 0a47 	vmov.f32	s1, s14
 800325c:	eeb0 0a67 	vmov.f32	s0, s15
 8003260:	4825      	ldr	r0, [pc, #148]	@ (80032f8 <MPC+0x518>)
 8003262:	f7fe fdcf 	bl	8001e04 <Caculate_PID_Rate_ALTIDUE>
                Caculate_PID_Rate_ALTIDUE(&PID_RATE_PITCH, angle_rate_desired[1], feedback[1], real_dt);
 8003266:	4b1c      	ldr	r3, [pc, #112]	@ (80032d8 <MPC+0x4f8>)
 8003268:	edd3 7a01 	vldr	s15, [r3, #4]
 800326c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003270:	ed97 1a0b 	vldr	s2, [r7, #44]	@ 0x2c
 8003274:	eef0 0a47 	vmov.f32	s1, s14
 8003278:	eeb0 0a67 	vmov.f32	s0, s15
 800327c:	481f      	ldr	r0, [pc, #124]	@ (80032fc <MPC+0x51c>)
 800327e:	f7fe fdc1 	bl	8001e04 <Caculate_PID_Rate_ALTIDUE>
                Caculate_PID_Rate_ALTIDUE(&PID_RATE_YAW, angle_rate_desired[2], feedback[2], real_dt);
 8003282:	4b15      	ldr	r3, [pc, #84]	@ (80032d8 <MPC+0x4f8>)
 8003284:	edd3 7a02 	vldr	s15, [r3, #8]
 8003288:	ed97 7a03 	vldr	s14, [r7, #12]
 800328c:	ed97 1a0b 	vldr	s2, [r7, #44]	@ 0x2c
 8003290:	eef0 0a47 	vmov.f32	s1, s14
 8003294:	eeb0 0a67 	vmov.f32	s0, s15
 8003298:	4819      	ldr	r0, [pc, #100]	@ (8003300 <MPC+0x520>)
 800329a:	f7fe fdb3 	bl	8001e04 <Caculate_PID_Rate_ALTIDUE>

                Moment[0] = PID_RATE_ROLL.output;
 800329e:	4b16      	ldr	r3, [pc, #88]	@ (80032f8 <MPC+0x518>)
 80032a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003310 <MPC+0x530>)
 80032a4:	6013      	str	r3, [r2, #0]
                Moment[1] = PID_RATE_PITCH.output;
 80032a6:	4b15      	ldr	r3, [pc, #84]	@ (80032fc <MPC+0x51c>)
 80032a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032aa:	4a19      	ldr	r2, [pc, #100]	@ (8003310 <MPC+0x530>)
 80032ac:	6053      	str	r3, [r2, #4]
                Moment[2] = PID_RATE_YAW.output;
 80032ae:	4b14      	ldr	r3, [pc, #80]	@ (8003300 <MPC+0x520>)
 80032b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b2:	4a17      	ldr	r2, [pc, #92]	@ (8003310 <MPC+0x530>)
 80032b4:	6093      	str	r3, [r2, #8]

                MIX_THROTTLE(Throttle, Moment, PWM_MOTOR);
 80032b6:	4b0b      	ldr	r3, [pc, #44]	@ (80032e4 <MPC+0x504>)
 80032b8:	edd3 7a00 	vldr	s15, [r3]
 80032bc:	4915      	ldr	r1, [pc, #84]	@ (8003314 <MPC+0x534>)
 80032be:	4814      	ldr	r0, [pc, #80]	@ (8003310 <MPC+0x530>)
 80032c0:	eeb0 0a67 	vmov.f32	s0, s15
 80032c4:	f000 f96e 	bl	80035a4 <MIX_THROTTLE>
                Control_Motor();
 80032c8:	f000 fa0c 	bl	80036e4 <Control_Motor>
                break;
 80032cc:	e120      	b.n	8003510 <MPC+0x730>
 80032ce:	bf00      	nop
 80032d0:	1a63c1f8 	.word	0x1a63c1f8
 80032d4:	404ca5dc 	.word	0x404ca5dc
 80032d8:	200004d8 	.word	0x200004d8
 80032dc:	3e4ccccd 	.word	0x3e4ccccd
 80032e0:	200001f4 	.word	0x200001f4
 80032e4:	200001f8 	.word	0x200001f8
 80032e8:	44bb8000 	.word	0x44bb8000
 80032ec:	20000140 	.word	0x20000140
 80032f0:	2000017c 	.word	0x2000017c
 80032f4:	200001b8 	.word	0x200001b8
 80032f8:	2000008c 	.word	0x2000008c
 80032fc:	200000c8 	.word	0x200000c8
 8003300:	20000104 	.word	0x20000104
 8003304:	20000484 	.word	0x20000484
 8003308:	20000785 	.word	0x20000785
 800330c:	20000444 	.word	0x20000444
 8003310:	200004c0 	.word	0x200004c0
 8003314:	200004e4 	.word	0x200004e4

            case HOVER:

                // 1. Angle PID
                feedback[0] = Complimentary_Filter.Euler_Angle_Deg[0];
 8003318:	4b81      	ldr	r3, [pc, #516]	@ (8003520 <MPC+0x740>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	607b      	str	r3, [r7, #4]
                feedback[1] = Complimentary_Filter.Euler_Angle_Deg[1];
 800331e:	4b80      	ldr	r3, [pc, #512]	@ (8003520 <MPC+0x740>)
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	60bb      	str	r3, [r7, #8]
                feedback[2] = Complimentary_Filter.Euler_Angle_Deg[2];
 8003324:	4b7e      	ldr	r3, [pc, #504]	@ (8003520 <MPC+0x740>)
 8003326:	695b      	ldr	r3, [r3, #20]
 8003328:	60fb      	str	r3, [r7, #12]

                Caculate_PID_ALTIDUE(&PID_ROLL, angle_desired[0], feedback[0], real_dt);
 800332a:	4b7e      	ldr	r3, [pc, #504]	@ (8003524 <MPC+0x744>)
 800332c:	edd3 7a00 	vldr	s15, [r3]
 8003330:	ed97 7a01 	vldr	s14, [r7, #4]
 8003334:	ed97 1a0b 	vldr	s2, [r7, #44]	@ 0x2c
 8003338:	eef0 0a47 	vmov.f32	s1, s14
 800333c:	eeb0 0a67 	vmov.f32	s0, s15
 8003340:	4879      	ldr	r0, [pc, #484]	@ (8003528 <MPC+0x748>)
 8003342:	f7fe fc9b 	bl	8001c7c <Caculate_PID_ALTIDUE>
                Caculate_PID_ALTIDUE(&PID_PITCH, angle_desired[1], feedback[1], real_dt);
 8003346:	4b77      	ldr	r3, [pc, #476]	@ (8003524 <MPC+0x744>)
 8003348:	edd3 7a01 	vldr	s15, [r3, #4]
 800334c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003350:	ed97 1a0b 	vldr	s2, [r7, #44]	@ 0x2c
 8003354:	eef0 0a47 	vmov.f32	s1, s14
 8003358:	eeb0 0a67 	vmov.f32	s0, s15
 800335c:	4873      	ldr	r0, [pc, #460]	@ (800352c <MPC+0x74c>)
 800335e:	f7fe fc8d 	bl	8001c7c <Caculate_PID_ALTIDUE>
                Caculate_PID_ALTIDUE(&PID_YAW, angle_desired[2], feedback[2], real_dt);
 8003362:	4b70      	ldr	r3, [pc, #448]	@ (8003524 <MPC+0x744>)
 8003364:	edd3 7a02 	vldr	s15, [r3, #8]
 8003368:	ed97 7a03 	vldr	s14, [r7, #12]
 800336c:	ed97 1a0b 	vldr	s2, [r7, #44]	@ 0x2c
 8003370:	eef0 0a47 	vmov.f32	s1, s14
 8003374:	eeb0 0a67 	vmov.f32	s0, s15
 8003378:	486d      	ldr	r0, [pc, #436]	@ (8003530 <MPC+0x750>)
 800337a:	f7fe fc7f 	bl	8001c7c <Caculate_PID_ALTIDUE>

                angle_rate_desired[0] = PID_ROLL.output;
 800337e:	4b6a      	ldr	r3, [pc, #424]	@ (8003528 <MPC+0x748>)
 8003380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003382:	4a6c      	ldr	r2, [pc, #432]	@ (8003534 <MPC+0x754>)
 8003384:	6013      	str	r3, [r2, #0]
                angle_rate_desired[1] = PID_PITCH.output;
 8003386:	4b69      	ldr	r3, [pc, #420]	@ (800352c <MPC+0x74c>)
 8003388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800338a:	4a6a      	ldr	r2, [pc, #424]	@ (8003534 <MPC+0x754>)
 800338c:	6053      	str	r3, [r2, #4]
                angle_rate_desired[2] = PID_YAW.output;
 800338e:	4b68      	ldr	r3, [pc, #416]	@ (8003530 <MPC+0x750>)
 8003390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003392:	4a68      	ldr	r2, [pc, #416]	@ (8003534 <MPC+0x754>)
 8003394:	6093      	str	r3, [r2, #8]

                if (reset_pid_request) {
 8003396:	4b68      	ldr	r3, [pc, #416]	@ (8003538 <MPC+0x758>)
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00e      	beq.n	80033bc <MPC+0x5dc>
                    PID_RATE_ROLL.prev_setpoint = angle_rate_desired[0];
 800339e:	4b65      	ldr	r3, [pc, #404]	@ (8003534 <MPC+0x754>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a66      	ldr	r2, [pc, #408]	@ (800353c <MPC+0x75c>)
 80033a4:	6253      	str	r3, [r2, #36]	@ 0x24
                    PID_RATE_PITCH.prev_setpoint = angle_rate_desired[1];
 80033a6:	4b63      	ldr	r3, [pc, #396]	@ (8003534 <MPC+0x754>)
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	4a65      	ldr	r2, [pc, #404]	@ (8003540 <MPC+0x760>)
 80033ac:	6253      	str	r3, [r2, #36]	@ 0x24
                    PID_RATE_YAW.prev_setpoint = angle_rate_desired[2];
 80033ae:	4b61      	ldr	r3, [pc, #388]	@ (8003534 <MPC+0x754>)
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	4a64      	ldr	r2, [pc, #400]	@ (8003544 <MPC+0x764>)
 80033b4:	6253      	str	r3, [r2, #36]	@ 0x24
                    reset_pid_request = 0;
 80033b6:	4b60      	ldr	r3, [pc, #384]	@ (8003538 <MPC+0x758>)
 80033b8:	2200      	movs	r2, #0
 80033ba:	701a      	strb	r2, [r3, #0]
                }

                // 3. Rate PID
                feedback[0] = MPU6500_DATA.w[0] * RAD_TO_DEG;
 80033bc:	4b62      	ldr	r3, [pc, #392]	@ (8003548 <MPC+0x768>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7fd f8d9 	bl	8000578 <__aeabi_f2d>
 80033c6:	a354      	add	r3, pc, #336	@ (adr r3, 8003518 <MPC+0x738>)
 80033c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033cc:	f7fd f92c 	bl	8000628 <__aeabi_dmul>
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4610      	mov	r0, r2
 80033d6:	4619      	mov	r1, r3
 80033d8:	f7fd fc1e 	bl	8000c18 <__aeabi_d2f>
 80033dc:	4603      	mov	r3, r0
 80033de:	607b      	str	r3, [r7, #4]
                feedback[1] = MPU6500_DATA.w[1] * RAD_TO_DEG;
 80033e0:	4b59      	ldr	r3, [pc, #356]	@ (8003548 <MPC+0x768>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7fd f8c7 	bl	8000578 <__aeabi_f2d>
 80033ea:	a34b      	add	r3, pc, #300	@ (adr r3, 8003518 <MPC+0x738>)
 80033ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f0:	f7fd f91a 	bl	8000628 <__aeabi_dmul>
 80033f4:	4602      	mov	r2, r0
 80033f6:	460b      	mov	r3, r1
 80033f8:	4610      	mov	r0, r2
 80033fa:	4619      	mov	r1, r3
 80033fc:	f7fd fc0c 	bl	8000c18 <__aeabi_d2f>
 8003400:	4603      	mov	r3, r0
 8003402:	60bb      	str	r3, [r7, #8]
                feedback[2] = MPU6500_DATA.w[2] * RAD_TO_DEG;
 8003404:	4b50      	ldr	r3, [pc, #320]	@ (8003548 <MPC+0x768>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	4618      	mov	r0, r3
 800340a:	f7fd f8b5 	bl	8000578 <__aeabi_f2d>
 800340e:	a342      	add	r3, pc, #264	@ (adr r3, 8003518 <MPC+0x738>)
 8003410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003414:	f7fd f908 	bl	8000628 <__aeabi_dmul>
 8003418:	4602      	mov	r2, r0
 800341a:	460b      	mov	r3, r1
 800341c:	4610      	mov	r0, r2
 800341e:	4619      	mov	r1, r3
 8003420:	f7fd fbfa 	bl	8000c18 <__aeabi_d2f>
 8003424:	4603      	mov	r3, r0
 8003426:	60fb      	str	r3, [r7, #12]

                Caculate_PID_Rate_ALTIDUE(&PID_RATE_ROLL, angle_rate_desired[0], feedback[0], real_dt);
 8003428:	4b42      	ldr	r3, [pc, #264]	@ (8003534 <MPC+0x754>)
 800342a:	edd3 7a00 	vldr	s15, [r3]
 800342e:	ed97 7a01 	vldr	s14, [r7, #4]
 8003432:	ed97 1a0b 	vldr	s2, [r7, #44]	@ 0x2c
 8003436:	eef0 0a47 	vmov.f32	s1, s14
 800343a:	eeb0 0a67 	vmov.f32	s0, s15
 800343e:	483f      	ldr	r0, [pc, #252]	@ (800353c <MPC+0x75c>)
 8003440:	f7fe fce0 	bl	8001e04 <Caculate_PID_Rate_ALTIDUE>
                Caculate_PID_Rate_ALTIDUE(&PID_RATE_PITCH, angle_rate_desired[1], feedback[1], real_dt);
 8003444:	4b3b      	ldr	r3, [pc, #236]	@ (8003534 <MPC+0x754>)
 8003446:	edd3 7a01 	vldr	s15, [r3, #4]
 800344a:	ed97 7a02 	vldr	s14, [r7, #8]
 800344e:	ed97 1a0b 	vldr	s2, [r7, #44]	@ 0x2c
 8003452:	eef0 0a47 	vmov.f32	s1, s14
 8003456:	eeb0 0a67 	vmov.f32	s0, s15
 800345a:	4839      	ldr	r0, [pc, #228]	@ (8003540 <MPC+0x760>)
 800345c:	f7fe fcd2 	bl	8001e04 <Caculate_PID_Rate_ALTIDUE>
                Caculate_PID_Rate_ALTIDUE(&PID_RATE_YAW, angle_rate_desired[2], feedback[2], real_dt);
 8003460:	4b34      	ldr	r3, [pc, #208]	@ (8003534 <MPC+0x754>)
 8003462:	edd3 7a02 	vldr	s15, [r3, #8]
 8003466:	ed97 7a03 	vldr	s14, [r7, #12]
 800346a:	ed97 1a0b 	vldr	s2, [r7, #44]	@ 0x2c
 800346e:	eef0 0a47 	vmov.f32	s1, s14
 8003472:	eeb0 0a67 	vmov.f32	s0, s15
 8003476:	4833      	ldr	r0, [pc, #204]	@ (8003544 <MPC+0x764>)
 8003478:	f7fe fcc4 	bl	8001e04 <Caculate_PID_Rate_ALTIDUE>

                Moment[0] = PID_RATE_ROLL.output;
 800347c:	4b2f      	ldr	r3, [pc, #188]	@ (800353c <MPC+0x75c>)
 800347e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003480:	4a32      	ldr	r2, [pc, #200]	@ (800354c <MPC+0x76c>)
 8003482:	6013      	str	r3, [r2, #0]
                Moment[1] = PID_RATE_PITCH.output;
 8003484:	4b2e      	ldr	r3, [pc, #184]	@ (8003540 <MPC+0x760>)
 8003486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003488:	4a30      	ldr	r2, [pc, #192]	@ (800354c <MPC+0x76c>)
 800348a:	6053      	str	r3, [r2, #4]
                Moment[2] = PID_RATE_YAW.output;
 800348c:	4b2d      	ldr	r3, [pc, #180]	@ (8003544 <MPC+0x764>)
 800348e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003490:	4a2e      	ldr	r2, [pc, #184]	@ (800354c <MPC+0x76c>)
 8003492:	6093      	str	r3, [r2, #8]

                MIX_THROTTLE(Throttle, Moment, PWM_MOTOR);
 8003494:	4b2e      	ldr	r3, [pc, #184]	@ (8003550 <MPC+0x770>)
 8003496:	edd3 7a00 	vldr	s15, [r3]
 800349a:	492e      	ldr	r1, [pc, #184]	@ (8003554 <MPC+0x774>)
 800349c:	482b      	ldr	r0, [pc, #172]	@ (800354c <MPC+0x76c>)
 800349e:	eeb0 0a67 	vmov.f32	s0, s15
 80034a2:	f000 f87f 	bl	80035a4 <MIX_THROTTLE>
                Control_Motor();
 80034a6:	f000 f91d 	bl	80036e4 <Control_Motor>
                break;
 80034aa:	e031      	b.n	8003510 <MPC+0x730>
        }
    } else {
        for (int i = 0; i < 4; i++) { PWM_MOTOR[i] = 1000; PWM_TIMER[i] = 1000; }
 80034ac:	2300      	movs	r3, #0
 80034ae:	61fb      	str	r3, [r7, #28]
 80034b0:	e00e      	b.n	80034d0 <MPC+0x6f0>
 80034b2:	4a28      	ldr	r2, [pc, #160]	@ (8003554 <MPC+0x774>)
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	4413      	add	r3, r2
 80034ba:	4a27      	ldr	r2, [pc, #156]	@ (8003558 <MPC+0x778>)
 80034bc:	601a      	str	r2, [r3, #0]
 80034be:	4a27      	ldr	r2, [pc, #156]	@ (800355c <MPC+0x77c>)
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80034c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	3301      	adds	r3, #1
 80034ce:	61fb      	str	r3, [r7, #28]
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	2b03      	cmp	r3, #3
 80034d4:	dded      	ble.n	80034b2 <MPC+0x6d2>
        Control_Motor();
 80034d6:	f000 f905 	bl	80036e4 <Control_Motor>
        RESET_ALL_PID();
 80034da:	f000 f841 	bl	8003560 <RESET_ALL_PID>

        angle_rate_desired[0] = 0; angle_rate_desired[1] = 0; angle_rate_desired[2] = 0;
 80034de:	4b15      	ldr	r3, [pc, #84]	@ (8003534 <MPC+0x754>)
 80034e0:	f04f 0200 	mov.w	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	4b13      	ldr	r3, [pc, #76]	@ (8003534 <MPC+0x754>)
 80034e8:	f04f 0200 	mov.w	r2, #0
 80034ec:	605a      	str	r2, [r3, #4]
 80034ee:	4b11      	ldr	r3, [pc, #68]	@ (8003534 <MPC+0x754>)
 80034f0:	f04f 0200 	mov.w	r2, #0
 80034f4:	609a      	str	r2, [r3, #8]
        angle_desired[0] = 0;
 80034f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003524 <MPC+0x744>)
 80034f8:	f04f 0200 	mov.w	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
        angle_desired[1] = 0;
 80034fe:	4b09      	ldr	r3, [pc, #36]	@ (8003524 <MPC+0x744>)
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	605a      	str	r2, [r3, #4]
        angle_desired[2] = Complimentary_Filter.Euler_Angle_Deg[2];
 8003506:	4b06      	ldr	r3, [pc, #24]	@ (8003520 <MPC+0x740>)
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	4a06      	ldr	r2, [pc, #24]	@ (8003524 <MPC+0x744>)
 800350c:	6093      	str	r3, [r2, #8]
    }
}
 800350e:	e7ff      	b.n	8003510 <MPC+0x730>
 8003510:	bf00      	nop
 8003512:	3730      	adds	r7, #48	@ 0x30
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	1a63c1f8 	.word	0x1a63c1f8
 800351c:	404ca5dc 	.word	0x404ca5dc
 8003520:	20000040 	.word	0x20000040
 8003524:	200004cc 	.word	0x200004cc
 8003528:	20000140 	.word	0x20000140
 800352c:	2000017c 	.word	0x2000017c
 8003530:	200001b8 	.word	0x200001b8
 8003534:	200004d8 	.word	0x200004d8
 8003538:	20000785 	.word	0x20000785
 800353c:	2000008c 	.word	0x2000008c
 8003540:	200000c8 	.word	0x200000c8
 8003544:	20000104 	.word	0x20000104
 8003548:	20000444 	.word	0x20000444
 800354c:	200004c0 	.word	0x200004c0
 8003550:	200001f8 	.word	0x200001f8
 8003554:	200004e4 	.word	0x200004e4
 8003558:	447a0000 	.word	0x447a0000
 800355c:	200004f4 	.word	0x200004f4

08003560 <RESET_ALL_PID>:
void RESET_ALL_PID(void) {
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
    Reset_PID_ALTIDUE(&PID_RATE_ROLL); Reset_PID_ALTIDUE(&PID_RATE_PITCH); Reset_PID_ALTIDUE(&PID_RATE_YAW);
 8003564:	4809      	ldr	r0, [pc, #36]	@ (800358c <RESET_ALL_PID+0x2c>)
 8003566:	f7fe fb62 	bl	8001c2e <Reset_PID_ALTIDUE>
 800356a:	4809      	ldr	r0, [pc, #36]	@ (8003590 <RESET_ALL_PID+0x30>)
 800356c:	f7fe fb5f 	bl	8001c2e <Reset_PID_ALTIDUE>
 8003570:	4808      	ldr	r0, [pc, #32]	@ (8003594 <RESET_ALL_PID+0x34>)
 8003572:	f7fe fb5c 	bl	8001c2e <Reset_PID_ALTIDUE>
    Reset_PID_ALTIDUE(&PID_ROLL); Reset_PID_ALTIDUE(&PID_PITCH); Reset_PID_ALTIDUE(&PID_YAW);
 8003576:	4808      	ldr	r0, [pc, #32]	@ (8003598 <RESET_ALL_PID+0x38>)
 8003578:	f7fe fb59 	bl	8001c2e <Reset_PID_ALTIDUE>
 800357c:	4807      	ldr	r0, [pc, #28]	@ (800359c <RESET_ALL_PID+0x3c>)
 800357e:	f7fe fb56 	bl	8001c2e <Reset_PID_ALTIDUE>
 8003582:	4807      	ldr	r0, [pc, #28]	@ (80035a0 <RESET_ALL_PID+0x40>)
 8003584:	f7fe fb53 	bl	8001c2e <Reset_PID_ALTIDUE>
}
 8003588:	bf00      	nop
 800358a:	bd80      	pop	{r7, pc}
 800358c:	2000008c 	.word	0x2000008c
 8003590:	200000c8 	.word	0x200000c8
 8003594:	20000104 	.word	0x20000104
 8003598:	20000140 	.word	0x20000140
 800359c:	2000017c 	.word	0x2000017c
 80035a0:	200001b8 	.word	0x200001b8

080035a4 <MIX_THROTTLE>:

void MIX_THROTTLE(float32_t thr, float32_t* moment, float32_t* m) {
 80035a4:	b480      	push	{r7}
 80035a6:	b087      	sub	sp, #28
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80035ae:	60b8      	str	r0, [r7, #8]
 80035b0:	6079      	str	r1, [r7, #4]
    m[0] = thr - moment[0] + moment[1] + moment[2]; // Motor 1
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	edd3 7a00 	vldr	s15, [r3]
 80035b8:	ed97 7a03 	vldr	s14, [r7, #12]
 80035bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	3304      	adds	r3, #4
 80035c4:	edd3 7a00 	vldr	s15, [r3]
 80035c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	3308      	adds	r3, #8
 80035d0:	edd3 7a00 	vldr	s15, [r3]
 80035d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	edc3 7a00 	vstr	s15, [r3]
    m[1] = thr - moment[0] - moment[1] - moment[2]; // Motor 2
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	edd3 7a00 	vldr	s15, [r3]
 80035e4:	ed97 7a03 	vldr	s14, [r7, #12]
 80035e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	3304      	adds	r3, #4
 80035f0:	edd3 7a00 	vldr	s15, [r3]
 80035f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	3308      	adds	r3, #8
 80035fc:	edd3 7a00 	vldr	s15, [r3]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	3304      	adds	r3, #4
 8003604:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003608:	edc3 7a00 	vstr	s15, [r3]
    m[2] = thr + moment[0] - moment[1] + moment[2]; // Motor 3
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	ed93 7a00 	vldr	s14, [r3]
 8003612:	edd7 7a03 	vldr	s15, [r7, #12]
 8003616:	ee37 7a27 	vadd.f32	s14, s14, s15
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	3304      	adds	r3, #4
 800361e:	edd3 7a00 	vldr	s15, [r3]
 8003622:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	3308      	adds	r3, #8
 800362a:	edd3 7a00 	vldr	s15, [r3]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	3308      	adds	r3, #8
 8003632:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003636:	edc3 7a00 	vstr	s15, [r3]
    m[3] = thr + moment[0] + moment[1] - moment[2]; // Motor 4
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	ed93 7a00 	vldr	s14, [r3]
 8003640:	edd7 7a03 	vldr	s15, [r7, #12]
 8003644:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	3304      	adds	r3, #4
 800364c:	edd3 7a00 	vldr	s15, [r3]
 8003650:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	3308      	adds	r3, #8
 8003658:	edd3 7a00 	vldr	s15, [r3]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	330c      	adds	r3, #12
 8003660:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003664:	edc3 7a00 	vstr	s15, [r3]

    for (int i = 0; i < 4; i++) {
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]
 800366c:	e028      	b.n	80036c0 <MIX_THROTTLE+0x11c>
        if (m[i] > 1850) m[i] = 1850;
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	4413      	add	r3, r2
 8003676:	edd3 7a00 	vldr	s15, [r3]
 800367a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80036d4 <MIX_THROTTLE+0x130>
 800367e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003686:	dd05      	ble.n	8003694 <MIX_THROTTLE+0xf0>
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	4413      	add	r3, r2
 8003690:	4a11      	ldr	r2, [pc, #68]	@ (80036d8 <MIX_THROTTLE+0x134>)
 8003692:	601a      	str	r2, [r3, #0]
        if (m[i] < MIN_ARM) m[i] = MIN_ARM;
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	4413      	add	r3, r2
 800369c:	edd3 7a00 	vldr	s15, [r3]
 80036a0:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80036dc <MIX_THROTTLE+0x138>
 80036a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ac:	d505      	bpl.n	80036ba <MIX_THROTTLE+0x116>
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	4413      	add	r3, r2
 80036b6:	4a0a      	ldr	r2, [pc, #40]	@ (80036e0 <MIX_THROTTLE+0x13c>)
 80036b8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	3301      	adds	r3, #1
 80036be:	617b      	str	r3, [r7, #20]
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	2b03      	cmp	r3, #3
 80036c4:	ddd3      	ble.n	800366e <MIX_THROTTLE+0xca>
    }
}
 80036c6:	bf00      	nop
 80036c8:	bf00      	nop
 80036ca:	371c      	adds	r7, #28
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	44e74000 	.word	0x44e74000
 80036d8:	44e74000 	.word	0x44e74000
 80036dc:	449b0000 	.word	0x449b0000
 80036e0:	449b0000 	.word	0x449b0000

080036e4 <Control_Motor>:
void Control_Motor(void) {
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
    if (enable_motor) {
 80036ea:	4b21      	ldr	r3, [pc, #132]	@ (8003770 <Control_Motor+0x8c>)
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d027      	beq.n	8003742 <Control_Motor+0x5e>
        for (int i = 0; i < 4; i++) PWM_TIMER[i] = (uint32_t)PWM_MOTOR[i];
 80036f2:	2300      	movs	r3, #0
 80036f4:	607b      	str	r3, [r7, #4]
 80036f6:	e010      	b.n	800371a <Control_Motor+0x36>
 80036f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003774 <Control_Motor+0x90>)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	4413      	add	r3, r2
 8003700:	edd3 7a00 	vldr	s15, [r3]
 8003704:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003708:	ee17 1a90 	vmov	r1, s15
 800370c:	4a1a      	ldr	r2, [pc, #104]	@ (8003778 <Control_Motor+0x94>)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	3301      	adds	r3, #1
 8003718:	607b      	str	r3, [r7, #4]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b03      	cmp	r3, #3
 800371e:	ddeb      	ble.n	80036f8 <Control_Motor+0x14>
        TIM3->CCR1 = PWM_TIMER[0]; TIM3->CCR2 = PWM_TIMER[1];
 8003720:	4a16      	ldr	r2, [pc, #88]	@ (800377c <Control_Motor+0x98>)
 8003722:	4b15      	ldr	r3, [pc, #84]	@ (8003778 <Control_Motor+0x94>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	6353      	str	r3, [r2, #52]	@ 0x34
 8003728:	4a14      	ldr	r2, [pc, #80]	@ (800377c <Control_Motor+0x98>)
 800372a:	4b13      	ldr	r3, [pc, #76]	@ (8003778 <Control_Motor+0x94>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	6393      	str	r3, [r2, #56]	@ 0x38
        TIM4->CCR1 = PWM_TIMER[2]; TIM4->CCR2 = PWM_TIMER[3];
 8003730:	4a13      	ldr	r2, [pc, #76]	@ (8003780 <Control_Motor+0x9c>)
 8003732:	4b11      	ldr	r3, [pc, #68]	@ (8003778 <Control_Motor+0x94>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	6353      	str	r3, [r2, #52]	@ 0x34
 8003738:	4a11      	ldr	r2, [pc, #68]	@ (8003780 <Control_Motor+0x9c>)
 800373a:	4b0f      	ldr	r3, [pc, #60]	@ (8003778 <Control_Motor+0x94>)
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	6393      	str	r3, [r2, #56]	@ 0x38
    } else {
        TIM3->CCR1 = 1000; TIM3->CCR2 = 1000; TIM4->CCR1 = 1000; TIM4->CCR2 = 1000;
    }
}
 8003740:	e00f      	b.n	8003762 <Control_Motor+0x7e>
        TIM3->CCR1 = 1000; TIM3->CCR2 = 1000; TIM4->CCR1 = 1000; TIM4->CCR2 = 1000;
 8003742:	4b0e      	ldr	r3, [pc, #56]	@ (800377c <Control_Motor+0x98>)
 8003744:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003748:	635a      	str	r2, [r3, #52]	@ 0x34
 800374a:	4b0c      	ldr	r3, [pc, #48]	@ (800377c <Control_Motor+0x98>)
 800374c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003750:	639a      	str	r2, [r3, #56]	@ 0x38
 8003752:	4b0b      	ldr	r3, [pc, #44]	@ (8003780 <Control_Motor+0x9c>)
 8003754:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003758:	635a      	str	r2, [r3, #52]	@ 0x34
 800375a:	4b09      	ldr	r3, [pc, #36]	@ (8003780 <Control_Motor+0x9c>)
 800375c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003760:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	200004bc 	.word	0x200004bc
 8003774:	200004e4 	.word	0x200004e4
 8003778:	200004f4 	.word	0x200004f4
 800377c:	40000400 	.word	0x40000400
 8003780:	40000800 	.word	0x40000800

08003784 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b0a0      	sub	sp, #128	@ 0x80
 8003788:	af00      	add	r7, sp, #0
  HAL_Init();
 800378a:	f001 f941 	bl	8004a10 <HAL_Init>
  SystemClock_Config();
 800378e:	f000 f91b 	bl	80039c8 <SystemClock_Config>

  MX_GPIO_Init();
 8003792:	f7fe fc67 	bl	8002064 <MX_GPIO_Init>
  MX_DMA_Init();
 8003796:	f7fe fc3d 	bl	8002014 <MX_DMA_Init>
  MX_TIM1_Init();
 800379a:	f000 fc7d 	bl	8004098 <MX_TIM1_Init>
  MX_TIM2_Init();
 800379e:	f000 fcdd 	bl	800415c <MX_TIM2_Init>
  MX_TIM3_Init();
 80037a2:	f000 fd27 	bl	80041f4 <MX_TIM3_Init>
  MX_TIM4_Init();
 80037a6:	f000 fda7 	bl	80042f8 <MX_TIM4_Init>
  MX_TIM5_Init();
 80037aa:	f000 fe27 	bl	80043fc <MX_TIM5_Init>
  MX_I2C1_Init();
 80037ae:	f7fe fcb9 	bl	8002124 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80037b2:	f000 fff5 	bl	80047a0 <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); HAL_Delay(200);
 80037b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80037ba:	486c      	ldr	r0, [pc, #432]	@ (800396c <main+0x1e8>)
 80037bc:	f002 f9fb 	bl	8005bb6 <HAL_GPIO_TogglePin>
 80037c0:	20c8      	movs	r0, #200	@ 0xc8
 80037c2:	f001 f997 	bl	8004af4 <HAL_Delay>
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); HAL_Delay(200);
 80037c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80037ca:	4868      	ldr	r0, [pc, #416]	@ (800396c <main+0x1e8>)
 80037cc:	f002 f9f3 	bl	8005bb6 <HAL_GPIO_TogglePin>
 80037d0:	20c8      	movs	r0, #200	@ 0xc8
 80037d2:	f001 f98f 	bl	8004af4 <HAL_Delay>
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80037d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80037da:	4864      	ldr	r0, [pc, #400]	@ (800396c <main+0x1e8>)
 80037dc:	f002 f9eb 	bl	8005bb6 <HAL_GPIO_TogglePin>

  HAL_TIM_Base_Start(&htim2);
 80037e0:	4863      	ldr	r0, [pc, #396]	@ (8003970 <main+0x1ec>)
 80037e2:	f003 fecf 	bl	8007584 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80037e6:	2100      	movs	r1, #0
 80037e8:	4862      	ldr	r0, [pc, #392]	@ (8003974 <main+0x1f0>)
 80037ea:	f003 ff7f 	bl	80076ec <HAL_TIM_PWM_Start>
 80037ee:	2104      	movs	r1, #4
 80037f0:	4860      	ldr	r0, [pc, #384]	@ (8003974 <main+0x1f0>)
 80037f2:	f003 ff7b 	bl	80076ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80037f6:	2100      	movs	r1, #0
 80037f8:	485f      	ldr	r0, [pc, #380]	@ (8003978 <main+0x1f4>)
 80037fa:	f003 ff77 	bl	80076ec <HAL_TIM_PWM_Start>
 80037fe:	2104      	movs	r1, #4
 8003800:	485d      	ldr	r0, [pc, #372]	@ (8003978 <main+0x1f4>)
 8003802:	f003 ff73 	bl	80076ec <HAL_TIM_PWM_Start>


  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1); // Roll
 8003806:	2100      	movs	r1, #0
 8003808:	485c      	ldr	r0, [pc, #368]	@ (800397c <main+0x1f8>)
 800380a:	f004 f86f 	bl	80078ec <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2); // Pitch
 800380e:	2104      	movs	r1, #4
 8003810:	485a      	ldr	r0, [pc, #360]	@ (800397c <main+0x1f8>)
 8003812:	f004 f86b 	bl	80078ec <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_3); // Throttle
 8003816:	2108      	movs	r1, #8
 8003818:	4858      	ldr	r0, [pc, #352]	@ (800397c <main+0x1f8>)
 800381a:	f004 f867 	bl	80078ec <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_4); // Yaw
 800381e:	210c      	movs	r1, #12
 8003820:	4856      	ldr	r0, [pc, #344]	@ (800397c <main+0x1f8>)
 8003822:	f004 f863 	bl	80078ec <HAL_TIM_IC_Start_IT>

  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1); // SW Arm
 8003826:	2100      	movs	r1, #0
 8003828:	4855      	ldr	r0, [pc, #340]	@ (8003980 <main+0x1fc>)
 800382a:	f004 f85f 	bl	80078ec <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4); // SW Mode
 800382e:	210c      	movs	r1, #12
 8003830:	4853      	ldr	r0, [pc, #332]	@ (8003980 <main+0x1fc>)
 8003832:	f004 f85b 	bl	80078ec <HAL_TIM_IC_Start_IT>

  TIM3->CCR1 = 1000; TIM3->CCR2 = 1000; TIM4->CCR1 = 1000; TIM4->CCR2 = 1000;
 8003836:	4b53      	ldr	r3, [pc, #332]	@ (8003984 <main+0x200>)
 8003838:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800383c:	635a      	str	r2, [r3, #52]	@ 0x34
 800383e:	4b51      	ldr	r3, [pc, #324]	@ (8003984 <main+0x200>)
 8003840:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003844:	639a      	str	r2, [r3, #56]	@ 0x38
 8003846:	4b50      	ldr	r3, [pc, #320]	@ (8003988 <main+0x204>)
 8003848:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800384c:	635a      	str	r2, [r3, #52]	@ 0x34
 800384e:	4b4e      	ldr	r3, [pc, #312]	@ (8003988 <main+0x204>)
 8003850:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003854:	639a      	str	r2, [r3, #56]	@ 0x38

  MPU6050_Init(); HAL_Delay(50);
 8003856:	f7fe fe45 	bl	80024e4 <MPU6050_Init>
 800385a:	2032      	movs	r0, #50	@ 0x32
 800385c:	f001 f94a 	bl	8004af4 <HAL_Delay>
  HMC5883L_Init(); HAL_Delay(500);
 8003860:	f7fe ff8e 	bl	8002780 <HMC5883L_Init>
 8003864:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003868:	f001 f944 	bl	8004af4 <HAL_Delay>
  MPU6050_Calibrate();
 800386c:	f7fe fe8a 	bl	8002584 <MPU6050_Calibrate>

  RESET_ALL_PID();
 8003870:	f7ff fe76 	bl	8003560 <RESET_ALL_PID>
  current_time = TIM2->CNT;
 8003874:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387a:	4a44      	ldr	r2, [pc, #272]	@ (800398c <main+0x208>)
 800387c:	6013      	str	r3, [r2, #0]
  enable_motor = 0;
 800387e:	4b44      	ldr	r3, [pc, #272]	@ (8003990 <main+0x20c>)
 8003880:	2200      	movs	r2, #0
 8003882:	701a      	strb	r2, [r3, #0]
  ARM_Status = NOT_ARM;
 8003884:	4b43      	ldr	r3, [pc, #268]	@ (8003994 <main+0x210>)
 8003886:	2201      	movs	r2, #1
 8003888:	701a      	strb	r2, [r3, #0]
  Throttle = 1000.0f;
 800388a:	4b43      	ldr	r3, [pc, #268]	@ (8003998 <main+0x214>)
 800388c:	4a43      	ldr	r2, [pc, #268]	@ (800399c <main+0x218>)
 800388e:	601a      	str	r2, [r3, #0]

  UART1_StartRxToIdle_DMA();
 8003890:	f7fe fcbe 	bl	8002210 <UART1_StartRxToIdle_DMA>
  /* Infinite loop */
  while (1)
  {
    /* USER CODE BEGIN WHILE */
    // 1. Capture Cycle Time (Loop Pacing)
    current_time = TIM2->CNT;
 8003894:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389a:	4a3c      	ldr	r2, [pc, #240]	@ (800398c <main+0x208>)
 800389c:	6013      	str	r3, [r2, #0]
    dt = current_time - prev_time;
 800389e:	4b3b      	ldr	r3, [pc, #236]	@ (800398c <main+0x208>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	4b3f      	ldr	r3, [pc, #252]	@ (80039a0 <main+0x21c>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	4a3e      	ldr	r2, [pc, #248]	@ (80039a4 <main+0x220>)
 80038aa:	6013      	str	r3, [r2, #0]
    prev_time = current_time;
 80038ac:	4b37      	ldr	r3, [pc, #220]	@ (800398c <main+0x208>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a3b      	ldr	r2, [pc, #236]	@ (80039a0 <main+0x21c>)
 80038b2:	6013      	str	r3, [r2, #0]

    if (dt > 10000) dt = 4000;
 80038b4:	4b3b      	ldr	r3, [pc, #236]	@ (80039a4 <main+0x220>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80038bc:	4293      	cmp	r3, r2
 80038be:	d903      	bls.n	80038c8 <main+0x144>
 80038c0:	4b38      	ldr	r3, [pc, #224]	@ (80039a4 <main+0x220>)
 80038c2:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80038c6:	601a      	str	r2, [r3, #0]

    // 2. UART Command (PID Tuning ONLY)
    if (line_ready) {
 80038c8:	4b37      	ldr	r3, [pc, #220]	@ (80039a8 <main+0x224>)
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d013      	beq.n	80038fa <main+0x176>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038d2:	b672      	cpsid	i
}
 80038d4:	bf00      	nop
        char local[CMD_LINE_SIZE];
        __disable_irq();
        strncpy(local, cmd_ready, CMD_LINE_SIZE);
 80038d6:	463b      	mov	r3, r7
 80038d8:	2280      	movs	r2, #128	@ 0x80
 80038da:	4934      	ldr	r1, [pc, #208]	@ (80039ac <main+0x228>)
 80038dc:	4618      	mov	r0, r3
 80038de:	f008 fb1c 	bl	800bf1a <strncpy>
        local[CMD_LINE_SIZE-1] = 0;
 80038e2:	2300      	movs	r3, #0
 80038e4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
        line_ready = 0;
 80038e8:	4b2f      	ldr	r3, [pc, #188]	@ (80039a8 <main+0x224>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80038ee:	b662      	cpsie	i
}
 80038f0:	bf00      	nop
        __enable_irq();
        ProcessLine(local);
 80038f2:	463b      	mov	r3, r7
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7fe fcb5 	bl	8002264 <ProcessLine>
    }

    // 3. Sensor Update
    IMU_PROCESS();
 80038fa:	f7fe ff79 	bl	80027f0 <IMU_PROCESS>
    COMPASS_PROCESS();
 80038fe:	f7ff f99d 	bl	8002c3c <COMPASS_PROCESS>

    // 4. Update Filter & PID with REAL dt
    MPU6500_DATA.dt = (float32_t)dt * 1.0e-6f;
 8003902:	4b28      	ldr	r3, [pc, #160]	@ (80039a4 <main+0x220>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	ee07 3a90 	vmov	s15, r3
 800390a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800390e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80039b0 <main+0x22c>
 8003912:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003916:	4b27      	ldr	r3, [pc, #156]	@ (80039b4 <main+0x230>)
 8003918:	edc3 7a06 	vstr	s15, [r3, #24]
    Complimentary_Filter_Predict(&Complimentary_Filter, &MPU6500_DATA);
 800391c:	4925      	ldr	r1, [pc, #148]	@ (80039b4 <main+0x230>)
 800391e:	4826      	ldr	r0, [pc, #152]	@ (80039b8 <main+0x234>)
 8003920:	f7fd fdbe 	bl	80014a0 <Complimentary_Filter_Predict>
    if (MagCal.state == MAG_CAL_DONE) {
 8003924:	4b25      	ldr	r3, [pc, #148]	@ (80039bc <main+0x238>)
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	2b04      	cmp	r3, #4
 800392a:	d103      	bne.n	8003934 <main+0x1b0>
        Complimentary_Filter_Update(&Complimentary_Filter, &HMC5883L_DATA);
 800392c:	4924      	ldr	r1, [pc, #144]	@ (80039c0 <main+0x23c>)
 800392e:	4822      	ldr	r0, [pc, #136]	@ (80039b8 <main+0x234>)
 8003930:	f7fe f81e 	bl	8001970 <Complimentary_Filter_Update>
    }

    // 5. Control Loop (MPC)
    MPC();
 8003934:	f7ff fa54 	bl	8002de0 <MPC>

    // 6. Telemetry (Gi d liu v  th)
    if (HAL_GetTick() - last_telemetry_time > 100) { // 10Hz
 8003938:	f001 f8d0 	bl	8004adc <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	4b21      	ldr	r3, [pc, #132]	@ (80039c4 <main+0x240>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b64      	cmp	r3, #100	@ 0x64
 8003946:	d906      	bls.n	8003956 <main+0x1d2>
        Send_Telemetry();
 8003948:	f7fe fd82 	bl	8002450 <Send_Telemetry>
        last_telemetry_time = HAL_GetTick();
 800394c:	f001 f8c6 	bl	8004adc <HAL_GetTick>
 8003950:	4603      	mov	r3, r0
 8003952:	4a1c      	ldr	r2, [pc, #112]	@ (80039c4 <main+0x240>)
 8003954:	6013      	str	r3, [r2, #0]
    }

    // 7. Precise Loop Pacing (m bo Loop 250Hz - 4000us)
    while ((TIM2->CNT - current_time) < 4000);
 8003956:	bf00      	nop
 8003958:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800395c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800395e:	4b0b      	ldr	r3, [pc, #44]	@ (800398c <main+0x208>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003968:	d3f6      	bcc.n	8003958 <main+0x1d4>
    current_time = TIM2->CNT;
 800396a:	e793      	b.n	8003894 <main+0x110>
 800396c:	40020800 	.word	0x40020800
 8003970:	20000858 	.word	0x20000858
 8003974:	200008a0 	.word	0x200008a0
 8003978:	200008e8 	.word	0x200008e8
 800397c:	20000930 	.word	0x20000930
 8003980:	20000810 	.word	0x20000810
 8003984:	40000400 	.word	0x40000400
 8003988:	40000800 	.word	0x40000800
 800398c:	200004b0 	.word	0x200004b0
 8003990:	200004bc 	.word	0x200004bc
 8003994:	200001f4 	.word	0x200001f4
 8003998:	200001f8 	.word	0x200001f8
 800399c:	447a0000 	.word	0x447a0000
 80039a0:	200004b4 	.word	0x200004b4
 80039a4:	200004b8 	.word	0x200004b8
 80039a8:	20000750 	.word	0x20000750
 80039ac:	200006d0 	.word	0x200006d0
 80039b0:	358637bd 	.word	0x358637bd
 80039b4:	20000444 	.word	0x20000444
 80039b8:	20000040 	.word	0x20000040
 80039bc:	20000000 	.word	0x20000000
 80039c0:	20000474 	.word	0x20000474
 80039c4:	20000504 	.word	0x20000504

080039c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b094      	sub	sp, #80	@ 0x50
 80039cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039ce:	f107 0320 	add.w	r3, r7, #32
 80039d2:	2230      	movs	r2, #48	@ 0x30
 80039d4:	2100      	movs	r1, #0
 80039d6:	4618      	mov	r0, r3
 80039d8:	f008 fa85 	bl	800bee6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039dc:	f107 030c 	add.w	r3, r7, #12
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	605a      	str	r2, [r3, #4]
 80039e6:	609a      	str	r2, [r3, #8]
 80039e8:	60da      	str	r2, [r3, #12]
 80039ea:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 80039ec:	2300      	movs	r3, #0
 80039ee:	60bb      	str	r3, [r7, #8]
 80039f0:	4b28      	ldr	r3, [pc, #160]	@ (8003a94 <SystemClock_Config+0xcc>)
 80039f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f4:	4a27      	ldr	r2, [pc, #156]	@ (8003a94 <SystemClock_Config+0xcc>)
 80039f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80039fc:	4b25      	ldr	r3, [pc, #148]	@ (8003a94 <SystemClock_Config+0xcc>)
 80039fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a04:	60bb      	str	r3, [r7, #8]
 8003a06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a08:	2300      	movs	r3, #0
 8003a0a:	607b      	str	r3, [r7, #4]
 8003a0c:	4b22      	ldr	r3, [pc, #136]	@ (8003a98 <SystemClock_Config+0xd0>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003a14:	4a20      	ldr	r2, [pc, #128]	@ (8003a98 <SystemClock_Config+0xd0>)
 8003a16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a1a:	6013      	str	r3, [r2, #0]
 8003a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8003a98 <SystemClock_Config+0xd0>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003a24:	607b      	str	r3, [r7, #4]
 8003a26:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003a2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003a30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a32:	2302      	movs	r3, #2
 8003a34:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003a36:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003a3c:	2319      	movs	r3, #25
 8003a3e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003a40:	23a8      	movs	r3, #168	@ 0xa8
 8003a42:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003a44:	2302      	movs	r3, #2
 8003a46:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003a48:	2304      	movs	r3, #4
 8003a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a4c:	f107 0320 	add.w	r3, r7, #32
 8003a50:	4618      	mov	r0, r3
 8003a52:	f003 f8ef 	bl	8006c34 <HAL_RCC_OscConfig>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003a5c:	f000 f9b4 	bl	8003dc8 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a60:	230f      	movs	r3, #15
 8003a62:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a64:	2302      	movs	r3, #2
 8003a66:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003a6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a72:	2300      	movs	r3, #0
 8003a74:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003a76:	f107 030c 	add.w	r3, r7, #12
 8003a7a:	2102      	movs	r1, #2
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f003 fb51 	bl	8007124 <HAL_RCC_ClockConfig>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d001      	beq.n	8003a8c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003a88:	f000 f99e 	bl	8003dc8 <Error_Handler>
  }
}
 8003a8c:	bf00      	nop
 8003a8e:	3750      	adds	r7, #80	@ 0x50
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40023800 	.word	0x40023800
 8003a98:	40007000 	.word	0x40007000

08003a9c <UART_ParseByte_ISR>:

/* USER CODE BEGIN 4 */
static void UART_ParseByte_ISR(uint8_t b) {
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	71fb      	strb	r3, [r7, #7]
    if (b == '\r') return;
 8003aa6:	79fb      	ldrb	r3, [r7, #7]
 8003aa8:	2b0d      	cmp	r3, #13
 8003aaa:	d036      	beq.n	8003b1a <UART_ParseByte_ISR+0x7e>
    if (b == '\n') {
 8003aac:	79fb      	ldrb	r3, [r7, #7]
 8003aae:	2b0a      	cmp	r3, #10
 8003ab0:	d11a      	bne.n	8003ae8 <UART_ParseByte_ISR+0x4c>
        cmd_work[cmd_len] = 0;
 8003ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8003b24 <UART_ParseByte_ISR+0x88>)
 8003ab4:	881b      	ldrh	r3, [r3, #0]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b28 <UART_ParseByte_ISR+0x8c>)
 8003aba:	2100      	movs	r1, #0
 8003abc:	5499      	strb	r1, [r3, r2]
        if (!line_ready) {
 8003abe:	4b1b      	ldr	r3, [pc, #108]	@ (8003b2c <UART_ParseByte_ISR+0x90>)
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10b      	bne.n	8003ae0 <UART_ParseByte_ISR+0x44>
            strncpy(cmd_ready, cmd_work, CMD_LINE_SIZE);
 8003ac8:	2280      	movs	r2, #128	@ 0x80
 8003aca:	4917      	ldr	r1, [pc, #92]	@ (8003b28 <UART_ParseByte_ISR+0x8c>)
 8003acc:	4818      	ldr	r0, [pc, #96]	@ (8003b30 <UART_ParseByte_ISR+0x94>)
 8003ace:	f008 fa24 	bl	800bf1a <strncpy>
            cmd_ready[CMD_LINE_SIZE-1] = 0;
 8003ad2:	4b17      	ldr	r3, [pc, #92]	@ (8003b30 <UART_ParseByte_ISR+0x94>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
            line_ready = 1;
 8003ada:	4b14      	ldr	r3, [pc, #80]	@ (8003b2c <UART_ParseByte_ISR+0x90>)
 8003adc:	2201      	movs	r2, #1
 8003ade:	701a      	strb	r2, [r3, #0]
        }
        cmd_len = 0;
 8003ae0:	4b10      	ldr	r3, [pc, #64]	@ (8003b24 <UART_ParseByte_ISR+0x88>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	801a      	strh	r2, [r3, #0]
        return;
 8003ae6:	e019      	b.n	8003b1c <UART_ParseByte_ISR+0x80>
    }
    if (b >= 32 && b <= 126) {
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	2b1f      	cmp	r3, #31
 8003aec:	d916      	bls.n	8003b1c <UART_ParseByte_ISR+0x80>
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	2b7e      	cmp	r3, #126	@ 0x7e
 8003af2:	d813      	bhi.n	8003b1c <UART_ParseByte_ISR+0x80>
        if (cmd_len < (CMD_LINE_SIZE - 1)) cmd_work[cmd_len++] = (char)b;
 8003af4:	4b0b      	ldr	r3, [pc, #44]	@ (8003b24 <UART_ParseByte_ISR+0x88>)
 8003af6:	881b      	ldrh	r3, [r3, #0]
 8003af8:	2b7e      	cmp	r3, #126	@ 0x7e
 8003afa:	d80a      	bhi.n	8003b12 <UART_ParseByte_ISR+0x76>
 8003afc:	4b09      	ldr	r3, [pc, #36]	@ (8003b24 <UART_ParseByte_ISR+0x88>)
 8003afe:	881b      	ldrh	r3, [r3, #0]
 8003b00:	1c5a      	adds	r2, r3, #1
 8003b02:	b291      	uxth	r1, r2
 8003b04:	4a07      	ldr	r2, [pc, #28]	@ (8003b24 <UART_ParseByte_ISR+0x88>)
 8003b06:	8011      	strh	r1, [r2, #0]
 8003b08:	4619      	mov	r1, r3
 8003b0a:	4a07      	ldr	r2, [pc, #28]	@ (8003b28 <UART_ParseByte_ISR+0x8c>)
 8003b0c:	79fb      	ldrb	r3, [r7, #7]
 8003b0e:	5453      	strb	r3, [r2, r1]
 8003b10:	e004      	b.n	8003b1c <UART_ParseByte_ISR+0x80>
        else cmd_len = 0;
 8003b12:	4b04      	ldr	r3, [pc, #16]	@ (8003b24 <UART_ParseByte_ISR+0x88>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	801a      	strh	r2, [r3, #0]
 8003b18:	e000      	b.n	8003b1c <UART_ParseByte_ISR+0x80>
    if (b == '\r') return;
 8003b1a:	bf00      	nop
    }
}
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	200006cc 	.word	0x200006cc
 8003b28:	2000064c 	.word	0x2000064c
 8003b2c:	20000750 	.word	0x20000750
 8003b30:	200006d0 	.word	0x200006d0

08003b34 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART1) {
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a0c      	ldr	r2, [pc, #48]	@ (8003b78 <HAL_UARTEx_RxEventCallback+0x44>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d111      	bne.n	8003b6e <HAL_UARTEx_RxEventCallback+0x3a>
        for (uint16_t i = 0; i < Size; i++) UART_ParseByte_ISR(rx_dma_buf[i]);
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	81fb      	strh	r3, [r7, #14]
 8003b4e:	e008      	b.n	8003b62 <HAL_UARTEx_RxEventCallback+0x2e>
 8003b50:	89fb      	ldrh	r3, [r7, #14]
 8003b52:	4a0a      	ldr	r2, [pc, #40]	@ (8003b7c <HAL_UARTEx_RxEventCallback+0x48>)
 8003b54:	5cd3      	ldrb	r3, [r2, r3]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7ff ffa0 	bl	8003a9c <UART_ParseByte_ISR>
 8003b5c:	89fb      	ldrh	r3, [r7, #14]
 8003b5e:	3301      	adds	r3, #1
 8003b60:	81fb      	strh	r3, [r7, #14]
 8003b62:	89fa      	ldrh	r2, [r7, #14]
 8003b64:	887b      	ldrh	r3, [r7, #2]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d3f2      	bcc.n	8003b50 <HAL_UARTEx_RxEventCallback+0x1c>
        UART1_StartRxToIdle_DMA();
 8003b6a:	f7fe fb51 	bl	8002210 <UART1_StartRxToIdle_DMA>
    }
}
 8003b6e:	bf00      	nop
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	40011000 	.word	0x40011000
 8003b7c:	2000054c 	.word	0x2000054c

08003b80 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8003bb8 <HAL_UART_ErrorCallback+0x38>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d10d      	bne.n	8003bae <HAL_UART_ErrorCallback+0x2e>
        HAL_UART_DMAStop(&huart1);
 8003b92:	480a      	ldr	r0, [pc, #40]	@ (8003bbc <HAL_UART_ErrorCallback+0x3c>)
 8003b94:	f005 f942 	bl	8008e1c <HAL_UART_DMAStop>
        volatile uint32_t temp = huart->Instance->SR;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	60fb      	str	r3, [r7, #12]
        temp = huart->Instance->DR;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	60fb      	str	r3, [r7, #12]
        (void)temp;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
        UART1_StartRxToIdle_DMA();
 8003baa:	f7fe fb31 	bl	8002210 <UART1_StartRxToIdle_DMA>
    }
}
 8003bae:	bf00      	nop
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40011000 	.word	0x40011000
 8003bbc:	20000978 	.word	0x20000978

08003bc0 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 4 */

// HM C  RNG XUNG PWM (Input Capture)
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
    // --- X L TIM5 (4 Knh chnh: A, E, T, R) ---
    if (htim->Instance == TIM5)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a6f      	ldr	r2, [pc, #444]	@ (8003d8c <HAL_TIM_IC_CaptureCallback+0x1cc>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d176      	bne.n	8003cc0 <HAL_TIM_IC_CaptureCallback+0x100>
    {
        // 1. ROLL (PA0 - CH1)
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	7f1b      	ldrb	r3, [r3, #28]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d119      	bne.n	8003c0e <HAL_TIM_IC_CaptureCallback+0x4e>
            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {
 8003bda:	2101      	movs	r1, #1
 8003bdc:	486c      	ldr	r0, [pc, #432]	@ (8003d90 <HAL_TIM_IC_CaptureCallback+0x1d0>)
 8003bde:	f001 ffb9 	bl	8005b54 <HAL_GPIO_ReadPin>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d107      	bne.n	8003bf8 <HAL_TIM_IC_CaptureCallback+0x38>
                val_start_roll = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // Sn ln
 8003be8:	2100      	movs	r1, #0
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f004 faae 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	4a68      	ldr	r2, [pc, #416]	@ (8003d94 <HAL_TIM_IC_CaptureCallback+0x1d4>)
 8003bf4:	6013      	str	r3, [r2, #0]
 8003bf6:	e063      	b.n	8003cc0 <HAL_TIM_IC_CaptureCallback+0x100>
            } else {
                RC_Raw_Roll = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) - val_start_roll; // Sn xung
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f004 faa6 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003c00:	4602      	mov	r2, r0
 8003c02:	4b64      	ldr	r3, [pc, #400]	@ (8003d94 <HAL_TIM_IC_CaptureCallback+0x1d4>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	4a63      	ldr	r2, [pc, #396]	@ (8003d98 <HAL_TIM_IC_CaptureCallback+0x1d8>)
 8003c0a:	6013      	str	r3, [r2, #0]
 8003c0c:	e058      	b.n	8003cc0 <HAL_TIM_IC_CaptureCallback+0x100>
            }
        }
        // 2. PITCH (PA1 - CH2)
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	7f1b      	ldrb	r3, [r3, #28]
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d119      	bne.n	8003c4a <HAL_TIM_IC_CaptureCallback+0x8a>
            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == GPIO_PIN_SET) {
 8003c16:	2102      	movs	r1, #2
 8003c18:	485d      	ldr	r0, [pc, #372]	@ (8003d90 <HAL_TIM_IC_CaptureCallback+0x1d0>)
 8003c1a:	f001 ff9b 	bl	8005b54 <HAL_GPIO_ReadPin>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d107      	bne.n	8003c34 <HAL_TIM_IC_CaptureCallback+0x74>
                val_start_pitch = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8003c24:	2104      	movs	r1, #4
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f004 fa90 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	4a5b      	ldr	r2, [pc, #364]	@ (8003d9c <HAL_TIM_IC_CaptureCallback+0x1dc>)
 8003c30:	6013      	str	r3, [r2, #0]
 8003c32:	e045      	b.n	8003cc0 <HAL_TIM_IC_CaptureCallback+0x100>
            } else {
                RC_Raw_Pitch = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2) - val_start_pitch;
 8003c34:	2104      	movs	r1, #4
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f004 fa88 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	4b57      	ldr	r3, [pc, #348]	@ (8003d9c <HAL_TIM_IC_CaptureCallback+0x1dc>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	4a56      	ldr	r2, [pc, #344]	@ (8003da0 <HAL_TIM_IC_CaptureCallback+0x1e0>)
 8003c46:	6013      	str	r3, [r2, #0]
 8003c48:	e03a      	b.n	8003cc0 <HAL_TIM_IC_CaptureCallback+0x100>
            }
        }
        // 3. THROTTLE (PA2 - CH3)
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	7f1b      	ldrb	r3, [r3, #28]
 8003c4e:	2b04      	cmp	r3, #4
 8003c50:	d119      	bne.n	8003c86 <HAL_TIM_IC_CaptureCallback+0xc6>
            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == GPIO_PIN_SET) {
 8003c52:	2104      	movs	r1, #4
 8003c54:	484e      	ldr	r0, [pc, #312]	@ (8003d90 <HAL_TIM_IC_CaptureCallback+0x1d0>)
 8003c56:	f001 ff7d 	bl	8005b54 <HAL_GPIO_ReadPin>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	d107      	bne.n	8003c70 <HAL_TIM_IC_CaptureCallback+0xb0>
                val_start_thr = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8003c60:	2108      	movs	r1, #8
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f004 fa72 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	4a4e      	ldr	r2, [pc, #312]	@ (8003da4 <HAL_TIM_IC_CaptureCallback+0x1e4>)
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	e027      	b.n	8003cc0 <HAL_TIM_IC_CaptureCallback+0x100>
            } else {
                RC_Raw_Throttle = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3) - val_start_thr;
 8003c70:	2108      	movs	r1, #8
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f004 fa6a 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	4b4a      	ldr	r3, [pc, #296]	@ (8003da4 <HAL_TIM_IC_CaptureCallback+0x1e4>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	4a49      	ldr	r2, [pc, #292]	@ (8003da8 <HAL_TIM_IC_CaptureCallback+0x1e8>)
 8003c82:	6013      	str	r3, [r2, #0]
 8003c84:	e01c      	b.n	8003cc0 <HAL_TIM_IC_CaptureCallback+0x100>
            }
        }
        // 4. YAW (PA3 - CH4)
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	7f1b      	ldrb	r3, [r3, #28]
 8003c8a:	2b08      	cmp	r3, #8
 8003c8c:	d118      	bne.n	8003cc0 <HAL_TIM_IC_CaptureCallback+0x100>
            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == GPIO_PIN_SET) {
 8003c8e:	2108      	movs	r1, #8
 8003c90:	483f      	ldr	r0, [pc, #252]	@ (8003d90 <HAL_TIM_IC_CaptureCallback+0x1d0>)
 8003c92:	f001 ff5f 	bl	8005b54 <HAL_GPIO_ReadPin>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d107      	bne.n	8003cac <HAL_TIM_IC_CaptureCallback+0xec>
                val_start_yaw = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8003c9c:	210c      	movs	r1, #12
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f004 fa54 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	4a41      	ldr	r2, [pc, #260]	@ (8003dac <HAL_TIM_IC_CaptureCallback+0x1ec>)
 8003ca8:	6013      	str	r3, [r2, #0]
 8003caa:	e009      	b.n	8003cc0 <HAL_TIM_IC_CaptureCallback+0x100>
            } else {
                RC_Raw_Yaw = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4) - val_start_yaw;
 8003cac:	210c      	movs	r1, #12
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f004 fa4c 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	4b3d      	ldr	r3, [pc, #244]	@ (8003dac <HAL_TIM_IC_CaptureCallback+0x1ec>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	4a3c      	ldr	r2, [pc, #240]	@ (8003db0 <HAL_TIM_IC_CaptureCallback+0x1f0>)
 8003cbe:	6013      	str	r3, [r2, #0]
        }
    }

    // --- X L TIM1 (2 Cng tc: SW_Arm, SW_Mode) ---
    // Lu : TIM1 dng PA8 (CH1) v PA11 (CH4)
    if (htim->Instance == TIM1)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a3b      	ldr	r2, [pc, #236]	@ (8003db4 <HAL_TIM_IC_CaptureCallback+0x1f4>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d15c      	bne.n	8003d84 <HAL_TIM_IC_CaptureCallback+0x1c4>
    {
        // 5. SW ARM (PA8 - CH1)
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	7f1b      	ldrb	r3, [r3, #28]
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d12a      	bne.n	8003d28 <HAL_TIM_IC_CaptureCallback+0x168>
            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_SET) {
 8003cd2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003cd6:	482e      	ldr	r0, [pc, #184]	@ (8003d90 <HAL_TIM_IC_CaptureCallback+0x1d0>)
 8003cd8:	f001 ff3c 	bl	8005b54 <HAL_GPIO_ReadPin>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d107      	bne.n	8003cf2 <HAL_TIM_IC_CaptureCallback+0x132>
                val_start_arm = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8003ce2:	2100      	movs	r1, #0
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f004 fa31 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003cea:	4603      	mov	r3, r0
 8003cec:	4a32      	ldr	r2, [pc, #200]	@ (8003db8 <HAL_TIM_IC_CaptureCallback+0x1f8>)
 8003cee:	6013      	str	r3, [r2, #0]
                else
                    RC_Raw_SW_Mode = (0xFFFF - val_start_mode) + val_end;
            }
        }
    }
}
 8003cf0:	e048      	b.n	8003d84 <HAL_TIM_IC_CaptureCallback+0x1c4>
                uint32_t val_end = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f004 fa29 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003cfa:	60b8      	str	r0, [r7, #8]
                if (val_end >= val_start_arm)
 8003cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8003db8 <HAL_TIM_IC_CaptureCallback+0x1f8>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68ba      	ldr	r2, [r7, #8]
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d306      	bcc.n	8003d14 <HAL_TIM_IC_CaptureCallback+0x154>
                    RC_Raw_SW_Arm = val_end - val_start_arm;
 8003d06:	4b2c      	ldr	r3, [pc, #176]	@ (8003db8 <HAL_TIM_IC_CaptureCallback+0x1f8>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	4a2b      	ldr	r2, [pc, #172]	@ (8003dbc <HAL_TIM_IC_CaptureCallback+0x1fc>)
 8003d10:	6013      	str	r3, [r2, #0]
}
 8003d12:	e037      	b.n	8003d84 <HAL_TIM_IC_CaptureCallback+0x1c4>
                    RC_Raw_SW_Arm = (0xFFFF - val_start_arm) + val_end;
 8003d14:	4b28      	ldr	r3, [pc, #160]	@ (8003db8 <HAL_TIM_IC_CaptureCallback+0x1f8>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8003d20:	33ff      	adds	r3, #255	@ 0xff
 8003d22:	4a26      	ldr	r2, [pc, #152]	@ (8003dbc <HAL_TIM_IC_CaptureCallback+0x1fc>)
 8003d24:	6013      	str	r3, [r2, #0]
}
 8003d26:	e02d      	b.n	8003d84 <HAL_TIM_IC_CaptureCallback+0x1c4>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	7f1b      	ldrb	r3, [r3, #28]
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d129      	bne.n	8003d84 <HAL_TIM_IC_CaptureCallback+0x1c4>
            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET) {
 8003d30:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003d34:	4816      	ldr	r0, [pc, #88]	@ (8003d90 <HAL_TIM_IC_CaptureCallback+0x1d0>)
 8003d36:	f001 ff0d 	bl	8005b54 <HAL_GPIO_ReadPin>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d107      	bne.n	8003d50 <HAL_TIM_IC_CaptureCallback+0x190>
                val_start_mode = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8003d40:	210c      	movs	r1, #12
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f004 fa02 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	4a1d      	ldr	r2, [pc, #116]	@ (8003dc0 <HAL_TIM_IC_CaptureCallback+0x200>)
 8003d4c:	6013      	str	r3, [r2, #0]
}
 8003d4e:	e019      	b.n	8003d84 <HAL_TIM_IC_CaptureCallback+0x1c4>
                uint32_t val_end = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 8003d50:	210c      	movs	r1, #12
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f004 f9fa 	bl	800814c <HAL_TIM_ReadCapturedValue>
 8003d58:	60f8      	str	r0, [r7, #12]
                if (val_end >= val_start_mode)
 8003d5a:	4b19      	ldr	r3, [pc, #100]	@ (8003dc0 <HAL_TIM_IC_CaptureCallback+0x200>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d306      	bcc.n	8003d72 <HAL_TIM_IC_CaptureCallback+0x1b2>
                    RC_Raw_SW_Mode = val_end - val_start_mode;
 8003d64:	4b16      	ldr	r3, [pc, #88]	@ (8003dc0 <HAL_TIM_IC_CaptureCallback+0x200>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	4a15      	ldr	r2, [pc, #84]	@ (8003dc4 <HAL_TIM_IC_CaptureCallback+0x204>)
 8003d6e:	6013      	str	r3, [r2, #0]
}
 8003d70:	e008      	b.n	8003d84 <HAL_TIM_IC_CaptureCallback+0x1c4>
                    RC_Raw_SW_Mode = (0xFFFF - val_start_mode) + val_end;
 8003d72:	4b13      	ldr	r3, [pc, #76]	@ (8003dc0 <HAL_TIM_IC_CaptureCallback+0x200>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8003d7e:	33ff      	adds	r3, #255	@ 0xff
 8003d80:	4a10      	ldr	r2, [pc, #64]	@ (8003dc4 <HAL_TIM_IC_CaptureCallback+0x204>)
 8003d82:	6013      	str	r3, [r2, #0]
}
 8003d84:	bf00      	nop
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	40000c00 	.word	0x40000c00
 8003d90:	40020000 	.word	0x40020000
 8003d94:	2000076c 	.word	0x2000076c
 8003d98:	20000754 	.word	0x20000754
 8003d9c:	20000770 	.word	0x20000770
 8003da0:	20000758 	.word	0x20000758
 8003da4:	20000774 	.word	0x20000774
 8003da8:	2000075c 	.word	0x2000075c
 8003dac:	20000778 	.word	0x20000778
 8003db0:	20000760 	.word	0x20000760
 8003db4:	40010000 	.word	0x40010000
 8003db8:	2000077c 	.word	0x2000077c
 8003dbc:	20000764 	.word	0x20000764
 8003dc0:	20000780 	.word	0x20000780
 8003dc4:	20000768 	.word	0x20000768

08003dc8 <Error_Handler>:

/* USER CODE END 4 */

void Error_Handler(void)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003dcc:	b672      	cpsid	i
}
 8003dce:	bf00      	nop
  __disable_irq();
  while (1) {}
 8003dd0:	bf00      	nop
 8003dd2:	e7fd      	b.n	8003dd0 <Error_Handler+0x8>

08003dd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dda:	2300      	movs	r3, #0
 8003ddc:	607b      	str	r3, [r7, #4]
 8003dde:	4b10      	ldr	r3, [pc, #64]	@ (8003e20 <HAL_MspInit+0x4c>)
 8003de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de2:	4a0f      	ldr	r2, [pc, #60]	@ (8003e20 <HAL_MspInit+0x4c>)
 8003de4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003de8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dea:	4b0d      	ldr	r3, [pc, #52]	@ (8003e20 <HAL_MspInit+0x4c>)
 8003dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003df2:	607b      	str	r3, [r7, #4]
 8003df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003df6:	2300      	movs	r3, #0
 8003df8:	603b      	str	r3, [r7, #0]
 8003dfa:	4b09      	ldr	r3, [pc, #36]	@ (8003e20 <HAL_MspInit+0x4c>)
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	4a08      	ldr	r2, [pc, #32]	@ (8003e20 <HAL_MspInit+0x4c>)
 8003e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e06:	4b06      	ldr	r3, [pc, #24]	@ (8003e20 <HAL_MspInit+0x4c>)
 8003e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e0e:	603b      	str	r3, [r7, #0]
 8003e10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e12:	bf00      	nop
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	40023800 	.word	0x40023800

08003e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e28:	bf00      	nop
 8003e2a:	e7fd      	b.n	8003e28 <NMI_Handler+0x4>

08003e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e30:	bf00      	nop
 8003e32:	e7fd      	b.n	8003e30 <HardFault_Handler+0x4>

08003e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e34:	b480      	push	{r7}
 8003e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e38:	bf00      	nop
 8003e3a:	e7fd      	b.n	8003e38 <MemManage_Handler+0x4>

08003e3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e40:	bf00      	nop
 8003e42:	e7fd      	b.n	8003e40 <BusFault_Handler+0x4>

08003e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e48:	bf00      	nop
 8003e4a:	e7fd      	b.n	8003e48 <UsageFault_Handler+0x4>

08003e4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e50:	bf00      	nop
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e5e:	bf00      	nop
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e6c:	bf00      	nop
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e76:	b580      	push	{r7, lr}
 8003e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e7a:	f000 fe1b 	bl	8004ab4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e7e:	bf00      	nop
 8003e80:	bd80      	pop	{r7, pc}
	...

08003e84 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e88:	4802      	ldr	r0, [pc, #8]	@ (8003e94 <TIM1_CC_IRQHandler+0x10>)
 8003e8a:	f003 fe49 	bl	8007b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003e8e:	bf00      	nop
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	20000810 	.word	0x20000810

08003e98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003e9c:	4802      	ldr	r0, [pc, #8]	@ (8003ea8 <USART1_IRQHandler+0x10>)
 8003e9e:	f005 f895 	bl	8008fcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003ea2:	bf00      	nop
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	20000978 	.word	0x20000978

08003eac <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003eb0:	4802      	ldr	r0, [pc, #8]	@ (8003ebc <TIM5_IRQHandler+0x10>)
 8003eb2:	f003 fe35 	bl	8007b20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003eb6:	bf00      	nop
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	20000930 	.word	0x20000930

08003ec0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003ec4:	4802      	ldr	r0, [pc, #8]	@ (8003ed0 <DMA2_Stream2_IRQHandler+0x10>)
 8003ec6:	f001 f973 	bl	80051b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003eca:	bf00      	nop
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	200009c0 	.word	0x200009c0

08003ed4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003ed8:	4802      	ldr	r0, [pc, #8]	@ (8003ee4 <DMA2_Stream7_IRQHandler+0x10>)
 8003eda:	f001 f969 	bl	80051b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003ede:	bf00      	nop
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	20000a20 	.word	0x20000a20

08003ee8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  return 1;
 8003eec:	2301      	movs	r3, #1
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <_kill>:

int _kill(int pid, int sig)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f02:	f008 f8c3 	bl	800c08c <__errno>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2216      	movs	r2, #22
 8003f0a:	601a      	str	r2, [r3, #0]
  return -1;
 8003f0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3708      	adds	r7, #8
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <_exit>:

void _exit (int status)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f20:	f04f 31ff 	mov.w	r1, #4294967295
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f7ff ffe7 	bl	8003ef8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003f2a:	bf00      	nop
 8003f2c:	e7fd      	b.n	8003f2a <_exit+0x12>

08003f2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b086      	sub	sp, #24
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	60f8      	str	r0, [r7, #12]
 8003f36:	60b9      	str	r1, [r7, #8]
 8003f38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	617b      	str	r3, [r7, #20]
 8003f3e:	e00a      	b.n	8003f56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f40:	f3af 8000 	nop.w
 8003f44:	4601      	mov	r1, r0
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	60ba      	str	r2, [r7, #8]
 8003f4c:	b2ca      	uxtb	r2, r1
 8003f4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	3301      	adds	r3, #1
 8003f54:	617b      	str	r3, [r7, #20]
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	dbf0      	blt.n	8003f40 <_read+0x12>
  }

  return len;
 8003f5e:	687b      	ldr	r3, [r7, #4]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3718      	adds	r7, #24
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f74:	2300      	movs	r3, #0
 8003f76:	617b      	str	r3, [r7, #20]
 8003f78:	e009      	b.n	8003f8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	60ba      	str	r2, [r7, #8]
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	4618      	mov	r0, r3
 8003f84:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	617b      	str	r3, [r7, #20]
 8003f8e:	697a      	ldr	r2, [r7, #20]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	dbf1      	blt.n	8003f7a <_write+0x12>
  }
  return len;
 8003f96:	687b      	ldr	r3, [r7, #4]
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3718      	adds	r7, #24
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <_close>:

int _close(int file)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003fa8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003fc8:	605a      	str	r2, [r3, #4]
  return 0;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <_isatty>:

int _isatty(int file)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003fe0:	2301      	movs	r3, #1
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	370c      	adds	r7, #12
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr

08003fee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003fee:	b480      	push	{r7}
 8003ff0:	b085      	sub	sp, #20
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	60f8      	str	r0, [r7, #12]
 8003ff6:	60b9      	str	r1, [r7, #8]
 8003ff8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004010:	4a14      	ldr	r2, [pc, #80]	@ (8004064 <_sbrk+0x5c>)
 8004012:	4b15      	ldr	r3, [pc, #84]	@ (8004068 <_sbrk+0x60>)
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800401c:	4b13      	ldr	r3, [pc, #76]	@ (800406c <_sbrk+0x64>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d102      	bne.n	800402a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004024:	4b11      	ldr	r3, [pc, #68]	@ (800406c <_sbrk+0x64>)
 8004026:	4a12      	ldr	r2, [pc, #72]	@ (8004070 <_sbrk+0x68>)
 8004028:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800402a:	4b10      	ldr	r3, [pc, #64]	@ (800406c <_sbrk+0x64>)
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4413      	add	r3, r2
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	429a      	cmp	r2, r3
 8004036:	d207      	bcs.n	8004048 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004038:	f008 f828 	bl	800c08c <__errno>
 800403c:	4603      	mov	r3, r0
 800403e:	220c      	movs	r2, #12
 8004040:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004042:	f04f 33ff 	mov.w	r3, #4294967295
 8004046:	e009      	b.n	800405c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004048:	4b08      	ldr	r3, [pc, #32]	@ (800406c <_sbrk+0x64>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800404e:	4b07      	ldr	r3, [pc, #28]	@ (800406c <_sbrk+0x64>)
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	4413      	add	r3, r2
 8004056:	4a05      	ldr	r2, [pc, #20]	@ (800406c <_sbrk+0x64>)
 8004058:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800405a:	68fb      	ldr	r3, [r7, #12]
}
 800405c:	4618      	mov	r0, r3
 800405e:	3718      	adds	r7, #24
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	20018000 	.word	0x20018000
 8004068:	00000400 	.word	0x00000400
 800406c:	2000080c 	.word	0x2000080c
 8004070:	20000bd0 	.word	0x20000bd0

08004074 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004078:	4b06      	ldr	r3, [pc, #24]	@ (8004094 <SystemInit+0x20>)
 800407a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800407e:	4a05      	ldr	r2, [pc, #20]	@ (8004094 <SystemInit+0x20>)
 8004080:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004084:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004088:	bf00      	nop
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	e000ed00 	.word	0xe000ed00

08004098 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800409e:	f107 0310 	add.w	r3, r7, #16
 80040a2:	2200      	movs	r2, #0
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80040a8:	463b      	mov	r3, r7
 80040aa:	2200      	movs	r2, #0
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	605a      	str	r2, [r3, #4]
 80040b0:	609a      	str	r2, [r3, #8]
 80040b2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80040b4:	4b27      	ldr	r3, [pc, #156]	@ (8004154 <MX_TIM1_Init+0xbc>)
 80040b6:	4a28      	ldr	r2, [pc, #160]	@ (8004158 <MX_TIM1_Init+0xc0>)
 80040b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80040ba:	4b26      	ldr	r3, [pc, #152]	@ (8004154 <MX_TIM1_Init+0xbc>)
 80040bc:	2253      	movs	r2, #83	@ 0x53
 80040be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040c0:	4b24      	ldr	r3, [pc, #144]	@ (8004154 <MX_TIM1_Init+0xbc>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80040c6:	4b23      	ldr	r3, [pc, #140]	@ (8004154 <MX_TIM1_Init+0xbc>)
 80040c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80040cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040ce:	4b21      	ldr	r3, [pc, #132]	@ (8004154 <MX_TIM1_Init+0xbc>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80040d4:	4b1f      	ldr	r3, [pc, #124]	@ (8004154 <MX_TIM1_Init+0xbc>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040da:	4b1e      	ldr	r3, [pc, #120]	@ (8004154 <MX_TIM1_Init+0xbc>)
 80040dc:	2200      	movs	r2, #0
 80040de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80040e0:	481c      	ldr	r0, [pc, #112]	@ (8004154 <MX_TIM1_Init+0xbc>)
 80040e2:	f003 fbb3 	bl	800784c <HAL_TIM_IC_Init>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80040ec:	f7ff fe6c 	bl	8003dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040f0:	2300      	movs	r3, #0
 80040f2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040f4:	2300      	movs	r3, #0
 80040f6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80040f8:	f107 0310 	add.w	r3, r7, #16
 80040fc:	4619      	mov	r1, r3
 80040fe:	4815      	ldr	r0, [pc, #84]	@ (8004154 <MX_TIM1_Init+0xbc>)
 8004100:	f004 fc80 	bl	8008a04 <HAL_TIMEx_MasterConfigSynchronization>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d001      	beq.n	800410e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800410a:	f7ff fe5d 	bl	8003dc8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800410e:	230a      	movs	r3, #10
 8004110:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004112:	2301      	movs	r3, #1
 8004114:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004116:	2300      	movs	r3, #0
 8004118:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800411a:	2300      	movs	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800411e:	463b      	mov	r3, r7
 8004120:	2200      	movs	r2, #0
 8004122:	4619      	mov	r1, r3
 8004124:	480b      	ldr	r0, [pc, #44]	@ (8004154 <MX_TIM1_Init+0xbc>)
 8004126:	f003 fdeb 	bl	8007d00 <HAL_TIM_IC_ConfigChannel>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d001      	beq.n	8004134 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8004130:	f7ff fe4a 	bl	8003dc8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8004134:	463b      	mov	r3, r7
 8004136:	220c      	movs	r2, #12
 8004138:	4619      	mov	r1, r3
 800413a:	4806      	ldr	r0, [pc, #24]	@ (8004154 <MX_TIM1_Init+0xbc>)
 800413c:	f003 fde0 	bl	8007d00 <HAL_TIM_IC_ConfigChannel>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <MX_TIM1_Init+0xb2>
  {
    Error_Handler();
 8004146:	f7ff fe3f 	bl	8003dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800414a:	bf00      	nop
 800414c:	3718      	adds	r7, #24
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	20000810 	.word	0x20000810
 8004158:	40010000 	.word	0x40010000

0800415c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b086      	sub	sp, #24
 8004160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004162:	f107 0308 	add.w	r3, r7, #8
 8004166:	2200      	movs	r2, #0
 8004168:	601a      	str	r2, [r3, #0]
 800416a:	605a      	str	r2, [r3, #4]
 800416c:	609a      	str	r2, [r3, #8]
 800416e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004170:	463b      	mov	r3, r7
 8004172:	2200      	movs	r2, #0
 8004174:	601a      	str	r2, [r3, #0]
 8004176:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004178:	4b1d      	ldr	r3, [pc, #116]	@ (80041f0 <MX_TIM2_Init+0x94>)
 800417a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800417e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8004180:	4b1b      	ldr	r3, [pc, #108]	@ (80041f0 <MX_TIM2_Init+0x94>)
 8004182:	2253      	movs	r2, #83	@ 0x53
 8004184:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004186:	4b1a      	ldr	r3, [pc, #104]	@ (80041f0 <MX_TIM2_Init+0x94>)
 8004188:	2200      	movs	r2, #0
 800418a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800418c:	4b18      	ldr	r3, [pc, #96]	@ (80041f0 <MX_TIM2_Init+0x94>)
 800418e:	f04f 32ff 	mov.w	r2, #4294967295
 8004192:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004194:	4b16      	ldr	r3, [pc, #88]	@ (80041f0 <MX_TIM2_Init+0x94>)
 8004196:	2200      	movs	r2, #0
 8004198:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800419a:	4b15      	ldr	r3, [pc, #84]	@ (80041f0 <MX_TIM2_Init+0x94>)
 800419c:	2200      	movs	r2, #0
 800419e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80041a0:	4813      	ldr	r0, [pc, #76]	@ (80041f0 <MX_TIM2_Init+0x94>)
 80041a2:	f003 f99f 	bl	80074e4 <HAL_TIM_Base_Init>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d001      	beq.n	80041b0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80041ac:	f7ff fe0c 	bl	8003dc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80041b6:	f107 0308 	add.w	r3, r7, #8
 80041ba:	4619      	mov	r1, r3
 80041bc:	480c      	ldr	r0, [pc, #48]	@ (80041f0 <MX_TIM2_Init+0x94>)
 80041be:	f003 fefd 	bl	8007fbc <HAL_TIM_ConfigClockSource>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d001      	beq.n	80041cc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80041c8:	f7ff fdfe 	bl	8003dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041cc:	2300      	movs	r3, #0
 80041ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041d0:	2300      	movs	r3, #0
 80041d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80041d4:	463b      	mov	r3, r7
 80041d6:	4619      	mov	r1, r3
 80041d8:	4805      	ldr	r0, [pc, #20]	@ (80041f0 <MX_TIM2_Init+0x94>)
 80041da:	f004 fc13 	bl	8008a04 <HAL_TIMEx_MasterConfigSynchronization>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80041e4:	f7ff fdf0 	bl	8003dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80041e8:	bf00      	nop
 80041ea:	3718      	adds	r7, #24
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	20000858 	.word	0x20000858

080041f4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b08e      	sub	sp, #56	@ 0x38
 80041f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80041fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80041fe:	2200      	movs	r2, #0
 8004200:	601a      	str	r2, [r3, #0]
 8004202:	605a      	str	r2, [r3, #4]
 8004204:	609a      	str	r2, [r3, #8]
 8004206:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004208:	f107 0320 	add.w	r3, r7, #32
 800420c:	2200      	movs	r2, #0
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004212:	1d3b      	adds	r3, r7, #4
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	605a      	str	r2, [r3, #4]
 800421a:	609a      	str	r2, [r3, #8]
 800421c:	60da      	str	r2, [r3, #12]
 800421e:	611a      	str	r2, [r3, #16]
 8004220:	615a      	str	r2, [r3, #20]
 8004222:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004224:	4b32      	ldr	r3, [pc, #200]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 8004226:	4a33      	ldr	r2, [pc, #204]	@ (80042f4 <MX_TIM3_Init+0x100>)
 8004228:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800422a:	4b31      	ldr	r3, [pc, #196]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 800422c:	2253      	movs	r2, #83	@ 0x53
 800422e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004230:	4b2f      	ldr	r3, [pc, #188]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 8004232:	2200      	movs	r2, #0
 8004234:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2500-1;
 8004236:	4b2e      	ldr	r3, [pc, #184]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 8004238:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800423c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800423e:	4b2c      	ldr	r3, [pc, #176]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 8004240:	2200      	movs	r2, #0
 8004242:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004244:	4b2a      	ldr	r3, [pc, #168]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 8004246:	2200      	movs	r2, #0
 8004248:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800424a:	4829      	ldr	r0, [pc, #164]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 800424c:	f003 f94a 	bl	80074e4 <HAL_TIM_Base_Init>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8004256:	f7ff fdb7 	bl	8003dc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800425a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800425e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004260:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004264:	4619      	mov	r1, r3
 8004266:	4822      	ldr	r0, [pc, #136]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 8004268:	f003 fea8 	bl	8007fbc <HAL_TIM_ConfigClockSource>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d001      	beq.n	8004276 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8004272:	f7ff fda9 	bl	8003dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004276:	481e      	ldr	r0, [pc, #120]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 8004278:	f003 f9de 	bl	8007638 <HAL_TIM_PWM_Init>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d001      	beq.n	8004286 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8004282:	f7ff fda1 	bl	8003dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004286:	2300      	movs	r3, #0
 8004288:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800428a:	2300      	movs	r3, #0
 800428c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800428e:	f107 0320 	add.w	r3, r7, #32
 8004292:	4619      	mov	r1, r3
 8004294:	4816      	ldr	r0, [pc, #88]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 8004296:	f004 fbb5 	bl	8008a04 <HAL_TIMEx_MasterConfigSynchronization>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d001      	beq.n	80042a4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80042a0:	f7ff fd92 	bl	8003dc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042a4:	2360      	movs	r3, #96	@ 0x60
 80042a6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80042a8:	2300      	movs	r3, #0
 80042aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042ac:	2300      	movs	r3, #0
 80042ae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042b0:	2300      	movs	r3, #0
 80042b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80042b4:	1d3b      	adds	r3, r7, #4
 80042b6:	2200      	movs	r2, #0
 80042b8:	4619      	mov	r1, r3
 80042ba:	480d      	ldr	r0, [pc, #52]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 80042bc:	f003 fdbc 	bl	8007e38 <HAL_TIM_PWM_ConfigChannel>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80042c6:	f7ff fd7f 	bl	8003dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80042ca:	1d3b      	adds	r3, r7, #4
 80042cc:	2204      	movs	r2, #4
 80042ce:	4619      	mov	r1, r3
 80042d0:	4807      	ldr	r0, [pc, #28]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 80042d2:	f003 fdb1 	bl	8007e38 <HAL_TIM_PWM_ConfigChannel>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d001      	beq.n	80042e0 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80042dc:	f7ff fd74 	bl	8003dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80042e0:	4803      	ldr	r0, [pc, #12]	@ (80042f0 <MX_TIM3_Init+0xfc>)
 80042e2:	f000 f9fd 	bl	80046e0 <HAL_TIM_MspPostInit>

}
 80042e6:	bf00      	nop
 80042e8:	3738      	adds	r7, #56	@ 0x38
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	200008a0 	.word	0x200008a0
 80042f4:	40000400 	.word	0x40000400

080042f8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b08e      	sub	sp, #56	@ 0x38
 80042fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004302:	2200      	movs	r2, #0
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	605a      	str	r2, [r3, #4]
 8004308:	609a      	str	r2, [r3, #8]
 800430a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800430c:	f107 0320 	add.w	r3, r7, #32
 8004310:	2200      	movs	r2, #0
 8004312:	601a      	str	r2, [r3, #0]
 8004314:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004316:	1d3b      	adds	r3, r7, #4
 8004318:	2200      	movs	r2, #0
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	605a      	str	r2, [r3, #4]
 800431e:	609a      	str	r2, [r3, #8]
 8004320:	60da      	str	r2, [r3, #12]
 8004322:	611a      	str	r2, [r3, #16]
 8004324:	615a      	str	r2, [r3, #20]
 8004326:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004328:	4b32      	ldr	r3, [pc, #200]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 800432a:	4a33      	ldr	r2, [pc, #204]	@ (80043f8 <MX_TIM4_Init+0x100>)
 800432c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 800432e:	4b31      	ldr	r3, [pc, #196]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 8004330:	2253      	movs	r2, #83	@ 0x53
 8004332:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004334:	4b2f      	ldr	r3, [pc, #188]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 8004336:	2200      	movs	r2, #0
 8004338:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2500-1;
 800433a:	4b2e      	ldr	r3, [pc, #184]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 800433c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8004340:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004342:	4b2c      	ldr	r3, [pc, #176]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 8004344:	2200      	movs	r2, #0
 8004346:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004348:	4b2a      	ldr	r3, [pc, #168]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 800434a:	2200      	movs	r2, #0
 800434c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800434e:	4829      	ldr	r0, [pc, #164]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 8004350:	f003 f8c8 	bl	80074e4 <HAL_TIM_Base_Init>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800435a:	f7ff fd35 	bl	8003dc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800435e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004362:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004364:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004368:	4619      	mov	r1, r3
 800436a:	4822      	ldr	r0, [pc, #136]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 800436c:	f003 fe26 	bl	8007fbc <HAL_TIM_ConfigClockSource>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8004376:	f7ff fd27 	bl	8003dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800437a:	481e      	ldr	r0, [pc, #120]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 800437c:	f003 f95c 	bl	8007638 <HAL_TIM_PWM_Init>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8004386:	f7ff fd1f 	bl	8003dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800438a:	2300      	movs	r3, #0
 800438c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800438e:	2300      	movs	r3, #0
 8004390:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004392:	f107 0320 	add.w	r3, r7, #32
 8004396:	4619      	mov	r1, r3
 8004398:	4816      	ldr	r0, [pc, #88]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 800439a:	f004 fb33 	bl	8008a04 <HAL_TIMEx_MasterConfigSynchronization>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d001      	beq.n	80043a8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80043a4:	f7ff fd10 	bl	8003dc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043a8:	2360      	movs	r3, #96	@ 0x60
 80043aa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80043ac:	2300      	movs	r3, #0
 80043ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043b0:	2300      	movs	r3, #0
 80043b2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043b4:	2300      	movs	r3, #0
 80043b6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043b8:	1d3b      	adds	r3, r7, #4
 80043ba:	2200      	movs	r2, #0
 80043bc:	4619      	mov	r1, r3
 80043be:	480d      	ldr	r0, [pc, #52]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 80043c0:	f003 fd3a 	bl	8007e38 <HAL_TIM_PWM_ConfigChannel>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80043ca:	f7ff fcfd 	bl	8003dc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80043ce:	1d3b      	adds	r3, r7, #4
 80043d0:	2204      	movs	r2, #4
 80043d2:	4619      	mov	r1, r3
 80043d4:	4807      	ldr	r0, [pc, #28]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 80043d6:	f003 fd2f 	bl	8007e38 <HAL_TIM_PWM_ConfigChannel>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d001      	beq.n	80043e4 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80043e0:	f7ff fcf2 	bl	8003dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80043e4:	4803      	ldr	r0, [pc, #12]	@ (80043f4 <MX_TIM4_Init+0xfc>)
 80043e6:	f000 f97b 	bl	80046e0 <HAL_TIM_MspPostInit>

}
 80043ea:	bf00      	nop
 80043ec:	3738      	adds	r7, #56	@ 0x38
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	200008e8 	.word	0x200008e8
 80043f8:	40000800 	.word	0x40000800

080043fc <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08a      	sub	sp, #40	@ 0x28
 8004400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004402:	f107 0318 	add.w	r3, r7, #24
 8004406:	2200      	movs	r2, #0
 8004408:	601a      	str	r2, [r3, #0]
 800440a:	605a      	str	r2, [r3, #4]
 800440c:	609a      	str	r2, [r3, #8]
 800440e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004410:	f107 0310 	add.w	r3, r7, #16
 8004414:	2200      	movs	r2, #0
 8004416:	601a      	str	r2, [r3, #0]
 8004418:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800441a:	463b      	mov	r3, r7
 800441c:	2200      	movs	r2, #0
 800441e:	601a      	str	r2, [r3, #0]
 8004420:	605a      	str	r2, [r3, #4]
 8004422:	609a      	str	r2, [r3, #8]
 8004424:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004426:	4b3c      	ldr	r3, [pc, #240]	@ (8004518 <MX_TIM5_Init+0x11c>)
 8004428:	4a3c      	ldr	r2, [pc, #240]	@ (800451c <MX_TIM5_Init+0x120>)
 800442a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 800442c:	4b3a      	ldr	r3, [pc, #232]	@ (8004518 <MX_TIM5_Init+0x11c>)
 800442e:	2253      	movs	r2, #83	@ 0x53
 8004430:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004432:	4b39      	ldr	r3, [pc, #228]	@ (8004518 <MX_TIM5_Init+0x11c>)
 8004434:	2200      	movs	r2, #0
 8004436:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8004438:	4b37      	ldr	r3, [pc, #220]	@ (8004518 <MX_TIM5_Init+0x11c>)
 800443a:	f04f 32ff 	mov.w	r2, #4294967295
 800443e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004440:	4b35      	ldr	r3, [pc, #212]	@ (8004518 <MX_TIM5_Init+0x11c>)
 8004442:	2200      	movs	r2, #0
 8004444:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004446:	4b34      	ldr	r3, [pc, #208]	@ (8004518 <MX_TIM5_Init+0x11c>)
 8004448:	2200      	movs	r2, #0
 800444a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800444c:	4832      	ldr	r0, [pc, #200]	@ (8004518 <MX_TIM5_Init+0x11c>)
 800444e:	f003 f849 	bl	80074e4 <HAL_TIM_Base_Init>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 8004458:	f7ff fcb6 	bl	8003dc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800445c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004460:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004462:	f107 0318 	add.w	r3, r7, #24
 8004466:	4619      	mov	r1, r3
 8004468:	482b      	ldr	r0, [pc, #172]	@ (8004518 <MX_TIM5_Init+0x11c>)
 800446a:	f003 fda7 	bl	8007fbc <HAL_TIM_ConfigClockSource>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d001      	beq.n	8004478 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8004474:	f7ff fca8 	bl	8003dc8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8004478:	4827      	ldr	r0, [pc, #156]	@ (8004518 <MX_TIM5_Init+0x11c>)
 800447a:	f003 f9e7 	bl	800784c <HAL_TIM_IC_Init>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8004484:	f7ff fca0 	bl	8003dc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004488:	2300      	movs	r3, #0
 800448a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800448c:	2300      	movs	r3, #0
 800448e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004490:	f107 0310 	add.w	r3, r7, #16
 8004494:	4619      	mov	r1, r3
 8004496:	4820      	ldr	r0, [pc, #128]	@ (8004518 <MX_TIM5_Init+0x11c>)
 8004498:	f004 fab4 	bl	8008a04 <HAL_TIMEx_MasterConfigSynchronization>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 80044a2:	f7ff fc91 	bl	8003dc8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80044a6:	230a      	movs	r3, #10
 80044a8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80044aa:	2301      	movs	r3, #1
 80044ac:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80044ae:	2300      	movs	r3, #0
 80044b0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80044b2:	2300      	movs	r3, #0
 80044b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80044b6:	463b      	mov	r3, r7
 80044b8:	2200      	movs	r2, #0
 80044ba:	4619      	mov	r1, r3
 80044bc:	4816      	ldr	r0, [pc, #88]	@ (8004518 <MX_TIM5_Init+0x11c>)
 80044be:	f003 fc1f 	bl	8007d00 <HAL_TIM_IC_ConfigChannel>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 80044c8:	f7ff fc7e 	bl	8003dc8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80044cc:	463b      	mov	r3, r7
 80044ce:	2204      	movs	r2, #4
 80044d0:	4619      	mov	r1, r3
 80044d2:	4811      	ldr	r0, [pc, #68]	@ (8004518 <MX_TIM5_Init+0x11c>)
 80044d4:	f003 fc14 	bl	8007d00 <HAL_TIM_IC_ConfigChannel>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d001      	beq.n	80044e2 <MX_TIM5_Init+0xe6>
  {
    Error_Handler();
 80044de:	f7ff fc73 	bl	8003dc8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80044e2:	463b      	mov	r3, r7
 80044e4:	2208      	movs	r2, #8
 80044e6:	4619      	mov	r1, r3
 80044e8:	480b      	ldr	r0, [pc, #44]	@ (8004518 <MX_TIM5_Init+0x11c>)
 80044ea:	f003 fc09 	bl	8007d00 <HAL_TIM_IC_ConfigChannel>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d001      	beq.n	80044f8 <MX_TIM5_Init+0xfc>
  {
    Error_Handler();
 80044f4:	f7ff fc68 	bl	8003dc8 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80044f8:	463b      	mov	r3, r7
 80044fa:	220c      	movs	r2, #12
 80044fc:	4619      	mov	r1, r3
 80044fe:	4806      	ldr	r0, [pc, #24]	@ (8004518 <MX_TIM5_Init+0x11c>)
 8004500:	f003 fbfe 	bl	8007d00 <HAL_TIM_IC_ConfigChannel>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <MX_TIM5_Init+0x112>
  {
    Error_Handler();
 800450a:	f7ff fc5d 	bl	8003dc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800450e:	bf00      	nop
 8004510:	3728      	adds	r7, #40	@ 0x28
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	20000930 	.word	0x20000930
 800451c:	40000c00 	.word	0x40000c00

08004520 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b08a      	sub	sp, #40	@ 0x28
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004528:	f107 0314 	add.w	r3, r7, #20
 800452c:	2200      	movs	r2, #0
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	605a      	str	r2, [r3, #4]
 8004532:	609a      	str	r2, [r3, #8]
 8004534:	60da      	str	r2, [r3, #12]
 8004536:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a1d      	ldr	r2, [pc, #116]	@ (80045b4 <HAL_TIM_IC_MspInit+0x94>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d134      	bne.n	80045ac <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004542:	2300      	movs	r3, #0
 8004544:	613b      	str	r3, [r7, #16]
 8004546:	4b1c      	ldr	r3, [pc, #112]	@ (80045b8 <HAL_TIM_IC_MspInit+0x98>)
 8004548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800454a:	4a1b      	ldr	r2, [pc, #108]	@ (80045b8 <HAL_TIM_IC_MspInit+0x98>)
 800454c:	f043 0301 	orr.w	r3, r3, #1
 8004550:	6453      	str	r3, [r2, #68]	@ 0x44
 8004552:	4b19      	ldr	r3, [pc, #100]	@ (80045b8 <HAL_TIM_IC_MspInit+0x98>)
 8004554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	613b      	str	r3, [r7, #16]
 800455c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800455e:	2300      	movs	r3, #0
 8004560:	60fb      	str	r3, [r7, #12]
 8004562:	4b15      	ldr	r3, [pc, #84]	@ (80045b8 <HAL_TIM_IC_MspInit+0x98>)
 8004564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004566:	4a14      	ldr	r2, [pc, #80]	@ (80045b8 <HAL_TIM_IC_MspInit+0x98>)
 8004568:	f043 0301 	orr.w	r3, r3, #1
 800456c:	6313      	str	r3, [r2, #48]	@ 0x30
 800456e:	4b12      	ldr	r3, [pc, #72]	@ (80045b8 <HAL_TIM_IC_MspInit+0x98>)
 8004570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	60fb      	str	r3, [r7, #12]
 8004578:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 800457a:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800457e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004580:	2302      	movs	r3, #2
 8004582:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004584:	2300      	movs	r3, #0
 8004586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004588:	2300      	movs	r3, #0
 800458a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800458c:	2301      	movs	r3, #1
 800458e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004590:	f107 0314 	add.w	r3, r7, #20
 8004594:	4619      	mov	r1, r3
 8004596:	4809      	ldr	r0, [pc, #36]	@ (80045bc <HAL_TIM_IC_MspInit+0x9c>)
 8004598:	f001 f874 	bl	8005684 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800459c:	2200      	movs	r2, #0
 800459e:	2100      	movs	r1, #0
 80045a0:	201b      	movs	r0, #27
 80045a2:	f000 fbca 	bl	8004d3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80045a6:	201b      	movs	r0, #27
 80045a8:	f000 fbe3 	bl	8004d72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80045ac:	bf00      	nop
 80045ae:	3728      	adds	r7, #40	@ 0x28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	40010000 	.word	0x40010000
 80045b8:	40023800 	.word	0x40023800
 80045bc:	40020000 	.word	0x40020000

080045c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b08c      	sub	sp, #48	@ 0x30
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045c8:	f107 031c 	add.w	r3, r7, #28
 80045cc:	2200      	movs	r2, #0
 80045ce:	601a      	str	r2, [r3, #0]
 80045d0:	605a      	str	r2, [r3, #4]
 80045d2:	609a      	str	r2, [r3, #8]
 80045d4:	60da      	str	r2, [r3, #12]
 80045d6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045e0:	d10e      	bne.n	8004600 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80045e2:	2300      	movs	r3, #0
 80045e4:	61bb      	str	r3, [r7, #24]
 80045e6:	4b39      	ldr	r3, [pc, #228]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 80045e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ea:	4a38      	ldr	r2, [pc, #224]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 80045ec:	f043 0301 	orr.w	r3, r3, #1
 80045f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80045f2:	4b36      	ldr	r3, [pc, #216]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 80045f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	61bb      	str	r3, [r7, #24]
 80045fc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80045fe:	e060      	b.n	80046c2 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM3)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a32      	ldr	r2, [pc, #200]	@ (80046d0 <HAL_TIM_Base_MspInit+0x110>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d10e      	bne.n	8004628 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800460a:	2300      	movs	r3, #0
 800460c:	617b      	str	r3, [r7, #20]
 800460e:	4b2f      	ldr	r3, [pc, #188]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 8004610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004612:	4a2e      	ldr	r2, [pc, #184]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 8004614:	f043 0302 	orr.w	r3, r3, #2
 8004618:	6413      	str	r3, [r2, #64]	@ 0x40
 800461a:	4b2c      	ldr	r3, [pc, #176]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 800461c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461e:	f003 0302 	and.w	r3, r3, #2
 8004622:	617b      	str	r3, [r7, #20]
 8004624:	697b      	ldr	r3, [r7, #20]
}
 8004626:	e04c      	b.n	80046c2 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM4)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a29      	ldr	r2, [pc, #164]	@ (80046d4 <HAL_TIM_Base_MspInit+0x114>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d10e      	bne.n	8004650 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004632:	2300      	movs	r3, #0
 8004634:	613b      	str	r3, [r7, #16]
 8004636:	4b25      	ldr	r3, [pc, #148]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 8004638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463a:	4a24      	ldr	r2, [pc, #144]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 800463c:	f043 0304 	orr.w	r3, r3, #4
 8004640:	6413      	str	r3, [r2, #64]	@ 0x40
 8004642:	4b22      	ldr	r3, [pc, #136]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004646:	f003 0304 	and.w	r3, r3, #4
 800464a:	613b      	str	r3, [r7, #16]
 800464c:	693b      	ldr	r3, [r7, #16]
}
 800464e:	e038      	b.n	80046c2 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM5)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a20      	ldr	r2, [pc, #128]	@ (80046d8 <HAL_TIM_Base_MspInit+0x118>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d133      	bne.n	80046c2 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800465a:	2300      	movs	r3, #0
 800465c:	60fb      	str	r3, [r7, #12]
 800465e:	4b1b      	ldr	r3, [pc, #108]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 8004660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004662:	4a1a      	ldr	r2, [pc, #104]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 8004664:	f043 0308 	orr.w	r3, r3, #8
 8004668:	6413      	str	r3, [r2, #64]	@ 0x40
 800466a:	4b18      	ldr	r3, [pc, #96]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 800466c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800466e:	f003 0308 	and.w	r3, r3, #8
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004676:	2300      	movs	r3, #0
 8004678:	60bb      	str	r3, [r7, #8]
 800467a:	4b14      	ldr	r3, [pc, #80]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 800467c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800467e:	4a13      	ldr	r2, [pc, #76]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 8004680:	f043 0301 	orr.w	r3, r3, #1
 8004684:	6313      	str	r3, [r2, #48]	@ 0x30
 8004686:	4b11      	ldr	r3, [pc, #68]	@ (80046cc <HAL_TIM_Base_MspInit+0x10c>)
 8004688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	60bb      	str	r3, [r7, #8]
 8004690:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004692:	230f      	movs	r3, #15
 8004694:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004696:	2302      	movs	r3, #2
 8004698:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800469a:	2300      	movs	r3, #0
 800469c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800469e:	2300      	movs	r3, #0
 80046a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80046a2:	2302      	movs	r3, #2
 80046a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046a6:	f107 031c 	add.w	r3, r7, #28
 80046aa:	4619      	mov	r1, r3
 80046ac:	480b      	ldr	r0, [pc, #44]	@ (80046dc <HAL_TIM_Base_MspInit+0x11c>)
 80046ae:	f000 ffe9 	bl	8005684 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80046b2:	2200      	movs	r2, #0
 80046b4:	2100      	movs	r1, #0
 80046b6:	2032      	movs	r0, #50	@ 0x32
 80046b8:	f000 fb3f 	bl	8004d3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80046bc:	2032      	movs	r0, #50	@ 0x32
 80046be:	f000 fb58 	bl	8004d72 <HAL_NVIC_EnableIRQ>
}
 80046c2:	bf00      	nop
 80046c4:	3730      	adds	r7, #48	@ 0x30
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40023800 	.word	0x40023800
 80046d0:	40000400 	.word	0x40000400
 80046d4:	40000800 	.word	0x40000800
 80046d8:	40000c00 	.word	0x40000c00
 80046dc:	40020000 	.word	0x40020000

080046e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b08a      	sub	sp, #40	@ 0x28
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046e8:	f107 0314 	add.w	r3, r7, #20
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]
 80046f0:	605a      	str	r2, [r3, #4]
 80046f2:	609a      	str	r2, [r3, #8]
 80046f4:	60da      	str	r2, [r3, #12]
 80046f6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a24      	ldr	r2, [pc, #144]	@ (8004790 <HAL_TIM_MspPostInit+0xb0>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d11e      	bne.n	8004740 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004702:	2300      	movs	r3, #0
 8004704:	613b      	str	r3, [r7, #16]
 8004706:	4b23      	ldr	r3, [pc, #140]	@ (8004794 <HAL_TIM_MspPostInit+0xb4>)
 8004708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800470a:	4a22      	ldr	r2, [pc, #136]	@ (8004794 <HAL_TIM_MspPostInit+0xb4>)
 800470c:	f043 0302 	orr.w	r3, r3, #2
 8004710:	6313      	str	r3, [r2, #48]	@ 0x30
 8004712:	4b20      	ldr	r3, [pc, #128]	@ (8004794 <HAL_TIM_MspPostInit+0xb4>)
 8004714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	613b      	str	r3, [r7, #16]
 800471c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800471e:	2330      	movs	r3, #48	@ 0x30
 8004720:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004722:	2302      	movs	r3, #2
 8004724:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004726:	2300      	movs	r3, #0
 8004728:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800472a:	2300      	movs	r3, #0
 800472c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800472e:	2302      	movs	r3, #2
 8004730:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004732:	f107 0314 	add.w	r3, r7, #20
 8004736:	4619      	mov	r1, r3
 8004738:	4817      	ldr	r0, [pc, #92]	@ (8004798 <HAL_TIM_MspPostInit+0xb8>)
 800473a:	f000 ffa3 	bl	8005684 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800473e:	e022      	b.n	8004786 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM4)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a15      	ldr	r2, [pc, #84]	@ (800479c <HAL_TIM_MspPostInit+0xbc>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d11d      	bne.n	8004786 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800474a:	2300      	movs	r3, #0
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	4b11      	ldr	r3, [pc, #68]	@ (8004794 <HAL_TIM_MspPostInit+0xb4>)
 8004750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004752:	4a10      	ldr	r2, [pc, #64]	@ (8004794 <HAL_TIM_MspPostInit+0xb4>)
 8004754:	f043 0302 	orr.w	r3, r3, #2
 8004758:	6313      	str	r3, [r2, #48]	@ 0x30
 800475a:	4b0e      	ldr	r3, [pc, #56]	@ (8004794 <HAL_TIM_MspPostInit+0xb4>)
 800475c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	60fb      	str	r3, [r7, #12]
 8004764:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004766:	23c0      	movs	r3, #192	@ 0xc0
 8004768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800476a:	2302      	movs	r3, #2
 800476c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800476e:	2300      	movs	r3, #0
 8004770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004772:	2300      	movs	r3, #0
 8004774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004776:	2302      	movs	r3, #2
 8004778:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800477a:	f107 0314 	add.w	r3, r7, #20
 800477e:	4619      	mov	r1, r3
 8004780:	4805      	ldr	r0, [pc, #20]	@ (8004798 <HAL_TIM_MspPostInit+0xb8>)
 8004782:	f000 ff7f 	bl	8005684 <HAL_GPIO_Init>
}
 8004786:	bf00      	nop
 8004788:	3728      	adds	r7, #40	@ 0x28
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40000400 	.word	0x40000400
 8004794:	40023800 	.word	0x40023800
 8004798:	40020400 	.word	0x40020400
 800479c:	40000800 	.word	0x40000800

080047a0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80047a4:	4b11      	ldr	r3, [pc, #68]	@ (80047ec <MX_USART1_UART_Init+0x4c>)
 80047a6:	4a12      	ldr	r2, [pc, #72]	@ (80047f0 <MX_USART1_UART_Init+0x50>)
 80047a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80047aa:	4b10      	ldr	r3, [pc, #64]	@ (80047ec <MX_USART1_UART_Init+0x4c>)
 80047ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80047b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80047b2:	4b0e      	ldr	r3, [pc, #56]	@ (80047ec <MX_USART1_UART_Init+0x4c>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80047b8:	4b0c      	ldr	r3, [pc, #48]	@ (80047ec <MX_USART1_UART_Init+0x4c>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80047be:	4b0b      	ldr	r3, [pc, #44]	@ (80047ec <MX_USART1_UART_Init+0x4c>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80047c4:	4b09      	ldr	r3, [pc, #36]	@ (80047ec <MX_USART1_UART_Init+0x4c>)
 80047c6:	220c      	movs	r2, #12
 80047c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047ca:	4b08      	ldr	r3, [pc, #32]	@ (80047ec <MX_USART1_UART_Init+0x4c>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80047d0:	4b06      	ldr	r3, [pc, #24]	@ (80047ec <MX_USART1_UART_Init+0x4c>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80047d6:	4805      	ldr	r0, [pc, #20]	@ (80047ec <MX_USART1_UART_Init+0x4c>)
 80047d8:	f004 f996 	bl	8008b08 <HAL_UART_Init>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d001      	beq.n	80047e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80047e2:	f7ff faf1 	bl	8003dc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80047e6:	bf00      	nop
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	20000978 	.word	0x20000978
 80047f0:	40011000 	.word	0x40011000

080047f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b08a      	sub	sp, #40	@ 0x28
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047fc:	f107 0314 	add.w	r3, r7, #20
 8004800:	2200      	movs	r2, #0
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	605a      	str	r2, [r3, #4]
 8004806:	609a      	str	r2, [r3, #8]
 8004808:	60da      	str	r2, [r3, #12]
 800480a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a4d      	ldr	r2, [pc, #308]	@ (8004948 <HAL_UART_MspInit+0x154>)
 8004812:	4293      	cmp	r3, r2
 8004814:	f040 8094 	bne.w	8004940 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004818:	2300      	movs	r3, #0
 800481a:	613b      	str	r3, [r7, #16]
 800481c:	4b4b      	ldr	r3, [pc, #300]	@ (800494c <HAL_UART_MspInit+0x158>)
 800481e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004820:	4a4a      	ldr	r2, [pc, #296]	@ (800494c <HAL_UART_MspInit+0x158>)
 8004822:	f043 0310 	orr.w	r3, r3, #16
 8004826:	6453      	str	r3, [r2, #68]	@ 0x44
 8004828:	4b48      	ldr	r3, [pc, #288]	@ (800494c <HAL_UART_MspInit+0x158>)
 800482a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800482c:	f003 0310 	and.w	r3, r3, #16
 8004830:	613b      	str	r3, [r7, #16]
 8004832:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004834:	2300      	movs	r3, #0
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	4b44      	ldr	r3, [pc, #272]	@ (800494c <HAL_UART_MspInit+0x158>)
 800483a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800483c:	4a43      	ldr	r2, [pc, #268]	@ (800494c <HAL_UART_MspInit+0x158>)
 800483e:	f043 0301 	orr.w	r3, r3, #1
 8004842:	6313      	str	r3, [r2, #48]	@ 0x30
 8004844:	4b41      	ldr	r3, [pc, #260]	@ (800494c <HAL_UART_MspInit+0x158>)
 8004846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004848:	f003 0301 	and.w	r3, r3, #1
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004850:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004854:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004856:	2302      	movs	r3, #2
 8004858:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800485a:	2300      	movs	r3, #0
 800485c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800485e:	2303      	movs	r3, #3
 8004860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004862:	2307      	movs	r3, #7
 8004864:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004866:	f107 0314 	add.w	r3, r7, #20
 800486a:	4619      	mov	r1, r3
 800486c:	4838      	ldr	r0, [pc, #224]	@ (8004950 <HAL_UART_MspInit+0x15c>)
 800486e:	f000 ff09 	bl	8005684 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004872:	4b38      	ldr	r3, [pc, #224]	@ (8004954 <HAL_UART_MspInit+0x160>)
 8004874:	4a38      	ldr	r2, [pc, #224]	@ (8004958 <HAL_UART_MspInit+0x164>)
 8004876:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004878:	4b36      	ldr	r3, [pc, #216]	@ (8004954 <HAL_UART_MspInit+0x160>)
 800487a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800487e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004880:	4b34      	ldr	r3, [pc, #208]	@ (8004954 <HAL_UART_MspInit+0x160>)
 8004882:	2200      	movs	r2, #0
 8004884:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004886:	4b33      	ldr	r3, [pc, #204]	@ (8004954 <HAL_UART_MspInit+0x160>)
 8004888:	2200      	movs	r2, #0
 800488a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800488c:	4b31      	ldr	r3, [pc, #196]	@ (8004954 <HAL_UART_MspInit+0x160>)
 800488e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004892:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004894:	4b2f      	ldr	r3, [pc, #188]	@ (8004954 <HAL_UART_MspInit+0x160>)
 8004896:	2200      	movs	r2, #0
 8004898:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800489a:	4b2e      	ldr	r3, [pc, #184]	@ (8004954 <HAL_UART_MspInit+0x160>)
 800489c:	2200      	movs	r2, #0
 800489e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80048a0:	4b2c      	ldr	r3, [pc, #176]	@ (8004954 <HAL_UART_MspInit+0x160>)
 80048a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048a6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80048a8:	4b2a      	ldr	r3, [pc, #168]	@ (8004954 <HAL_UART_MspInit+0x160>)
 80048aa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80048ae:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80048b0:	4b28      	ldr	r3, [pc, #160]	@ (8004954 <HAL_UART_MspInit+0x160>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80048b6:	4827      	ldr	r0, [pc, #156]	@ (8004954 <HAL_UART_MspInit+0x160>)
 80048b8:	f000 fa84 	bl	8004dc4 <HAL_DMA_Init>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 80048c2:	f7ff fa81 	bl	8003dc8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a22      	ldr	r2, [pc, #136]	@ (8004954 <HAL_UART_MspInit+0x160>)
 80048ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80048cc:	4a21      	ldr	r2, [pc, #132]	@ (8004954 <HAL_UART_MspInit+0x160>)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80048d2:	4b22      	ldr	r3, [pc, #136]	@ (800495c <HAL_UART_MspInit+0x168>)
 80048d4:	4a22      	ldr	r2, [pc, #136]	@ (8004960 <HAL_UART_MspInit+0x16c>)
 80048d6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80048d8:	4b20      	ldr	r3, [pc, #128]	@ (800495c <HAL_UART_MspInit+0x168>)
 80048da:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80048de:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80048e0:	4b1e      	ldr	r3, [pc, #120]	@ (800495c <HAL_UART_MspInit+0x168>)
 80048e2:	2240      	movs	r2, #64	@ 0x40
 80048e4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048e6:	4b1d      	ldr	r3, [pc, #116]	@ (800495c <HAL_UART_MspInit+0x168>)
 80048e8:	2200      	movs	r2, #0
 80048ea:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80048ec:	4b1b      	ldr	r3, [pc, #108]	@ (800495c <HAL_UART_MspInit+0x168>)
 80048ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048f2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048f4:	4b19      	ldr	r3, [pc, #100]	@ (800495c <HAL_UART_MspInit+0x168>)
 80048f6:	2200      	movs	r2, #0
 80048f8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048fa:	4b18      	ldr	r3, [pc, #96]	@ (800495c <HAL_UART_MspInit+0x168>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004900:	4b16      	ldr	r3, [pc, #88]	@ (800495c <HAL_UART_MspInit+0x168>)
 8004902:	2200      	movs	r2, #0
 8004904:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004906:	4b15      	ldr	r3, [pc, #84]	@ (800495c <HAL_UART_MspInit+0x168>)
 8004908:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800490c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800490e:	4b13      	ldr	r3, [pc, #76]	@ (800495c <HAL_UART_MspInit+0x168>)
 8004910:	2200      	movs	r2, #0
 8004912:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004914:	4811      	ldr	r0, [pc, #68]	@ (800495c <HAL_UART_MspInit+0x168>)
 8004916:	f000 fa55 	bl	8004dc4 <HAL_DMA_Init>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <HAL_UART_MspInit+0x130>
    {
      Error_Handler();
 8004920:	f7ff fa52 	bl	8003dc8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a0d      	ldr	r2, [pc, #52]	@ (800495c <HAL_UART_MspInit+0x168>)
 8004928:	639a      	str	r2, [r3, #56]	@ 0x38
 800492a:	4a0c      	ldr	r2, [pc, #48]	@ (800495c <HAL_UART_MspInit+0x168>)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004930:	2200      	movs	r2, #0
 8004932:	2100      	movs	r1, #0
 8004934:	2025      	movs	r0, #37	@ 0x25
 8004936:	f000 fa00 	bl	8004d3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800493a:	2025      	movs	r0, #37	@ 0x25
 800493c:	f000 fa19 	bl	8004d72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004940:	bf00      	nop
 8004942:	3728      	adds	r7, #40	@ 0x28
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}
 8004948:	40011000 	.word	0x40011000
 800494c:	40023800 	.word	0x40023800
 8004950:	40020000 	.word	0x40020000
 8004954:	200009c0 	.word	0x200009c0
 8004958:	40026440 	.word	0x40026440
 800495c:	20000a20 	.word	0x20000a20
 8004960:	400264b8 	.word	0x400264b8

08004964 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a0f      	ldr	r2, [pc, #60]	@ (80049b0 <HAL_UART_MspDeInit+0x4c>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d117      	bne.n	80049a6 <HAL_UART_MspDeInit+0x42>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8004976:	4b0f      	ldr	r3, [pc, #60]	@ (80049b4 <HAL_UART_MspDeInit+0x50>)
 8004978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497a:	4a0e      	ldr	r2, [pc, #56]	@ (80049b4 <HAL_UART_MspDeInit+0x50>)
 800497c:	f023 0310 	bic.w	r3, r3, #16
 8004980:	6453      	str	r3, [r2, #68]	@ 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8004982:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004986:	480c      	ldr	r0, [pc, #48]	@ (80049b8 <HAL_UART_MspDeInit+0x54>)
 8004988:	f001 f800 	bl	800598c <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004990:	4618      	mov	r0, r3
 8004992:	f000 fac5 	bl	8004f20 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800499a:	4618      	mov	r0, r3
 800499c:	f000 fac0 	bl	8004f20 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80049a0:	2025      	movs	r0, #37	@ 0x25
 80049a2:	f000 f9f4 	bl	8004d8e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 80049a6:	bf00      	nop
 80049a8:	3708      	adds	r7, #8
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	40011000 	.word	0x40011000
 80049b4:	40023800 	.word	0x40023800
 80049b8:	40020000 	.word	0x40020000

080049bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80049bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80049f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80049c0:	f7ff fb58 	bl	8004074 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80049c4:	480c      	ldr	r0, [pc, #48]	@ (80049f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80049c6:	490d      	ldr	r1, [pc, #52]	@ (80049fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80049c8:	4a0d      	ldr	r2, [pc, #52]	@ (8004a00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80049ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80049cc:	e002      	b.n	80049d4 <LoopCopyDataInit>

080049ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049d2:	3304      	adds	r3, #4

080049d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049d8:	d3f9      	bcc.n	80049ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049da:	4a0a      	ldr	r2, [pc, #40]	@ (8004a04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80049dc:	4c0a      	ldr	r4, [pc, #40]	@ (8004a08 <LoopFillZerobss+0x22>)
  movs r3, #0
 80049de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049e0:	e001      	b.n	80049e6 <LoopFillZerobss>

080049e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049e4:	3204      	adds	r2, #4

080049e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049e8:	d3fb      	bcc.n	80049e2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80049ea:	f007 fb55 	bl	800c098 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80049ee:	f7fe fec9 	bl	8003784 <main>
  bx  lr    
 80049f2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80049f4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80049f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049fc:	200003d4 	.word	0x200003d4
  ldr r2, =_sidata
 8004a00:	080104cc 	.word	0x080104cc
  ldr r2, =_sbss
 8004a04:	200003d4 	.word	0x200003d4
  ldr r4, =_ebss
 8004a08:	20000bd0 	.word	0x20000bd0

08004a0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a0c:	e7fe      	b.n	8004a0c <ADC_IRQHandler>
	...

08004a10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a14:	4b0e      	ldr	r3, [pc, #56]	@ (8004a50 <HAL_Init+0x40>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a0d      	ldr	r2, [pc, #52]	@ (8004a50 <HAL_Init+0x40>)
 8004a1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004a1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a20:	4b0b      	ldr	r3, [pc, #44]	@ (8004a50 <HAL_Init+0x40>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a0a      	ldr	r2, [pc, #40]	@ (8004a50 <HAL_Init+0x40>)
 8004a26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a2c:	4b08      	ldr	r3, [pc, #32]	@ (8004a50 <HAL_Init+0x40>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a07      	ldr	r2, [pc, #28]	@ (8004a50 <HAL_Init+0x40>)
 8004a32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a38:	2003      	movs	r0, #3
 8004a3a:	f000 f973 	bl	8004d24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a3e:	200f      	movs	r0, #15
 8004a40:	f000 f808 	bl	8004a54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a44:	f7ff f9c6 	bl	8003dd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	40023c00 	.word	0x40023c00

08004a54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a5c:	4b12      	ldr	r3, [pc, #72]	@ (8004aa8 <HAL_InitTick+0x54>)
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	4b12      	ldr	r3, [pc, #72]	@ (8004aac <HAL_InitTick+0x58>)
 8004a62:	781b      	ldrb	r3, [r3, #0]
 8004a64:	4619      	mov	r1, r3
 8004a66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 f999 	bl	8004daa <HAL_SYSTICK_Config>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e00e      	b.n	8004aa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2b0f      	cmp	r3, #15
 8004a86:	d80a      	bhi.n	8004a9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a88:	2200      	movs	r2, #0
 8004a8a:	6879      	ldr	r1, [r7, #4]
 8004a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a90:	f000 f953 	bl	8004d3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a94:	4a06      	ldr	r2, [pc, #24]	@ (8004ab0 <HAL_InitTick+0x5c>)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	e000      	b.n	8004aa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3708      	adds	r7, #8
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	20000200 	.word	0x20000200
 8004aac:	20000208 	.word	0x20000208
 8004ab0:	20000204 	.word	0x20000204

08004ab4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ab8:	4b06      	ldr	r3, [pc, #24]	@ (8004ad4 <HAL_IncTick+0x20>)
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	461a      	mov	r2, r3
 8004abe:	4b06      	ldr	r3, [pc, #24]	@ (8004ad8 <HAL_IncTick+0x24>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4413      	add	r3, r2
 8004ac4:	4a04      	ldr	r2, [pc, #16]	@ (8004ad8 <HAL_IncTick+0x24>)
 8004ac6:	6013      	str	r3, [r2, #0]
}
 8004ac8:	bf00      	nop
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	20000208 	.word	0x20000208
 8004ad8:	20000a80 	.word	0x20000a80

08004adc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004adc:	b480      	push	{r7}
 8004ade:	af00      	add	r7, sp, #0
  return uwTick;
 8004ae0:	4b03      	ldr	r3, [pc, #12]	@ (8004af0 <HAL_GetTick+0x14>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr
 8004aee:	bf00      	nop
 8004af0:	20000a80 	.word	0x20000a80

08004af4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004afc:	f7ff ffee 	bl	8004adc <HAL_GetTick>
 8004b00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0c:	d005      	beq.n	8004b1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8004b38 <HAL_Delay+0x44>)
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	461a      	mov	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	4413      	add	r3, r2
 8004b18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004b1a:	bf00      	nop
 8004b1c:	f7ff ffde 	bl	8004adc <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d8f7      	bhi.n	8004b1c <HAL_Delay+0x28>
  {
  }
}
 8004b2c:	bf00      	nop
 8004b2e:	bf00      	nop
 8004b30:	3710      	adds	r7, #16
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	20000208 	.word	0x20000208

08004b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b085      	sub	sp, #20
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b80 <__NVIC_SetPriorityGrouping+0x44>)
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b52:	68ba      	ldr	r2, [r7, #8]
 8004b54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004b58:	4013      	ands	r3, r2
 8004b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b6e:	4a04      	ldr	r2, [pc, #16]	@ (8004b80 <__NVIC_SetPriorityGrouping+0x44>)
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	60d3      	str	r3, [r2, #12]
}
 8004b74:	bf00      	nop
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr
 8004b80:	e000ed00 	.word	0xe000ed00

08004b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b88:	4b04      	ldr	r3, [pc, #16]	@ (8004b9c <__NVIC_GetPriorityGrouping+0x18>)
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	0a1b      	lsrs	r3, r3, #8
 8004b8e:	f003 0307 	and.w	r3, r3, #7
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	e000ed00 	.word	0xe000ed00

08004ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	db0b      	blt.n	8004bca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bb2:	79fb      	ldrb	r3, [r7, #7]
 8004bb4:	f003 021f 	and.w	r2, r3, #31
 8004bb8:	4907      	ldr	r1, [pc, #28]	@ (8004bd8 <__NVIC_EnableIRQ+0x38>)
 8004bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bbe:	095b      	lsrs	r3, r3, #5
 8004bc0:	2001      	movs	r0, #1
 8004bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8004bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	e000e100 	.word	0xe000e100

08004bdc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	4603      	mov	r3, r0
 8004be4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	db12      	blt.n	8004c14 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	f003 021f 	and.w	r2, r3, #31
 8004bf4:	490a      	ldr	r1, [pc, #40]	@ (8004c20 <__NVIC_DisableIRQ+0x44>)
 8004bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bfa:	095b      	lsrs	r3, r3, #5
 8004bfc:	2001      	movs	r0, #1
 8004bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8004c02:	3320      	adds	r3, #32
 8004c04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004c08:	f3bf 8f4f 	dsb	sy
}
 8004c0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004c0e:	f3bf 8f6f 	isb	sy
}
 8004c12:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004c14:	bf00      	nop
 8004c16:	370c      	adds	r7, #12
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr
 8004c20:	e000e100 	.word	0xe000e100

08004c24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	6039      	str	r1, [r7, #0]
 8004c2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	db0a      	blt.n	8004c4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	b2da      	uxtb	r2, r3
 8004c3c:	490c      	ldr	r1, [pc, #48]	@ (8004c70 <__NVIC_SetPriority+0x4c>)
 8004c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c42:	0112      	lsls	r2, r2, #4
 8004c44:	b2d2      	uxtb	r2, r2
 8004c46:	440b      	add	r3, r1
 8004c48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c4c:	e00a      	b.n	8004c64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	b2da      	uxtb	r2, r3
 8004c52:	4908      	ldr	r1, [pc, #32]	@ (8004c74 <__NVIC_SetPriority+0x50>)
 8004c54:	79fb      	ldrb	r3, [r7, #7]
 8004c56:	f003 030f 	and.w	r3, r3, #15
 8004c5a:	3b04      	subs	r3, #4
 8004c5c:	0112      	lsls	r2, r2, #4
 8004c5e:	b2d2      	uxtb	r2, r2
 8004c60:	440b      	add	r3, r1
 8004c62:	761a      	strb	r2, [r3, #24]
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr
 8004c70:	e000e100 	.word	0xe000e100
 8004c74:	e000ed00 	.word	0xe000ed00

08004c78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b089      	sub	sp, #36	@ 0x24
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f003 0307 	and.w	r3, r3, #7
 8004c8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	f1c3 0307 	rsb	r3, r3, #7
 8004c92:	2b04      	cmp	r3, #4
 8004c94:	bf28      	it	cs
 8004c96:	2304      	movcs	r3, #4
 8004c98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	3304      	adds	r3, #4
 8004c9e:	2b06      	cmp	r3, #6
 8004ca0:	d902      	bls.n	8004ca8 <NVIC_EncodePriority+0x30>
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	3b03      	subs	r3, #3
 8004ca6:	e000      	b.n	8004caa <NVIC_EncodePriority+0x32>
 8004ca8:	2300      	movs	r3, #0
 8004caa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cac:	f04f 32ff 	mov.w	r2, #4294967295
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb6:	43da      	mvns	r2, r3
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	401a      	ands	r2, r3
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004cca:	43d9      	mvns	r1, r3
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cd0:	4313      	orrs	r3, r2
         );
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3724      	adds	r7, #36	@ 0x24
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
	...

08004ce0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	3b01      	subs	r3, #1
 8004cec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cf0:	d301      	bcc.n	8004cf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e00f      	b.n	8004d16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8004d20 <SysTick_Config+0x40>)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cfe:	210f      	movs	r1, #15
 8004d00:	f04f 30ff 	mov.w	r0, #4294967295
 8004d04:	f7ff ff8e 	bl	8004c24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d08:	4b05      	ldr	r3, [pc, #20]	@ (8004d20 <SysTick_Config+0x40>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d0e:	4b04      	ldr	r3, [pc, #16]	@ (8004d20 <SysTick_Config+0x40>)
 8004d10:	2207      	movs	r2, #7
 8004d12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3708      	adds	r7, #8
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	e000e010 	.word	0xe000e010

08004d24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f7ff ff05 	bl	8004b3c <__NVIC_SetPriorityGrouping>
}
 8004d32:	bf00      	nop
 8004d34:	3708      	adds	r7, #8
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b086      	sub	sp, #24
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	4603      	mov	r3, r0
 8004d42:	60b9      	str	r1, [r7, #8]
 8004d44:	607a      	str	r2, [r7, #4]
 8004d46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004d4c:	f7ff ff1a 	bl	8004b84 <__NVIC_GetPriorityGrouping>
 8004d50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	68b9      	ldr	r1, [r7, #8]
 8004d56:	6978      	ldr	r0, [r7, #20]
 8004d58:	f7ff ff8e 	bl	8004c78 <NVIC_EncodePriority>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d62:	4611      	mov	r1, r2
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7ff ff5d 	bl	8004c24 <__NVIC_SetPriority>
}
 8004d6a:	bf00      	nop
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b082      	sub	sp, #8
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	4603      	mov	r3, r0
 8004d7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f7ff ff0d 	bl	8004ba0 <__NVIC_EnableIRQ>
}
 8004d86:	bf00      	nop
 8004d88:	3708      	adds	r7, #8
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b082      	sub	sp, #8
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	4603      	mov	r3, r0
 8004d96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f7ff ff1d 	bl	8004bdc <__NVIC_DisableIRQ>
}
 8004da2:	bf00      	nop
 8004da4:	3708      	adds	r7, #8
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b082      	sub	sp, #8
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f7ff ff94 	bl	8004ce0 <SysTick_Config>
 8004db8:	4603      	mov	r3, r0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3708      	adds	r7, #8
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
	...

08004dc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b086      	sub	sp, #24
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004dd0:	f7ff fe84 	bl	8004adc <HAL_GetTick>
 8004dd4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d101      	bne.n	8004de0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e099      	b.n	8004f14 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2202      	movs	r2, #2
 8004de4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f022 0201 	bic.w	r2, r2, #1
 8004dfe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e00:	e00f      	b.n	8004e22 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004e02:	f7ff fe6b 	bl	8004adc <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b05      	cmp	r3, #5
 8004e0e:	d908      	bls.n	8004e22 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2220      	movs	r2, #32
 8004e14:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2203      	movs	r2, #3
 8004e1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e078      	b.n	8004f14 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d1e8      	bne.n	8004e02 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	4b38      	ldr	r3, [pc, #224]	@ (8004f1c <HAL_DMA_Init+0x158>)
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	691b      	ldr	r3, [r3, #16]
 8004e54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a1b      	ldr	r3, [r3, #32]
 8004e6c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e6e:	697a      	ldr	r2, [r7, #20]
 8004e70:	4313      	orrs	r3, r2
 8004e72:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e78:	2b04      	cmp	r3, #4
 8004e7a:	d107      	bne.n	8004e8c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e84:	4313      	orrs	r3, r2
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	697a      	ldr	r2, [r7, #20]
 8004e92:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	f023 0307 	bic.w	r3, r3, #7
 8004ea2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea8:	697a      	ldr	r2, [r7, #20]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb2:	2b04      	cmp	r3, #4
 8004eb4:	d117      	bne.n	8004ee6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00e      	beq.n	8004ee6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 fb5f 	bl	800558c <DMA_CheckFifoParam>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d008      	beq.n	8004ee6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2240      	movs	r2, #64	@ 0x40
 8004ed8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e016      	b.n	8004f14 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 fb16 	bl	8005520 <DMA_CalcBaseAndBitshift>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004efc:	223f      	movs	r2, #63	@ 0x3f
 8004efe:	409a      	lsls	r2, r3
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004f12:	2300      	movs	r3, #0
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3718      	adds	r7, #24
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	f010803f 	.word	0xf010803f

08004f20 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e050      	b.n	8004fd4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d101      	bne.n	8004f42 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004f3e:	2302      	movs	r3, #2
 8004f40:	e048      	b.n	8004fd4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f022 0201 	bic.w	r2, r2, #1
 8004f50:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2200      	movs	r2, #0
 8004f58:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2200      	movs	r2, #0
 8004f68:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2200      	movs	r2, #0
 8004f78:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2221      	movs	r2, #33	@ 0x21
 8004f80:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 facc 	bl	8005520 <DMA_CalcBaseAndBitshift>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fb4:	223f      	movs	r2, #63	@ 0x3f
 8004fb6:	409a      	lsls	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3710      	adds	r7, #16
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b086      	sub	sp, #24
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
 8004fe8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fea:	2300      	movs	r3, #0
 8004fec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <HAL_DMA_Start_IT+0x26>
 8004ffe:	2302      	movs	r3, #2
 8005000:	e040      	b.n	8005084 <HAL_DMA_Start_IT+0xa8>
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b01      	cmp	r3, #1
 8005014:	d12f      	bne.n	8005076 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2202      	movs	r2, #2
 800501a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	68b9      	ldr	r1, [r7, #8]
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f000 fa4a 	bl	80054c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005034:	223f      	movs	r2, #63	@ 0x3f
 8005036:	409a      	lsls	r2, r3
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f042 0216 	orr.w	r2, r2, #22
 800504a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005050:	2b00      	cmp	r3, #0
 8005052:	d007      	beq.n	8005064 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0208 	orr.w	r2, r2, #8
 8005062:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f042 0201 	orr.w	r2, r2, #1
 8005072:	601a      	str	r2, [r3, #0]
 8005074:	e005      	b.n	8005082 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800507e:	2302      	movs	r3, #2
 8005080:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005082:	7dfb      	ldrb	r3, [r7, #23]
}
 8005084:	4618      	mov	r0, r3
 8005086:	3718      	adds	r7, #24
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005098:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800509a:	f7ff fd1f 	bl	8004adc <HAL_GetTick>
 800509e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d008      	beq.n	80050be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2280      	movs	r2, #128	@ 0x80
 80050b0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e052      	b.n	8005164 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 0216 	bic.w	r2, r2, #22
 80050cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	695a      	ldr	r2, [r3, #20]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80050dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d103      	bne.n	80050ee <HAL_DMA_Abort+0x62>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d007      	beq.n	80050fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f022 0208 	bic.w	r2, r2, #8
 80050fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f022 0201 	bic.w	r2, r2, #1
 800510c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800510e:	e013      	b.n	8005138 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005110:	f7ff fce4 	bl	8004adc <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	2b05      	cmp	r3, #5
 800511c:	d90c      	bls.n	8005138 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2220      	movs	r2, #32
 8005122:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2203      	movs	r2, #3
 8005128:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e015      	b.n	8005164 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1e4      	bne.n	8005110 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800514a:	223f      	movs	r2, #63	@ 0x3f
 800514c:	409a      	lsls	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005162:	2300      	movs	r3, #0
}
 8005164:	4618      	mov	r0, r3
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b02      	cmp	r3, #2
 800517e:	d004      	beq.n	800518a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2280      	movs	r2, #128	@ 0x80
 8005184:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e00c      	b.n	80051a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2205      	movs	r2, #5
 800518e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f022 0201 	bic.w	r2, r2, #1
 80051a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80051b8:	2300      	movs	r3, #0
 80051ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80051bc:	4b8e      	ldr	r3, [pc, #568]	@ (80053f8 <HAL_DMA_IRQHandler+0x248>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a8e      	ldr	r2, [pc, #568]	@ (80053fc <HAL_DMA_IRQHandler+0x24c>)
 80051c2:	fba2 2303 	umull	r2, r3, r2, r3
 80051c6:	0a9b      	lsrs	r3, r3, #10
 80051c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051da:	2208      	movs	r2, #8
 80051dc:	409a      	lsls	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	4013      	ands	r3, r2
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d01a      	beq.n	800521c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0304 	and.w	r3, r3, #4
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d013      	beq.n	800521c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f022 0204 	bic.w	r2, r2, #4
 8005202:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005208:	2208      	movs	r2, #8
 800520a:	409a      	lsls	r2, r3
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005214:	f043 0201 	orr.w	r2, r3, #1
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005220:	2201      	movs	r2, #1
 8005222:	409a      	lsls	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	4013      	ands	r3, r2
 8005228:	2b00      	cmp	r3, #0
 800522a:	d012      	beq.n	8005252 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005236:	2b00      	cmp	r3, #0
 8005238:	d00b      	beq.n	8005252 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800523e:	2201      	movs	r2, #1
 8005240:	409a      	lsls	r2, r3
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800524a:	f043 0202 	orr.w	r2, r3, #2
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005256:	2204      	movs	r2, #4
 8005258:	409a      	lsls	r2, r3
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	4013      	ands	r3, r2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d012      	beq.n	8005288 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0302 	and.w	r3, r3, #2
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00b      	beq.n	8005288 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005274:	2204      	movs	r2, #4
 8005276:	409a      	lsls	r2, r3
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005280:	f043 0204 	orr.w	r2, r3, #4
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800528c:	2210      	movs	r2, #16
 800528e:	409a      	lsls	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	4013      	ands	r3, r2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d043      	beq.n	8005320 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0308 	and.w	r3, r3, #8
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d03c      	beq.n	8005320 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052aa:	2210      	movs	r2, #16
 80052ac:	409a      	lsls	r2, r3
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d018      	beq.n	80052f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d108      	bne.n	80052e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d024      	beq.n	8005320 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	4798      	blx	r3
 80052de:	e01f      	b.n	8005320 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d01b      	beq.n	8005320 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	4798      	blx	r3
 80052f0:	e016      	b.n	8005320 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d107      	bne.n	8005310 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f022 0208 	bic.w	r2, r2, #8
 800530e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005314:	2b00      	cmp	r3, #0
 8005316:	d003      	beq.n	8005320 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005324:	2220      	movs	r2, #32
 8005326:	409a      	lsls	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	4013      	ands	r3, r2
 800532c:	2b00      	cmp	r3, #0
 800532e:	f000 808f 	beq.w	8005450 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0310 	and.w	r3, r3, #16
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 8087 	beq.w	8005450 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005346:	2220      	movs	r2, #32
 8005348:	409a      	lsls	r2, r3
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005354:	b2db      	uxtb	r3, r3
 8005356:	2b05      	cmp	r3, #5
 8005358:	d136      	bne.n	80053c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f022 0216 	bic.w	r2, r2, #22
 8005368:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	695a      	ldr	r2, [r3, #20]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005378:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537e:	2b00      	cmp	r3, #0
 8005380:	d103      	bne.n	800538a <HAL_DMA_IRQHandler+0x1da>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005386:	2b00      	cmp	r3, #0
 8005388:	d007      	beq.n	800539a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f022 0208 	bic.w	r2, r2, #8
 8005398:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800539e:	223f      	movs	r2, #63	@ 0x3f
 80053a0:	409a      	lsls	r2, r3
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2201      	movs	r2, #1
 80053aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d07e      	beq.n	80054bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	4798      	blx	r3
        }
        return;
 80053c6:	e079      	b.n	80054bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d01d      	beq.n	8005412 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10d      	bne.n	8005400 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d031      	beq.n	8005450 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	4798      	blx	r3
 80053f4:	e02c      	b.n	8005450 <HAL_DMA_IRQHandler+0x2a0>
 80053f6:	bf00      	nop
 80053f8:	20000200 	.word	0x20000200
 80053fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005404:	2b00      	cmp	r3, #0
 8005406:	d023      	beq.n	8005450 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	4798      	blx	r3
 8005410:	e01e      	b.n	8005450 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10f      	bne.n	8005440 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f022 0210 	bic.w	r2, r2, #16
 800542e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005444:	2b00      	cmp	r3, #0
 8005446:	d003      	beq.n	8005450 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005454:	2b00      	cmp	r3, #0
 8005456:	d032      	beq.n	80054be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800545c:	f003 0301 	and.w	r3, r3, #1
 8005460:	2b00      	cmp	r3, #0
 8005462:	d022      	beq.n	80054aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2205      	movs	r2, #5
 8005468:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0201 	bic.w	r2, r2, #1
 800547a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	3301      	adds	r3, #1
 8005480:	60bb      	str	r3, [r7, #8]
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	429a      	cmp	r2, r3
 8005486:	d307      	bcc.n	8005498 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	d1f2      	bne.n	800547c <HAL_DMA_IRQHandler+0x2cc>
 8005496:	e000      	b.n	800549a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005498:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d005      	beq.n	80054be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	4798      	blx	r3
 80054ba:	e000      	b.n	80054be <HAL_DMA_IRQHandler+0x30e>
        return;
 80054bc:	bf00      	nop
    }
  }
}
 80054be:	3718      	adds	r7, #24
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b085      	sub	sp, #20
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	607a      	str	r2, [r7, #4]
 80054d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80054e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	683a      	ldr	r2, [r7, #0]
 80054e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	2b40      	cmp	r3, #64	@ 0x40
 80054f0:	d108      	bne.n	8005504 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68ba      	ldr	r2, [r7, #8]
 8005500:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005502:	e007      	b.n	8005514 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68ba      	ldr	r2, [r7, #8]
 800550a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	60da      	str	r2, [r3, #12]
}
 8005514:	bf00      	nop
 8005516:	3714      	adds	r7, #20
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005520:	b480      	push	{r7}
 8005522:	b085      	sub	sp, #20
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	b2db      	uxtb	r3, r3
 800552e:	3b10      	subs	r3, #16
 8005530:	4a14      	ldr	r2, [pc, #80]	@ (8005584 <DMA_CalcBaseAndBitshift+0x64>)
 8005532:	fba2 2303 	umull	r2, r3, r2, r3
 8005536:	091b      	lsrs	r3, r3, #4
 8005538:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800553a:	4a13      	ldr	r2, [pc, #76]	@ (8005588 <DMA_CalcBaseAndBitshift+0x68>)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	4413      	add	r3, r2
 8005540:	781b      	ldrb	r3, [r3, #0]
 8005542:	461a      	mov	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2b03      	cmp	r3, #3
 800554c:	d909      	bls.n	8005562 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005556:	f023 0303 	bic.w	r3, r3, #3
 800555a:	1d1a      	adds	r2, r3, #4
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005560:	e007      	b.n	8005572 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800556a:	f023 0303 	bic.w	r3, r3, #3
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005576:	4618      	mov	r0, r3
 8005578:	3714      	adds	r7, #20
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	aaaaaaab 	.word	0xaaaaaaab
 8005588:	0800fc28 	.word	0x0800fc28

0800558c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800558c:	b480      	push	{r7}
 800558e:	b085      	sub	sp, #20
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005594:	2300      	movs	r3, #0
 8005596:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800559c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	699b      	ldr	r3, [r3, #24]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d11f      	bne.n	80055e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	2b03      	cmp	r3, #3
 80055aa:	d856      	bhi.n	800565a <DMA_CheckFifoParam+0xce>
 80055ac:	a201      	add	r2, pc, #4	@ (adr r2, 80055b4 <DMA_CheckFifoParam+0x28>)
 80055ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b2:	bf00      	nop
 80055b4:	080055c5 	.word	0x080055c5
 80055b8:	080055d7 	.word	0x080055d7
 80055bc:	080055c5 	.word	0x080055c5
 80055c0:	0800565b 	.word	0x0800565b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d046      	beq.n	800565e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055d4:	e043      	b.n	800565e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055da:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80055de:	d140      	bne.n	8005662 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055e4:	e03d      	b.n	8005662 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055ee:	d121      	bne.n	8005634 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	2b03      	cmp	r3, #3
 80055f4:	d837      	bhi.n	8005666 <DMA_CheckFifoParam+0xda>
 80055f6:	a201      	add	r2, pc, #4	@ (adr r2, 80055fc <DMA_CheckFifoParam+0x70>)
 80055f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055fc:	0800560d 	.word	0x0800560d
 8005600:	08005613 	.word	0x08005613
 8005604:	0800560d 	.word	0x0800560d
 8005608:	08005625 	.word	0x08005625
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	73fb      	strb	r3, [r7, #15]
      break;
 8005610:	e030      	b.n	8005674 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005616:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d025      	beq.n	800566a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005622:	e022      	b.n	800566a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005628:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800562c:	d11f      	bne.n	800566e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005632:	e01c      	b.n	800566e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	2b02      	cmp	r3, #2
 8005638:	d903      	bls.n	8005642 <DMA_CheckFifoParam+0xb6>
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	2b03      	cmp	r3, #3
 800563e:	d003      	beq.n	8005648 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005640:	e018      	b.n	8005674 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	73fb      	strb	r3, [r7, #15]
      break;
 8005646:	e015      	b.n	8005674 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800564c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00e      	beq.n	8005672 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	73fb      	strb	r3, [r7, #15]
      break;
 8005658:	e00b      	b.n	8005672 <DMA_CheckFifoParam+0xe6>
      break;
 800565a:	bf00      	nop
 800565c:	e00a      	b.n	8005674 <DMA_CheckFifoParam+0xe8>
      break;
 800565e:	bf00      	nop
 8005660:	e008      	b.n	8005674 <DMA_CheckFifoParam+0xe8>
      break;
 8005662:	bf00      	nop
 8005664:	e006      	b.n	8005674 <DMA_CheckFifoParam+0xe8>
      break;
 8005666:	bf00      	nop
 8005668:	e004      	b.n	8005674 <DMA_CheckFifoParam+0xe8>
      break;
 800566a:	bf00      	nop
 800566c:	e002      	b.n	8005674 <DMA_CheckFifoParam+0xe8>
      break;   
 800566e:	bf00      	nop
 8005670:	e000      	b.n	8005674 <DMA_CheckFifoParam+0xe8>
      break;
 8005672:	bf00      	nop
    }
  } 
  
  return status; 
 8005674:	7bfb      	ldrb	r3, [r7, #15]
}
 8005676:	4618      	mov	r0, r3
 8005678:	3714      	adds	r7, #20
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop

08005684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005684:	b480      	push	{r7}
 8005686:	b089      	sub	sp, #36	@ 0x24
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800568e:	2300      	movs	r3, #0
 8005690:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005692:	2300      	movs	r3, #0
 8005694:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005696:	2300      	movs	r3, #0
 8005698:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800569a:	2300      	movs	r3, #0
 800569c:	61fb      	str	r3, [r7, #28]
 800569e:	e159      	b.n	8005954 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80056a0:	2201      	movs	r2, #1
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	fa02 f303 	lsl.w	r3, r2, r3
 80056a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	697a      	ldr	r2, [r7, #20]
 80056b0:	4013      	ands	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80056b4:	693a      	ldr	r2, [r7, #16]
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	f040 8148 	bne.w	800594e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f003 0303 	and.w	r3, r3, #3
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d005      	beq.n	80056d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d130      	bne.n	8005738 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	2203      	movs	r2, #3
 80056e2:	fa02 f303 	lsl.w	r3, r2, r3
 80056e6:	43db      	mvns	r3, r3
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	4013      	ands	r3, r2
 80056ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	68da      	ldr	r2, [r3, #12]
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	005b      	lsls	r3, r3, #1
 80056f6:	fa02 f303 	lsl.w	r3, r2, r3
 80056fa:	69ba      	ldr	r2, [r7, #24]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	69ba      	ldr	r2, [r7, #24]
 8005704:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800570c:	2201      	movs	r2, #1
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	43db      	mvns	r3, r3
 8005716:	69ba      	ldr	r2, [r7, #24]
 8005718:	4013      	ands	r3, r2
 800571a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	091b      	lsrs	r3, r3, #4
 8005722:	f003 0201 	and.w	r2, r3, #1
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	fa02 f303 	lsl.w	r3, r2, r3
 800572c:	69ba      	ldr	r2, [r7, #24]
 800572e:	4313      	orrs	r3, r2
 8005730:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	69ba      	ldr	r2, [r7, #24]
 8005736:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f003 0303 	and.w	r3, r3, #3
 8005740:	2b03      	cmp	r3, #3
 8005742:	d017      	beq.n	8005774 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	005b      	lsls	r3, r3, #1
 800574e:	2203      	movs	r2, #3
 8005750:	fa02 f303 	lsl.w	r3, r2, r3
 8005754:	43db      	mvns	r3, r3
 8005756:	69ba      	ldr	r2, [r7, #24]
 8005758:	4013      	ands	r3, r2
 800575a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	689a      	ldr	r2, [r3, #8]
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	005b      	lsls	r3, r3, #1
 8005764:	fa02 f303 	lsl.w	r3, r2, r3
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	4313      	orrs	r3, r2
 800576c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	69ba      	ldr	r2, [r7, #24]
 8005772:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f003 0303 	and.w	r3, r3, #3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d123      	bne.n	80057c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	08da      	lsrs	r2, r3, #3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	3208      	adds	r2, #8
 8005788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800578c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	f003 0307 	and.w	r3, r3, #7
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	220f      	movs	r2, #15
 8005798:	fa02 f303 	lsl.w	r3, r2, r3
 800579c:	43db      	mvns	r3, r3
 800579e:	69ba      	ldr	r2, [r7, #24]
 80057a0:	4013      	ands	r3, r2
 80057a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	691a      	ldr	r2, [r3, #16]
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	f003 0307 	and.w	r3, r3, #7
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	fa02 f303 	lsl.w	r3, r2, r3
 80057b4:	69ba      	ldr	r2, [r7, #24]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	08da      	lsrs	r2, r3, #3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	3208      	adds	r2, #8
 80057c2:	69b9      	ldr	r1, [r7, #24]
 80057c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	005b      	lsls	r3, r3, #1
 80057d2:	2203      	movs	r2, #3
 80057d4:	fa02 f303 	lsl.w	r3, r2, r3
 80057d8:	43db      	mvns	r3, r3
 80057da:	69ba      	ldr	r2, [r7, #24]
 80057dc:	4013      	ands	r3, r2
 80057de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f003 0203 	and.w	r2, r3, #3
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	005b      	lsls	r3, r3, #1
 80057ec:	fa02 f303 	lsl.w	r3, r2, r3
 80057f0:	69ba      	ldr	r2, [r7, #24]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	69ba      	ldr	r2, [r7, #24]
 80057fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 80a2 	beq.w	800594e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800580a:	2300      	movs	r3, #0
 800580c:	60fb      	str	r3, [r7, #12]
 800580e:	4b57      	ldr	r3, [pc, #348]	@ (800596c <HAL_GPIO_Init+0x2e8>)
 8005810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005812:	4a56      	ldr	r2, [pc, #344]	@ (800596c <HAL_GPIO_Init+0x2e8>)
 8005814:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005818:	6453      	str	r3, [r2, #68]	@ 0x44
 800581a:	4b54      	ldr	r3, [pc, #336]	@ (800596c <HAL_GPIO_Init+0x2e8>)
 800581c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800581e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005822:	60fb      	str	r3, [r7, #12]
 8005824:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005826:	4a52      	ldr	r2, [pc, #328]	@ (8005970 <HAL_GPIO_Init+0x2ec>)
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	089b      	lsrs	r3, r3, #2
 800582c:	3302      	adds	r3, #2
 800582e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005832:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	f003 0303 	and.w	r3, r3, #3
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	220f      	movs	r2, #15
 800583e:	fa02 f303 	lsl.w	r3, r2, r3
 8005842:	43db      	mvns	r3, r3
 8005844:	69ba      	ldr	r2, [r7, #24]
 8005846:	4013      	ands	r3, r2
 8005848:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a49      	ldr	r2, [pc, #292]	@ (8005974 <HAL_GPIO_Init+0x2f0>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d019      	beq.n	8005886 <HAL_GPIO_Init+0x202>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a48      	ldr	r2, [pc, #288]	@ (8005978 <HAL_GPIO_Init+0x2f4>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d013      	beq.n	8005882 <HAL_GPIO_Init+0x1fe>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a47      	ldr	r2, [pc, #284]	@ (800597c <HAL_GPIO_Init+0x2f8>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d00d      	beq.n	800587e <HAL_GPIO_Init+0x1fa>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a46      	ldr	r2, [pc, #280]	@ (8005980 <HAL_GPIO_Init+0x2fc>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d007      	beq.n	800587a <HAL_GPIO_Init+0x1f6>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a45      	ldr	r2, [pc, #276]	@ (8005984 <HAL_GPIO_Init+0x300>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d101      	bne.n	8005876 <HAL_GPIO_Init+0x1f2>
 8005872:	2304      	movs	r3, #4
 8005874:	e008      	b.n	8005888 <HAL_GPIO_Init+0x204>
 8005876:	2307      	movs	r3, #7
 8005878:	e006      	b.n	8005888 <HAL_GPIO_Init+0x204>
 800587a:	2303      	movs	r3, #3
 800587c:	e004      	b.n	8005888 <HAL_GPIO_Init+0x204>
 800587e:	2302      	movs	r3, #2
 8005880:	e002      	b.n	8005888 <HAL_GPIO_Init+0x204>
 8005882:	2301      	movs	r3, #1
 8005884:	e000      	b.n	8005888 <HAL_GPIO_Init+0x204>
 8005886:	2300      	movs	r3, #0
 8005888:	69fa      	ldr	r2, [r7, #28]
 800588a:	f002 0203 	and.w	r2, r2, #3
 800588e:	0092      	lsls	r2, r2, #2
 8005890:	4093      	lsls	r3, r2
 8005892:	69ba      	ldr	r2, [r7, #24]
 8005894:	4313      	orrs	r3, r2
 8005896:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005898:	4935      	ldr	r1, [pc, #212]	@ (8005970 <HAL_GPIO_Init+0x2ec>)
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	089b      	lsrs	r3, r3, #2
 800589e:	3302      	adds	r3, #2
 80058a0:	69ba      	ldr	r2, [r7, #24]
 80058a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80058a6:	4b38      	ldr	r3, [pc, #224]	@ (8005988 <HAL_GPIO_Init+0x304>)
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	43db      	mvns	r3, r3
 80058b0:	69ba      	ldr	r2, [r7, #24]
 80058b2:	4013      	ands	r3, r2
 80058b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d003      	beq.n	80058ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80058c2:	69ba      	ldr	r2, [r7, #24]
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80058ca:	4a2f      	ldr	r2, [pc, #188]	@ (8005988 <HAL_GPIO_Init+0x304>)
 80058cc:	69bb      	ldr	r3, [r7, #24]
 80058ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80058d0:	4b2d      	ldr	r3, [pc, #180]	@ (8005988 <HAL_GPIO_Init+0x304>)
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	43db      	mvns	r3, r3
 80058da:	69ba      	ldr	r2, [r7, #24]
 80058dc:	4013      	ands	r3, r2
 80058de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d003      	beq.n	80058f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80058ec:	69ba      	ldr	r2, [r7, #24]
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80058f4:	4a24      	ldr	r2, [pc, #144]	@ (8005988 <HAL_GPIO_Init+0x304>)
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80058fa:	4b23      	ldr	r3, [pc, #140]	@ (8005988 <HAL_GPIO_Init+0x304>)
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	43db      	mvns	r3, r3
 8005904:	69ba      	ldr	r2, [r7, #24]
 8005906:	4013      	ands	r3, r2
 8005908:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d003      	beq.n	800591e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005916:	69ba      	ldr	r2, [r7, #24]
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	4313      	orrs	r3, r2
 800591c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800591e:	4a1a      	ldr	r2, [pc, #104]	@ (8005988 <HAL_GPIO_Init+0x304>)
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005924:	4b18      	ldr	r3, [pc, #96]	@ (8005988 <HAL_GPIO_Init+0x304>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	43db      	mvns	r3, r3
 800592e:	69ba      	ldr	r2, [r7, #24]
 8005930:	4013      	ands	r3, r2
 8005932:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800593c:	2b00      	cmp	r3, #0
 800593e:	d003      	beq.n	8005948 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005940:	69ba      	ldr	r2, [r7, #24]
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	4313      	orrs	r3, r2
 8005946:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005948:	4a0f      	ldr	r2, [pc, #60]	@ (8005988 <HAL_GPIO_Init+0x304>)
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	3301      	adds	r3, #1
 8005952:	61fb      	str	r3, [r7, #28]
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	2b0f      	cmp	r3, #15
 8005958:	f67f aea2 	bls.w	80056a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800595c:	bf00      	nop
 800595e:	bf00      	nop
 8005960:	3724      	adds	r7, #36	@ 0x24
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	40023800 	.word	0x40023800
 8005970:	40013800 	.word	0x40013800
 8005974:	40020000 	.word	0x40020000
 8005978:	40020400 	.word	0x40020400
 800597c:	40020800 	.word	0x40020800
 8005980:	40020c00 	.word	0x40020c00
 8005984:	40021000 	.word	0x40021000
 8005988:	40013c00 	.word	0x40013c00

0800598c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800598c:	b480      	push	{r7}
 800598e:	b087      	sub	sp, #28
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005996:	2300      	movs	r3, #0
 8005998:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800599a:	2300      	movs	r3, #0
 800599c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800599e:	2300      	movs	r3, #0
 80059a0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059a2:	2300      	movs	r3, #0
 80059a4:	617b      	str	r3, [r7, #20]
 80059a6:	e0bb      	b.n	8005b20 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80059a8:	2201      	movs	r2, #1
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	fa02 f303 	lsl.w	r3, r2, r3
 80059b0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80059b2:	683a      	ldr	r2, [r7, #0]
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	4013      	ands	r3, r2
 80059b8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	429a      	cmp	r2, r3
 80059c0:	f040 80ab 	bne.w	8005b1a <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80059c4:	4a5c      	ldr	r2, [pc, #368]	@ (8005b38 <HAL_GPIO_DeInit+0x1ac>)
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	089b      	lsrs	r3, r3, #2
 80059ca:	3302      	adds	r3, #2
 80059cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059d0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	f003 0303 	and.w	r3, r3, #3
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	220f      	movs	r2, #15
 80059dc:	fa02 f303 	lsl.w	r3, r2, r3
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	4013      	ands	r3, r2
 80059e4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a54      	ldr	r2, [pc, #336]	@ (8005b3c <HAL_GPIO_DeInit+0x1b0>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d019      	beq.n	8005a22 <HAL_GPIO_DeInit+0x96>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a53      	ldr	r2, [pc, #332]	@ (8005b40 <HAL_GPIO_DeInit+0x1b4>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d013      	beq.n	8005a1e <HAL_GPIO_DeInit+0x92>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a52      	ldr	r2, [pc, #328]	@ (8005b44 <HAL_GPIO_DeInit+0x1b8>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d00d      	beq.n	8005a1a <HAL_GPIO_DeInit+0x8e>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a51      	ldr	r2, [pc, #324]	@ (8005b48 <HAL_GPIO_DeInit+0x1bc>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d007      	beq.n	8005a16 <HAL_GPIO_DeInit+0x8a>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a50      	ldr	r2, [pc, #320]	@ (8005b4c <HAL_GPIO_DeInit+0x1c0>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d101      	bne.n	8005a12 <HAL_GPIO_DeInit+0x86>
 8005a0e:	2304      	movs	r3, #4
 8005a10:	e008      	b.n	8005a24 <HAL_GPIO_DeInit+0x98>
 8005a12:	2307      	movs	r3, #7
 8005a14:	e006      	b.n	8005a24 <HAL_GPIO_DeInit+0x98>
 8005a16:	2303      	movs	r3, #3
 8005a18:	e004      	b.n	8005a24 <HAL_GPIO_DeInit+0x98>
 8005a1a:	2302      	movs	r3, #2
 8005a1c:	e002      	b.n	8005a24 <HAL_GPIO_DeInit+0x98>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e000      	b.n	8005a24 <HAL_GPIO_DeInit+0x98>
 8005a22:	2300      	movs	r3, #0
 8005a24:	697a      	ldr	r2, [r7, #20]
 8005a26:	f002 0203 	and.w	r2, r2, #3
 8005a2a:	0092      	lsls	r2, r2, #2
 8005a2c:	4093      	lsls	r3, r2
 8005a2e:	68ba      	ldr	r2, [r7, #8]
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d132      	bne.n	8005a9a <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005a34:	4b46      	ldr	r3, [pc, #280]	@ (8005b50 <HAL_GPIO_DeInit+0x1c4>)
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	43db      	mvns	r3, r3
 8005a3c:	4944      	ldr	r1, [pc, #272]	@ (8005b50 <HAL_GPIO_DeInit+0x1c4>)
 8005a3e:	4013      	ands	r3, r2
 8005a40:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005a42:	4b43      	ldr	r3, [pc, #268]	@ (8005b50 <HAL_GPIO_DeInit+0x1c4>)
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	43db      	mvns	r3, r3
 8005a4a:	4941      	ldr	r1, [pc, #260]	@ (8005b50 <HAL_GPIO_DeInit+0x1c4>)
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005a50:	4b3f      	ldr	r3, [pc, #252]	@ (8005b50 <HAL_GPIO_DeInit+0x1c4>)
 8005a52:	68da      	ldr	r2, [r3, #12]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	43db      	mvns	r3, r3
 8005a58:	493d      	ldr	r1, [pc, #244]	@ (8005b50 <HAL_GPIO_DeInit+0x1c4>)
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005a5e:	4b3c      	ldr	r3, [pc, #240]	@ (8005b50 <HAL_GPIO_DeInit+0x1c4>)
 8005a60:	689a      	ldr	r2, [r3, #8]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	43db      	mvns	r3, r3
 8005a66:	493a      	ldr	r1, [pc, #232]	@ (8005b50 <HAL_GPIO_DeInit+0x1c4>)
 8005a68:	4013      	ands	r3, r2
 8005a6a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	f003 0303 	and.w	r3, r3, #3
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	220f      	movs	r2, #15
 8005a76:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005a7c:	4a2e      	ldr	r2, [pc, #184]	@ (8005b38 <HAL_GPIO_DeInit+0x1ac>)
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	089b      	lsrs	r3, r3, #2
 8005a82:	3302      	adds	r3, #2
 8005a84:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	43da      	mvns	r2, r3
 8005a8c:	482a      	ldr	r0, [pc, #168]	@ (8005b38 <HAL_GPIO_DeInit+0x1ac>)
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	089b      	lsrs	r3, r3, #2
 8005a92:	400a      	ands	r2, r1
 8005a94:	3302      	adds	r3, #2
 8005a96:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	005b      	lsls	r3, r3, #1
 8005aa2:	2103      	movs	r1, #3
 8005aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa8:	43db      	mvns	r3, r3
 8005aaa:	401a      	ands	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	08da      	lsrs	r2, r3, #3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	3208      	adds	r2, #8
 8005ab8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f003 0307 	and.w	r3, r3, #7
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	220f      	movs	r2, #15
 8005ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aca:	43db      	mvns	r3, r3
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	08d2      	lsrs	r2, r2, #3
 8005ad0:	4019      	ands	r1, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	3208      	adds	r2, #8
 8005ad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68da      	ldr	r2, [r3, #12]
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	005b      	lsls	r3, r3, #1
 8005ae2:	2103      	movs	r1, #3
 8005ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ae8:	43db      	mvns	r3, r3
 8005aea:	401a      	ands	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	2101      	movs	r1, #1
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	fa01 f303 	lsl.w	r3, r1, r3
 8005afc:	43db      	mvns	r3, r3
 8005afe:	401a      	ands	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	2103      	movs	r1, #3
 8005b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b12:	43db      	mvns	r3, r3
 8005b14:	401a      	ands	r2, r3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	3301      	adds	r3, #1
 8005b1e:	617b      	str	r3, [r7, #20]
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	2b0f      	cmp	r3, #15
 8005b24:	f67f af40 	bls.w	80059a8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005b28:	bf00      	nop
 8005b2a:	bf00      	nop
 8005b2c:	371c      	adds	r7, #28
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	40013800 	.word	0x40013800
 8005b3c:	40020000 	.word	0x40020000
 8005b40:	40020400 	.word	0x40020400
 8005b44:	40020800 	.word	0x40020800
 8005b48:	40020c00 	.word	0x40020c00
 8005b4c:	40021000 	.word	0x40021000
 8005b50:	40013c00 	.word	0x40013c00

08005b54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	691a      	ldr	r2, [r3, #16]
 8005b64:	887b      	ldrh	r3, [r7, #2]
 8005b66:	4013      	ands	r3, r2
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d002      	beq.n	8005b72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	73fb      	strb	r3, [r7, #15]
 8005b70:	e001      	b.n	8005b76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b72:	2300      	movs	r3, #0
 8005b74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3714      	adds	r7, #20
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	807b      	strh	r3, [r7, #2]
 8005b90:	4613      	mov	r3, r2
 8005b92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b94:	787b      	ldrb	r3, [r7, #1]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d003      	beq.n	8005ba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b9a:	887a      	ldrh	r2, [r7, #2]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005ba0:	e003      	b.n	8005baa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005ba2:	887b      	ldrh	r3, [r7, #2]
 8005ba4:	041a      	lsls	r2, r3, #16
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	619a      	str	r2, [r3, #24]
}
 8005baa:	bf00      	nop
 8005bac:	370c      	adds	r7, #12
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr

08005bb6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b085      	sub	sp, #20
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005bc8:	887a      	ldrh	r2, [r7, #2]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	4013      	ands	r3, r2
 8005bce:	041a      	lsls	r2, r3, #16
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	43d9      	mvns	r1, r3
 8005bd4:	887b      	ldrh	r3, [r7, #2]
 8005bd6:	400b      	ands	r3, r1
 8005bd8:	431a      	orrs	r2, r3
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	619a      	str	r2, [r3, #24]
}
 8005bde:	bf00      	nop
 8005be0:	3714      	adds	r7, #20
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
	...

08005bec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e12b      	b.n	8005e56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d106      	bne.n	8005c18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f7fc fab4 	bl	8002180 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2224      	movs	r2, #36	@ 0x24
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f022 0201 	bic.w	r2, r2, #1
 8005c2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005c50:	f001 fc20 	bl	8007494 <HAL_RCC_GetPCLK1Freq>
 8005c54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	4a81      	ldr	r2, [pc, #516]	@ (8005e60 <HAL_I2C_Init+0x274>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d807      	bhi.n	8005c70 <HAL_I2C_Init+0x84>
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	4a80      	ldr	r2, [pc, #512]	@ (8005e64 <HAL_I2C_Init+0x278>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	bf94      	ite	ls
 8005c68:	2301      	movls	r3, #1
 8005c6a:	2300      	movhi	r3, #0
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	e006      	b.n	8005c7e <HAL_I2C_Init+0x92>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	4a7d      	ldr	r2, [pc, #500]	@ (8005e68 <HAL_I2C_Init+0x27c>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	bf94      	ite	ls
 8005c78:	2301      	movls	r3, #1
 8005c7a:	2300      	movhi	r3, #0
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d001      	beq.n	8005c86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e0e7      	b.n	8005e56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	4a78      	ldr	r2, [pc, #480]	@ (8005e6c <HAL_I2C_Init+0x280>)
 8005c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8e:	0c9b      	lsrs	r3, r3, #18
 8005c90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	6a1b      	ldr	r3, [r3, #32]
 8005cac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	4a6a      	ldr	r2, [pc, #424]	@ (8005e60 <HAL_I2C_Init+0x274>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d802      	bhi.n	8005cc0 <HAL_I2C_Init+0xd4>
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	3301      	adds	r3, #1
 8005cbe:	e009      	b.n	8005cd4 <HAL_I2C_Init+0xe8>
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005cc6:	fb02 f303 	mul.w	r3, r2, r3
 8005cca:	4a69      	ldr	r2, [pc, #420]	@ (8005e70 <HAL_I2C_Init+0x284>)
 8005ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8005cd0:	099b      	lsrs	r3, r3, #6
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	6812      	ldr	r2, [r2, #0]
 8005cd8:	430b      	orrs	r3, r1
 8005cda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	69db      	ldr	r3, [r3, #28]
 8005ce2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005ce6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	495c      	ldr	r1, [pc, #368]	@ (8005e60 <HAL_I2C_Init+0x274>)
 8005cf0:	428b      	cmp	r3, r1
 8005cf2:	d819      	bhi.n	8005d28 <HAL_I2C_Init+0x13c>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	1e59      	subs	r1, r3, #1
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	005b      	lsls	r3, r3, #1
 8005cfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d02:	1c59      	adds	r1, r3, #1
 8005d04:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005d08:	400b      	ands	r3, r1
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00a      	beq.n	8005d24 <HAL_I2C_Init+0x138>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	1e59      	subs	r1, r3, #1
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	005b      	lsls	r3, r3, #1
 8005d18:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d22:	e051      	b.n	8005dc8 <HAL_I2C_Init+0x1dc>
 8005d24:	2304      	movs	r3, #4
 8005d26:	e04f      	b.n	8005dc8 <HAL_I2C_Init+0x1dc>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d111      	bne.n	8005d54 <HAL_I2C_Init+0x168>
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	1e58      	subs	r0, r3, #1
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6859      	ldr	r1, [r3, #4]
 8005d38:	460b      	mov	r3, r1
 8005d3a:	005b      	lsls	r3, r3, #1
 8005d3c:	440b      	add	r3, r1
 8005d3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d42:	3301      	adds	r3, #1
 8005d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	bf0c      	ite	eq
 8005d4c:	2301      	moveq	r3, #1
 8005d4e:	2300      	movne	r3, #0
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	e012      	b.n	8005d7a <HAL_I2C_Init+0x18e>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	1e58      	subs	r0, r3, #1
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6859      	ldr	r1, [r3, #4]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	440b      	add	r3, r1
 8005d62:	0099      	lsls	r1, r3, #2
 8005d64:	440b      	add	r3, r1
 8005d66:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	bf0c      	ite	eq
 8005d74:	2301      	moveq	r3, #1
 8005d76:	2300      	movne	r3, #0
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d001      	beq.n	8005d82 <HAL_I2C_Init+0x196>
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e022      	b.n	8005dc8 <HAL_I2C_Init+0x1dc>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10e      	bne.n	8005da8 <HAL_I2C_Init+0x1bc>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	1e58      	subs	r0, r3, #1
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6859      	ldr	r1, [r3, #4]
 8005d92:	460b      	mov	r3, r1
 8005d94:	005b      	lsls	r3, r3, #1
 8005d96:	440b      	add	r3, r1
 8005d98:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005da2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005da6:	e00f      	b.n	8005dc8 <HAL_I2C_Init+0x1dc>
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	1e58      	subs	r0, r3, #1
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6859      	ldr	r1, [r3, #4]
 8005db0:	460b      	mov	r3, r1
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	440b      	add	r3, r1
 8005db6:	0099      	lsls	r1, r3, #2
 8005db8:	440b      	add	r3, r1
 8005dba:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dc4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005dc8:	6879      	ldr	r1, [r7, #4]
 8005dca:	6809      	ldr	r1, [r1, #0]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	69da      	ldr	r2, [r3, #28]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a1b      	ldr	r3, [r3, #32]
 8005de2:	431a      	orrs	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	430a      	orrs	r2, r1
 8005dea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005df6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	6911      	ldr	r1, [r2, #16]
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	68d2      	ldr	r2, [r2, #12]
 8005e02:	4311      	orrs	r1, r2
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	6812      	ldr	r2, [r2, #0]
 8005e08:	430b      	orrs	r3, r1
 8005e0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68db      	ldr	r3, [r3, #12]
 8005e12:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	695a      	ldr	r2, [r3, #20]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	431a      	orrs	r2, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	430a      	orrs	r2, r1
 8005e26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0201 	orr.w	r2, r2, #1
 8005e36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2220      	movs	r2, #32
 8005e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	000186a0 	.word	0x000186a0
 8005e64:	001e847f 	.word	0x001e847f
 8005e68:	003d08ff 	.word	0x003d08ff
 8005e6c:	431bde83 	.word	0x431bde83
 8005e70:	10624dd3 	.word	0x10624dd3

08005e74 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b088      	sub	sp, #32
 8005e78:	af02      	add	r7, sp, #8
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	4608      	mov	r0, r1
 8005e7e:	4611      	mov	r1, r2
 8005e80:	461a      	mov	r2, r3
 8005e82:	4603      	mov	r3, r0
 8005e84:	817b      	strh	r3, [r7, #10]
 8005e86:	460b      	mov	r3, r1
 8005e88:	813b      	strh	r3, [r7, #8]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e8e:	f7fe fe25 	bl	8004adc <HAL_GetTick>
 8005e92:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	2b20      	cmp	r3, #32
 8005e9e:	f040 80d9 	bne.w	8006054 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	2319      	movs	r3, #25
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	496d      	ldr	r1, [pc, #436]	@ (8006060 <HAL_I2C_Mem_Write+0x1ec>)
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f000 fc8b 	bl	80067c8 <I2C_WaitOnFlagUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d001      	beq.n	8005ebc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005eb8:	2302      	movs	r3, #2
 8005eba:	e0cc      	b.n	8006056 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d101      	bne.n	8005eca <HAL_I2C_Mem_Write+0x56>
 8005ec6:	2302      	movs	r3, #2
 8005ec8:	e0c5      	b.n	8006056 <HAL_I2C_Mem_Write+0x1e2>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0301 	and.w	r3, r3, #1
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d007      	beq.n	8005ef0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f042 0201 	orr.w	r2, r2, #1
 8005eee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005efe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2221      	movs	r2, #33	@ 0x21
 8005f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2240      	movs	r2, #64	@ 0x40
 8005f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2200      	movs	r2, #0
 8005f14:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6a3a      	ldr	r2, [r7, #32]
 8005f1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005f20:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f26:	b29a      	uxth	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	4a4d      	ldr	r2, [pc, #308]	@ (8006064 <HAL_I2C_Mem_Write+0x1f0>)
 8005f30:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005f32:	88f8      	ldrh	r0, [r7, #6]
 8005f34:	893a      	ldrh	r2, [r7, #8]
 8005f36:	8979      	ldrh	r1, [r7, #10]
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	9301      	str	r3, [sp, #4]
 8005f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3e:	9300      	str	r3, [sp, #0]
 8005f40:	4603      	mov	r3, r0
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f000 fac2 	bl	80064cc <I2C_RequestMemoryWrite>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d052      	beq.n	8005ff4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e081      	b.n	8006056 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f000 fd50 	bl	80069fc <I2C_WaitOnTXEFlagUntilTimeout>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00d      	beq.n	8005f7e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f66:	2b04      	cmp	r3, #4
 8005f68:	d107      	bne.n	8005f7a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e06b      	b.n	8006056 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f82:	781a      	ldrb	r2, [r3, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8e:	1c5a      	adds	r2, r3, #1
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	b29a      	uxth	r2, r3
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	3b01      	subs	r3, #1
 8005fa8:	b29a      	uxth	r2, r3
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	695b      	ldr	r3, [r3, #20]
 8005fb4:	f003 0304 	and.w	r3, r3, #4
 8005fb8:	2b04      	cmp	r3, #4
 8005fba:	d11b      	bne.n	8005ff4 <HAL_I2C_Mem_Write+0x180>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d017      	beq.n	8005ff4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc8:	781a      	ldrb	r2, [r3, #0]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd4:	1c5a      	adds	r2, r3, #1
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	3b01      	subs	r3, #1
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1aa      	bne.n	8005f52 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ffc:	697a      	ldr	r2, [r7, #20]
 8005ffe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006000:	68f8      	ldr	r0, [r7, #12]
 8006002:	f000 fd43 	bl	8006a8c <I2C_WaitOnBTFFlagUntilTimeout>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00d      	beq.n	8006028 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006010:	2b04      	cmp	r3, #4
 8006012:	d107      	bne.n	8006024 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006022:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	e016      	b.n	8006056 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006036:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2220      	movs	r2, #32
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2200      	movs	r2, #0
 800604c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006050:	2300      	movs	r3, #0
 8006052:	e000      	b.n	8006056 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006054:	2302      	movs	r3, #2
  }
}
 8006056:	4618      	mov	r0, r3
 8006058:	3718      	adds	r7, #24
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	00100002 	.word	0x00100002
 8006064:	ffff0000 	.word	0xffff0000

08006068 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b08c      	sub	sp, #48	@ 0x30
 800606c:	af02      	add	r7, sp, #8
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	4608      	mov	r0, r1
 8006072:	4611      	mov	r1, r2
 8006074:	461a      	mov	r2, r3
 8006076:	4603      	mov	r3, r0
 8006078:	817b      	strh	r3, [r7, #10]
 800607a:	460b      	mov	r3, r1
 800607c:	813b      	strh	r3, [r7, #8]
 800607e:	4613      	mov	r3, r2
 8006080:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006082:	f7fe fd2b 	bl	8004adc <HAL_GetTick>
 8006086:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800608e:	b2db      	uxtb	r3, r3
 8006090:	2b20      	cmp	r3, #32
 8006092:	f040 8214 	bne.w	80064be <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	9300      	str	r3, [sp, #0]
 800609a:	2319      	movs	r3, #25
 800609c:	2201      	movs	r2, #1
 800609e:	497b      	ldr	r1, [pc, #492]	@ (800628c <HAL_I2C_Mem_Read+0x224>)
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	f000 fb91 	bl	80067c8 <I2C_WaitOnFlagUntilTimeout>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d001      	beq.n	80060b0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80060ac:	2302      	movs	r3, #2
 80060ae:	e207      	b.n	80064c0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d101      	bne.n	80060be <HAL_I2C_Mem_Read+0x56>
 80060ba:	2302      	movs	r3, #2
 80060bc:	e200      	b.n	80064c0 <HAL_I2C_Mem_Read+0x458>
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0301 	and.w	r3, r3, #1
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d007      	beq.n	80060e4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f042 0201 	orr.w	r2, r2, #1
 80060e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2222      	movs	r2, #34	@ 0x22
 80060f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2240      	movs	r2, #64	@ 0x40
 8006100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800610e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006114:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800611a:	b29a      	uxth	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	4a5b      	ldr	r2, [pc, #364]	@ (8006290 <HAL_I2C_Mem_Read+0x228>)
 8006124:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006126:	88f8      	ldrh	r0, [r7, #6]
 8006128:	893a      	ldrh	r2, [r7, #8]
 800612a:	8979      	ldrh	r1, [r7, #10]
 800612c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612e:	9301      	str	r3, [sp, #4]
 8006130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006132:	9300      	str	r3, [sp, #0]
 8006134:	4603      	mov	r3, r0
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f000 fa5e 	bl	80065f8 <I2C_RequestMemoryRead>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d001      	beq.n	8006146 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e1bc      	b.n	80064c0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800614a:	2b00      	cmp	r3, #0
 800614c:	d113      	bne.n	8006176 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800614e:	2300      	movs	r3, #0
 8006150:	623b      	str	r3, [r7, #32]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	623b      	str	r3, [r7, #32]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	623b      	str	r3, [r7, #32]
 8006162:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006172:	601a      	str	r2, [r3, #0]
 8006174:	e190      	b.n	8006498 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800617a:	2b01      	cmp	r3, #1
 800617c:	d11b      	bne.n	80061b6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800618c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800618e:	2300      	movs	r3, #0
 8006190:	61fb      	str	r3, [r7, #28]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	695b      	ldr	r3, [r3, #20]
 8006198:	61fb      	str	r3, [r7, #28]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	699b      	ldr	r3, [r3, #24]
 80061a0:	61fb      	str	r3, [r7, #28]
 80061a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061b2:	601a      	str	r2, [r3, #0]
 80061b4:	e170      	b.n	8006498 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d11b      	bne.n	80061f6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061de:	2300      	movs	r3, #0
 80061e0:	61bb      	str	r3, [r7, #24]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	695b      	ldr	r3, [r3, #20]
 80061e8:	61bb      	str	r3, [r7, #24]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	61bb      	str	r3, [r7, #24]
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	e150      	b.n	8006498 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061f6:	2300      	movs	r3, #0
 80061f8:	617b      	str	r3, [r7, #20]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	695b      	ldr	r3, [r3, #20]
 8006200:	617b      	str	r3, [r7, #20]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	617b      	str	r3, [r7, #20]
 800620a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800620c:	e144      	b.n	8006498 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006212:	2b03      	cmp	r3, #3
 8006214:	f200 80f1 	bhi.w	80063fa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800621c:	2b01      	cmp	r3, #1
 800621e:	d123      	bne.n	8006268 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006220:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006222:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006224:	68f8      	ldr	r0, [r7, #12]
 8006226:	f000 fc79 	bl	8006b1c <I2C_WaitOnRXNEFlagUntilTimeout>
 800622a:	4603      	mov	r3, r0
 800622c:	2b00      	cmp	r3, #0
 800622e:	d001      	beq.n	8006234 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	e145      	b.n	80064c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	691a      	ldr	r2, [r3, #16]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800623e:	b2d2      	uxtb	r2, r2
 8006240:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006246:	1c5a      	adds	r2, r3, #1
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006250:	3b01      	subs	r3, #1
 8006252:	b29a      	uxth	r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800625c:	b29b      	uxth	r3, r3
 800625e:	3b01      	subs	r3, #1
 8006260:	b29a      	uxth	r2, r3
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006266:	e117      	b.n	8006498 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800626c:	2b02      	cmp	r3, #2
 800626e:	d14e      	bne.n	800630e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006272:	9300      	str	r3, [sp, #0]
 8006274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006276:	2200      	movs	r2, #0
 8006278:	4906      	ldr	r1, [pc, #24]	@ (8006294 <HAL_I2C_Mem_Read+0x22c>)
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	f000 faa4 	bl	80067c8 <I2C_WaitOnFlagUntilTimeout>
 8006280:	4603      	mov	r3, r0
 8006282:	2b00      	cmp	r3, #0
 8006284:	d008      	beq.n	8006298 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e11a      	b.n	80064c0 <HAL_I2C_Mem_Read+0x458>
 800628a:	bf00      	nop
 800628c:	00100002 	.word	0x00100002
 8006290:	ffff0000 	.word	0xffff0000
 8006294:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	691a      	ldr	r2, [r3, #16]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062b2:	b2d2      	uxtb	r2, r2
 80062b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062c4:	3b01      	subs	r3, #1
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	691a      	ldr	r2, [r3, #16]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e4:	b2d2      	uxtb	r2, r2
 80062e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ec:	1c5a      	adds	r2, r3, #1
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f6:	3b01      	subs	r3, #1
 80062f8:	b29a      	uxth	r2, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006302:	b29b      	uxth	r3, r3
 8006304:	3b01      	subs	r3, #1
 8006306:	b29a      	uxth	r2, r3
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800630c:	e0c4      	b.n	8006498 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800630e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006310:	9300      	str	r3, [sp, #0]
 8006312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006314:	2200      	movs	r2, #0
 8006316:	496c      	ldr	r1, [pc, #432]	@ (80064c8 <HAL_I2C_Mem_Read+0x460>)
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f000 fa55 	bl	80067c8 <I2C_WaitOnFlagUntilTimeout>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d001      	beq.n	8006328 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e0cb      	b.n	80064c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006336:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	691a      	ldr	r2, [r3, #16]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006342:	b2d2      	uxtb	r2, r2
 8006344:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634a:	1c5a      	adds	r2, r3, #1
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006354:	3b01      	subs	r3, #1
 8006356:	b29a      	uxth	r2, r3
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006360:	b29b      	uxth	r3, r3
 8006362:	3b01      	subs	r3, #1
 8006364:	b29a      	uxth	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800636a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636c:	9300      	str	r3, [sp, #0]
 800636e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006370:	2200      	movs	r2, #0
 8006372:	4955      	ldr	r1, [pc, #340]	@ (80064c8 <HAL_I2C_Mem_Read+0x460>)
 8006374:	68f8      	ldr	r0, [r7, #12]
 8006376:	f000 fa27 	bl	80067c8 <I2C_WaitOnFlagUntilTimeout>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d001      	beq.n	8006384 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e09d      	b.n	80064c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006392:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	691a      	ldr	r2, [r3, #16]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800639e:	b2d2      	uxtb	r2, r2
 80063a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a6:	1c5a      	adds	r2, r3, #1
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063b0:	3b01      	subs	r3, #1
 80063b2:	b29a      	uxth	r2, r3
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063bc:	b29b      	uxth	r3, r3
 80063be:	3b01      	subs	r3, #1
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	691a      	ldr	r2, [r3, #16]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d0:	b2d2      	uxtb	r2, r2
 80063d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d8:	1c5a      	adds	r2, r3, #1
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063e2:	3b01      	subs	r3, #1
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	3b01      	subs	r3, #1
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80063f8:	e04e      	b.n	8006498 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063fc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80063fe:	68f8      	ldr	r0, [r7, #12]
 8006400:	f000 fb8c 	bl	8006b1c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d001      	beq.n	800640e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e058      	b.n	80064c0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	691a      	ldr	r2, [r3, #16]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006418:	b2d2      	uxtb	r2, r2
 800641a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006420:	1c5a      	adds	r2, r3, #1
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800642a:	3b01      	subs	r3, #1
 800642c:	b29a      	uxth	r2, r3
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006436:	b29b      	uxth	r3, r3
 8006438:	3b01      	subs	r3, #1
 800643a:	b29a      	uxth	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	695b      	ldr	r3, [r3, #20]
 8006446:	f003 0304 	and.w	r3, r3, #4
 800644a:	2b04      	cmp	r3, #4
 800644c:	d124      	bne.n	8006498 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006452:	2b03      	cmp	r3, #3
 8006454:	d107      	bne.n	8006466 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006464:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	691a      	ldr	r2, [r3, #16]
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006470:	b2d2      	uxtb	r2, r2
 8006472:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006478:	1c5a      	adds	r2, r3, #1
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006482:	3b01      	subs	r3, #1
 8006484:	b29a      	uxth	r2, r3
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800648e:	b29b      	uxth	r3, r3
 8006490:	3b01      	subs	r3, #1
 8006492:	b29a      	uxth	r2, r3
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800649c:	2b00      	cmp	r3, #0
 800649e:	f47f aeb6 	bne.w	800620e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2220      	movs	r2, #32
 80064a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80064ba:	2300      	movs	r3, #0
 80064bc:	e000      	b.n	80064c0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80064be:	2302      	movs	r3, #2
  }
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3728      	adds	r7, #40	@ 0x28
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}
 80064c8:	00010004 	.word	0x00010004

080064cc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b088      	sub	sp, #32
 80064d0:	af02      	add	r7, sp, #8
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	4608      	mov	r0, r1
 80064d6:	4611      	mov	r1, r2
 80064d8:	461a      	mov	r2, r3
 80064da:	4603      	mov	r3, r0
 80064dc:	817b      	strh	r3, [r7, #10]
 80064de:	460b      	mov	r3, r1
 80064e0:	813b      	strh	r3, [r7, #8]
 80064e2:	4613      	mov	r3, r2
 80064e4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80064f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80064f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f8:	9300      	str	r3, [sp, #0]
 80064fa:	6a3b      	ldr	r3, [r7, #32]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f000 f960 	bl	80067c8 <I2C_WaitOnFlagUntilTimeout>
 8006508:	4603      	mov	r3, r0
 800650a:	2b00      	cmp	r3, #0
 800650c:	d00d      	beq.n	800652a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006518:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800651c:	d103      	bne.n	8006526 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006524:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e05f      	b.n	80065ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800652a:	897b      	ldrh	r3, [r7, #10]
 800652c:	b2db      	uxtb	r3, r3
 800652e:	461a      	mov	r2, r3
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006538:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800653a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653c:	6a3a      	ldr	r2, [r7, #32]
 800653e:	492d      	ldr	r1, [pc, #180]	@ (80065f4 <I2C_RequestMemoryWrite+0x128>)
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f000 f9bb 	bl	80068bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d001      	beq.n	8006550 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	e04c      	b.n	80065ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006550:	2300      	movs	r3, #0
 8006552:	617b      	str	r3, [r7, #20]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	617b      	str	r3, [r7, #20]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	699b      	ldr	r3, [r3, #24]
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006568:	6a39      	ldr	r1, [r7, #32]
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f000 fa46 	bl	80069fc <I2C_WaitOnTXEFlagUntilTimeout>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00d      	beq.n	8006592 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800657a:	2b04      	cmp	r3, #4
 800657c:	d107      	bne.n	800658e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800658c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e02b      	b.n	80065ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006592:	88fb      	ldrh	r3, [r7, #6]
 8006594:	2b01      	cmp	r3, #1
 8006596:	d105      	bne.n	80065a4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006598:	893b      	ldrh	r3, [r7, #8]
 800659a:	b2da      	uxtb	r2, r3
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	611a      	str	r2, [r3, #16]
 80065a2:	e021      	b.n	80065e8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80065a4:	893b      	ldrh	r3, [r7, #8]
 80065a6:	0a1b      	lsrs	r3, r3, #8
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	b2da      	uxtb	r2, r3
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065b4:	6a39      	ldr	r1, [r7, #32]
 80065b6:	68f8      	ldr	r0, [r7, #12]
 80065b8:	f000 fa20 	bl	80069fc <I2C_WaitOnTXEFlagUntilTimeout>
 80065bc:	4603      	mov	r3, r0
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d00d      	beq.n	80065de <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c6:	2b04      	cmp	r3, #4
 80065c8:	d107      	bne.n	80065da <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e005      	b.n	80065ea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065de:	893b      	ldrh	r3, [r7, #8]
 80065e0:	b2da      	uxtb	r2, r3
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3718      	adds	r7, #24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	00010002 	.word	0x00010002

080065f8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b088      	sub	sp, #32
 80065fc:	af02      	add	r7, sp, #8
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	4608      	mov	r0, r1
 8006602:	4611      	mov	r1, r2
 8006604:	461a      	mov	r2, r3
 8006606:	4603      	mov	r3, r0
 8006608:	817b      	strh	r3, [r7, #10]
 800660a:	460b      	mov	r3, r1
 800660c:	813b      	strh	r3, [r7, #8]
 800660e:	4613      	mov	r3, r2
 8006610:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006620:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006630:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	6a3b      	ldr	r3, [r7, #32]
 8006638:	2200      	movs	r2, #0
 800663a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f000 f8c2 	bl	80067c8 <I2C_WaitOnFlagUntilTimeout>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00d      	beq.n	8006666 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006654:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006658:	d103      	bne.n	8006662 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006660:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e0aa      	b.n	80067bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006666:	897b      	ldrh	r3, [r7, #10]
 8006668:	b2db      	uxtb	r3, r3
 800666a:	461a      	mov	r2, r3
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006674:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	6a3a      	ldr	r2, [r7, #32]
 800667a:	4952      	ldr	r1, [pc, #328]	@ (80067c4 <I2C_RequestMemoryRead+0x1cc>)
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f000 f91d 	bl	80068bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	e097      	b.n	80067bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800668c:	2300      	movs	r3, #0
 800668e:	617b      	str	r3, [r7, #20]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	695b      	ldr	r3, [r3, #20]
 8006696:	617b      	str	r3, [r7, #20]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	699b      	ldr	r3, [r3, #24]
 800669e:	617b      	str	r3, [r7, #20]
 80066a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066a4:	6a39      	ldr	r1, [r7, #32]
 80066a6:	68f8      	ldr	r0, [r7, #12]
 80066a8:	f000 f9a8 	bl	80069fc <I2C_WaitOnTXEFlagUntilTimeout>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00d      	beq.n	80066ce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066b6:	2b04      	cmp	r3, #4
 80066b8:	d107      	bne.n	80066ca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e076      	b.n	80067bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80066ce:	88fb      	ldrh	r3, [r7, #6]
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d105      	bne.n	80066e0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80066d4:	893b      	ldrh	r3, [r7, #8]
 80066d6:	b2da      	uxtb	r2, r3
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	611a      	str	r2, [r3, #16]
 80066de:	e021      	b.n	8006724 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80066e0:	893b      	ldrh	r3, [r7, #8]
 80066e2:	0a1b      	lsrs	r3, r3, #8
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	b2da      	uxtb	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066f0:	6a39      	ldr	r1, [r7, #32]
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	f000 f982 	bl	80069fc <I2C_WaitOnTXEFlagUntilTimeout>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d00d      	beq.n	800671a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006702:	2b04      	cmp	r3, #4
 8006704:	d107      	bne.n	8006716 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006714:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e050      	b.n	80067bc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800671a:	893b      	ldrh	r3, [r7, #8]
 800671c:	b2da      	uxtb	r2, r3
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006724:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006726:	6a39      	ldr	r1, [r7, #32]
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f000 f967 	bl	80069fc <I2C_WaitOnTXEFlagUntilTimeout>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d00d      	beq.n	8006750 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006738:	2b04      	cmp	r3, #4
 800673a:	d107      	bne.n	800674c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800674a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e035      	b.n	80067bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800675e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006762:	9300      	str	r3, [sp, #0]
 8006764:	6a3b      	ldr	r3, [r7, #32]
 8006766:	2200      	movs	r2, #0
 8006768:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	f000 f82b 	bl	80067c8 <I2C_WaitOnFlagUntilTimeout>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d00d      	beq.n	8006794 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006782:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006786:	d103      	bne.n	8006790 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800678e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006790:	2303      	movs	r3, #3
 8006792:	e013      	b.n	80067bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006794:	897b      	ldrh	r3, [r7, #10]
 8006796:	b2db      	uxtb	r3, r3
 8006798:	f043 0301 	orr.w	r3, r3, #1
 800679c:	b2da      	uxtb	r2, r3
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80067a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a6:	6a3a      	ldr	r2, [r7, #32]
 80067a8:	4906      	ldr	r1, [pc, #24]	@ (80067c4 <I2C_RequestMemoryRead+0x1cc>)
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f000 f886 	bl	80068bc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d001      	beq.n	80067ba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e000      	b.n	80067bc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80067ba:	2300      	movs	r3, #0
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3718      	adds	r7, #24
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	00010002 	.word	0x00010002

080067c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b084      	sub	sp, #16
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60f8      	str	r0, [r7, #12]
 80067d0:	60b9      	str	r1, [r7, #8]
 80067d2:	603b      	str	r3, [r7, #0]
 80067d4:	4613      	mov	r3, r2
 80067d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067d8:	e048      	b.n	800686c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e0:	d044      	beq.n	800686c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067e2:	f7fe f97b 	bl	8004adc <HAL_GetTick>
 80067e6:	4602      	mov	r2, r0
 80067e8:	69bb      	ldr	r3, [r7, #24]
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	683a      	ldr	r2, [r7, #0]
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d302      	bcc.n	80067f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d139      	bne.n	800686c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	0c1b      	lsrs	r3, r3, #16
 80067fc:	b2db      	uxtb	r3, r3
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d10d      	bne.n	800681e <I2C_WaitOnFlagUntilTimeout+0x56>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	695b      	ldr	r3, [r3, #20]
 8006808:	43da      	mvns	r2, r3
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	4013      	ands	r3, r2
 800680e:	b29b      	uxth	r3, r3
 8006810:	2b00      	cmp	r3, #0
 8006812:	bf0c      	ite	eq
 8006814:	2301      	moveq	r3, #1
 8006816:	2300      	movne	r3, #0
 8006818:	b2db      	uxtb	r3, r3
 800681a:	461a      	mov	r2, r3
 800681c:	e00c      	b.n	8006838 <I2C_WaitOnFlagUntilTimeout+0x70>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	699b      	ldr	r3, [r3, #24]
 8006824:	43da      	mvns	r2, r3
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	4013      	ands	r3, r2
 800682a:	b29b      	uxth	r3, r3
 800682c:	2b00      	cmp	r3, #0
 800682e:	bf0c      	ite	eq
 8006830:	2301      	moveq	r3, #1
 8006832:	2300      	movne	r3, #0
 8006834:	b2db      	uxtb	r3, r3
 8006836:	461a      	mov	r2, r3
 8006838:	79fb      	ldrb	r3, [r7, #7]
 800683a:	429a      	cmp	r2, r3
 800683c:	d116      	bne.n	800686c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2220      	movs	r2, #32
 8006848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2200      	movs	r2, #0
 8006850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006858:	f043 0220 	orr.w	r2, r3, #32
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2200      	movs	r2, #0
 8006864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	e023      	b.n	80068b4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	0c1b      	lsrs	r3, r3, #16
 8006870:	b2db      	uxtb	r3, r3
 8006872:	2b01      	cmp	r3, #1
 8006874:	d10d      	bne.n	8006892 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	695b      	ldr	r3, [r3, #20]
 800687c:	43da      	mvns	r2, r3
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	4013      	ands	r3, r2
 8006882:	b29b      	uxth	r3, r3
 8006884:	2b00      	cmp	r3, #0
 8006886:	bf0c      	ite	eq
 8006888:	2301      	moveq	r3, #1
 800688a:	2300      	movne	r3, #0
 800688c:	b2db      	uxtb	r3, r3
 800688e:	461a      	mov	r2, r3
 8006890:	e00c      	b.n	80068ac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	43da      	mvns	r2, r3
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	4013      	ands	r3, r2
 800689e:	b29b      	uxth	r3, r3
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	bf0c      	ite	eq
 80068a4:	2301      	moveq	r3, #1
 80068a6:	2300      	movne	r3, #0
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	461a      	mov	r2, r3
 80068ac:	79fb      	ldrb	r3, [r7, #7]
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d093      	beq.n	80067da <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068b2:	2300      	movs	r3, #0
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3710      	adds	r7, #16
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}

080068bc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b084      	sub	sp, #16
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	60f8      	str	r0, [r7, #12]
 80068c4:	60b9      	str	r1, [r7, #8]
 80068c6:	607a      	str	r2, [r7, #4]
 80068c8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80068ca:	e071      	b.n	80069b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068da:	d123      	bne.n	8006924 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068ea:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80068f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2200      	movs	r2, #0
 80068fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2220      	movs	r2, #32
 8006900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006910:	f043 0204 	orr.w	r2, r3, #4
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2200      	movs	r2, #0
 800691c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e067      	b.n	80069f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800692a:	d041      	beq.n	80069b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800692c:	f7fe f8d6 	bl	8004adc <HAL_GetTick>
 8006930:	4602      	mov	r2, r0
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	1ad3      	subs	r3, r2, r3
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	429a      	cmp	r2, r3
 800693a:	d302      	bcc.n	8006942 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d136      	bne.n	80069b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	0c1b      	lsrs	r3, r3, #16
 8006946:	b2db      	uxtb	r3, r3
 8006948:	2b01      	cmp	r3, #1
 800694a:	d10c      	bne.n	8006966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	43da      	mvns	r2, r3
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	4013      	ands	r3, r2
 8006958:	b29b      	uxth	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	bf14      	ite	ne
 800695e:	2301      	movne	r3, #1
 8006960:	2300      	moveq	r3, #0
 8006962:	b2db      	uxtb	r3, r3
 8006964:	e00b      	b.n	800697e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	699b      	ldr	r3, [r3, #24]
 800696c:	43da      	mvns	r2, r3
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	4013      	ands	r3, r2
 8006972:	b29b      	uxth	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	bf14      	ite	ne
 8006978:	2301      	movne	r3, #1
 800697a:	2300      	moveq	r3, #0
 800697c:	b2db      	uxtb	r3, r3
 800697e:	2b00      	cmp	r3, #0
 8006980:	d016      	beq.n	80069b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2220      	movs	r2, #32
 800698c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2200      	movs	r2, #0
 8006994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699c:	f043 0220 	orr.w	r2, r3, #32
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e021      	b.n	80069f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	0c1b      	lsrs	r3, r3, #16
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d10c      	bne.n	80069d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	695b      	ldr	r3, [r3, #20]
 80069c0:	43da      	mvns	r2, r3
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	4013      	ands	r3, r2
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	bf14      	ite	ne
 80069cc:	2301      	movne	r3, #1
 80069ce:	2300      	moveq	r3, #0
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	e00b      	b.n	80069ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	43da      	mvns	r2, r3
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	4013      	ands	r3, r2
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	bf14      	ite	ne
 80069e6:	2301      	movne	r3, #1
 80069e8:	2300      	moveq	r3, #0
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f47f af6d 	bne.w	80068cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a08:	e034      	b.n	8006a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006a0a:	68f8      	ldr	r0, [r7, #12]
 8006a0c:	f000 f8e3 	bl	8006bd6 <I2C_IsAcknowledgeFailed>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d001      	beq.n	8006a1a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006a16:	2301      	movs	r3, #1
 8006a18:	e034      	b.n	8006a84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a20:	d028      	beq.n	8006a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a22:	f7fe f85b 	bl	8004adc <HAL_GetTick>
 8006a26:	4602      	mov	r2, r0
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	1ad3      	subs	r3, r2, r3
 8006a2c:	68ba      	ldr	r2, [r7, #8]
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d302      	bcc.n	8006a38 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d11d      	bne.n	8006a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	695b      	ldr	r3, [r3, #20]
 8006a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a42:	2b80      	cmp	r3, #128	@ 0x80
 8006a44:	d016      	beq.n	8006a74 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2220      	movs	r2, #32
 8006a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a60:	f043 0220 	orr.w	r2, r3, #32
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e007      	b.n	8006a84 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a7e:	2b80      	cmp	r3, #128	@ 0x80
 8006a80:	d1c3      	bne.n	8006a0a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006a82:	2300      	movs	r3, #0
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3710      	adds	r7, #16
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}

08006a8c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006a98:	e034      	b.n	8006b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006a9a:	68f8      	ldr	r0, [r7, #12]
 8006a9c:	f000 f89b 	bl	8006bd6 <I2C_IsAcknowledgeFailed>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d001      	beq.n	8006aaa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e034      	b.n	8006b14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab0:	d028      	beq.n	8006b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ab2:	f7fe f813 	bl	8004adc <HAL_GetTick>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	1ad3      	subs	r3, r2, r3
 8006abc:	68ba      	ldr	r2, [r7, #8]
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d302      	bcc.n	8006ac8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d11d      	bne.n	8006b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	695b      	ldr	r3, [r3, #20]
 8006ace:	f003 0304 	and.w	r3, r3, #4
 8006ad2:	2b04      	cmp	r3, #4
 8006ad4:	d016      	beq.n	8006b04 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2220      	movs	r2, #32
 8006ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af0:	f043 0220 	orr.w	r2, r3, #32
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e007      	b.n	8006b14 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	695b      	ldr	r3, [r3, #20]
 8006b0a:	f003 0304 	and.w	r3, r3, #4
 8006b0e:	2b04      	cmp	r3, #4
 8006b10:	d1c3      	bne.n	8006a9a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3710      	adds	r7, #16
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006b28:	e049      	b.n	8006bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	695b      	ldr	r3, [r3, #20]
 8006b30:	f003 0310 	and.w	r3, r3, #16
 8006b34:	2b10      	cmp	r3, #16
 8006b36:	d119      	bne.n	8006b6c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f06f 0210 	mvn.w	r2, #16
 8006b40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2200      	movs	r2, #0
 8006b46:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2220      	movs	r2, #32
 8006b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e030      	b.n	8006bce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b6c:	f7fd ffb6 	bl	8004adc <HAL_GetTick>
 8006b70:	4602      	mov	r2, r0
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	1ad3      	subs	r3, r2, r3
 8006b76:	68ba      	ldr	r2, [r7, #8]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d302      	bcc.n	8006b82 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d11d      	bne.n	8006bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	695b      	ldr	r3, [r3, #20]
 8006b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b8c:	2b40      	cmp	r3, #64	@ 0x40
 8006b8e:	d016      	beq.n	8006bbe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2200      	movs	r2, #0
 8006b94:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2220      	movs	r2, #32
 8006b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006baa:	f043 0220 	orr.w	r2, r3, #32
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e007      	b.n	8006bce <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	695b      	ldr	r3, [r3, #20]
 8006bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bc8:	2b40      	cmp	r3, #64	@ 0x40
 8006bca:	d1ae      	bne.n	8006b2a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3710      	adds	r7, #16
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006bd6:	b480      	push	{r7}
 8006bd8:	b083      	sub	sp, #12
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	695b      	ldr	r3, [r3, #20]
 8006be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006be8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bec:	d11b      	bne.n	8006c26 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006bf6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2220      	movs	r2, #32
 8006c02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c12:	f043 0204 	orr.w	r2, r3, #4
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e000      	b.n	8006c28 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	370c      	adds	r7, #12
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr

08006c34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b086      	sub	sp, #24
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d101      	bne.n	8006c46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e267      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0301 	and.w	r3, r3, #1
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d075      	beq.n	8006d3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006c52:	4b88      	ldr	r3, [pc, #544]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	f003 030c 	and.w	r3, r3, #12
 8006c5a:	2b04      	cmp	r3, #4
 8006c5c:	d00c      	beq.n	8006c78 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c5e:	4b85      	ldr	r3, [pc, #532]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006c66:	2b08      	cmp	r3, #8
 8006c68:	d112      	bne.n	8006c90 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c6a:	4b82      	ldr	r3, [pc, #520]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c72:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c76:	d10b      	bne.n	8006c90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c78:	4b7e      	ldr	r3, [pc, #504]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d05b      	beq.n	8006d3c <HAL_RCC_OscConfig+0x108>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d157      	bne.n	8006d3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e242      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c98:	d106      	bne.n	8006ca8 <HAL_RCC_OscConfig+0x74>
 8006c9a:	4b76      	ldr	r3, [pc, #472]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a75      	ldr	r2, [pc, #468]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006ca0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ca4:	6013      	str	r3, [r2, #0]
 8006ca6:	e01d      	b.n	8006ce4 <HAL_RCC_OscConfig+0xb0>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006cb0:	d10c      	bne.n	8006ccc <HAL_RCC_OscConfig+0x98>
 8006cb2:	4b70      	ldr	r3, [pc, #448]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a6f      	ldr	r2, [pc, #444]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006cbc:	6013      	str	r3, [r2, #0]
 8006cbe:	4b6d      	ldr	r3, [pc, #436]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a6c      	ldr	r2, [pc, #432]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cc8:	6013      	str	r3, [r2, #0]
 8006cca:	e00b      	b.n	8006ce4 <HAL_RCC_OscConfig+0xb0>
 8006ccc:	4b69      	ldr	r3, [pc, #420]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a68      	ldr	r2, [pc, #416]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cd6:	6013      	str	r3, [r2, #0]
 8006cd8:	4b66      	ldr	r3, [pc, #408]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a65      	ldr	r2, [pc, #404]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006cde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d013      	beq.n	8006d14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cec:	f7fd fef6 	bl	8004adc <HAL_GetTick>
 8006cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cf2:	e008      	b.n	8006d06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cf4:	f7fd fef2 	bl	8004adc <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	2b64      	cmp	r3, #100	@ 0x64
 8006d00:	d901      	bls.n	8006d06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e207      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d06:	4b5b      	ldr	r3, [pc, #364]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d0f0      	beq.n	8006cf4 <HAL_RCC_OscConfig+0xc0>
 8006d12:	e014      	b.n	8006d3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d14:	f7fd fee2 	bl	8004adc <HAL_GetTick>
 8006d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d1a:	e008      	b.n	8006d2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d1c:	f7fd fede 	bl	8004adc <HAL_GetTick>
 8006d20:	4602      	mov	r2, r0
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	1ad3      	subs	r3, r2, r3
 8006d26:	2b64      	cmp	r3, #100	@ 0x64
 8006d28:	d901      	bls.n	8006d2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e1f3      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d2e:	4b51      	ldr	r3, [pc, #324]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1f0      	bne.n	8006d1c <HAL_RCC_OscConfig+0xe8>
 8006d3a:	e000      	b.n	8006d3e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0302 	and.w	r3, r3, #2
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d063      	beq.n	8006e12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006d4a:	4b4a      	ldr	r3, [pc, #296]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	f003 030c 	and.w	r3, r3, #12
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00b      	beq.n	8006d6e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d56:	4b47      	ldr	r3, [pc, #284]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006d5e:	2b08      	cmp	r3, #8
 8006d60:	d11c      	bne.n	8006d9c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d62:	4b44      	ldr	r3, [pc, #272]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d116      	bne.n	8006d9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d6e:	4b41      	ldr	r3, [pc, #260]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0302 	and.w	r3, r3, #2
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d005      	beq.n	8006d86 <HAL_RCC_OscConfig+0x152>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d001      	beq.n	8006d86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e1c7      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d86:	4b3b      	ldr	r3, [pc, #236]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	00db      	lsls	r3, r3, #3
 8006d94:	4937      	ldr	r1, [pc, #220]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006d96:	4313      	orrs	r3, r2
 8006d98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d9a:	e03a      	b.n	8006e12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d020      	beq.n	8006de6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006da4:	4b34      	ldr	r3, [pc, #208]	@ (8006e78 <HAL_RCC_OscConfig+0x244>)
 8006da6:	2201      	movs	r2, #1
 8006da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006daa:	f7fd fe97 	bl	8004adc <HAL_GetTick>
 8006dae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006db0:	e008      	b.n	8006dc4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006db2:	f7fd fe93 	bl	8004adc <HAL_GetTick>
 8006db6:	4602      	mov	r2, r0
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	1ad3      	subs	r3, r2, r3
 8006dbc:	2b02      	cmp	r3, #2
 8006dbe:	d901      	bls.n	8006dc4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e1a8      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 0302 	and.w	r3, r3, #2
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d0f0      	beq.n	8006db2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dd0:	4b28      	ldr	r3, [pc, #160]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	691b      	ldr	r3, [r3, #16]
 8006ddc:	00db      	lsls	r3, r3, #3
 8006dde:	4925      	ldr	r1, [pc, #148]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006de0:	4313      	orrs	r3, r2
 8006de2:	600b      	str	r3, [r1, #0]
 8006de4:	e015      	b.n	8006e12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006de6:	4b24      	ldr	r3, [pc, #144]	@ (8006e78 <HAL_RCC_OscConfig+0x244>)
 8006de8:	2200      	movs	r2, #0
 8006dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dec:	f7fd fe76 	bl	8004adc <HAL_GetTick>
 8006df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006df2:	e008      	b.n	8006e06 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006df4:	f7fd fe72 	bl	8004adc <HAL_GetTick>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	2b02      	cmp	r3, #2
 8006e00:	d901      	bls.n	8006e06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e187      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e06:	4b1b      	ldr	r3, [pc, #108]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1f0      	bne.n	8006df4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 0308 	and.w	r3, r3, #8
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d036      	beq.n	8006e8c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d016      	beq.n	8006e54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e26:	4b15      	ldr	r3, [pc, #84]	@ (8006e7c <HAL_RCC_OscConfig+0x248>)
 8006e28:	2201      	movs	r2, #1
 8006e2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e2c:	f7fd fe56 	bl	8004adc <HAL_GetTick>
 8006e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e32:	e008      	b.n	8006e46 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e34:	f7fd fe52 	bl	8004adc <HAL_GetTick>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	1ad3      	subs	r3, r2, r3
 8006e3e:	2b02      	cmp	r3, #2
 8006e40:	d901      	bls.n	8006e46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006e42:	2303      	movs	r3, #3
 8006e44:	e167      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e46:	4b0b      	ldr	r3, [pc, #44]	@ (8006e74 <HAL_RCC_OscConfig+0x240>)
 8006e48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d0f0      	beq.n	8006e34 <HAL_RCC_OscConfig+0x200>
 8006e52:	e01b      	b.n	8006e8c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e54:	4b09      	ldr	r3, [pc, #36]	@ (8006e7c <HAL_RCC_OscConfig+0x248>)
 8006e56:	2200      	movs	r2, #0
 8006e58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e5a:	f7fd fe3f 	bl	8004adc <HAL_GetTick>
 8006e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e60:	e00e      	b.n	8006e80 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e62:	f7fd fe3b 	bl	8004adc <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d907      	bls.n	8006e80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e70:	2303      	movs	r3, #3
 8006e72:	e150      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
 8006e74:	40023800 	.word	0x40023800
 8006e78:	42470000 	.word	0x42470000
 8006e7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e80:	4b88      	ldr	r3, [pc, #544]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006e82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e84:	f003 0302 	and.w	r3, r3, #2
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d1ea      	bne.n	8006e62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0304 	and.w	r3, r3, #4
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	f000 8097 	beq.w	8006fc8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e9e:	4b81      	ldr	r3, [pc, #516]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d10f      	bne.n	8006eca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006eaa:	2300      	movs	r3, #0
 8006eac:	60bb      	str	r3, [r7, #8]
 8006eae:	4b7d      	ldr	r3, [pc, #500]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb2:	4a7c      	ldr	r2, [pc, #496]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006eb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006eb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006eba:	4b7a      	ldr	r3, [pc, #488]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ec2:	60bb      	str	r3, [r7, #8]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006eca:	4b77      	ldr	r3, [pc, #476]	@ (80070a8 <HAL_RCC_OscConfig+0x474>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d118      	bne.n	8006f08 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ed6:	4b74      	ldr	r3, [pc, #464]	@ (80070a8 <HAL_RCC_OscConfig+0x474>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a73      	ldr	r2, [pc, #460]	@ (80070a8 <HAL_RCC_OscConfig+0x474>)
 8006edc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ee0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ee2:	f7fd fdfb 	bl	8004adc <HAL_GetTick>
 8006ee6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ee8:	e008      	b.n	8006efc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eea:	f7fd fdf7 	bl	8004adc <HAL_GetTick>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	1ad3      	subs	r3, r2, r3
 8006ef4:	2b02      	cmp	r3, #2
 8006ef6:	d901      	bls.n	8006efc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006ef8:	2303      	movs	r3, #3
 8006efa:	e10c      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006efc:	4b6a      	ldr	r3, [pc, #424]	@ (80070a8 <HAL_RCC_OscConfig+0x474>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d0f0      	beq.n	8006eea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d106      	bne.n	8006f1e <HAL_RCC_OscConfig+0x2ea>
 8006f10:	4b64      	ldr	r3, [pc, #400]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f14:	4a63      	ldr	r2, [pc, #396]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f16:	f043 0301 	orr.w	r3, r3, #1
 8006f1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f1c:	e01c      	b.n	8006f58 <HAL_RCC_OscConfig+0x324>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	2b05      	cmp	r3, #5
 8006f24:	d10c      	bne.n	8006f40 <HAL_RCC_OscConfig+0x30c>
 8006f26:	4b5f      	ldr	r3, [pc, #380]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f2a:	4a5e      	ldr	r2, [pc, #376]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f2c:	f043 0304 	orr.w	r3, r3, #4
 8006f30:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f32:	4b5c      	ldr	r3, [pc, #368]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f36:	4a5b      	ldr	r2, [pc, #364]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f38:	f043 0301 	orr.w	r3, r3, #1
 8006f3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f3e:	e00b      	b.n	8006f58 <HAL_RCC_OscConfig+0x324>
 8006f40:	4b58      	ldr	r3, [pc, #352]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f44:	4a57      	ldr	r2, [pc, #348]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f46:	f023 0301 	bic.w	r3, r3, #1
 8006f4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f4c:	4b55      	ldr	r3, [pc, #340]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f50:	4a54      	ldr	r2, [pc, #336]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f52:	f023 0304 	bic.w	r3, r3, #4
 8006f56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d015      	beq.n	8006f8c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f60:	f7fd fdbc 	bl	8004adc <HAL_GetTick>
 8006f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f66:	e00a      	b.n	8006f7e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f68:	f7fd fdb8 	bl	8004adc <HAL_GetTick>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d901      	bls.n	8006f7e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e0cb      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f7e:	4b49      	ldr	r3, [pc, #292]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f82:	f003 0302 	and.w	r3, r3, #2
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d0ee      	beq.n	8006f68 <HAL_RCC_OscConfig+0x334>
 8006f8a:	e014      	b.n	8006fb6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f8c:	f7fd fda6 	bl	8004adc <HAL_GetTick>
 8006f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f92:	e00a      	b.n	8006faa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f94:	f7fd fda2 	bl	8004adc <HAL_GetTick>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d901      	bls.n	8006faa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006fa6:	2303      	movs	r3, #3
 8006fa8:	e0b5      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006faa:	4b3e      	ldr	r3, [pc, #248]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fae:	f003 0302 	and.w	r3, r3, #2
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d1ee      	bne.n	8006f94 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006fb6:	7dfb      	ldrb	r3, [r7, #23]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d105      	bne.n	8006fc8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fbc:	4b39      	ldr	r3, [pc, #228]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fc0:	4a38      	ldr	r2, [pc, #224]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006fc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006fc6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	699b      	ldr	r3, [r3, #24]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 80a1 	beq.w	8007114 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006fd2:	4b34      	ldr	r3, [pc, #208]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f003 030c 	and.w	r3, r3, #12
 8006fda:	2b08      	cmp	r3, #8
 8006fdc:	d05c      	beq.n	8007098 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	699b      	ldr	r3, [r3, #24]
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d141      	bne.n	800706a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fe6:	4b31      	ldr	r3, [pc, #196]	@ (80070ac <HAL_RCC_OscConfig+0x478>)
 8006fe8:	2200      	movs	r2, #0
 8006fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fec:	f7fd fd76 	bl	8004adc <HAL_GetTick>
 8006ff0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ff2:	e008      	b.n	8007006 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ff4:	f7fd fd72 	bl	8004adc <HAL_GetTick>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d901      	bls.n	8007006 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e087      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007006:	4b27      	ldr	r3, [pc, #156]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d1f0      	bne.n	8006ff4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	69da      	ldr	r2, [r3, #28]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	431a      	orrs	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007020:	019b      	lsls	r3, r3, #6
 8007022:	431a      	orrs	r2, r3
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007028:	085b      	lsrs	r3, r3, #1
 800702a:	3b01      	subs	r3, #1
 800702c:	041b      	lsls	r3, r3, #16
 800702e:	431a      	orrs	r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007034:	061b      	lsls	r3, r3, #24
 8007036:	491b      	ldr	r1, [pc, #108]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 8007038:	4313      	orrs	r3, r2
 800703a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800703c:	4b1b      	ldr	r3, [pc, #108]	@ (80070ac <HAL_RCC_OscConfig+0x478>)
 800703e:	2201      	movs	r2, #1
 8007040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007042:	f7fd fd4b 	bl	8004adc <HAL_GetTick>
 8007046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007048:	e008      	b.n	800705c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800704a:	f7fd fd47 	bl	8004adc <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d901      	bls.n	800705c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e05c      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800705c:	4b11      	ldr	r3, [pc, #68]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007064:	2b00      	cmp	r3, #0
 8007066:	d0f0      	beq.n	800704a <HAL_RCC_OscConfig+0x416>
 8007068:	e054      	b.n	8007114 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800706a:	4b10      	ldr	r3, [pc, #64]	@ (80070ac <HAL_RCC_OscConfig+0x478>)
 800706c:	2200      	movs	r2, #0
 800706e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007070:	f7fd fd34 	bl	8004adc <HAL_GetTick>
 8007074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007076:	e008      	b.n	800708a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007078:	f7fd fd30 	bl	8004adc <HAL_GetTick>
 800707c:	4602      	mov	r2, r0
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	2b02      	cmp	r3, #2
 8007084:	d901      	bls.n	800708a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007086:	2303      	movs	r3, #3
 8007088:	e045      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800708a:	4b06      	ldr	r3, [pc, #24]	@ (80070a4 <HAL_RCC_OscConfig+0x470>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007092:	2b00      	cmp	r3, #0
 8007094:	d1f0      	bne.n	8007078 <HAL_RCC_OscConfig+0x444>
 8007096:	e03d      	b.n	8007114 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	699b      	ldr	r3, [r3, #24]
 800709c:	2b01      	cmp	r3, #1
 800709e:	d107      	bne.n	80070b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e038      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
 80070a4:	40023800 	.word	0x40023800
 80070a8:	40007000 	.word	0x40007000
 80070ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80070b0:	4b1b      	ldr	r3, [pc, #108]	@ (8007120 <HAL_RCC_OscConfig+0x4ec>)
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	699b      	ldr	r3, [r3, #24]
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d028      	beq.n	8007110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d121      	bne.n	8007110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d11a      	bne.n	8007110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070da:	68fa      	ldr	r2, [r7, #12]
 80070dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80070e0:	4013      	ands	r3, r2
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80070e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d111      	bne.n	8007110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f6:	085b      	lsrs	r3, r3, #1
 80070f8:	3b01      	subs	r3, #1
 80070fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d107      	bne.n	8007110 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800710a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800710c:	429a      	cmp	r2, r3
 800710e:	d001      	beq.n	8007114 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	e000      	b.n	8007116 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3718      	adds	r7, #24
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	40023800 	.word	0x40023800

08007124 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d101      	bne.n	8007138 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	e0cc      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007138:	4b68      	ldr	r3, [pc, #416]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f003 0307 	and.w	r3, r3, #7
 8007140:	683a      	ldr	r2, [r7, #0]
 8007142:	429a      	cmp	r2, r3
 8007144:	d90c      	bls.n	8007160 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007146:	4b65      	ldr	r3, [pc, #404]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 8007148:	683a      	ldr	r2, [r7, #0]
 800714a:	b2d2      	uxtb	r2, r2
 800714c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800714e:	4b63      	ldr	r3, [pc, #396]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	683a      	ldr	r2, [r7, #0]
 8007158:	429a      	cmp	r2, r3
 800715a:	d001      	beq.n	8007160 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	e0b8      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0302 	and.w	r3, r3, #2
 8007168:	2b00      	cmp	r3, #0
 800716a:	d020      	beq.n	80071ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 0304 	and.w	r3, r3, #4
 8007174:	2b00      	cmp	r3, #0
 8007176:	d005      	beq.n	8007184 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007178:	4b59      	ldr	r3, [pc, #356]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 800717a:	689b      	ldr	r3, [r3, #8]
 800717c:	4a58      	ldr	r2, [pc, #352]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 800717e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007182:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0308 	and.w	r3, r3, #8
 800718c:	2b00      	cmp	r3, #0
 800718e:	d005      	beq.n	800719c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007190:	4b53      	ldr	r3, [pc, #332]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	4a52      	ldr	r2, [pc, #328]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007196:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800719a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800719c:	4b50      	ldr	r3, [pc, #320]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	494d      	ldr	r1, [pc, #308]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80071aa:	4313      	orrs	r3, r2
 80071ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f003 0301 	and.w	r3, r3, #1
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d044      	beq.n	8007244 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d107      	bne.n	80071d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071c2:	4b47      	ldr	r3, [pc, #284]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d119      	bne.n	8007202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e07f      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	2b02      	cmp	r3, #2
 80071d8:	d003      	beq.n	80071e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071de:	2b03      	cmp	r3, #3
 80071e0:	d107      	bne.n	80071f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071e2:	4b3f      	ldr	r3, [pc, #252]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d109      	bne.n	8007202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e06f      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071f2:	4b3b      	ldr	r3, [pc, #236]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f003 0302 	and.w	r3, r3, #2
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d101      	bne.n	8007202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e067      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007202:	4b37      	ldr	r3, [pc, #220]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f023 0203 	bic.w	r2, r3, #3
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	4934      	ldr	r1, [pc, #208]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007210:	4313      	orrs	r3, r2
 8007212:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007214:	f7fd fc62 	bl	8004adc <HAL_GetTick>
 8007218:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800721a:	e00a      	b.n	8007232 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800721c:	f7fd fc5e 	bl	8004adc <HAL_GetTick>
 8007220:	4602      	mov	r2, r0
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	1ad3      	subs	r3, r2, r3
 8007226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800722a:	4293      	cmp	r3, r2
 800722c:	d901      	bls.n	8007232 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e04f      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007232:	4b2b      	ldr	r3, [pc, #172]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	f003 020c 	and.w	r2, r3, #12
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	429a      	cmp	r2, r3
 8007242:	d1eb      	bne.n	800721c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007244:	4b25      	ldr	r3, [pc, #148]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f003 0307 	and.w	r3, r3, #7
 800724c:	683a      	ldr	r2, [r7, #0]
 800724e:	429a      	cmp	r2, r3
 8007250:	d20c      	bcs.n	800726c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007252:	4b22      	ldr	r3, [pc, #136]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 8007254:	683a      	ldr	r2, [r7, #0]
 8007256:	b2d2      	uxtb	r2, r2
 8007258:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800725a:	4b20      	ldr	r3, [pc, #128]	@ (80072dc <HAL_RCC_ClockConfig+0x1b8>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0307 	and.w	r3, r3, #7
 8007262:	683a      	ldr	r2, [r7, #0]
 8007264:	429a      	cmp	r2, r3
 8007266:	d001      	beq.n	800726c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	e032      	b.n	80072d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 0304 	and.w	r3, r3, #4
 8007274:	2b00      	cmp	r3, #0
 8007276:	d008      	beq.n	800728a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007278:	4b19      	ldr	r3, [pc, #100]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	68db      	ldr	r3, [r3, #12]
 8007284:	4916      	ldr	r1, [pc, #88]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007286:	4313      	orrs	r3, r2
 8007288:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0308 	and.w	r3, r3, #8
 8007292:	2b00      	cmp	r3, #0
 8007294:	d009      	beq.n	80072aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007296:	4b12      	ldr	r3, [pc, #72]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	691b      	ldr	r3, [r3, #16]
 80072a2:	00db      	lsls	r3, r3, #3
 80072a4:	490e      	ldr	r1, [pc, #56]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80072a6:	4313      	orrs	r3, r2
 80072a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80072aa:	f000 f821 	bl	80072f0 <HAL_RCC_GetSysClockFreq>
 80072ae:	4602      	mov	r2, r0
 80072b0:	4b0b      	ldr	r3, [pc, #44]	@ (80072e0 <HAL_RCC_ClockConfig+0x1bc>)
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	091b      	lsrs	r3, r3, #4
 80072b6:	f003 030f 	and.w	r3, r3, #15
 80072ba:	490a      	ldr	r1, [pc, #40]	@ (80072e4 <HAL_RCC_ClockConfig+0x1c0>)
 80072bc:	5ccb      	ldrb	r3, [r1, r3]
 80072be:	fa22 f303 	lsr.w	r3, r2, r3
 80072c2:	4a09      	ldr	r2, [pc, #36]	@ (80072e8 <HAL_RCC_ClockConfig+0x1c4>)
 80072c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80072c6:	4b09      	ldr	r3, [pc, #36]	@ (80072ec <HAL_RCC_ClockConfig+0x1c8>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7fd fbc2 	bl	8004a54 <HAL_InitTick>

  return HAL_OK;
 80072d0:	2300      	movs	r3, #0
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3710      	adds	r7, #16
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	bf00      	nop
 80072dc:	40023c00 	.word	0x40023c00
 80072e0:	40023800 	.word	0x40023800
 80072e4:	0800fc10 	.word	0x0800fc10
 80072e8:	20000200 	.word	0x20000200
 80072ec:	20000204 	.word	0x20000204

080072f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80072f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072f4:	b090      	sub	sp, #64	@ 0x40
 80072f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80072f8:	2300      	movs	r3, #0
 80072fa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80072fc:	2300      	movs	r3, #0
 80072fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007300:	2300      	movs	r3, #0
 8007302:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007304:	2300      	movs	r3, #0
 8007306:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007308:	4b59      	ldr	r3, [pc, #356]	@ (8007470 <HAL_RCC_GetSysClockFreq+0x180>)
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f003 030c 	and.w	r3, r3, #12
 8007310:	2b08      	cmp	r3, #8
 8007312:	d00d      	beq.n	8007330 <HAL_RCC_GetSysClockFreq+0x40>
 8007314:	2b08      	cmp	r3, #8
 8007316:	f200 80a1 	bhi.w	800745c <HAL_RCC_GetSysClockFreq+0x16c>
 800731a:	2b00      	cmp	r3, #0
 800731c:	d002      	beq.n	8007324 <HAL_RCC_GetSysClockFreq+0x34>
 800731e:	2b04      	cmp	r3, #4
 8007320:	d003      	beq.n	800732a <HAL_RCC_GetSysClockFreq+0x3a>
 8007322:	e09b      	b.n	800745c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007324:	4b53      	ldr	r3, [pc, #332]	@ (8007474 <HAL_RCC_GetSysClockFreq+0x184>)
 8007326:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007328:	e09b      	b.n	8007462 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800732a:	4b53      	ldr	r3, [pc, #332]	@ (8007478 <HAL_RCC_GetSysClockFreq+0x188>)
 800732c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800732e:	e098      	b.n	8007462 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007330:	4b4f      	ldr	r3, [pc, #316]	@ (8007470 <HAL_RCC_GetSysClockFreq+0x180>)
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007338:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800733a:	4b4d      	ldr	r3, [pc, #308]	@ (8007470 <HAL_RCC_GetSysClockFreq+0x180>)
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007342:	2b00      	cmp	r3, #0
 8007344:	d028      	beq.n	8007398 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007346:	4b4a      	ldr	r3, [pc, #296]	@ (8007470 <HAL_RCC_GetSysClockFreq+0x180>)
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	099b      	lsrs	r3, r3, #6
 800734c:	2200      	movs	r2, #0
 800734e:	623b      	str	r3, [r7, #32]
 8007350:	627a      	str	r2, [r7, #36]	@ 0x24
 8007352:	6a3b      	ldr	r3, [r7, #32]
 8007354:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007358:	2100      	movs	r1, #0
 800735a:	4b47      	ldr	r3, [pc, #284]	@ (8007478 <HAL_RCC_GetSysClockFreq+0x188>)
 800735c:	fb03 f201 	mul.w	r2, r3, r1
 8007360:	2300      	movs	r3, #0
 8007362:	fb00 f303 	mul.w	r3, r0, r3
 8007366:	4413      	add	r3, r2
 8007368:	4a43      	ldr	r2, [pc, #268]	@ (8007478 <HAL_RCC_GetSysClockFreq+0x188>)
 800736a:	fba0 1202 	umull	r1, r2, r0, r2
 800736e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007370:	460a      	mov	r2, r1
 8007372:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007374:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007376:	4413      	add	r3, r2
 8007378:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800737a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800737c:	2200      	movs	r2, #0
 800737e:	61bb      	str	r3, [r7, #24]
 8007380:	61fa      	str	r2, [r7, #28]
 8007382:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007386:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800738a:	f7f9 fc95 	bl	8000cb8 <__aeabi_uldivmod>
 800738e:	4602      	mov	r2, r0
 8007390:	460b      	mov	r3, r1
 8007392:	4613      	mov	r3, r2
 8007394:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007396:	e053      	b.n	8007440 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007398:	4b35      	ldr	r3, [pc, #212]	@ (8007470 <HAL_RCC_GetSysClockFreq+0x180>)
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	099b      	lsrs	r3, r3, #6
 800739e:	2200      	movs	r2, #0
 80073a0:	613b      	str	r3, [r7, #16]
 80073a2:	617a      	str	r2, [r7, #20]
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80073aa:	f04f 0b00 	mov.w	fp, #0
 80073ae:	4652      	mov	r2, sl
 80073b0:	465b      	mov	r3, fp
 80073b2:	f04f 0000 	mov.w	r0, #0
 80073b6:	f04f 0100 	mov.w	r1, #0
 80073ba:	0159      	lsls	r1, r3, #5
 80073bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073c0:	0150      	lsls	r0, r2, #5
 80073c2:	4602      	mov	r2, r0
 80073c4:	460b      	mov	r3, r1
 80073c6:	ebb2 080a 	subs.w	r8, r2, sl
 80073ca:	eb63 090b 	sbc.w	r9, r3, fp
 80073ce:	f04f 0200 	mov.w	r2, #0
 80073d2:	f04f 0300 	mov.w	r3, #0
 80073d6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80073da:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80073de:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80073e2:	ebb2 0408 	subs.w	r4, r2, r8
 80073e6:	eb63 0509 	sbc.w	r5, r3, r9
 80073ea:	f04f 0200 	mov.w	r2, #0
 80073ee:	f04f 0300 	mov.w	r3, #0
 80073f2:	00eb      	lsls	r3, r5, #3
 80073f4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80073f8:	00e2      	lsls	r2, r4, #3
 80073fa:	4614      	mov	r4, r2
 80073fc:	461d      	mov	r5, r3
 80073fe:	eb14 030a 	adds.w	r3, r4, sl
 8007402:	603b      	str	r3, [r7, #0]
 8007404:	eb45 030b 	adc.w	r3, r5, fp
 8007408:	607b      	str	r3, [r7, #4]
 800740a:	f04f 0200 	mov.w	r2, #0
 800740e:	f04f 0300 	mov.w	r3, #0
 8007412:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007416:	4629      	mov	r1, r5
 8007418:	028b      	lsls	r3, r1, #10
 800741a:	4621      	mov	r1, r4
 800741c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007420:	4621      	mov	r1, r4
 8007422:	028a      	lsls	r2, r1, #10
 8007424:	4610      	mov	r0, r2
 8007426:	4619      	mov	r1, r3
 8007428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742a:	2200      	movs	r2, #0
 800742c:	60bb      	str	r3, [r7, #8]
 800742e:	60fa      	str	r2, [r7, #12]
 8007430:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007434:	f7f9 fc40 	bl	8000cb8 <__aeabi_uldivmod>
 8007438:	4602      	mov	r2, r0
 800743a:	460b      	mov	r3, r1
 800743c:	4613      	mov	r3, r2
 800743e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007440:	4b0b      	ldr	r3, [pc, #44]	@ (8007470 <HAL_RCC_GetSysClockFreq+0x180>)
 8007442:	685b      	ldr	r3, [r3, #4]
 8007444:	0c1b      	lsrs	r3, r3, #16
 8007446:	f003 0303 	and.w	r3, r3, #3
 800744a:	3301      	adds	r3, #1
 800744c:	005b      	lsls	r3, r3, #1
 800744e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007450:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007454:	fbb2 f3f3 	udiv	r3, r2, r3
 8007458:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800745a:	e002      	b.n	8007462 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800745c:	4b05      	ldr	r3, [pc, #20]	@ (8007474 <HAL_RCC_GetSysClockFreq+0x184>)
 800745e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007460:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007464:	4618      	mov	r0, r3
 8007466:	3740      	adds	r7, #64	@ 0x40
 8007468:	46bd      	mov	sp, r7
 800746a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800746e:	bf00      	nop
 8007470:	40023800 	.word	0x40023800
 8007474:	00f42400 	.word	0x00f42400
 8007478:	017d7840 	.word	0x017d7840

0800747c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800747c:	b480      	push	{r7}
 800747e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007480:	4b03      	ldr	r3, [pc, #12]	@ (8007490 <HAL_RCC_GetHCLKFreq+0x14>)
 8007482:	681b      	ldr	r3, [r3, #0]
}
 8007484:	4618      	mov	r0, r3
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	20000200 	.word	0x20000200

08007494 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007498:	f7ff fff0 	bl	800747c <HAL_RCC_GetHCLKFreq>
 800749c:	4602      	mov	r2, r0
 800749e:	4b05      	ldr	r3, [pc, #20]	@ (80074b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	0a9b      	lsrs	r3, r3, #10
 80074a4:	f003 0307 	and.w	r3, r3, #7
 80074a8:	4903      	ldr	r1, [pc, #12]	@ (80074b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074aa:	5ccb      	ldrb	r3, [r1, r3]
 80074ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	40023800 	.word	0x40023800
 80074b8:	0800fc20 	.word	0x0800fc20

080074bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80074c0:	f7ff ffdc 	bl	800747c <HAL_RCC_GetHCLKFreq>
 80074c4:	4602      	mov	r2, r0
 80074c6:	4b05      	ldr	r3, [pc, #20]	@ (80074dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	0b5b      	lsrs	r3, r3, #13
 80074cc:	f003 0307 	and.w	r3, r3, #7
 80074d0:	4903      	ldr	r1, [pc, #12]	@ (80074e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80074d2:	5ccb      	ldrb	r3, [r1, r3]
 80074d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074d8:	4618      	mov	r0, r3
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	40023800 	.word	0x40023800
 80074e0:	0800fc20 	.word	0x0800fc20

080074e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d101      	bne.n	80074f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	e041      	b.n	800757a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074fc:	b2db      	uxtb	r3, r3
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d106      	bne.n	8007510 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f7fd f858 	bl	80045c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2202      	movs	r2, #2
 8007514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681a      	ldr	r2, [r3, #0]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	3304      	adds	r3, #4
 8007520:	4619      	mov	r1, r3
 8007522:	4610      	mov	r0, r2
 8007524:	f000 fe7e 	bl	8008224 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007578:	2300      	movs	r3, #0
}
 800757a:	4618      	mov	r0, r3
 800757c:	3708      	adds	r7, #8
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
	...

08007584 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007584:	b480      	push	{r7}
 8007586:	b085      	sub	sp, #20
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007592:	b2db      	uxtb	r3, r3
 8007594:	2b01      	cmp	r3, #1
 8007596:	d001      	beq.n	800759c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	e03c      	b.n	8007616 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2202      	movs	r2, #2
 80075a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a1e      	ldr	r2, [pc, #120]	@ (8007624 <HAL_TIM_Base_Start+0xa0>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d018      	beq.n	80075e0 <HAL_TIM_Base_Start+0x5c>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075b6:	d013      	beq.n	80075e0 <HAL_TIM_Base_Start+0x5c>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a1a      	ldr	r2, [pc, #104]	@ (8007628 <HAL_TIM_Base_Start+0xa4>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d00e      	beq.n	80075e0 <HAL_TIM_Base_Start+0x5c>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a19      	ldr	r2, [pc, #100]	@ (800762c <HAL_TIM_Base_Start+0xa8>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d009      	beq.n	80075e0 <HAL_TIM_Base_Start+0x5c>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a17      	ldr	r2, [pc, #92]	@ (8007630 <HAL_TIM_Base_Start+0xac>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d004      	beq.n	80075e0 <HAL_TIM_Base_Start+0x5c>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a16      	ldr	r2, [pc, #88]	@ (8007634 <HAL_TIM_Base_Start+0xb0>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d111      	bne.n	8007604 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	f003 0307 	and.w	r3, r3, #7
 80075ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2b06      	cmp	r3, #6
 80075f0:	d010      	beq.n	8007614 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f042 0201 	orr.w	r2, r2, #1
 8007600:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007602:	e007      	b.n	8007614 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f042 0201 	orr.w	r2, r2, #1
 8007612:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3714      	adds	r7, #20
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	40010000 	.word	0x40010000
 8007628:	40000400 	.word	0x40000400
 800762c:	40000800 	.word	0x40000800
 8007630:	40000c00 	.word	0x40000c00
 8007634:	40014000 	.word	0x40014000

08007638 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d101      	bne.n	800764a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e041      	b.n	80076ce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007650:	b2db      	uxtb	r3, r3
 8007652:	2b00      	cmp	r3, #0
 8007654:	d106      	bne.n	8007664 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2200      	movs	r2, #0
 800765a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 f839 	bl	80076d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2202      	movs	r2, #2
 8007668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	3304      	adds	r3, #4
 8007674:	4619      	mov	r1, r3
 8007676:	4610      	mov	r0, r2
 8007678:	f000 fdd4 	bl	8008224 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2201      	movs	r2, #1
 8007698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2201      	movs	r2, #1
 80076a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2201      	movs	r2, #1
 80076b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80076cc:	2300      	movs	r3, #0
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3708      	adds	r7, #8
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80076d6:	b480      	push	{r7}
 80076d8:	b083      	sub	sp, #12
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80076de:	bf00      	nop
 80076e0:	370c      	adds	r7, #12
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
	...

080076ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d109      	bne.n	8007710 <HAL_TIM_PWM_Start+0x24>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007702:	b2db      	uxtb	r3, r3
 8007704:	2b01      	cmp	r3, #1
 8007706:	bf14      	ite	ne
 8007708:	2301      	movne	r3, #1
 800770a:	2300      	moveq	r3, #0
 800770c:	b2db      	uxtb	r3, r3
 800770e:	e022      	b.n	8007756 <HAL_TIM_PWM_Start+0x6a>
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	2b04      	cmp	r3, #4
 8007714:	d109      	bne.n	800772a <HAL_TIM_PWM_Start+0x3e>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800771c:	b2db      	uxtb	r3, r3
 800771e:	2b01      	cmp	r3, #1
 8007720:	bf14      	ite	ne
 8007722:	2301      	movne	r3, #1
 8007724:	2300      	moveq	r3, #0
 8007726:	b2db      	uxtb	r3, r3
 8007728:	e015      	b.n	8007756 <HAL_TIM_PWM_Start+0x6a>
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	2b08      	cmp	r3, #8
 800772e:	d109      	bne.n	8007744 <HAL_TIM_PWM_Start+0x58>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b01      	cmp	r3, #1
 800773a:	bf14      	ite	ne
 800773c:	2301      	movne	r3, #1
 800773e:	2300      	moveq	r3, #0
 8007740:	b2db      	uxtb	r3, r3
 8007742:	e008      	b.n	8007756 <HAL_TIM_PWM_Start+0x6a>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800774a:	b2db      	uxtb	r3, r3
 800774c:	2b01      	cmp	r3, #1
 800774e:	bf14      	ite	ne
 8007750:	2301      	movne	r3, #1
 8007752:	2300      	moveq	r3, #0
 8007754:	b2db      	uxtb	r3, r3
 8007756:	2b00      	cmp	r3, #0
 8007758:	d001      	beq.n	800775e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e068      	b.n	8007830 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d104      	bne.n	800776e <HAL_TIM_PWM_Start+0x82>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2202      	movs	r2, #2
 8007768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800776c:	e013      	b.n	8007796 <HAL_TIM_PWM_Start+0xaa>
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	2b04      	cmp	r3, #4
 8007772:	d104      	bne.n	800777e <HAL_TIM_PWM_Start+0x92>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2202      	movs	r2, #2
 8007778:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800777c:	e00b      	b.n	8007796 <HAL_TIM_PWM_Start+0xaa>
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	2b08      	cmp	r3, #8
 8007782:	d104      	bne.n	800778e <HAL_TIM_PWM_Start+0xa2>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2202      	movs	r2, #2
 8007788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800778c:	e003      	b.n	8007796 <HAL_TIM_PWM_Start+0xaa>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2202      	movs	r2, #2
 8007792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2201      	movs	r2, #1
 800779c:	6839      	ldr	r1, [r7, #0]
 800779e:	4618      	mov	r0, r3
 80077a0:	f001 f90a 	bl	80089b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a23      	ldr	r2, [pc, #140]	@ (8007838 <HAL_TIM_PWM_Start+0x14c>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d107      	bne.n	80077be <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80077bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a1d      	ldr	r2, [pc, #116]	@ (8007838 <HAL_TIM_PWM_Start+0x14c>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d018      	beq.n	80077fa <HAL_TIM_PWM_Start+0x10e>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077d0:	d013      	beq.n	80077fa <HAL_TIM_PWM_Start+0x10e>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a19      	ldr	r2, [pc, #100]	@ (800783c <HAL_TIM_PWM_Start+0x150>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d00e      	beq.n	80077fa <HAL_TIM_PWM_Start+0x10e>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a17      	ldr	r2, [pc, #92]	@ (8007840 <HAL_TIM_PWM_Start+0x154>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d009      	beq.n	80077fa <HAL_TIM_PWM_Start+0x10e>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a16      	ldr	r2, [pc, #88]	@ (8007844 <HAL_TIM_PWM_Start+0x158>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d004      	beq.n	80077fa <HAL_TIM_PWM_Start+0x10e>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a14      	ldr	r2, [pc, #80]	@ (8007848 <HAL_TIM_PWM_Start+0x15c>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d111      	bne.n	800781e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	f003 0307 	and.w	r3, r3, #7
 8007804:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2b06      	cmp	r3, #6
 800780a:	d010      	beq.n	800782e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f042 0201 	orr.w	r2, r2, #1
 800781a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800781c:	e007      	b.n	800782e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f042 0201 	orr.w	r2, r2, #1
 800782c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	40010000 	.word	0x40010000
 800783c:	40000400 	.word	0x40000400
 8007840:	40000800 	.word	0x40000800
 8007844:	40000c00 	.word	0x40000c00
 8007848:	40014000 	.word	0x40014000

0800784c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d101      	bne.n	800785e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e041      	b.n	80078e2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007864:	b2db      	uxtb	r3, r3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d106      	bne.n	8007878 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f7fc fe54 	bl	8004520 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2202      	movs	r2, #2
 800787c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	3304      	adds	r3, #4
 8007888:	4619      	mov	r1, r3
 800788a:	4610      	mov	r0, r2
 800788c:	f000 fcca 	bl	8008224 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2201      	movs	r2, #1
 800789c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2201      	movs	r2, #1
 80078cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078e0:	2300      	movs	r3, #0
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	3708      	adds	r7, #8
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}
	...

080078ec <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b084      	sub	sp, #16
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078f6:	2300      	movs	r3, #0
 80078f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d104      	bne.n	800790a <HAL_TIM_IC_Start_IT+0x1e>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007906:	b2db      	uxtb	r3, r3
 8007908:	e013      	b.n	8007932 <HAL_TIM_IC_Start_IT+0x46>
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	2b04      	cmp	r3, #4
 800790e:	d104      	bne.n	800791a <HAL_TIM_IC_Start_IT+0x2e>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007916:	b2db      	uxtb	r3, r3
 8007918:	e00b      	b.n	8007932 <HAL_TIM_IC_Start_IT+0x46>
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	2b08      	cmp	r3, #8
 800791e:	d104      	bne.n	800792a <HAL_TIM_IC_Start_IT+0x3e>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007926:	b2db      	uxtb	r3, r3
 8007928:	e003      	b.n	8007932 <HAL_TIM_IC_Start_IT+0x46>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007930:	b2db      	uxtb	r3, r3
 8007932:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d104      	bne.n	8007944 <HAL_TIM_IC_Start_IT+0x58>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007940:	b2db      	uxtb	r3, r3
 8007942:	e013      	b.n	800796c <HAL_TIM_IC_Start_IT+0x80>
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	2b04      	cmp	r3, #4
 8007948:	d104      	bne.n	8007954 <HAL_TIM_IC_Start_IT+0x68>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007950:	b2db      	uxtb	r3, r3
 8007952:	e00b      	b.n	800796c <HAL_TIM_IC_Start_IT+0x80>
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	2b08      	cmp	r3, #8
 8007958:	d104      	bne.n	8007964 <HAL_TIM_IC_Start_IT+0x78>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007960:	b2db      	uxtb	r3, r3
 8007962:	e003      	b.n	800796c <HAL_TIM_IC_Start_IT+0x80>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800796a:	b2db      	uxtb	r3, r3
 800796c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800796e:	7bbb      	ldrb	r3, [r7, #14]
 8007970:	2b01      	cmp	r3, #1
 8007972:	d102      	bne.n	800797a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007974:	7b7b      	ldrb	r3, [r7, #13]
 8007976:	2b01      	cmp	r3, #1
 8007978:	d001      	beq.n	800797e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	e0c2      	b.n	8007b04 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d104      	bne.n	800798e <HAL_TIM_IC_Start_IT+0xa2>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2202      	movs	r2, #2
 8007988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800798c:	e013      	b.n	80079b6 <HAL_TIM_IC_Start_IT+0xca>
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	2b04      	cmp	r3, #4
 8007992:	d104      	bne.n	800799e <HAL_TIM_IC_Start_IT+0xb2>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2202      	movs	r2, #2
 8007998:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800799c:	e00b      	b.n	80079b6 <HAL_TIM_IC_Start_IT+0xca>
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	2b08      	cmp	r3, #8
 80079a2:	d104      	bne.n	80079ae <HAL_TIM_IC_Start_IT+0xc2>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2202      	movs	r2, #2
 80079a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079ac:	e003      	b.n	80079b6 <HAL_TIM_IC_Start_IT+0xca>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2202      	movs	r2, #2
 80079b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d104      	bne.n	80079c6 <HAL_TIM_IC_Start_IT+0xda>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2202      	movs	r2, #2
 80079c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079c4:	e013      	b.n	80079ee <HAL_TIM_IC_Start_IT+0x102>
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	2b04      	cmp	r3, #4
 80079ca:	d104      	bne.n	80079d6 <HAL_TIM_IC_Start_IT+0xea>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2202      	movs	r2, #2
 80079d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80079d4:	e00b      	b.n	80079ee <HAL_TIM_IC_Start_IT+0x102>
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	2b08      	cmp	r3, #8
 80079da:	d104      	bne.n	80079e6 <HAL_TIM_IC_Start_IT+0xfa>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2202      	movs	r2, #2
 80079e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079e4:	e003      	b.n	80079ee <HAL_TIM_IC_Start_IT+0x102>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2202      	movs	r2, #2
 80079ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	2b0c      	cmp	r3, #12
 80079f2:	d841      	bhi.n	8007a78 <HAL_TIM_IC_Start_IT+0x18c>
 80079f4:	a201      	add	r2, pc, #4	@ (adr r2, 80079fc <HAL_TIM_IC_Start_IT+0x110>)
 80079f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079fa:	bf00      	nop
 80079fc:	08007a31 	.word	0x08007a31
 8007a00:	08007a79 	.word	0x08007a79
 8007a04:	08007a79 	.word	0x08007a79
 8007a08:	08007a79 	.word	0x08007a79
 8007a0c:	08007a43 	.word	0x08007a43
 8007a10:	08007a79 	.word	0x08007a79
 8007a14:	08007a79 	.word	0x08007a79
 8007a18:	08007a79 	.word	0x08007a79
 8007a1c:	08007a55 	.word	0x08007a55
 8007a20:	08007a79 	.word	0x08007a79
 8007a24:	08007a79 	.word	0x08007a79
 8007a28:	08007a79 	.word	0x08007a79
 8007a2c:	08007a67 	.word	0x08007a67
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	68da      	ldr	r2, [r3, #12]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f042 0202 	orr.w	r2, r2, #2
 8007a3e:	60da      	str	r2, [r3, #12]
      break;
 8007a40:	e01d      	b.n	8007a7e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	68da      	ldr	r2, [r3, #12]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f042 0204 	orr.w	r2, r2, #4
 8007a50:	60da      	str	r2, [r3, #12]
      break;
 8007a52:	e014      	b.n	8007a7e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68da      	ldr	r2, [r3, #12]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f042 0208 	orr.w	r2, r2, #8
 8007a62:	60da      	str	r2, [r3, #12]
      break;
 8007a64:	e00b      	b.n	8007a7e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	68da      	ldr	r2, [r3, #12]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f042 0210 	orr.w	r2, r2, #16
 8007a74:	60da      	str	r2, [r3, #12]
      break;
 8007a76:	e002      	b.n	8007a7e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	73fb      	strb	r3, [r7, #15]
      break;
 8007a7c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007a7e:	7bfb      	ldrb	r3, [r7, #15]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d13e      	bne.n	8007b02 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	6839      	ldr	r1, [r7, #0]
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f000 ff93 	bl	80089b8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4a1d      	ldr	r2, [pc, #116]	@ (8007b0c <HAL_TIM_IC_Start_IT+0x220>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d018      	beq.n	8007ace <HAL_TIM_IC_Start_IT+0x1e2>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007aa4:	d013      	beq.n	8007ace <HAL_TIM_IC_Start_IT+0x1e2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a19      	ldr	r2, [pc, #100]	@ (8007b10 <HAL_TIM_IC_Start_IT+0x224>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d00e      	beq.n	8007ace <HAL_TIM_IC_Start_IT+0x1e2>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a17      	ldr	r2, [pc, #92]	@ (8007b14 <HAL_TIM_IC_Start_IT+0x228>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d009      	beq.n	8007ace <HAL_TIM_IC_Start_IT+0x1e2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	4a16      	ldr	r2, [pc, #88]	@ (8007b18 <HAL_TIM_IC_Start_IT+0x22c>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d004      	beq.n	8007ace <HAL_TIM_IC_Start_IT+0x1e2>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a14      	ldr	r2, [pc, #80]	@ (8007b1c <HAL_TIM_IC_Start_IT+0x230>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d111      	bne.n	8007af2 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	689b      	ldr	r3, [r3, #8]
 8007ad4:	f003 0307 	and.w	r3, r3, #7
 8007ad8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	2b06      	cmp	r3, #6
 8007ade:	d010      	beq.n	8007b02 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f042 0201 	orr.w	r2, r2, #1
 8007aee:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007af0:	e007      	b.n	8007b02 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f042 0201 	orr.w	r2, r2, #1
 8007b00:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3710      	adds	r7, #16
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}
 8007b0c:	40010000 	.word	0x40010000
 8007b10:	40000400 	.word	0x40000400
 8007b14:	40000800 	.word	0x40000800
 8007b18:	40000c00 	.word	0x40000c00
 8007b1c:	40014000 	.word	0x40014000

08007b20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b084      	sub	sp, #16
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68db      	ldr	r3, [r3, #12]
 8007b2e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	691b      	ldr	r3, [r3, #16]
 8007b36:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	f003 0302 	and.w	r3, r3, #2
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d020      	beq.n	8007b84 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f003 0302 	and.w	r3, r3, #2
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d01b      	beq.n	8007b84 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f06f 0202 	mvn.w	r2, #2
 8007b54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2201      	movs	r2, #1
 8007b5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	699b      	ldr	r3, [r3, #24]
 8007b62:	f003 0303 	and.w	r3, r3, #3
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d003      	beq.n	8007b72 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f7fc f828 	bl	8003bc0 <HAL_TIM_IC_CaptureCallback>
 8007b70:	e005      	b.n	8007b7e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 fb38 	bl	80081e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 fb3f 	bl	80081fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	f003 0304 	and.w	r3, r3, #4
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d020      	beq.n	8007bd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	f003 0304 	and.w	r3, r3, #4
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d01b      	beq.n	8007bd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f06f 0204 	mvn.w	r2, #4
 8007ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2202      	movs	r2, #2
 8007ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	699b      	ldr	r3, [r3, #24]
 8007bae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d003      	beq.n	8007bbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f7fc f802 	bl	8003bc0 <HAL_TIM_IC_CaptureCallback>
 8007bbc:	e005      	b.n	8007bca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 fb12 	bl	80081e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f000 fb19 	bl	80081fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	f003 0308 	and.w	r3, r3, #8
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d020      	beq.n	8007c1c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f003 0308 	and.w	r3, r3, #8
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d01b      	beq.n	8007c1c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f06f 0208 	mvn.w	r2, #8
 8007bec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2204      	movs	r2, #4
 8007bf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	69db      	ldr	r3, [r3, #28]
 8007bfa:	f003 0303 	and.w	r3, r3, #3
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d003      	beq.n	8007c0a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f7fb ffdc 	bl	8003bc0 <HAL_TIM_IC_CaptureCallback>
 8007c08:	e005      	b.n	8007c16 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 faec 	bl	80081e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f000 faf3 	bl	80081fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2200      	movs	r2, #0
 8007c1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	f003 0310 	and.w	r3, r3, #16
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d020      	beq.n	8007c68 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	f003 0310 	and.w	r3, r3, #16
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d01b      	beq.n	8007c68 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f06f 0210 	mvn.w	r2, #16
 8007c38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2208      	movs	r2, #8
 8007c3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	69db      	ldr	r3, [r3, #28]
 8007c46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d003      	beq.n	8007c56 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f7fb ffb6 	bl	8003bc0 <HAL_TIM_IC_CaptureCallback>
 8007c54:	e005      	b.n	8007c62 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f000 fac6 	bl	80081e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f000 facd 	bl	80081fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	f003 0301 	and.w	r3, r3, #1
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d00c      	beq.n	8007c8c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f003 0301 	and.w	r3, r3, #1
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d007      	beq.n	8007c8c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f06f 0201 	mvn.w	r2, #1
 8007c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 faa4 	bl	80081d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00c      	beq.n	8007cb0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d007      	beq.n	8007cb0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 ff22 	bl	8008af4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d00c      	beq.n	8007cd4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d007      	beq.n	8007cd4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f000 fa9e 	bl	8008210 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	f003 0320 	and.w	r3, r3, #32
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00c      	beq.n	8007cf8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f003 0320 	and.w	r3, r3, #32
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d007      	beq.n	8007cf8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f06f 0220 	mvn.w	r2, #32
 8007cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fef4 	bl	8008ae0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007cf8:	bf00      	nop
 8007cfa:	3710      	adds	r7, #16
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bd80      	pop	{r7, pc}

08007d00 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b086      	sub	sp, #24
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	60b9      	str	r1, [r7, #8]
 8007d0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d101      	bne.n	8007d1e <HAL_TIM_IC_ConfigChannel+0x1e>
 8007d1a:	2302      	movs	r3, #2
 8007d1c:	e088      	b.n	8007e30 <HAL_TIM_IC_ConfigChannel+0x130>
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2201      	movs	r2, #1
 8007d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d11b      	bne.n	8007d64 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007d3c:	f000 fc84 	bl	8008648 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	699a      	ldr	r2, [r3, #24]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f022 020c 	bic.w	r2, r2, #12
 8007d4e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	6999      	ldr	r1, [r3, #24]
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	689a      	ldr	r2, [r3, #8]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	430a      	orrs	r2, r1
 8007d60:	619a      	str	r2, [r3, #24]
 8007d62:	e060      	b.n	8007e26 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2b04      	cmp	r3, #4
 8007d68:	d11c      	bne.n	8007da4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007d7a:	f000 fcfc 	bl	8008776 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	699a      	ldr	r2, [r3, #24]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007d8c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	6999      	ldr	r1, [r3, #24]
 8007d94:	68bb      	ldr	r3, [r7, #8]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	021a      	lsls	r2, r3, #8
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	430a      	orrs	r2, r1
 8007da0:	619a      	str	r2, [r3, #24]
 8007da2:	e040      	b.n	8007e26 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2b08      	cmp	r3, #8
 8007da8:	d11b      	bne.n	8007de2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007dba:	f000 fd49 	bl	8008850 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	69da      	ldr	r2, [r3, #28]
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f022 020c 	bic.w	r2, r2, #12
 8007dcc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	69d9      	ldr	r1, [r3, #28]
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	689a      	ldr	r2, [r3, #8]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	430a      	orrs	r2, r1
 8007dde:	61da      	str	r2, [r3, #28]
 8007de0:	e021      	b.n	8007e26 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2b0c      	cmp	r3, #12
 8007de6:	d11c      	bne.n	8007e22 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007df8:	f000 fd66 	bl	80088c8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	69da      	ldr	r2, [r3, #28]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007e0a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	69d9      	ldr	r1, [r3, #28]
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	021a      	lsls	r2, r3, #8
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	430a      	orrs	r2, r1
 8007e1e:	61da      	str	r2, [r3, #28]
 8007e20:	e001      	b.n	8007e26 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3718      	adds	r7, #24
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b086      	sub	sp, #24
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	60f8      	str	r0, [r7, #12]
 8007e40:	60b9      	str	r1, [r7, #8]
 8007e42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e44:	2300      	movs	r3, #0
 8007e46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d101      	bne.n	8007e56 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007e52:	2302      	movs	r3, #2
 8007e54:	e0ae      	b.n	8007fb4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2201      	movs	r2, #1
 8007e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2b0c      	cmp	r3, #12
 8007e62:	f200 809f 	bhi.w	8007fa4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007e66:	a201      	add	r2, pc, #4	@ (adr r2, 8007e6c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e6c:	08007ea1 	.word	0x08007ea1
 8007e70:	08007fa5 	.word	0x08007fa5
 8007e74:	08007fa5 	.word	0x08007fa5
 8007e78:	08007fa5 	.word	0x08007fa5
 8007e7c:	08007ee1 	.word	0x08007ee1
 8007e80:	08007fa5 	.word	0x08007fa5
 8007e84:	08007fa5 	.word	0x08007fa5
 8007e88:	08007fa5 	.word	0x08007fa5
 8007e8c:	08007f23 	.word	0x08007f23
 8007e90:	08007fa5 	.word	0x08007fa5
 8007e94:	08007fa5 	.word	0x08007fa5
 8007e98:	08007fa5 	.word	0x08007fa5
 8007e9c:	08007f63 	.word	0x08007f63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	68b9      	ldr	r1, [r7, #8]
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f000 fa42 	bl	8008330 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	699a      	ldr	r2, [r3, #24]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f042 0208 	orr.w	r2, r2, #8
 8007eba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	699a      	ldr	r2, [r3, #24]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f022 0204 	bic.w	r2, r2, #4
 8007eca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	6999      	ldr	r1, [r3, #24]
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	691a      	ldr	r2, [r3, #16]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	430a      	orrs	r2, r1
 8007edc:	619a      	str	r2, [r3, #24]
      break;
 8007ede:	e064      	b.n	8007faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68b9      	ldr	r1, [r7, #8]
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f000 fa88 	bl	80083fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	699a      	ldr	r2, [r3, #24]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007efa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	699a      	ldr	r2, [r3, #24]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	6999      	ldr	r1, [r3, #24]
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	021a      	lsls	r2, r3, #8
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	430a      	orrs	r2, r1
 8007f1e:	619a      	str	r2, [r3, #24]
      break;
 8007f20:	e043      	b.n	8007faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	68b9      	ldr	r1, [r7, #8]
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f000 fad3 	bl	80084d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	69da      	ldr	r2, [r3, #28]
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f042 0208 	orr.w	r2, r2, #8
 8007f3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	69da      	ldr	r2, [r3, #28]
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f022 0204 	bic.w	r2, r2, #4
 8007f4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	69d9      	ldr	r1, [r3, #28]
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	691a      	ldr	r2, [r3, #16]
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	430a      	orrs	r2, r1
 8007f5e:	61da      	str	r2, [r3, #28]
      break;
 8007f60:	e023      	b.n	8007faa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	68b9      	ldr	r1, [r7, #8]
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f000 fb1d 	bl	80085a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	69da      	ldr	r2, [r3, #28]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	69da      	ldr	r2, [r3, #28]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	69d9      	ldr	r1, [r3, #28]
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	691b      	ldr	r3, [r3, #16]
 8007f98:	021a      	lsls	r2, r3, #8
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	430a      	orrs	r2, r1
 8007fa0:	61da      	str	r2, [r3, #28]
      break;
 8007fa2:	e002      	b.n	8007faa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	75fb      	strb	r3, [r7, #23]
      break;
 8007fa8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3718      	adds	r7, #24
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b084      	sub	sp, #16
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d101      	bne.n	8007fd8 <HAL_TIM_ConfigClockSource+0x1c>
 8007fd4:	2302      	movs	r3, #2
 8007fd6:	e0b4      	b.n	8008142 <HAL_TIM_ConfigClockSource+0x186>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2202      	movs	r2, #2
 8007fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	689b      	ldr	r3, [r3, #8]
 8007fee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007ff6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007ffe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	68ba      	ldr	r2, [r7, #8]
 8008006:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008010:	d03e      	beq.n	8008090 <HAL_TIM_ConfigClockSource+0xd4>
 8008012:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008016:	f200 8087 	bhi.w	8008128 <HAL_TIM_ConfigClockSource+0x16c>
 800801a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800801e:	f000 8086 	beq.w	800812e <HAL_TIM_ConfigClockSource+0x172>
 8008022:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008026:	d87f      	bhi.n	8008128 <HAL_TIM_ConfigClockSource+0x16c>
 8008028:	2b70      	cmp	r3, #112	@ 0x70
 800802a:	d01a      	beq.n	8008062 <HAL_TIM_ConfigClockSource+0xa6>
 800802c:	2b70      	cmp	r3, #112	@ 0x70
 800802e:	d87b      	bhi.n	8008128 <HAL_TIM_ConfigClockSource+0x16c>
 8008030:	2b60      	cmp	r3, #96	@ 0x60
 8008032:	d050      	beq.n	80080d6 <HAL_TIM_ConfigClockSource+0x11a>
 8008034:	2b60      	cmp	r3, #96	@ 0x60
 8008036:	d877      	bhi.n	8008128 <HAL_TIM_ConfigClockSource+0x16c>
 8008038:	2b50      	cmp	r3, #80	@ 0x50
 800803a:	d03c      	beq.n	80080b6 <HAL_TIM_ConfigClockSource+0xfa>
 800803c:	2b50      	cmp	r3, #80	@ 0x50
 800803e:	d873      	bhi.n	8008128 <HAL_TIM_ConfigClockSource+0x16c>
 8008040:	2b40      	cmp	r3, #64	@ 0x40
 8008042:	d058      	beq.n	80080f6 <HAL_TIM_ConfigClockSource+0x13a>
 8008044:	2b40      	cmp	r3, #64	@ 0x40
 8008046:	d86f      	bhi.n	8008128 <HAL_TIM_ConfigClockSource+0x16c>
 8008048:	2b30      	cmp	r3, #48	@ 0x30
 800804a:	d064      	beq.n	8008116 <HAL_TIM_ConfigClockSource+0x15a>
 800804c:	2b30      	cmp	r3, #48	@ 0x30
 800804e:	d86b      	bhi.n	8008128 <HAL_TIM_ConfigClockSource+0x16c>
 8008050:	2b20      	cmp	r3, #32
 8008052:	d060      	beq.n	8008116 <HAL_TIM_ConfigClockSource+0x15a>
 8008054:	2b20      	cmp	r3, #32
 8008056:	d867      	bhi.n	8008128 <HAL_TIM_ConfigClockSource+0x16c>
 8008058:	2b00      	cmp	r3, #0
 800805a:	d05c      	beq.n	8008116 <HAL_TIM_ConfigClockSource+0x15a>
 800805c:	2b10      	cmp	r3, #16
 800805e:	d05a      	beq.n	8008116 <HAL_TIM_ConfigClockSource+0x15a>
 8008060:	e062      	b.n	8008128 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008072:	f000 fc81 	bl	8008978 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008084:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	68ba      	ldr	r2, [r7, #8]
 800808c:	609a      	str	r2, [r3, #8]
      break;
 800808e:	e04f      	b.n	8008130 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80080a0:	f000 fc6a 	bl	8008978 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	689a      	ldr	r2, [r3, #8]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80080b2:	609a      	str	r2, [r3, #8]
      break;
 80080b4:	e03c      	b.n	8008130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80080c2:	461a      	mov	r2, r3
 80080c4:	f000 fb28 	bl	8008718 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	2150      	movs	r1, #80	@ 0x50
 80080ce:	4618      	mov	r0, r3
 80080d0:	f000 fc37 	bl	8008942 <TIM_ITRx_SetConfig>
      break;
 80080d4:	e02c      	b.n	8008130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80080e2:	461a      	mov	r2, r3
 80080e4:	f000 fb84 	bl	80087f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2160      	movs	r1, #96	@ 0x60
 80080ee:	4618      	mov	r0, r3
 80080f0:	f000 fc27 	bl	8008942 <TIM_ITRx_SetConfig>
      break;
 80080f4:	e01c      	b.n	8008130 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008102:	461a      	mov	r2, r3
 8008104:	f000 fb08 	bl	8008718 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2140      	movs	r1, #64	@ 0x40
 800810e:	4618      	mov	r0, r3
 8008110:	f000 fc17 	bl	8008942 <TIM_ITRx_SetConfig>
      break;
 8008114:	e00c      	b.n	8008130 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681a      	ldr	r2, [r3, #0]
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4619      	mov	r1, r3
 8008120:	4610      	mov	r0, r2
 8008122:	f000 fc0e 	bl	8008942 <TIM_ITRx_SetConfig>
      break;
 8008126:	e003      	b.n	8008130 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008128:	2301      	movs	r3, #1
 800812a:	73fb      	strb	r3, [r7, #15]
      break;
 800812c:	e000      	b.n	8008130 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800812e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2201      	movs	r2, #1
 8008134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008140:	7bfb      	ldrb	r3, [r7, #15]
}
 8008142:	4618      	mov	r0, r3
 8008144:	3710      	adds	r7, #16
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
	...

0800814c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800814c:	b480      	push	{r7}
 800814e:	b085      	sub	sp, #20
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008156:	2300      	movs	r3, #0
 8008158:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	2b0c      	cmp	r3, #12
 800815e:	d831      	bhi.n	80081c4 <HAL_TIM_ReadCapturedValue+0x78>
 8008160:	a201      	add	r2, pc, #4	@ (adr r2, 8008168 <HAL_TIM_ReadCapturedValue+0x1c>)
 8008162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008166:	bf00      	nop
 8008168:	0800819d 	.word	0x0800819d
 800816c:	080081c5 	.word	0x080081c5
 8008170:	080081c5 	.word	0x080081c5
 8008174:	080081c5 	.word	0x080081c5
 8008178:	080081a7 	.word	0x080081a7
 800817c:	080081c5 	.word	0x080081c5
 8008180:	080081c5 	.word	0x080081c5
 8008184:	080081c5 	.word	0x080081c5
 8008188:	080081b1 	.word	0x080081b1
 800818c:	080081c5 	.word	0x080081c5
 8008190:	080081c5 	.word	0x080081c5
 8008194:	080081c5 	.word	0x080081c5
 8008198:	080081bb 	.word	0x080081bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081a2:	60fb      	str	r3, [r7, #12]

      break;
 80081a4:	e00f      	b.n	80081c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ac:	60fb      	str	r3, [r7, #12]

      break;
 80081ae:	e00a      	b.n	80081c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081b6:	60fb      	str	r3, [r7, #12]

      break;
 80081b8:	e005      	b.n	80081c6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081c0:	60fb      	str	r3, [r7, #12]

      break;
 80081c2:	e000      	b.n	80081c6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80081c4:	bf00      	nop
  }

  return tmpreg;
 80081c6:	68fb      	ldr	r3, [r7, #12]
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3714      	adds	r7, #20
 80081cc:	46bd      	mov	sp, r7
 80081ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d2:	4770      	bx	lr

080081d4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b083      	sub	sp, #12
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80081dc:	bf00      	nop
 80081de:	370c      	adds	r7, #12
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80081f0:	bf00      	nop
 80081f2:	370c      	adds	r7, #12
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008204:	bf00      	nop
 8008206:	370c      	adds	r7, #12
 8008208:	46bd      	mov	sp, r7
 800820a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820e:	4770      	bx	lr

08008210 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008210:	b480      	push	{r7}
 8008212:	b083      	sub	sp, #12
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008218:	bf00      	nop
 800821a:	370c      	adds	r7, #12
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008224:	b480      	push	{r7}
 8008226:	b085      	sub	sp, #20
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
 800822c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a37      	ldr	r2, [pc, #220]	@ (8008314 <TIM_Base_SetConfig+0xf0>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d00f      	beq.n	800825c <TIM_Base_SetConfig+0x38>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008242:	d00b      	beq.n	800825c <TIM_Base_SetConfig+0x38>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	4a34      	ldr	r2, [pc, #208]	@ (8008318 <TIM_Base_SetConfig+0xf4>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d007      	beq.n	800825c <TIM_Base_SetConfig+0x38>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	4a33      	ldr	r2, [pc, #204]	@ (800831c <TIM_Base_SetConfig+0xf8>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d003      	beq.n	800825c <TIM_Base_SetConfig+0x38>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	4a32      	ldr	r2, [pc, #200]	@ (8008320 <TIM_Base_SetConfig+0xfc>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d108      	bne.n	800826e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008262:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	4313      	orrs	r3, r2
 800826c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	4a28      	ldr	r2, [pc, #160]	@ (8008314 <TIM_Base_SetConfig+0xf0>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d01b      	beq.n	80082ae <TIM_Base_SetConfig+0x8a>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800827c:	d017      	beq.n	80082ae <TIM_Base_SetConfig+0x8a>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	4a25      	ldr	r2, [pc, #148]	@ (8008318 <TIM_Base_SetConfig+0xf4>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d013      	beq.n	80082ae <TIM_Base_SetConfig+0x8a>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	4a24      	ldr	r2, [pc, #144]	@ (800831c <TIM_Base_SetConfig+0xf8>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d00f      	beq.n	80082ae <TIM_Base_SetConfig+0x8a>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	4a23      	ldr	r2, [pc, #140]	@ (8008320 <TIM_Base_SetConfig+0xfc>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d00b      	beq.n	80082ae <TIM_Base_SetConfig+0x8a>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a22      	ldr	r2, [pc, #136]	@ (8008324 <TIM_Base_SetConfig+0x100>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d007      	beq.n	80082ae <TIM_Base_SetConfig+0x8a>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	4a21      	ldr	r2, [pc, #132]	@ (8008328 <TIM_Base_SetConfig+0x104>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d003      	beq.n	80082ae <TIM_Base_SetConfig+0x8a>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	4a20      	ldr	r2, [pc, #128]	@ (800832c <TIM_Base_SetConfig+0x108>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d108      	bne.n	80082c0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	68db      	ldr	r3, [r3, #12]
 80082ba:	68fa      	ldr	r2, [r7, #12]
 80082bc:	4313      	orrs	r3, r2
 80082be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	689a      	ldr	r2, [r3, #8]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	4a0c      	ldr	r2, [pc, #48]	@ (8008314 <TIM_Base_SetConfig+0xf0>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d103      	bne.n	80082ee <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	691a      	ldr	r2, [r3, #16]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f043 0204 	orr.w	r2, r3, #4
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2201      	movs	r2, #1
 80082fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	68fa      	ldr	r2, [r7, #12]
 8008304:	601a      	str	r2, [r3, #0]
}
 8008306:	bf00      	nop
 8008308:	3714      	adds	r7, #20
 800830a:	46bd      	mov	sp, r7
 800830c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008310:	4770      	bx	lr
 8008312:	bf00      	nop
 8008314:	40010000 	.word	0x40010000
 8008318:	40000400 	.word	0x40000400
 800831c:	40000800 	.word	0x40000800
 8008320:	40000c00 	.word	0x40000c00
 8008324:	40014000 	.word	0x40014000
 8008328:	40014400 	.word	0x40014400
 800832c:	40014800 	.word	0x40014800

08008330 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008330:	b480      	push	{r7}
 8008332:	b087      	sub	sp, #28
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6a1b      	ldr	r3, [r3, #32]
 800833e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6a1b      	ldr	r3, [r3, #32]
 8008344:	f023 0201 	bic.w	r2, r3, #1
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	699b      	ldr	r3, [r3, #24]
 8008356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800835e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	f023 0303 	bic.w	r3, r3, #3
 8008366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	68fa      	ldr	r2, [r7, #12]
 800836e:	4313      	orrs	r3, r2
 8008370:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	f023 0302 	bic.w	r3, r3, #2
 8008378:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	697a      	ldr	r2, [r7, #20]
 8008380:	4313      	orrs	r3, r2
 8008382:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	4a1c      	ldr	r2, [pc, #112]	@ (80083f8 <TIM_OC1_SetConfig+0xc8>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d10c      	bne.n	80083a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	f023 0308 	bic.w	r3, r3, #8
 8008392:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	697a      	ldr	r2, [r7, #20]
 800839a:	4313      	orrs	r3, r2
 800839c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	f023 0304 	bic.w	r3, r3, #4
 80083a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4a13      	ldr	r2, [pc, #76]	@ (80083f8 <TIM_OC1_SetConfig+0xc8>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d111      	bne.n	80083d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80083bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	695b      	ldr	r3, [r3, #20]
 80083c2:	693a      	ldr	r2, [r7, #16]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	699b      	ldr	r3, [r3, #24]
 80083cc:	693a      	ldr	r2, [r7, #16]
 80083ce:	4313      	orrs	r3, r2
 80083d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	693a      	ldr	r2, [r7, #16]
 80083d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	68fa      	ldr	r2, [r7, #12]
 80083dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	685a      	ldr	r2, [r3, #4]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	697a      	ldr	r2, [r7, #20]
 80083ea:	621a      	str	r2, [r3, #32]
}
 80083ec:	bf00      	nop
 80083ee:	371c      	adds	r7, #28
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr
 80083f8:	40010000 	.word	0x40010000

080083fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b087      	sub	sp, #28
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6a1b      	ldr	r3, [r3, #32]
 800840a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6a1b      	ldr	r3, [r3, #32]
 8008410:	f023 0210 	bic.w	r2, r3, #16
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	699b      	ldr	r3, [r3, #24]
 8008422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800842a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008432:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	021b      	lsls	r3, r3, #8
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	4313      	orrs	r3, r2
 800843e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	f023 0320 	bic.w	r3, r3, #32
 8008446:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	011b      	lsls	r3, r3, #4
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	4313      	orrs	r3, r2
 8008452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4a1e      	ldr	r2, [pc, #120]	@ (80084d0 <TIM_OC2_SetConfig+0xd4>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d10d      	bne.n	8008478 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008462:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	011b      	lsls	r3, r3, #4
 800846a:	697a      	ldr	r2, [r7, #20]
 800846c:	4313      	orrs	r3, r2
 800846e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008476:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4a15      	ldr	r2, [pc, #84]	@ (80084d0 <TIM_OC2_SetConfig+0xd4>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d113      	bne.n	80084a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008486:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008488:	693b      	ldr	r3, [r7, #16]
 800848a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800848e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	695b      	ldr	r3, [r3, #20]
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	693a      	ldr	r2, [r7, #16]
 8008498:	4313      	orrs	r3, r2
 800849a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	699b      	ldr	r3, [r3, #24]
 80084a0:	009b      	lsls	r3, r3, #2
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	693a      	ldr	r2, [r7, #16]
 80084ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	68fa      	ldr	r2, [r7, #12]
 80084b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	685a      	ldr	r2, [r3, #4]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	697a      	ldr	r2, [r7, #20]
 80084c0:	621a      	str	r2, [r3, #32]
}
 80084c2:	bf00      	nop
 80084c4:	371c      	adds	r7, #28
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr
 80084ce:	bf00      	nop
 80084d0:	40010000 	.word	0x40010000

080084d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b087      	sub	sp, #28
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6a1b      	ldr	r3, [r3, #32]
 80084e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6a1b      	ldr	r3, [r3, #32]
 80084e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	69db      	ldr	r3, [r3, #28]
 80084fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008502:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f023 0303 	bic.w	r3, r3, #3
 800850a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	4313      	orrs	r3, r2
 8008514:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800851c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	021b      	lsls	r3, r3, #8
 8008524:	697a      	ldr	r2, [r7, #20]
 8008526:	4313      	orrs	r3, r2
 8008528:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a1d      	ldr	r2, [pc, #116]	@ (80085a4 <TIM_OC3_SetConfig+0xd0>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d10d      	bne.n	800854e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008538:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	021b      	lsls	r3, r3, #8
 8008540:	697a      	ldr	r2, [r7, #20]
 8008542:	4313      	orrs	r3, r2
 8008544:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800854c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	4a14      	ldr	r2, [pc, #80]	@ (80085a4 <TIM_OC3_SetConfig+0xd0>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d113      	bne.n	800857e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800855c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008564:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	695b      	ldr	r3, [r3, #20]
 800856a:	011b      	lsls	r3, r3, #4
 800856c:	693a      	ldr	r2, [r7, #16]
 800856e:	4313      	orrs	r3, r2
 8008570:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	699b      	ldr	r3, [r3, #24]
 8008576:	011b      	lsls	r3, r3, #4
 8008578:	693a      	ldr	r2, [r7, #16]
 800857a:	4313      	orrs	r3, r2
 800857c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	693a      	ldr	r2, [r7, #16]
 8008582:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	68fa      	ldr	r2, [r7, #12]
 8008588:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	685a      	ldr	r2, [r3, #4]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	697a      	ldr	r2, [r7, #20]
 8008596:	621a      	str	r2, [r3, #32]
}
 8008598:	bf00      	nop
 800859a:	371c      	adds	r7, #28
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr
 80085a4:	40010000 	.word	0x40010000

080085a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b087      	sub	sp, #28
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6a1b      	ldr	r3, [r3, #32]
 80085bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	69db      	ldr	r3, [r3, #28]
 80085ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	021b      	lsls	r3, r3, #8
 80085e6:	68fa      	ldr	r2, [r7, #12]
 80085e8:	4313      	orrs	r3, r2
 80085ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80085f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	031b      	lsls	r3, r3, #12
 80085fa:	693a      	ldr	r2, [r7, #16]
 80085fc:	4313      	orrs	r3, r2
 80085fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4a10      	ldr	r2, [pc, #64]	@ (8008644 <TIM_OC4_SetConfig+0x9c>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d109      	bne.n	800861c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800860e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	695b      	ldr	r3, [r3, #20]
 8008614:	019b      	lsls	r3, r3, #6
 8008616:	697a      	ldr	r2, [r7, #20]
 8008618:	4313      	orrs	r3, r2
 800861a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	697a      	ldr	r2, [r7, #20]
 8008620:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	685a      	ldr	r2, [r3, #4]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	693a      	ldr	r2, [r7, #16]
 8008634:	621a      	str	r2, [r3, #32]
}
 8008636:	bf00      	nop
 8008638:	371c      	adds	r7, #28
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr
 8008642:	bf00      	nop
 8008644:	40010000 	.word	0x40010000

08008648 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008648:	b480      	push	{r7}
 800864a:	b087      	sub	sp, #28
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	607a      	str	r2, [r7, #4]
 8008654:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	6a1b      	ldr	r3, [r3, #32]
 800865a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	6a1b      	ldr	r3, [r3, #32]
 8008660:	f023 0201 	bic.w	r2, r3, #1
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	699b      	ldr	r3, [r3, #24]
 800866c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	4a24      	ldr	r2, [pc, #144]	@ (8008704 <TIM_TI1_SetConfig+0xbc>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d013      	beq.n	800869e <TIM_TI1_SetConfig+0x56>
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800867c:	d00f      	beq.n	800869e <TIM_TI1_SetConfig+0x56>
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	4a21      	ldr	r2, [pc, #132]	@ (8008708 <TIM_TI1_SetConfig+0xc0>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d00b      	beq.n	800869e <TIM_TI1_SetConfig+0x56>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	4a20      	ldr	r2, [pc, #128]	@ (800870c <TIM_TI1_SetConfig+0xc4>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d007      	beq.n	800869e <TIM_TI1_SetConfig+0x56>
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	4a1f      	ldr	r2, [pc, #124]	@ (8008710 <TIM_TI1_SetConfig+0xc8>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d003      	beq.n	800869e <TIM_TI1_SetConfig+0x56>
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	4a1e      	ldr	r2, [pc, #120]	@ (8008714 <TIM_TI1_SetConfig+0xcc>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d101      	bne.n	80086a2 <TIM_TI1_SetConfig+0x5a>
 800869e:	2301      	movs	r3, #1
 80086a0:	e000      	b.n	80086a4 <TIM_TI1_SetConfig+0x5c>
 80086a2:	2300      	movs	r3, #0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d008      	beq.n	80086ba <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	f023 0303 	bic.w	r3, r3, #3
 80086ae:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80086b0:	697a      	ldr	r2, [r7, #20]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	4313      	orrs	r3, r2
 80086b6:	617b      	str	r3, [r7, #20]
 80086b8:	e003      	b.n	80086c2 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	f043 0301 	orr.w	r3, r3, #1
 80086c0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80086c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	011b      	lsls	r3, r3, #4
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	697a      	ldr	r2, [r7, #20]
 80086d2:	4313      	orrs	r3, r2
 80086d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	f023 030a 	bic.w	r3, r3, #10
 80086dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	f003 030a 	and.w	r3, r3, #10
 80086e4:	693a      	ldr	r2, [r7, #16]
 80086e6:	4313      	orrs	r3, r2
 80086e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	697a      	ldr	r2, [r7, #20]
 80086ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	693a      	ldr	r2, [r7, #16]
 80086f4:	621a      	str	r2, [r3, #32]
}
 80086f6:	bf00      	nop
 80086f8:	371c      	adds	r7, #28
 80086fa:	46bd      	mov	sp, r7
 80086fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008700:	4770      	bx	lr
 8008702:	bf00      	nop
 8008704:	40010000 	.word	0x40010000
 8008708:	40000400 	.word	0x40000400
 800870c:	40000800 	.word	0x40000800
 8008710:	40000c00 	.word	0x40000c00
 8008714:	40014000 	.word	0x40014000

08008718 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008718:	b480      	push	{r7}
 800871a:	b087      	sub	sp, #28
 800871c:	af00      	add	r7, sp, #0
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6a1b      	ldr	r3, [r3, #32]
 8008728:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	6a1b      	ldr	r3, [r3, #32]
 800872e:	f023 0201 	bic.w	r2, r3, #1
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	699b      	ldr	r3, [r3, #24]
 800873a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008742:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	011b      	lsls	r3, r3, #4
 8008748:	693a      	ldr	r2, [r7, #16]
 800874a:	4313      	orrs	r3, r2
 800874c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	f023 030a 	bic.w	r3, r3, #10
 8008754:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008756:	697a      	ldr	r2, [r7, #20]
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	4313      	orrs	r3, r2
 800875c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	693a      	ldr	r2, [r7, #16]
 8008762:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	697a      	ldr	r2, [r7, #20]
 8008768:	621a      	str	r2, [r3, #32]
}
 800876a:	bf00      	nop
 800876c:	371c      	adds	r7, #28
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr

08008776 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008776:	b480      	push	{r7}
 8008778:	b087      	sub	sp, #28
 800877a:	af00      	add	r7, sp, #0
 800877c:	60f8      	str	r0, [r7, #12]
 800877e:	60b9      	str	r1, [r7, #8]
 8008780:	607a      	str	r2, [r7, #4]
 8008782:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6a1b      	ldr	r3, [r3, #32]
 8008788:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6a1b      	ldr	r3, [r3, #32]
 800878e:	f023 0210 	bic.w	r2, r3, #16
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	699b      	ldr	r3, [r3, #24]
 800879a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	021b      	lsls	r3, r3, #8
 80087a8:	693a      	ldr	r2, [r7, #16]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80087b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	031b      	lsls	r3, r3, #12
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	693a      	ldr	r2, [r7, #16]
 80087be:	4313      	orrs	r3, r2
 80087c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80087c8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	011b      	lsls	r3, r3, #4
 80087ce:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80087d2:	697a      	ldr	r2, [r7, #20]
 80087d4:	4313      	orrs	r3, r2
 80087d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	693a      	ldr	r2, [r7, #16]
 80087dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	697a      	ldr	r2, [r7, #20]
 80087e2:	621a      	str	r2, [r3, #32]
}
 80087e4:	bf00      	nop
 80087e6:	371c      	adds	r7, #28
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr

080087f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b087      	sub	sp, #28
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	60f8      	str	r0, [r7, #12]
 80087f8:	60b9      	str	r1, [r7, #8]
 80087fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6a1b      	ldr	r3, [r3, #32]
 8008800:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	6a1b      	ldr	r3, [r3, #32]
 8008806:	f023 0210 	bic.w	r2, r3, #16
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	699b      	ldr	r3, [r3, #24]
 8008812:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800881a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	031b      	lsls	r3, r3, #12
 8008820:	693a      	ldr	r2, [r7, #16]
 8008822:	4313      	orrs	r3, r2
 8008824:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800882c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	011b      	lsls	r3, r3, #4
 8008832:	697a      	ldr	r2, [r7, #20]
 8008834:	4313      	orrs	r3, r2
 8008836:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	693a      	ldr	r2, [r7, #16]
 800883c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	697a      	ldr	r2, [r7, #20]
 8008842:	621a      	str	r2, [r3, #32]
}
 8008844:	bf00      	nop
 8008846:	371c      	adds	r7, #28
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008850:	b480      	push	{r7}
 8008852:	b087      	sub	sp, #28
 8008854:	af00      	add	r7, sp, #0
 8008856:	60f8      	str	r0, [r7, #12]
 8008858:	60b9      	str	r1, [r7, #8]
 800885a:	607a      	str	r2, [r7, #4]
 800885c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	6a1b      	ldr	r3, [r3, #32]
 8008862:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	6a1b      	ldr	r3, [r3, #32]
 8008868:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	69db      	ldr	r3, [r3, #28]
 8008874:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	f023 0303 	bic.w	r3, r3, #3
 800887c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	4313      	orrs	r3, r2
 8008884:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800888c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	011b      	lsls	r3, r3, #4
 8008892:	b2db      	uxtb	r3, r3
 8008894:	693a      	ldr	r2, [r7, #16]
 8008896:	4313      	orrs	r3, r2
 8008898:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80088a0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	021b      	lsls	r3, r3, #8
 80088a6:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80088aa:	697a      	ldr	r2, [r7, #20]
 80088ac:	4313      	orrs	r3, r2
 80088ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	693a      	ldr	r2, [r7, #16]
 80088b4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	697a      	ldr	r2, [r7, #20]
 80088ba:	621a      	str	r2, [r3, #32]
}
 80088bc:	bf00      	nop
 80088be:	371c      	adds	r7, #28
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b087      	sub	sp, #28
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	60f8      	str	r0, [r7, #12]
 80088d0:	60b9      	str	r1, [r7, #8]
 80088d2:	607a      	str	r2, [r7, #4]
 80088d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	6a1b      	ldr	r3, [r3, #32]
 80088da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	6a1b      	ldr	r3, [r3, #32]
 80088e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	69db      	ldr	r3, [r3, #28]
 80088ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088f4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	021b      	lsls	r3, r3, #8
 80088fa:	693a      	ldr	r2, [r7, #16]
 80088fc:	4313      	orrs	r3, r2
 80088fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008906:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	031b      	lsls	r3, r3, #12
 800890c:	b29b      	uxth	r3, r3
 800890e:	693a      	ldr	r2, [r7, #16]
 8008910:	4313      	orrs	r3, r2
 8008912:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800891a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	031b      	lsls	r3, r3, #12
 8008920:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008924:	697a      	ldr	r2, [r7, #20]
 8008926:	4313      	orrs	r3, r2
 8008928:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	693a      	ldr	r2, [r7, #16]
 800892e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	697a      	ldr	r2, [r7, #20]
 8008934:	621a      	str	r2, [r3, #32]
}
 8008936:	bf00      	nop
 8008938:	371c      	adds	r7, #28
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr

08008942 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008942:	b480      	push	{r7}
 8008944:	b085      	sub	sp, #20
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
 800894a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008958:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800895a:	683a      	ldr	r2, [r7, #0]
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	4313      	orrs	r3, r2
 8008960:	f043 0307 	orr.w	r3, r3, #7
 8008964:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	609a      	str	r2, [r3, #8]
}
 800896c:	bf00      	nop
 800896e:	3714      	adds	r7, #20
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr

08008978 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008978:	b480      	push	{r7}
 800897a:	b087      	sub	sp, #28
 800897c:	af00      	add	r7, sp, #0
 800897e:	60f8      	str	r0, [r7, #12]
 8008980:	60b9      	str	r1, [r7, #8]
 8008982:	607a      	str	r2, [r7, #4]
 8008984:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008992:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	021a      	lsls	r2, r3, #8
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	431a      	orrs	r2, r3
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	4313      	orrs	r3, r2
 80089a0:	697a      	ldr	r2, [r7, #20]
 80089a2:	4313      	orrs	r3, r2
 80089a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	697a      	ldr	r2, [r7, #20]
 80089aa:	609a      	str	r2, [r3, #8]
}
 80089ac:	bf00      	nop
 80089ae:	371c      	adds	r7, #28
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b087      	sub	sp, #28
 80089bc:	af00      	add	r7, sp, #0
 80089be:	60f8      	str	r0, [r7, #12]
 80089c0:	60b9      	str	r1, [r7, #8]
 80089c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	f003 031f 	and.w	r3, r3, #31
 80089ca:	2201      	movs	r2, #1
 80089cc:	fa02 f303 	lsl.w	r3, r2, r3
 80089d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	6a1a      	ldr	r2, [r3, #32]
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	43db      	mvns	r3, r3
 80089da:	401a      	ands	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	6a1a      	ldr	r2, [r3, #32]
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	f003 031f 	and.w	r3, r3, #31
 80089ea:	6879      	ldr	r1, [r7, #4]
 80089ec:	fa01 f303 	lsl.w	r3, r1, r3
 80089f0:	431a      	orrs	r2, r3
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	621a      	str	r2, [r3, #32]
}
 80089f6:	bf00      	nop
 80089f8:	371c      	adds	r7, #28
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr
	...

08008a04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b085      	sub	sp, #20
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	d101      	bne.n	8008a1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a18:	2302      	movs	r3, #2
 8008a1a:	e050      	b.n	8008abe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2201      	movs	r2, #1
 8008a20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2202      	movs	r2, #2
 8008a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	685b      	ldr	r3, [r3, #4]
 8008a32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	689b      	ldr	r3, [r3, #8]
 8008a3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	68fa      	ldr	r2, [r7, #12]
 8008a4a:	4313      	orrs	r3, r2
 8008a4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a1c      	ldr	r2, [pc, #112]	@ (8008acc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d018      	beq.n	8008a92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a68:	d013      	beq.n	8008a92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a18      	ldr	r2, [pc, #96]	@ (8008ad0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d00e      	beq.n	8008a92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a16      	ldr	r2, [pc, #88]	@ (8008ad4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d009      	beq.n	8008a92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4a15      	ldr	r2, [pc, #84]	@ (8008ad8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d004      	beq.n	8008a92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a13      	ldr	r2, [pc, #76]	@ (8008adc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d10c      	bne.n	8008aac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	68ba      	ldr	r2, [r7, #8]
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68ba      	ldr	r2, [r7, #8]
 8008aaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2201      	movs	r2, #1
 8008ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008abc:	2300      	movs	r3, #0
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3714      	adds	r7, #20
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac8:	4770      	bx	lr
 8008aca:	bf00      	nop
 8008acc:	40010000 	.word	0x40010000
 8008ad0:	40000400 	.word	0x40000400
 8008ad4:	40000800 	.word	0x40000800
 8008ad8:	40000c00 	.word	0x40000c00
 8008adc:	40014000 	.word	0x40014000

08008ae0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b083      	sub	sp, #12
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ae8:	bf00      	nop
 8008aea:	370c      	adds	r7, #12
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr

08008af4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b083      	sub	sp, #12
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008afc:	bf00      	nop
 8008afe:	370c      	adds	r7, #12
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr

08008b08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b082      	sub	sp, #8
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d101      	bne.n	8008b1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b16:	2301      	movs	r3, #1
 8008b18:	e042      	b.n	8008ba0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d106      	bne.n	8008b34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f7fb fe60 	bl	80047f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2224      	movs	r2, #36	@ 0x24
 8008b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	68da      	ldr	r2, [r3, #12]
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008b4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f001 f929 	bl	8009da4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	691a      	ldr	r2, [r3, #16]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	695a      	ldr	r2, [r3, #20]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008b70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	68da      	ldr	r2, [r3, #12]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008b80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2200      	movs	r2, #0
 8008b86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2220      	movs	r2, #32
 8008b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2220      	movs	r2, #32
 8008b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008b9e:	2300      	movs	r3, #0
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3708      	adds	r7, #8
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b082      	sub	sp, #8
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d101      	bne.n	8008bba <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e024      	b.n	8008c04 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2224      	movs	r2, #36	@ 0x24
 8008bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	68da      	ldr	r2, [r3, #12]
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008bd0:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f7fb fec6 	bl	8004964 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3708      	adds	r7, #8
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b08a      	sub	sp, #40	@ 0x28
 8008c10:	af02      	add	r7, sp, #8
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	60b9      	str	r1, [r7, #8]
 8008c16:	603b      	str	r3, [r7, #0]
 8008c18:	4613      	mov	r3, r2
 8008c1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	2b20      	cmp	r3, #32
 8008c2a:	d175      	bne.n	8008d18 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d002      	beq.n	8008c38 <HAL_UART_Transmit+0x2c>
 8008c32:	88fb      	ldrh	r3, [r7, #6]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d101      	bne.n	8008c3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e06e      	b.n	8008d1a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2221      	movs	r2, #33	@ 0x21
 8008c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008c4a:	f7fb ff47 	bl	8004adc <HAL_GetTick>
 8008c4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	88fa      	ldrh	r2, [r7, #6]
 8008c54:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	88fa      	ldrh	r2, [r7, #6]
 8008c5a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c64:	d108      	bne.n	8008c78 <HAL_UART_Transmit+0x6c>
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	691b      	ldr	r3, [r3, #16]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d104      	bne.n	8008c78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	61bb      	str	r3, [r7, #24]
 8008c76:	e003      	b.n	8008c80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008c80:	e02e      	b.n	8008ce0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	9300      	str	r3, [sp, #0]
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	2180      	movs	r1, #128	@ 0x80
 8008c8c:	68f8      	ldr	r0, [r7, #12]
 8008c8e:	f000 fdc8 	bl	8009822 <UART_WaitOnFlagUntilTimeout>
 8008c92:	4603      	mov	r3, r0
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d005      	beq.n	8008ca4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2220      	movs	r2, #32
 8008c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008ca0:	2303      	movs	r3, #3
 8008ca2:	e03a      	b.n	8008d1a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008ca4:	69fb      	ldr	r3, [r7, #28]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d10b      	bne.n	8008cc2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008caa:	69bb      	ldr	r3, [r7, #24]
 8008cac:	881b      	ldrh	r3, [r3, #0]
 8008cae:	461a      	mov	r2, r3
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008cba:	69bb      	ldr	r3, [r7, #24]
 8008cbc:	3302      	adds	r3, #2
 8008cbe:	61bb      	str	r3, [r7, #24]
 8008cc0:	e007      	b.n	8008cd2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	781a      	ldrb	r2, [r3, #0]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008ccc:	69fb      	ldr	r3, [r7, #28]
 8008cce:	3301      	adds	r3, #1
 8008cd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	b29a      	uxth	r2, r3
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d1cb      	bne.n	8008c82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	9300      	str	r3, [sp, #0]
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	2140      	movs	r1, #64	@ 0x40
 8008cf4:	68f8      	ldr	r0, [r7, #12]
 8008cf6:	f000 fd94 	bl	8009822 <UART_WaitOnFlagUntilTimeout>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d005      	beq.n	8008d0c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	2220      	movs	r2, #32
 8008d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008d08:	2303      	movs	r3, #3
 8008d0a:	e006      	b.n	8008d1a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	2220      	movs	r2, #32
 8008d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008d14:	2300      	movs	r3, #0
 8008d16:	e000      	b.n	8008d1a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008d18:	2302      	movs	r3, #2
  }
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3720      	adds	r7, #32
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
	...

08008d24 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b08c      	sub	sp, #48	@ 0x30
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	60f8      	str	r0, [r7, #12]
 8008d2c:	60b9      	str	r1, [r7, #8]
 8008d2e:	4613      	mov	r3, r2
 8008d30:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	2b20      	cmp	r3, #32
 8008d3c:	d162      	bne.n	8008e04 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d002      	beq.n	8008d4a <HAL_UART_Transmit_DMA+0x26>
 8008d44:	88fb      	ldrh	r3, [r7, #6]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d101      	bne.n	8008d4e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e05b      	b.n	8008e06 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	88fa      	ldrh	r2, [r7, #6]
 8008d58:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	88fa      	ldrh	r2, [r7, #6]
 8008d5e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2200      	movs	r2, #0
 8008d64:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2221      	movs	r2, #33	@ 0x21
 8008d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d72:	4a27      	ldr	r2, [pc, #156]	@ (8008e10 <HAL_UART_Transmit_DMA+0xec>)
 8008d74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d7a:	4a26      	ldr	r2, [pc, #152]	@ (8008e14 <HAL_UART_Transmit_DMA+0xf0>)
 8008d7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d82:	4a25      	ldr	r2, [pc, #148]	@ (8008e18 <HAL_UART_Transmit_DMA+0xf4>)
 8008d84:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008d8e:	f107 0308 	add.w	r3, r7, #8
 8008d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d9a:	6819      	ldr	r1, [r3, #0]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	3304      	adds	r3, #4
 8008da2:	461a      	mov	r2, r3
 8008da4:	88fb      	ldrh	r3, [r7, #6]
 8008da6:	f7fc f919 	bl	8004fdc <HAL_DMA_Start_IT>
 8008daa:	4603      	mov	r3, r0
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d008      	beq.n	8008dc2 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2210      	movs	r2, #16
 8008db4:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2220      	movs	r2, #32
 8008dba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	e021      	b.n	8008e06 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008dca:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	3314      	adds	r3, #20
 8008dd2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd4:	69bb      	ldr	r3, [r7, #24]
 8008dd6:	e853 3f00 	ldrex	r3, [r3]
 8008dda:	617b      	str	r3, [r7, #20]
   return(result);
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008de2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	3314      	adds	r3, #20
 8008dea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008dec:	627a      	str	r2, [r7, #36]	@ 0x24
 8008dee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df0:	6a39      	ldr	r1, [r7, #32]
 8008df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008df4:	e841 2300 	strex	r3, r2, [r1]
 8008df8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008dfa:	69fb      	ldr	r3, [r7, #28]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d1e5      	bne.n	8008dcc <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8008e00:	2300      	movs	r3, #0
 8008e02:	e000      	b.n	8008e06 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8008e04:	2302      	movs	r3, #2
  }
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3730      	adds	r7, #48	@ 0x30
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
 8008e0e:	bf00      	nop
 8008e10:	08009571 	.word	0x08009571
 8008e14:	0800960b 	.word	0x0800960b
 8008e18:	0800978f 	.word	0x0800978f

08008e1c <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b090      	sub	sp, #64	@ 0x40
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008e24:	2300      	movs	r3, #0
 8008e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	695b      	ldr	r3, [r3, #20]
 8008e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e32:	2b80      	cmp	r3, #128	@ 0x80
 8008e34:	bf0c      	ite	eq
 8008e36:	2301      	moveq	r3, #1
 8008e38:	2300      	movne	r3, #0
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	2b21      	cmp	r3, #33	@ 0x21
 8008e48:	d128      	bne.n	8008e9c <HAL_UART_DMAStop+0x80>
 8008e4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d025      	beq.n	8008e9c <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	3314      	adds	r3, #20
 8008e56:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5a:	e853 3f00 	ldrex	r3, [r3]
 8008e5e:	623b      	str	r3, [r7, #32]
   return(result);
 8008e60:	6a3b      	ldr	r3, [r7, #32]
 8008e62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	3314      	adds	r3, #20
 8008e6e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e70:	633a      	str	r2, [r7, #48]	@ 0x30
 8008e72:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e78:	e841 2300 	strex	r3, r2, [r1]
 8008e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d1e5      	bne.n	8008e50 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d004      	beq.n	8008e96 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e90:	4618      	mov	r0, r3
 8008e92:	f7fc f8fb 	bl	800508c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f000 fdc2 	bl	8009a20 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	695b      	ldr	r3, [r3, #20]
 8008ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ea6:	2b40      	cmp	r3, #64	@ 0x40
 8008ea8:	bf0c      	ite	eq
 8008eaa:	2301      	moveq	r3, #1
 8008eac:	2300      	movne	r3, #0
 8008eae:	b2db      	uxtb	r3, r3
 8008eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	2b22      	cmp	r3, #34	@ 0x22
 8008ebc:	d128      	bne.n	8008f10 <HAL_UART_DMAStop+0xf4>
 8008ebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d025      	beq.n	8008f10 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	3314      	adds	r3, #20
 8008eca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	e853 3f00 	ldrex	r3, [r3]
 8008ed2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008eda:	637b      	str	r3, [r7, #52]	@ 0x34
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	3314      	adds	r3, #20
 8008ee2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ee4:	61fa      	str	r2, [r7, #28]
 8008ee6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee8:	69b9      	ldr	r1, [r7, #24]
 8008eea:	69fa      	ldr	r2, [r7, #28]
 8008eec:	e841 2300 	strex	r3, r2, [r1]
 8008ef0:	617b      	str	r3, [r7, #20]
   return(result);
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d1e5      	bne.n	8008ec4 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d004      	beq.n	8008f0a <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f04:	4618      	mov	r0, r3
 8008f06:	f7fc f8c1 	bl	800508c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 fdb0 	bl	8009a70 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008f10:	2300      	movs	r3, #0
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3740      	adds	r7, #64	@ 0x40
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}

08008f1a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f1a:	b580      	push	{r7, lr}
 8008f1c:	b08c      	sub	sp, #48	@ 0x30
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	60f8      	str	r0, [r7, #12]
 8008f22:	60b9      	str	r1, [r7, #8]
 8008f24:	4613      	mov	r3, r2
 8008f26:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008f2e:	b2db      	uxtb	r3, r3
 8008f30:	2b20      	cmp	r3, #32
 8008f32:	d146      	bne.n	8008fc2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d002      	beq.n	8008f40 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008f3a:	88fb      	ldrh	r3, [r7, #6]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d101      	bne.n	8008f44 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	e03f      	b.n	8008fc4 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2201      	movs	r2, #1
 8008f48:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008f50:	88fb      	ldrh	r3, [r7, #6]
 8008f52:	461a      	mov	r2, r3
 8008f54:	68b9      	ldr	r1, [r7, #8]
 8008f56:	68f8      	ldr	r0, [r7, #12]
 8008f58:	f000 fcbc 	bl	80098d4 <UART_Start_Receive_DMA>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f66:	2b01      	cmp	r3, #1
 8008f68:	d125      	bne.n	8008fb6 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	613b      	str	r3, [r7, #16]
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	613b      	str	r3, [r7, #16]
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	613b      	str	r3, [r7, #16]
 8008f7e:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	330c      	adds	r3, #12
 8008f86:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f88:	69bb      	ldr	r3, [r7, #24]
 8008f8a:	e853 3f00 	ldrex	r3, [r3]
 8008f8e:	617b      	str	r3, [r7, #20]
   return(result);
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	f043 0310 	orr.w	r3, r3, #16
 8008f96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	330c      	adds	r3, #12
 8008f9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fa0:	627a      	str	r2, [r7, #36]	@ 0x24
 8008fa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa4:	6a39      	ldr	r1, [r7, #32]
 8008fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fa8:	e841 2300 	strex	r3, r2, [r1]
 8008fac:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fae:	69fb      	ldr	r3, [r7, #28]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d1e5      	bne.n	8008f80 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8008fb4:	e002      	b.n	8008fbc <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008fbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008fc0:	e000      	b.n	8008fc4 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8008fc2:	2302      	movs	r3, #2
  }
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3730      	adds	r7, #48	@ 0x30
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b0ba      	sub	sp, #232	@ 0xe8
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	695b      	ldr	r3, [r3, #20]
 8008fee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009002:	f003 030f 	and.w	r3, r3, #15
 8009006:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800900a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800900e:	2b00      	cmp	r3, #0
 8009010:	d10f      	bne.n	8009032 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009016:	f003 0320 	and.w	r3, r3, #32
 800901a:	2b00      	cmp	r3, #0
 800901c:	d009      	beq.n	8009032 <HAL_UART_IRQHandler+0x66>
 800901e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009022:	f003 0320 	and.w	r3, r3, #32
 8009026:	2b00      	cmp	r3, #0
 8009028:	d003      	beq.n	8009032 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fdfc 	bl	8009c28 <UART_Receive_IT>
      return;
 8009030:	e273      	b.n	800951a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009032:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009036:	2b00      	cmp	r3, #0
 8009038:	f000 80de 	beq.w	80091f8 <HAL_UART_IRQHandler+0x22c>
 800903c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009040:	f003 0301 	and.w	r3, r3, #1
 8009044:	2b00      	cmp	r3, #0
 8009046:	d106      	bne.n	8009056 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800904c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009050:	2b00      	cmp	r3, #0
 8009052:	f000 80d1 	beq.w	80091f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800905a:	f003 0301 	and.w	r3, r3, #1
 800905e:	2b00      	cmp	r3, #0
 8009060:	d00b      	beq.n	800907a <HAL_UART_IRQHandler+0xae>
 8009062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800906a:	2b00      	cmp	r3, #0
 800906c:	d005      	beq.n	800907a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009072:	f043 0201 	orr.w	r2, r3, #1
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800907a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800907e:	f003 0304 	and.w	r3, r3, #4
 8009082:	2b00      	cmp	r3, #0
 8009084:	d00b      	beq.n	800909e <HAL_UART_IRQHandler+0xd2>
 8009086:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800908a:	f003 0301 	and.w	r3, r3, #1
 800908e:	2b00      	cmp	r3, #0
 8009090:	d005      	beq.n	800909e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009096:	f043 0202 	orr.w	r2, r3, #2
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800909e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090a2:	f003 0302 	and.w	r3, r3, #2
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d00b      	beq.n	80090c2 <HAL_UART_IRQHandler+0xf6>
 80090aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090ae:	f003 0301 	and.w	r3, r3, #1
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d005      	beq.n	80090c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ba:	f043 0204 	orr.w	r2, r3, #4
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80090c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090c6:	f003 0308 	and.w	r3, r3, #8
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d011      	beq.n	80090f2 <HAL_UART_IRQHandler+0x126>
 80090ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090d2:	f003 0320 	and.w	r3, r3, #32
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d105      	bne.n	80090e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80090da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090de:	f003 0301 	and.w	r3, r3, #1
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d005      	beq.n	80090f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ea:	f043 0208 	orr.w	r2, r3, #8
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	f000 820a 	beq.w	8009510 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80090fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009100:	f003 0320 	and.w	r3, r3, #32
 8009104:	2b00      	cmp	r3, #0
 8009106:	d008      	beq.n	800911a <HAL_UART_IRQHandler+0x14e>
 8009108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800910c:	f003 0320 	and.w	r3, r3, #32
 8009110:	2b00      	cmp	r3, #0
 8009112:	d002      	beq.n	800911a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 fd87 	bl	8009c28 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	695b      	ldr	r3, [r3, #20]
 8009120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009124:	2b40      	cmp	r3, #64	@ 0x40
 8009126:	bf0c      	ite	eq
 8009128:	2301      	moveq	r3, #1
 800912a:	2300      	movne	r3, #0
 800912c:	b2db      	uxtb	r3, r3
 800912e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009136:	f003 0308 	and.w	r3, r3, #8
 800913a:	2b00      	cmp	r3, #0
 800913c:	d103      	bne.n	8009146 <HAL_UART_IRQHandler+0x17a>
 800913e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009142:	2b00      	cmp	r3, #0
 8009144:	d04f      	beq.n	80091e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f000 fc92 	bl	8009a70 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	695b      	ldr	r3, [r3, #20]
 8009152:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009156:	2b40      	cmp	r3, #64	@ 0x40
 8009158:	d141      	bne.n	80091de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	3314      	adds	r3, #20
 8009160:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009164:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009168:	e853 3f00 	ldrex	r3, [r3]
 800916c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009170:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009174:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009178:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	3314      	adds	r3, #20
 8009182:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009186:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800918a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800918e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009192:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009196:	e841 2300 	strex	r3, r2, [r1]
 800919a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800919e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1d9      	bne.n	800915a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d013      	beq.n	80091d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091b2:	4a8a      	ldr	r2, [pc, #552]	@ (80093dc <HAL_UART_IRQHandler+0x410>)
 80091b4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ba:	4618      	mov	r0, r3
 80091bc:	f7fb ffd6 	bl	800516c <HAL_DMA_Abort_IT>
 80091c0:	4603      	mov	r3, r0
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d016      	beq.n	80091f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091cc:	687a      	ldr	r2, [r7, #4]
 80091ce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80091d0:	4610      	mov	r0, r2
 80091d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091d4:	e00e      	b.n	80091f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f7fa fcd2 	bl	8003b80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091dc:	e00a      	b.n	80091f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f7fa fcce 	bl	8003b80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091e4:	e006      	b.n	80091f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f7fa fcca 	bl	8003b80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2200      	movs	r2, #0
 80091f0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80091f2:	e18d      	b.n	8009510 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091f4:	bf00      	nop
    return;
 80091f6:	e18b      	b.n	8009510 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	f040 8167 	bne.w	80094d0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009206:	f003 0310 	and.w	r3, r3, #16
 800920a:	2b00      	cmp	r3, #0
 800920c:	f000 8160 	beq.w	80094d0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009214:	f003 0310 	and.w	r3, r3, #16
 8009218:	2b00      	cmp	r3, #0
 800921a:	f000 8159 	beq.w	80094d0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800921e:	2300      	movs	r3, #0
 8009220:	60bb      	str	r3, [r7, #8]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	60bb      	str	r3, [r7, #8]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	60bb      	str	r3, [r7, #8]
 8009232:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	695b      	ldr	r3, [r3, #20]
 800923a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800923e:	2b40      	cmp	r3, #64	@ 0x40
 8009240:	f040 80ce 	bne.w	80093e0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009250:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009254:	2b00      	cmp	r3, #0
 8009256:	f000 80a9 	beq.w	80093ac <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800925e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009262:	429a      	cmp	r2, r3
 8009264:	f080 80a2 	bcs.w	80093ac <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800926e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009274:	69db      	ldr	r3, [r3, #28]
 8009276:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800927a:	f000 8088 	beq.w	800938e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	330c      	adds	r3, #12
 8009284:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009288:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800928c:	e853 3f00 	ldrex	r3, [r3]
 8009290:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009294:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009298:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800929c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	330c      	adds	r3, #12
 80092a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80092aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80092ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80092b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80092ba:	e841 2300 	strex	r3, r2, [r1]
 80092be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80092c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d1d9      	bne.n	800927e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	3314      	adds	r3, #20
 80092d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092d4:	e853 3f00 	ldrex	r3, [r3]
 80092d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80092da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80092dc:	f023 0301 	bic.w	r3, r3, #1
 80092e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	3314      	adds	r3, #20
 80092ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80092ee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80092f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80092f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80092fa:	e841 2300 	strex	r3, r2, [r1]
 80092fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009300:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009302:	2b00      	cmp	r3, #0
 8009304:	d1e1      	bne.n	80092ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	3314      	adds	r3, #20
 800930c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009310:	e853 3f00 	ldrex	r3, [r3]
 8009314:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009316:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009318:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800931c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	3314      	adds	r3, #20
 8009326:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800932a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800932c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800932e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009330:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009332:	e841 2300 	strex	r3, r2, [r1]
 8009336:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009338:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1e3      	bne.n	8009306 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2220      	movs	r2, #32
 8009342:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2200      	movs	r2, #0
 800934a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	330c      	adds	r3, #12
 8009352:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009354:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009356:	e853 3f00 	ldrex	r3, [r3]
 800935a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800935c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800935e:	f023 0310 	bic.w	r3, r3, #16
 8009362:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	330c      	adds	r3, #12
 800936c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009370:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009372:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009374:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009376:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009378:	e841 2300 	strex	r3, r2, [r1]
 800937c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800937e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009380:	2b00      	cmp	r3, #0
 8009382:	d1e3      	bne.n	800934c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009388:	4618      	mov	r0, r3
 800938a:	f7fb fe7f 	bl	800508c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2202      	movs	r2, #2
 8009392:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800939c:	b29b      	uxth	r3, r3
 800939e:	1ad3      	subs	r3, r2, r3
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	4619      	mov	r1, r3
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	f7fa fbc5 	bl	8003b34 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80093aa:	e0b3      	b.n	8009514 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093b4:	429a      	cmp	r2, r3
 80093b6:	f040 80ad 	bne.w	8009514 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093be:	69db      	ldr	r3, [r3, #28]
 80093c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093c4:	f040 80a6 	bne.w	8009514 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2202      	movs	r2, #2
 80093cc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093d2:	4619      	mov	r1, r3
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f7fa fbad 	bl	8003b34 <HAL_UARTEx_RxEventCallback>
      return;
 80093da:	e09b      	b.n	8009514 <HAL_UART_IRQHandler+0x548>
 80093dc:	08009b37 	.word	0x08009b37
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093e8:	b29b      	uxth	r3, r3
 80093ea:	1ad3      	subs	r3, r2, r3
 80093ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093f4:	b29b      	uxth	r3, r3
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f000 808e 	beq.w	8009518 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80093fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009400:	2b00      	cmp	r3, #0
 8009402:	f000 8089 	beq.w	8009518 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	330c      	adds	r3, #12
 800940c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009410:	e853 3f00 	ldrex	r3, [r3]
 8009414:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009418:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800941c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	330c      	adds	r3, #12
 8009426:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800942a:	647a      	str	r2, [r7, #68]	@ 0x44
 800942c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009430:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009432:	e841 2300 	strex	r3, r2, [r1]
 8009436:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800943a:	2b00      	cmp	r3, #0
 800943c:	d1e3      	bne.n	8009406 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	3314      	adds	r3, #20
 8009444:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009448:	e853 3f00 	ldrex	r3, [r3]
 800944c:	623b      	str	r3, [r7, #32]
   return(result);
 800944e:	6a3b      	ldr	r3, [r7, #32]
 8009450:	f023 0301 	bic.w	r3, r3, #1
 8009454:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	3314      	adds	r3, #20
 800945e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009462:	633a      	str	r2, [r7, #48]	@ 0x30
 8009464:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009466:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009468:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800946a:	e841 2300 	strex	r3, r2, [r1]
 800946e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009472:	2b00      	cmp	r3, #0
 8009474:	d1e3      	bne.n	800943e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2220      	movs	r2, #32
 800947a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2200      	movs	r2, #0
 8009482:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	330c      	adds	r3, #12
 800948a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	e853 3f00 	ldrex	r3, [r3]
 8009492:	60fb      	str	r3, [r7, #12]
   return(result);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f023 0310 	bic.w	r3, r3, #16
 800949a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	330c      	adds	r3, #12
 80094a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80094a8:	61fa      	str	r2, [r7, #28]
 80094aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ac:	69b9      	ldr	r1, [r7, #24]
 80094ae:	69fa      	ldr	r2, [r7, #28]
 80094b0:	e841 2300 	strex	r3, r2, [r1]
 80094b4:	617b      	str	r3, [r7, #20]
   return(result);
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d1e3      	bne.n	8009484 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2202      	movs	r2, #2
 80094c0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80094c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80094c6:	4619      	mov	r1, r3
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f7fa fb33 	bl	8003b34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80094ce:	e023      	b.n	8009518 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80094d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d009      	beq.n	80094f0 <HAL_UART_IRQHandler+0x524>
 80094dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d003      	beq.n	80094f0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 fb35 	bl	8009b58 <UART_Transmit_IT>
    return;
 80094ee:	e014      	b.n	800951a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80094f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d00e      	beq.n	800951a <HAL_UART_IRQHandler+0x54e>
 80094fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009504:	2b00      	cmp	r3, #0
 8009506:	d008      	beq.n	800951a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f000 fb75 	bl	8009bf8 <UART_EndTransmit_IT>
    return;
 800950e:	e004      	b.n	800951a <HAL_UART_IRQHandler+0x54e>
    return;
 8009510:	bf00      	nop
 8009512:	e002      	b.n	800951a <HAL_UART_IRQHandler+0x54e>
      return;
 8009514:	bf00      	nop
 8009516:	e000      	b.n	800951a <HAL_UART_IRQHandler+0x54e>
      return;
 8009518:	bf00      	nop
  }
}
 800951a:	37e8      	adds	r7, #232	@ 0xe8
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009520:	b480      	push	{r7}
 8009522:	b083      	sub	sp, #12
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009528:	bf00      	nop
 800952a:	370c      	adds	r7, #12
 800952c:	46bd      	mov	sp, r7
 800952e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009532:	4770      	bx	lr

08009534 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009534:	b480      	push	{r7}
 8009536:	b083      	sub	sp, #12
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800953c:	bf00      	nop
 800953e:	370c      	adds	r7, #12
 8009540:	46bd      	mov	sp, r7
 8009542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009546:	4770      	bx	lr

08009548 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009548:	b480      	push	{r7}
 800954a:	b083      	sub	sp, #12
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009550:	bf00      	nop
 8009552:	370c      	adds	r7, #12
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr

0800955c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800955c:	b480      	push	{r7}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009564:	bf00      	nop
 8009566:	370c      	adds	r7, #12
 8009568:	46bd      	mov	sp, r7
 800956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956e:	4770      	bx	lr

08009570 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b090      	sub	sp, #64	@ 0x40
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800957c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009588:	2b00      	cmp	r3, #0
 800958a:	d137      	bne.n	80095fc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800958c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800958e:	2200      	movs	r2, #0
 8009590:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	3314      	adds	r3, #20
 8009598:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800959a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959c:	e853 3f00 	ldrex	r3, [r3]
 80095a0:	623b      	str	r3, [r7, #32]
   return(result);
 80095a2:	6a3b      	ldr	r3, [r7, #32]
 80095a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80095aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	3314      	adds	r3, #20
 80095b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80095b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80095b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095ba:	e841 2300 	strex	r3, r2, [r1]
 80095be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1e5      	bne.n	8009592 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80095c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	330c      	adds	r3, #12
 80095cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	e853 3f00 	ldrex	r3, [r3]
 80095d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80095de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	330c      	adds	r3, #12
 80095e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80095e6:	61fa      	str	r2, [r7, #28]
 80095e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ea:	69b9      	ldr	r1, [r7, #24]
 80095ec:	69fa      	ldr	r2, [r7, #28]
 80095ee:	e841 2300 	strex	r3, r2, [r1]
 80095f2:	617b      	str	r3, [r7, #20]
   return(result);
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1e5      	bne.n	80095c6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80095fa:	e002      	b.n	8009602 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80095fc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80095fe:	f7ff ff8f 	bl	8009520 <HAL_UART_TxCpltCallback>
}
 8009602:	bf00      	nop
 8009604:	3740      	adds	r7, #64	@ 0x40
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}

0800960a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b084      	sub	sp, #16
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009616:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009618:	68f8      	ldr	r0, [r7, #12]
 800961a:	f7ff ff8b 	bl	8009534 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800961e:	bf00      	nop
 8009620:	3710      	adds	r7, #16
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}

08009626 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009626:	b580      	push	{r7, lr}
 8009628:	b09c      	sub	sp, #112	@ 0x70
 800962a:	af00      	add	r7, sp, #0
 800962c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009632:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800963e:	2b00      	cmp	r3, #0
 8009640:	d172      	bne.n	8009728 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009642:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009644:	2200      	movs	r2, #0
 8009646:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009648:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	330c      	adds	r3, #12
 800964e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009650:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009652:	e853 3f00 	ldrex	r3, [r3]
 8009656:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009658:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800965a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800965e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009660:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	330c      	adds	r3, #12
 8009666:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009668:	65ba      	str	r2, [r7, #88]	@ 0x58
 800966a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800966c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800966e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009670:	e841 2300 	strex	r3, r2, [r1]
 8009674:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009676:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009678:	2b00      	cmp	r3, #0
 800967a:	d1e5      	bne.n	8009648 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800967c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	3314      	adds	r3, #20
 8009682:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009686:	e853 3f00 	ldrex	r3, [r3]
 800968a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800968c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800968e:	f023 0301 	bic.w	r3, r3, #1
 8009692:	667b      	str	r3, [r7, #100]	@ 0x64
 8009694:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	3314      	adds	r3, #20
 800969a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800969c:	647a      	str	r2, [r7, #68]	@ 0x44
 800969e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80096a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096a4:	e841 2300 	strex	r3, r2, [r1]
 80096a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80096aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d1e5      	bne.n	800967c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	3314      	adds	r3, #20
 80096b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ba:	e853 3f00 	ldrex	r3, [r3]
 80096be:	623b      	str	r3, [r7, #32]
   return(result);
 80096c0:	6a3b      	ldr	r3, [r7, #32]
 80096c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80096c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	3314      	adds	r3, #20
 80096ce:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80096d0:	633a      	str	r2, [r7, #48]	@ 0x30
 80096d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096d8:	e841 2300 	strex	r3, r2, [r1]
 80096dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d1e5      	bne.n	80096b0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80096e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096e6:	2220      	movs	r2, #32
 80096e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d119      	bne.n	8009728 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	330c      	adds	r3, #12
 80096fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	e853 3f00 	ldrex	r3, [r3]
 8009702:	60fb      	str	r3, [r7, #12]
   return(result);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	f023 0310 	bic.w	r3, r3, #16
 800970a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800970c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	330c      	adds	r3, #12
 8009712:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009714:	61fa      	str	r2, [r7, #28]
 8009716:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009718:	69b9      	ldr	r1, [r7, #24]
 800971a:	69fa      	ldr	r2, [r7, #28]
 800971c:	e841 2300 	strex	r3, r2, [r1]
 8009720:	617b      	str	r3, [r7, #20]
   return(result);
 8009722:	697b      	ldr	r3, [r7, #20]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d1e5      	bne.n	80096f4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009728:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800972a:	2200      	movs	r2, #0
 800972c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800972e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009732:	2b01      	cmp	r3, #1
 8009734:	d106      	bne.n	8009744 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009736:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009738:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800973a:	4619      	mov	r1, r3
 800973c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800973e:	f7fa f9f9 	bl	8003b34 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009742:	e002      	b.n	800974a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009744:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009746:	f7ff feff 	bl	8009548 <HAL_UART_RxCpltCallback>
}
 800974a:	bf00      	nop
 800974c:	3770      	adds	r7, #112	@ 0x70
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}

08009752 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009752:	b580      	push	{r7, lr}
 8009754:	b084      	sub	sp, #16
 8009756:	af00      	add	r7, sp, #0
 8009758:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800975e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2201      	movs	r2, #1
 8009764:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800976a:	2b01      	cmp	r3, #1
 800976c:	d108      	bne.n	8009780 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009772:	085b      	lsrs	r3, r3, #1
 8009774:	b29b      	uxth	r3, r3
 8009776:	4619      	mov	r1, r3
 8009778:	68f8      	ldr	r0, [r7, #12]
 800977a:	f7fa f9db 	bl	8003b34 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800977e:	e002      	b.n	8009786 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009780:	68f8      	ldr	r0, [r7, #12]
 8009782:	f7ff feeb 	bl	800955c <HAL_UART_RxHalfCpltCallback>
}
 8009786:	bf00      	nop
 8009788:	3710      	adds	r7, #16
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}

0800978e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800978e:	b580      	push	{r7, lr}
 8009790:	b084      	sub	sp, #16
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009796:	2300      	movs	r3, #0
 8009798:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800979e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	695b      	ldr	r3, [r3, #20]
 80097a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097aa:	2b80      	cmp	r3, #128	@ 0x80
 80097ac:	bf0c      	ite	eq
 80097ae:	2301      	moveq	r3, #1
 80097b0:	2300      	movne	r3, #0
 80097b2:	b2db      	uxtb	r3, r3
 80097b4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	2b21      	cmp	r3, #33	@ 0x21
 80097c0:	d108      	bne.n	80097d4 <UART_DMAError+0x46>
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d005      	beq.n	80097d4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	2200      	movs	r2, #0
 80097cc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80097ce:	68b8      	ldr	r0, [r7, #8]
 80097d0:	f000 f926 	bl	8009a20 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	695b      	ldr	r3, [r3, #20]
 80097da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097de:	2b40      	cmp	r3, #64	@ 0x40
 80097e0:	bf0c      	ite	eq
 80097e2:	2301      	moveq	r3, #1
 80097e4:	2300      	movne	r3, #0
 80097e6:	b2db      	uxtb	r3, r3
 80097e8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80097f0:	b2db      	uxtb	r3, r3
 80097f2:	2b22      	cmp	r3, #34	@ 0x22
 80097f4:	d108      	bne.n	8009808 <UART_DMAError+0x7a>
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d005      	beq.n	8009808 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	2200      	movs	r2, #0
 8009800:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009802:	68b8      	ldr	r0, [r7, #8]
 8009804:	f000 f934 	bl	8009a70 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800980c:	f043 0210 	orr.w	r2, r3, #16
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009814:	68b8      	ldr	r0, [r7, #8]
 8009816:	f7fa f9b3 	bl	8003b80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800981a:	bf00      	nop
 800981c:	3710      	adds	r7, #16
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}

08009822 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009822:	b580      	push	{r7, lr}
 8009824:	b086      	sub	sp, #24
 8009826:	af00      	add	r7, sp, #0
 8009828:	60f8      	str	r0, [r7, #12]
 800982a:	60b9      	str	r1, [r7, #8]
 800982c:	603b      	str	r3, [r7, #0]
 800982e:	4613      	mov	r3, r2
 8009830:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009832:	e03b      	b.n	80098ac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009834:	6a3b      	ldr	r3, [r7, #32]
 8009836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800983a:	d037      	beq.n	80098ac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800983c:	f7fb f94e 	bl	8004adc <HAL_GetTick>
 8009840:	4602      	mov	r2, r0
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	1ad3      	subs	r3, r2, r3
 8009846:	6a3a      	ldr	r2, [r7, #32]
 8009848:	429a      	cmp	r2, r3
 800984a:	d302      	bcc.n	8009852 <UART_WaitOnFlagUntilTimeout+0x30>
 800984c:	6a3b      	ldr	r3, [r7, #32]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d101      	bne.n	8009856 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009852:	2303      	movs	r3, #3
 8009854:	e03a      	b.n	80098cc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	68db      	ldr	r3, [r3, #12]
 800985c:	f003 0304 	and.w	r3, r3, #4
 8009860:	2b00      	cmp	r3, #0
 8009862:	d023      	beq.n	80098ac <UART_WaitOnFlagUntilTimeout+0x8a>
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	2b80      	cmp	r3, #128	@ 0x80
 8009868:	d020      	beq.n	80098ac <UART_WaitOnFlagUntilTimeout+0x8a>
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	2b40      	cmp	r3, #64	@ 0x40
 800986e:	d01d      	beq.n	80098ac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f003 0308 	and.w	r3, r3, #8
 800987a:	2b08      	cmp	r3, #8
 800987c:	d116      	bne.n	80098ac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800987e:	2300      	movs	r3, #0
 8009880:	617b      	str	r3, [r7, #20]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	617b      	str	r3, [r7, #20]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	617b      	str	r3, [r7, #20]
 8009892:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009894:	68f8      	ldr	r0, [r7, #12]
 8009896:	f000 f8eb 	bl	8009a70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2208      	movs	r2, #8
 800989e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	2200      	movs	r2, #0
 80098a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80098a8:	2301      	movs	r3, #1
 80098aa:	e00f      	b.n	80098cc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	4013      	ands	r3, r2
 80098b6:	68ba      	ldr	r2, [r7, #8]
 80098b8:	429a      	cmp	r2, r3
 80098ba:	bf0c      	ite	eq
 80098bc:	2301      	moveq	r3, #1
 80098be:	2300      	movne	r3, #0
 80098c0:	b2db      	uxtb	r3, r3
 80098c2:	461a      	mov	r2, r3
 80098c4:	79fb      	ldrb	r3, [r7, #7]
 80098c6:	429a      	cmp	r2, r3
 80098c8:	d0b4      	beq.n	8009834 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80098ca:	2300      	movs	r3, #0
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3718      	adds	r7, #24
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}

080098d4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b098      	sub	sp, #96	@ 0x60
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	4613      	mov	r3, r2
 80098e0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80098e2:	68ba      	ldr	r2, [r7, #8]
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	88fa      	ldrh	r2, [r7, #6]
 80098ec:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2200      	movs	r2, #0
 80098f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2222      	movs	r2, #34	@ 0x22
 80098f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009900:	4a44      	ldr	r2, [pc, #272]	@ (8009a14 <UART_Start_Receive_DMA+0x140>)
 8009902:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009908:	4a43      	ldr	r2, [pc, #268]	@ (8009a18 <UART_Start_Receive_DMA+0x144>)
 800990a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009910:	4a42      	ldr	r2, [pc, #264]	@ (8009a1c <UART_Start_Receive_DMA+0x148>)
 8009912:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009918:	2200      	movs	r2, #0
 800991a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800991c:	f107 0308 	add.w	r3, r7, #8
 8009920:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	3304      	adds	r3, #4
 800992c:	4619      	mov	r1, r3
 800992e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	88fb      	ldrh	r3, [r7, #6]
 8009934:	f7fb fb52 	bl	8004fdc <HAL_DMA_Start_IT>
 8009938:	4603      	mov	r3, r0
 800993a:	2b00      	cmp	r3, #0
 800993c:	d008      	beq.n	8009950 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	2210      	movs	r2, #16
 8009942:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2220      	movs	r2, #32
 8009948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800994c:	2301      	movs	r3, #1
 800994e:	e05d      	b.n	8009a0c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009950:	2300      	movs	r3, #0
 8009952:	613b      	str	r3, [r7, #16]
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	613b      	str	r3, [r7, #16]
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	613b      	str	r3, [r7, #16]
 8009964:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	691b      	ldr	r3, [r3, #16]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d019      	beq.n	80099a2 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	330c      	adds	r3, #12
 8009974:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009978:	e853 3f00 	ldrex	r3, [r3]
 800997c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800997e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009980:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009984:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	330c      	adds	r3, #12
 800998c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800998e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009990:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009992:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009994:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009996:	e841 2300 	strex	r3, r2, [r1]
 800999a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800999c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d1e5      	bne.n	800996e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	3314      	adds	r3, #20
 80099a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099ac:	e853 3f00 	ldrex	r3, [r3]
 80099b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80099b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099b4:	f043 0301 	orr.w	r3, r3, #1
 80099b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	3314      	adds	r3, #20
 80099c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80099c2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80099c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80099c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80099ca:	e841 2300 	strex	r3, r2, [r1]
 80099ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80099d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d1e5      	bne.n	80099a2 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	3314      	adds	r3, #20
 80099dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099de:	69bb      	ldr	r3, [r7, #24]
 80099e0:	e853 3f00 	ldrex	r3, [r3]
 80099e4:	617b      	str	r3, [r7, #20]
   return(result);
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	3314      	adds	r3, #20
 80099f4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80099f6:	627a      	str	r2, [r7, #36]	@ 0x24
 80099f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099fa:	6a39      	ldr	r1, [r7, #32]
 80099fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099fe:	e841 2300 	strex	r3, r2, [r1]
 8009a02:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d1e5      	bne.n	80099d6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8009a0a:	2300      	movs	r3, #0
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3760      	adds	r7, #96	@ 0x60
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	08009627 	.word	0x08009627
 8009a18:	08009753 	.word	0x08009753
 8009a1c:	0800978f 	.word	0x0800978f

08009a20 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b089      	sub	sp, #36	@ 0x24
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	330c      	adds	r3, #12
 8009a2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	e853 3f00 	ldrex	r3, [r3]
 8009a36:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009a3e:	61fb      	str	r3, [r7, #28]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	330c      	adds	r3, #12
 8009a46:	69fa      	ldr	r2, [r7, #28]
 8009a48:	61ba      	str	r2, [r7, #24]
 8009a4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4c:	6979      	ldr	r1, [r7, #20]
 8009a4e:	69ba      	ldr	r2, [r7, #24]
 8009a50:	e841 2300 	strex	r3, r2, [r1]
 8009a54:	613b      	str	r3, [r7, #16]
   return(result);
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d1e5      	bne.n	8009a28 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2220      	movs	r2, #32
 8009a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009a64:	bf00      	nop
 8009a66:	3724      	adds	r7, #36	@ 0x24
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr

08009a70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a70:	b480      	push	{r7}
 8009a72:	b095      	sub	sp, #84	@ 0x54
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	330c      	adds	r3, #12
 8009a7e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a82:	e853 3f00 	ldrex	r3, [r3]
 8009a86:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	330c      	adds	r3, #12
 8009a96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009a98:	643a      	str	r2, [r7, #64]	@ 0x40
 8009a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a9c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009aa0:	e841 2300 	strex	r3, r2, [r1]
 8009aa4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d1e5      	bne.n	8009a78 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	3314      	adds	r3, #20
 8009ab2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab4:	6a3b      	ldr	r3, [r7, #32]
 8009ab6:	e853 3f00 	ldrex	r3, [r3]
 8009aba:	61fb      	str	r3, [r7, #28]
   return(result);
 8009abc:	69fb      	ldr	r3, [r7, #28]
 8009abe:	f023 0301 	bic.w	r3, r3, #1
 8009ac2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	3314      	adds	r3, #20
 8009aca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009acc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ace:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ad4:	e841 2300 	strex	r3, r2, [r1]
 8009ad8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d1e5      	bne.n	8009aac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d119      	bne.n	8009b1c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	330c      	adds	r3, #12
 8009aee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	e853 3f00 	ldrex	r3, [r3]
 8009af6:	60bb      	str	r3, [r7, #8]
   return(result);
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	f023 0310 	bic.w	r3, r3, #16
 8009afe:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	330c      	adds	r3, #12
 8009b06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b08:	61ba      	str	r2, [r7, #24]
 8009b0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b0c:	6979      	ldr	r1, [r7, #20]
 8009b0e:	69ba      	ldr	r2, [r7, #24]
 8009b10:	e841 2300 	strex	r3, r2, [r1]
 8009b14:	613b      	str	r3, [r7, #16]
   return(result);
 8009b16:	693b      	ldr	r3, [r7, #16]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d1e5      	bne.n	8009ae8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2220      	movs	r2, #32
 8009b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2200      	movs	r2, #0
 8009b28:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009b2a:	bf00      	nop
 8009b2c:	3754      	adds	r7, #84	@ 0x54
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b36:	b580      	push	{r7, lr}
 8009b38:	b084      	sub	sp, #16
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b42:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2200      	movs	r2, #0
 8009b48:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009b4a:	68f8      	ldr	r0, [r7, #12]
 8009b4c:	f7fa f818 	bl	8003b80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b50:	bf00      	nop
 8009b52:	3710      	adds	r7, #16
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}

08009b58 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b085      	sub	sp, #20
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	2b21      	cmp	r3, #33	@ 0x21
 8009b6a:	d13e      	bne.n	8009bea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	689b      	ldr	r3, [r3, #8]
 8009b70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b74:	d114      	bne.n	8009ba0 <UART_Transmit_IT+0x48>
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	691b      	ldr	r3, [r3, #16]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d110      	bne.n	8009ba0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6a1b      	ldr	r3, [r3, #32]
 8009b82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	881b      	ldrh	r3, [r3, #0]
 8009b88:	461a      	mov	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b92:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6a1b      	ldr	r3, [r3, #32]
 8009b98:	1c9a      	adds	r2, r3, #2
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	621a      	str	r2, [r3, #32]
 8009b9e:	e008      	b.n	8009bb2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6a1b      	ldr	r3, [r3, #32]
 8009ba4:	1c59      	adds	r1, r3, #1
 8009ba6:	687a      	ldr	r2, [r7, #4]
 8009ba8:	6211      	str	r1, [r2, #32]
 8009baa:	781a      	ldrb	r2, [r3, #0]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009bb6:	b29b      	uxth	r3, r3
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	b29b      	uxth	r3, r3
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d10f      	bne.n	8009be6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	68da      	ldr	r2, [r3, #12]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009bd4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	68da      	ldr	r2, [r3, #12]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009be4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009be6:	2300      	movs	r3, #0
 8009be8:	e000      	b.n	8009bec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009bea:	2302      	movs	r3, #2
  }
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3714      	adds	r7, #20
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b082      	sub	sp, #8
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	68da      	ldr	r2, [r3, #12]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c0e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2220      	movs	r2, #32
 8009c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f7ff fc81 	bl	8009520 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009c1e:	2300      	movs	r3, #0
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	3708      	adds	r7, #8
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}

08009c28 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b08c      	sub	sp, #48	@ 0x30
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009c30:	2300      	movs	r3, #0
 8009c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009c34:	2300      	movs	r3, #0
 8009c36:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c3e:	b2db      	uxtb	r3, r3
 8009c40:	2b22      	cmp	r3, #34	@ 0x22
 8009c42:	f040 80aa 	bne.w	8009d9a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c4e:	d115      	bne.n	8009c7c <UART_Receive_IT+0x54>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	691b      	ldr	r3, [r3, #16]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d111      	bne.n	8009c7c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	685b      	ldr	r3, [r3, #4]
 8009c64:	b29b      	uxth	r3, r3
 8009c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c6a:	b29a      	uxth	r2, r3
 8009c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c6e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c74:	1c9a      	adds	r2, r3, #2
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	629a      	str	r2, [r3, #40]	@ 0x28
 8009c7a:	e024      	b.n	8009cc6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c8a:	d007      	beq.n	8009c9c <UART_Receive_IT+0x74>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	689b      	ldr	r3, [r3, #8]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d10a      	bne.n	8009caa <UART_Receive_IT+0x82>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	691b      	ldr	r3, [r3, #16]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d106      	bne.n	8009caa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	685b      	ldr	r3, [r3, #4]
 8009ca2:	b2da      	uxtb	r2, r3
 8009ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ca6:	701a      	strb	r2, [r3, #0]
 8009ca8:	e008      	b.n	8009cbc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	b2db      	uxtb	r3, r3
 8009cb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cb6:	b2da      	uxtb	r2, r3
 8009cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cc0:	1c5a      	adds	r2, r3, #1
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009cca:	b29b      	uxth	r3, r3
 8009ccc:	3b01      	subs	r3, #1
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	687a      	ldr	r2, [r7, #4]
 8009cd2:	4619      	mov	r1, r3
 8009cd4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d15d      	bne.n	8009d96 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68da      	ldr	r2, [r3, #12]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f022 0220 	bic.w	r2, r2, #32
 8009ce8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	68da      	ldr	r2, [r3, #12]
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009cf8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	695a      	ldr	r2, [r3, #20]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f022 0201 	bic.w	r2, r2, #1
 8009d08:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2220      	movs	r2, #32
 8009d0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2200      	movs	r2, #0
 8009d16:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d135      	bne.n	8009d8c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2200      	movs	r2, #0
 8009d24:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	330c      	adds	r3, #12
 8009d2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	e853 3f00 	ldrex	r3, [r3]
 8009d34:	613b      	str	r3, [r7, #16]
   return(result);
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	f023 0310 	bic.w	r3, r3, #16
 8009d3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	330c      	adds	r3, #12
 8009d44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d46:	623a      	str	r2, [r7, #32]
 8009d48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d4a:	69f9      	ldr	r1, [r7, #28]
 8009d4c:	6a3a      	ldr	r2, [r7, #32]
 8009d4e:	e841 2300 	strex	r3, r2, [r1]
 8009d52:	61bb      	str	r3, [r7, #24]
   return(result);
 8009d54:	69bb      	ldr	r3, [r7, #24]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d1e5      	bne.n	8009d26 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f003 0310 	and.w	r3, r3, #16
 8009d64:	2b10      	cmp	r3, #16
 8009d66:	d10a      	bne.n	8009d7e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d68:	2300      	movs	r3, #0
 8009d6a:	60fb      	str	r3, [r7, #12]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	60fb      	str	r3, [r7, #12]
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	685b      	ldr	r3, [r3, #4]
 8009d7a:	60fb      	str	r3, [r7, #12]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009d82:	4619      	mov	r1, r3
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f7f9 fed5 	bl	8003b34 <HAL_UARTEx_RxEventCallback>
 8009d8a:	e002      	b.n	8009d92 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f7ff fbdb 	bl	8009548 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009d92:	2300      	movs	r3, #0
 8009d94:	e002      	b.n	8009d9c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009d96:	2300      	movs	r3, #0
 8009d98:	e000      	b.n	8009d9c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009d9a:	2302      	movs	r3, #2
  }
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3730      	adds	r7, #48	@ 0x30
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009da4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009da8:	b0c0      	sub	sp, #256	@ 0x100
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	691b      	ldr	r3, [r3, #16]
 8009db8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dc0:	68d9      	ldr	r1, [r3, #12]
 8009dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	ea40 0301 	orr.w	r3, r0, r1
 8009dcc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dd2:	689a      	ldr	r2, [r3, #8]
 8009dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dd8:	691b      	ldr	r3, [r3, #16]
 8009dda:	431a      	orrs	r2, r3
 8009ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009de0:	695b      	ldr	r3, [r3, #20]
 8009de2:	431a      	orrs	r2, r3
 8009de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009de8:	69db      	ldr	r3, [r3, #28]
 8009dea:	4313      	orrs	r3, r2
 8009dec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009dfc:	f021 010c 	bic.w	r1, r1, #12
 8009e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e04:	681a      	ldr	r2, [r3, #0]
 8009e06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009e0a:	430b      	orrs	r3, r1
 8009e0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	695b      	ldr	r3, [r3, #20]
 8009e16:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e1e:	6999      	ldr	r1, [r3, #24]
 8009e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e24:	681a      	ldr	r2, [r3, #0]
 8009e26:	ea40 0301 	orr.w	r3, r0, r1
 8009e2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e30:	681a      	ldr	r2, [r3, #0]
 8009e32:	4b8f      	ldr	r3, [pc, #572]	@ (800a070 <UART_SetConfig+0x2cc>)
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d005      	beq.n	8009e44 <UART_SetConfig+0xa0>
 8009e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e3c:	681a      	ldr	r2, [r3, #0]
 8009e3e:	4b8d      	ldr	r3, [pc, #564]	@ (800a074 <UART_SetConfig+0x2d0>)
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d104      	bne.n	8009e4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009e44:	f7fd fb3a 	bl	80074bc <HAL_RCC_GetPCLK2Freq>
 8009e48:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009e4c:	e003      	b.n	8009e56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009e4e:	f7fd fb21 	bl	8007494 <HAL_RCC_GetPCLK1Freq>
 8009e52:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e5a:	69db      	ldr	r3, [r3, #28]
 8009e5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e60:	f040 810c 	bne.w	800a07c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009e64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009e6e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009e72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009e76:	4622      	mov	r2, r4
 8009e78:	462b      	mov	r3, r5
 8009e7a:	1891      	adds	r1, r2, r2
 8009e7c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009e7e:	415b      	adcs	r3, r3
 8009e80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009e86:	4621      	mov	r1, r4
 8009e88:	eb12 0801 	adds.w	r8, r2, r1
 8009e8c:	4629      	mov	r1, r5
 8009e8e:	eb43 0901 	adc.w	r9, r3, r1
 8009e92:	f04f 0200 	mov.w	r2, #0
 8009e96:	f04f 0300 	mov.w	r3, #0
 8009e9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009e9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009ea2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009ea6:	4690      	mov	r8, r2
 8009ea8:	4699      	mov	r9, r3
 8009eaa:	4623      	mov	r3, r4
 8009eac:	eb18 0303 	adds.w	r3, r8, r3
 8009eb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009eb4:	462b      	mov	r3, r5
 8009eb6:	eb49 0303 	adc.w	r3, r9, r3
 8009eba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ec2:	685b      	ldr	r3, [r3, #4]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009eca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009ece:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009ed2:	460b      	mov	r3, r1
 8009ed4:	18db      	adds	r3, r3, r3
 8009ed6:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ed8:	4613      	mov	r3, r2
 8009eda:	eb42 0303 	adc.w	r3, r2, r3
 8009ede:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ee0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009ee4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009ee8:	f7f6 fee6 	bl	8000cb8 <__aeabi_uldivmod>
 8009eec:	4602      	mov	r2, r0
 8009eee:	460b      	mov	r3, r1
 8009ef0:	4b61      	ldr	r3, [pc, #388]	@ (800a078 <UART_SetConfig+0x2d4>)
 8009ef2:	fba3 2302 	umull	r2, r3, r3, r2
 8009ef6:	095b      	lsrs	r3, r3, #5
 8009ef8:	011c      	lsls	r4, r3, #4
 8009efa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009efe:	2200      	movs	r2, #0
 8009f00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009f04:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009f08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009f0c:	4642      	mov	r2, r8
 8009f0e:	464b      	mov	r3, r9
 8009f10:	1891      	adds	r1, r2, r2
 8009f12:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009f14:	415b      	adcs	r3, r3
 8009f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009f1c:	4641      	mov	r1, r8
 8009f1e:	eb12 0a01 	adds.w	sl, r2, r1
 8009f22:	4649      	mov	r1, r9
 8009f24:	eb43 0b01 	adc.w	fp, r3, r1
 8009f28:	f04f 0200 	mov.w	r2, #0
 8009f2c:	f04f 0300 	mov.w	r3, #0
 8009f30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009f34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009f38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009f3c:	4692      	mov	sl, r2
 8009f3e:	469b      	mov	fp, r3
 8009f40:	4643      	mov	r3, r8
 8009f42:	eb1a 0303 	adds.w	r3, sl, r3
 8009f46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009f4a:	464b      	mov	r3, r9
 8009f4c:	eb4b 0303 	adc.w	r3, fp, r3
 8009f50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f60:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009f64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009f68:	460b      	mov	r3, r1
 8009f6a:	18db      	adds	r3, r3, r3
 8009f6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f6e:	4613      	mov	r3, r2
 8009f70:	eb42 0303 	adc.w	r3, r2, r3
 8009f74:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009f7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009f7e:	f7f6 fe9b 	bl	8000cb8 <__aeabi_uldivmod>
 8009f82:	4602      	mov	r2, r0
 8009f84:	460b      	mov	r3, r1
 8009f86:	4611      	mov	r1, r2
 8009f88:	4b3b      	ldr	r3, [pc, #236]	@ (800a078 <UART_SetConfig+0x2d4>)
 8009f8a:	fba3 2301 	umull	r2, r3, r3, r1
 8009f8e:	095b      	lsrs	r3, r3, #5
 8009f90:	2264      	movs	r2, #100	@ 0x64
 8009f92:	fb02 f303 	mul.w	r3, r2, r3
 8009f96:	1acb      	subs	r3, r1, r3
 8009f98:	00db      	lsls	r3, r3, #3
 8009f9a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009f9e:	4b36      	ldr	r3, [pc, #216]	@ (800a078 <UART_SetConfig+0x2d4>)
 8009fa0:	fba3 2302 	umull	r2, r3, r3, r2
 8009fa4:	095b      	lsrs	r3, r3, #5
 8009fa6:	005b      	lsls	r3, r3, #1
 8009fa8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009fac:	441c      	add	r4, r3
 8009fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009fb8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009fbc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009fc0:	4642      	mov	r2, r8
 8009fc2:	464b      	mov	r3, r9
 8009fc4:	1891      	adds	r1, r2, r2
 8009fc6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009fc8:	415b      	adcs	r3, r3
 8009fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009fcc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009fd0:	4641      	mov	r1, r8
 8009fd2:	1851      	adds	r1, r2, r1
 8009fd4:	6339      	str	r1, [r7, #48]	@ 0x30
 8009fd6:	4649      	mov	r1, r9
 8009fd8:	414b      	adcs	r3, r1
 8009fda:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fdc:	f04f 0200 	mov.w	r2, #0
 8009fe0:	f04f 0300 	mov.w	r3, #0
 8009fe4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009fe8:	4659      	mov	r1, fp
 8009fea:	00cb      	lsls	r3, r1, #3
 8009fec:	4651      	mov	r1, sl
 8009fee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ff2:	4651      	mov	r1, sl
 8009ff4:	00ca      	lsls	r2, r1, #3
 8009ff6:	4610      	mov	r0, r2
 8009ff8:	4619      	mov	r1, r3
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	4642      	mov	r2, r8
 8009ffe:	189b      	adds	r3, r3, r2
 800a000:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a004:	464b      	mov	r3, r9
 800a006:	460a      	mov	r2, r1
 800a008:	eb42 0303 	adc.w	r3, r2, r3
 800a00c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	2200      	movs	r2, #0
 800a018:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a01c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a020:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a024:	460b      	mov	r3, r1
 800a026:	18db      	adds	r3, r3, r3
 800a028:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a02a:	4613      	mov	r3, r2
 800a02c:	eb42 0303 	adc.w	r3, r2, r3
 800a030:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a032:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a036:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a03a:	f7f6 fe3d 	bl	8000cb8 <__aeabi_uldivmod>
 800a03e:	4602      	mov	r2, r0
 800a040:	460b      	mov	r3, r1
 800a042:	4b0d      	ldr	r3, [pc, #52]	@ (800a078 <UART_SetConfig+0x2d4>)
 800a044:	fba3 1302 	umull	r1, r3, r3, r2
 800a048:	095b      	lsrs	r3, r3, #5
 800a04a:	2164      	movs	r1, #100	@ 0x64
 800a04c:	fb01 f303 	mul.w	r3, r1, r3
 800a050:	1ad3      	subs	r3, r2, r3
 800a052:	00db      	lsls	r3, r3, #3
 800a054:	3332      	adds	r3, #50	@ 0x32
 800a056:	4a08      	ldr	r2, [pc, #32]	@ (800a078 <UART_SetConfig+0x2d4>)
 800a058:	fba2 2303 	umull	r2, r3, r2, r3
 800a05c:	095b      	lsrs	r3, r3, #5
 800a05e:	f003 0207 	and.w	r2, r3, #7
 800a062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4422      	add	r2, r4
 800a06a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a06c:	e106      	b.n	800a27c <UART_SetConfig+0x4d8>
 800a06e:	bf00      	nop
 800a070:	40011000 	.word	0x40011000
 800a074:	40011400 	.word	0x40011400
 800a078:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a07c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a080:	2200      	movs	r2, #0
 800a082:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a086:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a08a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a08e:	4642      	mov	r2, r8
 800a090:	464b      	mov	r3, r9
 800a092:	1891      	adds	r1, r2, r2
 800a094:	6239      	str	r1, [r7, #32]
 800a096:	415b      	adcs	r3, r3
 800a098:	627b      	str	r3, [r7, #36]	@ 0x24
 800a09a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a09e:	4641      	mov	r1, r8
 800a0a0:	1854      	adds	r4, r2, r1
 800a0a2:	4649      	mov	r1, r9
 800a0a4:	eb43 0501 	adc.w	r5, r3, r1
 800a0a8:	f04f 0200 	mov.w	r2, #0
 800a0ac:	f04f 0300 	mov.w	r3, #0
 800a0b0:	00eb      	lsls	r3, r5, #3
 800a0b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a0b6:	00e2      	lsls	r2, r4, #3
 800a0b8:	4614      	mov	r4, r2
 800a0ba:	461d      	mov	r5, r3
 800a0bc:	4643      	mov	r3, r8
 800a0be:	18e3      	adds	r3, r4, r3
 800a0c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a0c4:	464b      	mov	r3, r9
 800a0c6:	eb45 0303 	adc.w	r3, r5, r3
 800a0ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a0ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a0da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a0de:	f04f 0200 	mov.w	r2, #0
 800a0e2:	f04f 0300 	mov.w	r3, #0
 800a0e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a0ea:	4629      	mov	r1, r5
 800a0ec:	008b      	lsls	r3, r1, #2
 800a0ee:	4621      	mov	r1, r4
 800a0f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a0f4:	4621      	mov	r1, r4
 800a0f6:	008a      	lsls	r2, r1, #2
 800a0f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a0fc:	f7f6 fddc 	bl	8000cb8 <__aeabi_uldivmod>
 800a100:	4602      	mov	r2, r0
 800a102:	460b      	mov	r3, r1
 800a104:	4b60      	ldr	r3, [pc, #384]	@ (800a288 <UART_SetConfig+0x4e4>)
 800a106:	fba3 2302 	umull	r2, r3, r3, r2
 800a10a:	095b      	lsrs	r3, r3, #5
 800a10c:	011c      	lsls	r4, r3, #4
 800a10e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a112:	2200      	movs	r2, #0
 800a114:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a118:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a11c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a120:	4642      	mov	r2, r8
 800a122:	464b      	mov	r3, r9
 800a124:	1891      	adds	r1, r2, r2
 800a126:	61b9      	str	r1, [r7, #24]
 800a128:	415b      	adcs	r3, r3
 800a12a:	61fb      	str	r3, [r7, #28]
 800a12c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a130:	4641      	mov	r1, r8
 800a132:	1851      	adds	r1, r2, r1
 800a134:	6139      	str	r1, [r7, #16]
 800a136:	4649      	mov	r1, r9
 800a138:	414b      	adcs	r3, r1
 800a13a:	617b      	str	r3, [r7, #20]
 800a13c:	f04f 0200 	mov.w	r2, #0
 800a140:	f04f 0300 	mov.w	r3, #0
 800a144:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a148:	4659      	mov	r1, fp
 800a14a:	00cb      	lsls	r3, r1, #3
 800a14c:	4651      	mov	r1, sl
 800a14e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a152:	4651      	mov	r1, sl
 800a154:	00ca      	lsls	r2, r1, #3
 800a156:	4610      	mov	r0, r2
 800a158:	4619      	mov	r1, r3
 800a15a:	4603      	mov	r3, r0
 800a15c:	4642      	mov	r2, r8
 800a15e:	189b      	adds	r3, r3, r2
 800a160:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a164:	464b      	mov	r3, r9
 800a166:	460a      	mov	r2, r1
 800a168:	eb42 0303 	adc.w	r3, r2, r3
 800a16c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a174:	685b      	ldr	r3, [r3, #4]
 800a176:	2200      	movs	r2, #0
 800a178:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a17a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a17c:	f04f 0200 	mov.w	r2, #0
 800a180:	f04f 0300 	mov.w	r3, #0
 800a184:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a188:	4649      	mov	r1, r9
 800a18a:	008b      	lsls	r3, r1, #2
 800a18c:	4641      	mov	r1, r8
 800a18e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a192:	4641      	mov	r1, r8
 800a194:	008a      	lsls	r2, r1, #2
 800a196:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a19a:	f7f6 fd8d 	bl	8000cb8 <__aeabi_uldivmod>
 800a19e:	4602      	mov	r2, r0
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	4611      	mov	r1, r2
 800a1a4:	4b38      	ldr	r3, [pc, #224]	@ (800a288 <UART_SetConfig+0x4e4>)
 800a1a6:	fba3 2301 	umull	r2, r3, r3, r1
 800a1aa:	095b      	lsrs	r3, r3, #5
 800a1ac:	2264      	movs	r2, #100	@ 0x64
 800a1ae:	fb02 f303 	mul.w	r3, r2, r3
 800a1b2:	1acb      	subs	r3, r1, r3
 800a1b4:	011b      	lsls	r3, r3, #4
 800a1b6:	3332      	adds	r3, #50	@ 0x32
 800a1b8:	4a33      	ldr	r2, [pc, #204]	@ (800a288 <UART_SetConfig+0x4e4>)
 800a1ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a1be:	095b      	lsrs	r3, r3, #5
 800a1c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a1c4:	441c      	add	r4, r3
 800a1c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	673b      	str	r3, [r7, #112]	@ 0x70
 800a1ce:	677a      	str	r2, [r7, #116]	@ 0x74
 800a1d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a1d4:	4642      	mov	r2, r8
 800a1d6:	464b      	mov	r3, r9
 800a1d8:	1891      	adds	r1, r2, r2
 800a1da:	60b9      	str	r1, [r7, #8]
 800a1dc:	415b      	adcs	r3, r3
 800a1de:	60fb      	str	r3, [r7, #12]
 800a1e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a1e4:	4641      	mov	r1, r8
 800a1e6:	1851      	adds	r1, r2, r1
 800a1e8:	6039      	str	r1, [r7, #0]
 800a1ea:	4649      	mov	r1, r9
 800a1ec:	414b      	adcs	r3, r1
 800a1ee:	607b      	str	r3, [r7, #4]
 800a1f0:	f04f 0200 	mov.w	r2, #0
 800a1f4:	f04f 0300 	mov.w	r3, #0
 800a1f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a1fc:	4659      	mov	r1, fp
 800a1fe:	00cb      	lsls	r3, r1, #3
 800a200:	4651      	mov	r1, sl
 800a202:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a206:	4651      	mov	r1, sl
 800a208:	00ca      	lsls	r2, r1, #3
 800a20a:	4610      	mov	r0, r2
 800a20c:	4619      	mov	r1, r3
 800a20e:	4603      	mov	r3, r0
 800a210:	4642      	mov	r2, r8
 800a212:	189b      	adds	r3, r3, r2
 800a214:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a216:	464b      	mov	r3, r9
 800a218:	460a      	mov	r2, r1
 800a21a:	eb42 0303 	adc.w	r3, r2, r3
 800a21e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	2200      	movs	r2, #0
 800a228:	663b      	str	r3, [r7, #96]	@ 0x60
 800a22a:	667a      	str	r2, [r7, #100]	@ 0x64
 800a22c:	f04f 0200 	mov.w	r2, #0
 800a230:	f04f 0300 	mov.w	r3, #0
 800a234:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a238:	4649      	mov	r1, r9
 800a23a:	008b      	lsls	r3, r1, #2
 800a23c:	4641      	mov	r1, r8
 800a23e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a242:	4641      	mov	r1, r8
 800a244:	008a      	lsls	r2, r1, #2
 800a246:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a24a:	f7f6 fd35 	bl	8000cb8 <__aeabi_uldivmod>
 800a24e:	4602      	mov	r2, r0
 800a250:	460b      	mov	r3, r1
 800a252:	4b0d      	ldr	r3, [pc, #52]	@ (800a288 <UART_SetConfig+0x4e4>)
 800a254:	fba3 1302 	umull	r1, r3, r3, r2
 800a258:	095b      	lsrs	r3, r3, #5
 800a25a:	2164      	movs	r1, #100	@ 0x64
 800a25c:	fb01 f303 	mul.w	r3, r1, r3
 800a260:	1ad3      	subs	r3, r2, r3
 800a262:	011b      	lsls	r3, r3, #4
 800a264:	3332      	adds	r3, #50	@ 0x32
 800a266:	4a08      	ldr	r2, [pc, #32]	@ (800a288 <UART_SetConfig+0x4e4>)
 800a268:	fba2 2303 	umull	r2, r3, r2, r3
 800a26c:	095b      	lsrs	r3, r3, #5
 800a26e:	f003 020f 	and.w	r2, r3, #15
 800a272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4422      	add	r2, r4
 800a27a:	609a      	str	r2, [r3, #8]
}
 800a27c:	bf00      	nop
 800a27e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a282:	46bd      	mov	sp, r7
 800a284:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a288:	51eb851f 	.word	0x51eb851f

0800a28c <sulp>:
 800a28c:	b570      	push	{r4, r5, r6, lr}
 800a28e:	4604      	mov	r4, r0
 800a290:	460d      	mov	r5, r1
 800a292:	ec45 4b10 	vmov	d0, r4, r5
 800a296:	4616      	mov	r6, r2
 800a298:	f003 fd72 	bl	800dd80 <__ulp>
 800a29c:	ec51 0b10 	vmov	r0, r1, d0
 800a2a0:	b17e      	cbz	r6, 800a2c2 <sulp+0x36>
 800a2a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a2a6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	dd09      	ble.n	800a2c2 <sulp+0x36>
 800a2ae:	051b      	lsls	r3, r3, #20
 800a2b0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a2b4:	2400      	movs	r4, #0
 800a2b6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a2ba:	4622      	mov	r2, r4
 800a2bc:	462b      	mov	r3, r5
 800a2be:	f7f6 f9b3 	bl	8000628 <__aeabi_dmul>
 800a2c2:	ec41 0b10 	vmov	d0, r0, r1
 800a2c6:	bd70      	pop	{r4, r5, r6, pc}

0800a2c8 <_strtod_l>:
 800a2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2cc:	b09f      	sub	sp, #124	@ 0x7c
 800a2ce:	460c      	mov	r4, r1
 800a2d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	921a      	str	r2, [sp, #104]	@ 0x68
 800a2d6:	9005      	str	r0, [sp, #20]
 800a2d8:	f04f 0a00 	mov.w	sl, #0
 800a2dc:	f04f 0b00 	mov.w	fp, #0
 800a2e0:	460a      	mov	r2, r1
 800a2e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a2e4:	7811      	ldrb	r1, [r2, #0]
 800a2e6:	292b      	cmp	r1, #43	@ 0x2b
 800a2e8:	d04a      	beq.n	800a380 <_strtod_l+0xb8>
 800a2ea:	d838      	bhi.n	800a35e <_strtod_l+0x96>
 800a2ec:	290d      	cmp	r1, #13
 800a2ee:	d832      	bhi.n	800a356 <_strtod_l+0x8e>
 800a2f0:	2908      	cmp	r1, #8
 800a2f2:	d832      	bhi.n	800a35a <_strtod_l+0x92>
 800a2f4:	2900      	cmp	r1, #0
 800a2f6:	d03b      	beq.n	800a370 <_strtod_l+0xa8>
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	920e      	str	r2, [sp, #56]	@ 0x38
 800a2fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a2fe:	782a      	ldrb	r2, [r5, #0]
 800a300:	2a30      	cmp	r2, #48	@ 0x30
 800a302:	f040 80b2 	bne.w	800a46a <_strtod_l+0x1a2>
 800a306:	786a      	ldrb	r2, [r5, #1]
 800a308:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a30c:	2a58      	cmp	r2, #88	@ 0x58
 800a30e:	d16e      	bne.n	800a3ee <_strtod_l+0x126>
 800a310:	9302      	str	r3, [sp, #8]
 800a312:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a314:	9301      	str	r3, [sp, #4]
 800a316:	ab1a      	add	r3, sp, #104	@ 0x68
 800a318:	9300      	str	r3, [sp, #0]
 800a31a:	4a8f      	ldr	r2, [pc, #572]	@ (800a558 <_strtod_l+0x290>)
 800a31c:	9805      	ldr	r0, [sp, #20]
 800a31e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a320:	a919      	add	r1, sp, #100	@ 0x64
 800a322:	f002 fe27 	bl	800cf74 <__gethex>
 800a326:	f010 060f 	ands.w	r6, r0, #15
 800a32a:	4604      	mov	r4, r0
 800a32c:	d005      	beq.n	800a33a <_strtod_l+0x72>
 800a32e:	2e06      	cmp	r6, #6
 800a330:	d128      	bne.n	800a384 <_strtod_l+0xbc>
 800a332:	3501      	adds	r5, #1
 800a334:	2300      	movs	r3, #0
 800a336:	9519      	str	r5, [sp, #100]	@ 0x64
 800a338:	930e      	str	r3, [sp, #56]	@ 0x38
 800a33a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	f040 858e 	bne.w	800ae5e <_strtod_l+0xb96>
 800a342:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a344:	b1cb      	cbz	r3, 800a37a <_strtod_l+0xb2>
 800a346:	4652      	mov	r2, sl
 800a348:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a34c:	ec43 2b10 	vmov	d0, r2, r3
 800a350:	b01f      	add	sp, #124	@ 0x7c
 800a352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a356:	2920      	cmp	r1, #32
 800a358:	d1ce      	bne.n	800a2f8 <_strtod_l+0x30>
 800a35a:	3201      	adds	r2, #1
 800a35c:	e7c1      	b.n	800a2e2 <_strtod_l+0x1a>
 800a35e:	292d      	cmp	r1, #45	@ 0x2d
 800a360:	d1ca      	bne.n	800a2f8 <_strtod_l+0x30>
 800a362:	2101      	movs	r1, #1
 800a364:	910e      	str	r1, [sp, #56]	@ 0x38
 800a366:	1c51      	adds	r1, r2, #1
 800a368:	9119      	str	r1, [sp, #100]	@ 0x64
 800a36a:	7852      	ldrb	r2, [r2, #1]
 800a36c:	2a00      	cmp	r2, #0
 800a36e:	d1c5      	bne.n	800a2fc <_strtod_l+0x34>
 800a370:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a372:	9419      	str	r4, [sp, #100]	@ 0x64
 800a374:	2b00      	cmp	r3, #0
 800a376:	f040 8570 	bne.w	800ae5a <_strtod_l+0xb92>
 800a37a:	4652      	mov	r2, sl
 800a37c:	465b      	mov	r3, fp
 800a37e:	e7e5      	b.n	800a34c <_strtod_l+0x84>
 800a380:	2100      	movs	r1, #0
 800a382:	e7ef      	b.n	800a364 <_strtod_l+0x9c>
 800a384:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a386:	b13a      	cbz	r2, 800a398 <_strtod_l+0xd0>
 800a388:	2135      	movs	r1, #53	@ 0x35
 800a38a:	a81c      	add	r0, sp, #112	@ 0x70
 800a38c:	f003 fdf2 	bl	800df74 <__copybits>
 800a390:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a392:	9805      	ldr	r0, [sp, #20]
 800a394:	f003 f9c8 	bl	800d728 <_Bfree>
 800a398:	3e01      	subs	r6, #1
 800a39a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a39c:	2e04      	cmp	r6, #4
 800a39e:	d806      	bhi.n	800a3ae <_strtod_l+0xe6>
 800a3a0:	e8df f006 	tbb	[pc, r6]
 800a3a4:	201d0314 	.word	0x201d0314
 800a3a8:	14          	.byte	0x14
 800a3a9:	00          	.byte	0x00
 800a3aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a3ae:	05e1      	lsls	r1, r4, #23
 800a3b0:	bf48      	it	mi
 800a3b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a3b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a3ba:	0d1b      	lsrs	r3, r3, #20
 800a3bc:	051b      	lsls	r3, r3, #20
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d1bb      	bne.n	800a33a <_strtod_l+0x72>
 800a3c2:	f001 fe63 	bl	800c08c <__errno>
 800a3c6:	2322      	movs	r3, #34	@ 0x22
 800a3c8:	6003      	str	r3, [r0, #0]
 800a3ca:	e7b6      	b.n	800a33a <_strtod_l+0x72>
 800a3cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a3d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a3d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a3d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a3dc:	e7e7      	b.n	800a3ae <_strtod_l+0xe6>
 800a3de:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a560 <_strtod_l+0x298>
 800a3e2:	e7e4      	b.n	800a3ae <_strtod_l+0xe6>
 800a3e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a3e8:	f04f 3aff 	mov.w	sl, #4294967295
 800a3ec:	e7df      	b.n	800a3ae <_strtod_l+0xe6>
 800a3ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a3f0:	1c5a      	adds	r2, r3, #1
 800a3f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a3f4:	785b      	ldrb	r3, [r3, #1]
 800a3f6:	2b30      	cmp	r3, #48	@ 0x30
 800a3f8:	d0f9      	beq.n	800a3ee <_strtod_l+0x126>
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d09d      	beq.n	800a33a <_strtod_l+0x72>
 800a3fe:	2301      	movs	r3, #1
 800a400:	2700      	movs	r7, #0
 800a402:	9308      	str	r3, [sp, #32]
 800a404:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a406:	930c      	str	r3, [sp, #48]	@ 0x30
 800a408:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a40a:	46b9      	mov	r9, r7
 800a40c:	220a      	movs	r2, #10
 800a40e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a410:	7805      	ldrb	r5, [r0, #0]
 800a412:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a416:	b2d9      	uxtb	r1, r3
 800a418:	2909      	cmp	r1, #9
 800a41a:	d928      	bls.n	800a46e <_strtod_l+0x1a6>
 800a41c:	494f      	ldr	r1, [pc, #316]	@ (800a55c <_strtod_l+0x294>)
 800a41e:	2201      	movs	r2, #1
 800a420:	f001 fd69 	bl	800bef6 <strncmp>
 800a424:	2800      	cmp	r0, #0
 800a426:	d032      	beq.n	800a48e <_strtod_l+0x1c6>
 800a428:	2000      	movs	r0, #0
 800a42a:	462a      	mov	r2, r5
 800a42c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a42e:	464d      	mov	r5, r9
 800a430:	4603      	mov	r3, r0
 800a432:	2a65      	cmp	r2, #101	@ 0x65
 800a434:	d001      	beq.n	800a43a <_strtod_l+0x172>
 800a436:	2a45      	cmp	r2, #69	@ 0x45
 800a438:	d114      	bne.n	800a464 <_strtod_l+0x19c>
 800a43a:	b91d      	cbnz	r5, 800a444 <_strtod_l+0x17c>
 800a43c:	9a08      	ldr	r2, [sp, #32]
 800a43e:	4302      	orrs	r2, r0
 800a440:	d096      	beq.n	800a370 <_strtod_l+0xa8>
 800a442:	2500      	movs	r5, #0
 800a444:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a446:	1c62      	adds	r2, r4, #1
 800a448:	9219      	str	r2, [sp, #100]	@ 0x64
 800a44a:	7862      	ldrb	r2, [r4, #1]
 800a44c:	2a2b      	cmp	r2, #43	@ 0x2b
 800a44e:	d07a      	beq.n	800a546 <_strtod_l+0x27e>
 800a450:	2a2d      	cmp	r2, #45	@ 0x2d
 800a452:	d07e      	beq.n	800a552 <_strtod_l+0x28a>
 800a454:	f04f 0c00 	mov.w	ip, #0
 800a458:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a45c:	2909      	cmp	r1, #9
 800a45e:	f240 8085 	bls.w	800a56c <_strtod_l+0x2a4>
 800a462:	9419      	str	r4, [sp, #100]	@ 0x64
 800a464:	f04f 0800 	mov.w	r8, #0
 800a468:	e0a5      	b.n	800a5b6 <_strtod_l+0x2ee>
 800a46a:	2300      	movs	r3, #0
 800a46c:	e7c8      	b.n	800a400 <_strtod_l+0x138>
 800a46e:	f1b9 0f08 	cmp.w	r9, #8
 800a472:	bfd8      	it	le
 800a474:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a476:	f100 0001 	add.w	r0, r0, #1
 800a47a:	bfda      	itte	le
 800a47c:	fb02 3301 	mlale	r3, r2, r1, r3
 800a480:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a482:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a486:	f109 0901 	add.w	r9, r9, #1
 800a48a:	9019      	str	r0, [sp, #100]	@ 0x64
 800a48c:	e7bf      	b.n	800a40e <_strtod_l+0x146>
 800a48e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a490:	1c5a      	adds	r2, r3, #1
 800a492:	9219      	str	r2, [sp, #100]	@ 0x64
 800a494:	785a      	ldrb	r2, [r3, #1]
 800a496:	f1b9 0f00 	cmp.w	r9, #0
 800a49a:	d03b      	beq.n	800a514 <_strtod_l+0x24c>
 800a49c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a49e:	464d      	mov	r5, r9
 800a4a0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a4a4:	2b09      	cmp	r3, #9
 800a4a6:	d912      	bls.n	800a4ce <_strtod_l+0x206>
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	e7c2      	b.n	800a432 <_strtod_l+0x16a>
 800a4ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4ae:	1c5a      	adds	r2, r3, #1
 800a4b0:	9219      	str	r2, [sp, #100]	@ 0x64
 800a4b2:	785a      	ldrb	r2, [r3, #1]
 800a4b4:	3001      	adds	r0, #1
 800a4b6:	2a30      	cmp	r2, #48	@ 0x30
 800a4b8:	d0f8      	beq.n	800a4ac <_strtod_l+0x1e4>
 800a4ba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a4be:	2b08      	cmp	r3, #8
 800a4c0:	f200 84d2 	bhi.w	800ae68 <_strtod_l+0xba0>
 800a4c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4c6:	900a      	str	r0, [sp, #40]	@ 0x28
 800a4c8:	2000      	movs	r0, #0
 800a4ca:	930c      	str	r3, [sp, #48]	@ 0x30
 800a4cc:	4605      	mov	r5, r0
 800a4ce:	3a30      	subs	r2, #48	@ 0x30
 800a4d0:	f100 0301 	add.w	r3, r0, #1
 800a4d4:	d018      	beq.n	800a508 <_strtod_l+0x240>
 800a4d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a4d8:	4419      	add	r1, r3
 800a4da:	910a      	str	r1, [sp, #40]	@ 0x28
 800a4dc:	462e      	mov	r6, r5
 800a4de:	f04f 0e0a 	mov.w	lr, #10
 800a4e2:	1c71      	adds	r1, r6, #1
 800a4e4:	eba1 0c05 	sub.w	ip, r1, r5
 800a4e8:	4563      	cmp	r3, ip
 800a4ea:	dc15      	bgt.n	800a518 <_strtod_l+0x250>
 800a4ec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a4f0:	182b      	adds	r3, r5, r0
 800a4f2:	2b08      	cmp	r3, #8
 800a4f4:	f105 0501 	add.w	r5, r5, #1
 800a4f8:	4405      	add	r5, r0
 800a4fa:	dc1a      	bgt.n	800a532 <_strtod_l+0x26a>
 800a4fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a4fe:	230a      	movs	r3, #10
 800a500:	fb03 2301 	mla	r3, r3, r1, r2
 800a504:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a506:	2300      	movs	r3, #0
 800a508:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a50a:	1c51      	adds	r1, r2, #1
 800a50c:	9119      	str	r1, [sp, #100]	@ 0x64
 800a50e:	7852      	ldrb	r2, [r2, #1]
 800a510:	4618      	mov	r0, r3
 800a512:	e7c5      	b.n	800a4a0 <_strtod_l+0x1d8>
 800a514:	4648      	mov	r0, r9
 800a516:	e7ce      	b.n	800a4b6 <_strtod_l+0x1ee>
 800a518:	2e08      	cmp	r6, #8
 800a51a:	dc05      	bgt.n	800a528 <_strtod_l+0x260>
 800a51c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a51e:	fb0e f606 	mul.w	r6, lr, r6
 800a522:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a524:	460e      	mov	r6, r1
 800a526:	e7dc      	b.n	800a4e2 <_strtod_l+0x21a>
 800a528:	2910      	cmp	r1, #16
 800a52a:	bfd8      	it	le
 800a52c:	fb0e f707 	mulle.w	r7, lr, r7
 800a530:	e7f8      	b.n	800a524 <_strtod_l+0x25c>
 800a532:	2b0f      	cmp	r3, #15
 800a534:	bfdc      	itt	le
 800a536:	230a      	movle	r3, #10
 800a538:	fb03 2707 	mlale	r7, r3, r7, r2
 800a53c:	e7e3      	b.n	800a506 <_strtod_l+0x23e>
 800a53e:	2300      	movs	r3, #0
 800a540:	930a      	str	r3, [sp, #40]	@ 0x28
 800a542:	2301      	movs	r3, #1
 800a544:	e77a      	b.n	800a43c <_strtod_l+0x174>
 800a546:	f04f 0c00 	mov.w	ip, #0
 800a54a:	1ca2      	adds	r2, r4, #2
 800a54c:	9219      	str	r2, [sp, #100]	@ 0x64
 800a54e:	78a2      	ldrb	r2, [r4, #2]
 800a550:	e782      	b.n	800a458 <_strtod_l+0x190>
 800a552:	f04f 0c01 	mov.w	ip, #1
 800a556:	e7f8      	b.n	800a54a <_strtod_l+0x282>
 800a558:	0800fe74 	.word	0x0800fe74
 800a55c:	0800fc30 	.word	0x0800fc30
 800a560:	7ff00000 	.word	0x7ff00000
 800a564:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a566:	1c51      	adds	r1, r2, #1
 800a568:	9119      	str	r1, [sp, #100]	@ 0x64
 800a56a:	7852      	ldrb	r2, [r2, #1]
 800a56c:	2a30      	cmp	r2, #48	@ 0x30
 800a56e:	d0f9      	beq.n	800a564 <_strtod_l+0x29c>
 800a570:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a574:	2908      	cmp	r1, #8
 800a576:	f63f af75 	bhi.w	800a464 <_strtod_l+0x19c>
 800a57a:	3a30      	subs	r2, #48	@ 0x30
 800a57c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a57e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a580:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a582:	f04f 080a 	mov.w	r8, #10
 800a586:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a588:	1c56      	adds	r6, r2, #1
 800a58a:	9619      	str	r6, [sp, #100]	@ 0x64
 800a58c:	7852      	ldrb	r2, [r2, #1]
 800a58e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a592:	f1be 0f09 	cmp.w	lr, #9
 800a596:	d939      	bls.n	800a60c <_strtod_l+0x344>
 800a598:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a59a:	1a76      	subs	r6, r6, r1
 800a59c:	2e08      	cmp	r6, #8
 800a59e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a5a2:	dc03      	bgt.n	800a5ac <_strtod_l+0x2e4>
 800a5a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a5a6:	4588      	cmp	r8, r1
 800a5a8:	bfa8      	it	ge
 800a5aa:	4688      	movge	r8, r1
 800a5ac:	f1bc 0f00 	cmp.w	ip, #0
 800a5b0:	d001      	beq.n	800a5b6 <_strtod_l+0x2ee>
 800a5b2:	f1c8 0800 	rsb	r8, r8, #0
 800a5b6:	2d00      	cmp	r5, #0
 800a5b8:	d14e      	bne.n	800a658 <_strtod_l+0x390>
 800a5ba:	9908      	ldr	r1, [sp, #32]
 800a5bc:	4308      	orrs	r0, r1
 800a5be:	f47f aebc 	bne.w	800a33a <_strtod_l+0x72>
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	f47f aed4 	bne.w	800a370 <_strtod_l+0xa8>
 800a5c8:	2a69      	cmp	r2, #105	@ 0x69
 800a5ca:	d028      	beq.n	800a61e <_strtod_l+0x356>
 800a5cc:	dc25      	bgt.n	800a61a <_strtod_l+0x352>
 800a5ce:	2a49      	cmp	r2, #73	@ 0x49
 800a5d0:	d025      	beq.n	800a61e <_strtod_l+0x356>
 800a5d2:	2a4e      	cmp	r2, #78	@ 0x4e
 800a5d4:	f47f aecc 	bne.w	800a370 <_strtod_l+0xa8>
 800a5d8:	499a      	ldr	r1, [pc, #616]	@ (800a844 <_strtod_l+0x57c>)
 800a5da:	a819      	add	r0, sp, #100	@ 0x64
 800a5dc:	f002 feec 	bl	800d3b8 <__match>
 800a5e0:	2800      	cmp	r0, #0
 800a5e2:	f43f aec5 	beq.w	800a370 <_strtod_l+0xa8>
 800a5e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	2b28      	cmp	r3, #40	@ 0x28
 800a5ec:	d12e      	bne.n	800a64c <_strtod_l+0x384>
 800a5ee:	4996      	ldr	r1, [pc, #600]	@ (800a848 <_strtod_l+0x580>)
 800a5f0:	aa1c      	add	r2, sp, #112	@ 0x70
 800a5f2:	a819      	add	r0, sp, #100	@ 0x64
 800a5f4:	f002 fef4 	bl	800d3e0 <__hexnan>
 800a5f8:	2805      	cmp	r0, #5
 800a5fa:	d127      	bne.n	800a64c <_strtod_l+0x384>
 800a5fc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a5fe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a602:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a606:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a60a:	e696      	b.n	800a33a <_strtod_l+0x72>
 800a60c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a60e:	fb08 2101 	mla	r1, r8, r1, r2
 800a612:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a616:	9209      	str	r2, [sp, #36]	@ 0x24
 800a618:	e7b5      	b.n	800a586 <_strtod_l+0x2be>
 800a61a:	2a6e      	cmp	r2, #110	@ 0x6e
 800a61c:	e7da      	b.n	800a5d4 <_strtod_l+0x30c>
 800a61e:	498b      	ldr	r1, [pc, #556]	@ (800a84c <_strtod_l+0x584>)
 800a620:	a819      	add	r0, sp, #100	@ 0x64
 800a622:	f002 fec9 	bl	800d3b8 <__match>
 800a626:	2800      	cmp	r0, #0
 800a628:	f43f aea2 	beq.w	800a370 <_strtod_l+0xa8>
 800a62c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a62e:	4988      	ldr	r1, [pc, #544]	@ (800a850 <_strtod_l+0x588>)
 800a630:	3b01      	subs	r3, #1
 800a632:	a819      	add	r0, sp, #100	@ 0x64
 800a634:	9319      	str	r3, [sp, #100]	@ 0x64
 800a636:	f002 febf 	bl	800d3b8 <__match>
 800a63a:	b910      	cbnz	r0, 800a642 <_strtod_l+0x37a>
 800a63c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a63e:	3301      	adds	r3, #1
 800a640:	9319      	str	r3, [sp, #100]	@ 0x64
 800a642:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a860 <_strtod_l+0x598>
 800a646:	f04f 0a00 	mov.w	sl, #0
 800a64a:	e676      	b.n	800a33a <_strtod_l+0x72>
 800a64c:	4881      	ldr	r0, [pc, #516]	@ (800a854 <_strtod_l+0x58c>)
 800a64e:	f001 fd5b 	bl	800c108 <nan>
 800a652:	ec5b ab10 	vmov	sl, fp, d0
 800a656:	e670      	b.n	800a33a <_strtod_l+0x72>
 800a658:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a65a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a65c:	eba8 0303 	sub.w	r3, r8, r3
 800a660:	f1b9 0f00 	cmp.w	r9, #0
 800a664:	bf08      	it	eq
 800a666:	46a9      	moveq	r9, r5
 800a668:	2d10      	cmp	r5, #16
 800a66a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a66c:	462c      	mov	r4, r5
 800a66e:	bfa8      	it	ge
 800a670:	2410      	movge	r4, #16
 800a672:	f7f5 ff5f 	bl	8000534 <__aeabi_ui2d>
 800a676:	2d09      	cmp	r5, #9
 800a678:	4682      	mov	sl, r0
 800a67a:	468b      	mov	fp, r1
 800a67c:	dc13      	bgt.n	800a6a6 <_strtod_l+0x3de>
 800a67e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a680:	2b00      	cmp	r3, #0
 800a682:	f43f ae5a 	beq.w	800a33a <_strtod_l+0x72>
 800a686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a688:	dd78      	ble.n	800a77c <_strtod_l+0x4b4>
 800a68a:	2b16      	cmp	r3, #22
 800a68c:	dc5f      	bgt.n	800a74e <_strtod_l+0x486>
 800a68e:	4972      	ldr	r1, [pc, #456]	@ (800a858 <_strtod_l+0x590>)
 800a690:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a694:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a698:	4652      	mov	r2, sl
 800a69a:	465b      	mov	r3, fp
 800a69c:	f7f5 ffc4 	bl	8000628 <__aeabi_dmul>
 800a6a0:	4682      	mov	sl, r0
 800a6a2:	468b      	mov	fp, r1
 800a6a4:	e649      	b.n	800a33a <_strtod_l+0x72>
 800a6a6:	4b6c      	ldr	r3, [pc, #432]	@ (800a858 <_strtod_l+0x590>)
 800a6a8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a6ac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a6b0:	f7f5 ffba 	bl	8000628 <__aeabi_dmul>
 800a6b4:	4682      	mov	sl, r0
 800a6b6:	4638      	mov	r0, r7
 800a6b8:	468b      	mov	fp, r1
 800a6ba:	f7f5 ff3b 	bl	8000534 <__aeabi_ui2d>
 800a6be:	4602      	mov	r2, r0
 800a6c0:	460b      	mov	r3, r1
 800a6c2:	4650      	mov	r0, sl
 800a6c4:	4659      	mov	r1, fp
 800a6c6:	f7f5 fdf9 	bl	80002bc <__adddf3>
 800a6ca:	2d0f      	cmp	r5, #15
 800a6cc:	4682      	mov	sl, r0
 800a6ce:	468b      	mov	fp, r1
 800a6d0:	ddd5      	ble.n	800a67e <_strtod_l+0x3b6>
 800a6d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6d4:	1b2c      	subs	r4, r5, r4
 800a6d6:	441c      	add	r4, r3
 800a6d8:	2c00      	cmp	r4, #0
 800a6da:	f340 8093 	ble.w	800a804 <_strtod_l+0x53c>
 800a6de:	f014 030f 	ands.w	r3, r4, #15
 800a6e2:	d00a      	beq.n	800a6fa <_strtod_l+0x432>
 800a6e4:	495c      	ldr	r1, [pc, #368]	@ (800a858 <_strtod_l+0x590>)
 800a6e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a6ea:	4652      	mov	r2, sl
 800a6ec:	465b      	mov	r3, fp
 800a6ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6f2:	f7f5 ff99 	bl	8000628 <__aeabi_dmul>
 800a6f6:	4682      	mov	sl, r0
 800a6f8:	468b      	mov	fp, r1
 800a6fa:	f034 040f 	bics.w	r4, r4, #15
 800a6fe:	d073      	beq.n	800a7e8 <_strtod_l+0x520>
 800a700:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a704:	dd49      	ble.n	800a79a <_strtod_l+0x4d2>
 800a706:	2400      	movs	r4, #0
 800a708:	46a0      	mov	r8, r4
 800a70a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a70c:	46a1      	mov	r9, r4
 800a70e:	9a05      	ldr	r2, [sp, #20]
 800a710:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a860 <_strtod_l+0x598>
 800a714:	2322      	movs	r3, #34	@ 0x22
 800a716:	6013      	str	r3, [r2, #0]
 800a718:	f04f 0a00 	mov.w	sl, #0
 800a71c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a71e:	2b00      	cmp	r3, #0
 800a720:	f43f ae0b 	beq.w	800a33a <_strtod_l+0x72>
 800a724:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a726:	9805      	ldr	r0, [sp, #20]
 800a728:	f002 fffe 	bl	800d728 <_Bfree>
 800a72c:	9805      	ldr	r0, [sp, #20]
 800a72e:	4649      	mov	r1, r9
 800a730:	f002 fffa 	bl	800d728 <_Bfree>
 800a734:	9805      	ldr	r0, [sp, #20]
 800a736:	4641      	mov	r1, r8
 800a738:	f002 fff6 	bl	800d728 <_Bfree>
 800a73c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a73e:	9805      	ldr	r0, [sp, #20]
 800a740:	f002 fff2 	bl	800d728 <_Bfree>
 800a744:	9805      	ldr	r0, [sp, #20]
 800a746:	4621      	mov	r1, r4
 800a748:	f002 ffee 	bl	800d728 <_Bfree>
 800a74c:	e5f5      	b.n	800a33a <_strtod_l+0x72>
 800a74e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a750:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a754:	4293      	cmp	r3, r2
 800a756:	dbbc      	blt.n	800a6d2 <_strtod_l+0x40a>
 800a758:	4c3f      	ldr	r4, [pc, #252]	@ (800a858 <_strtod_l+0x590>)
 800a75a:	f1c5 050f 	rsb	r5, r5, #15
 800a75e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a762:	4652      	mov	r2, sl
 800a764:	465b      	mov	r3, fp
 800a766:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a76a:	f7f5 ff5d 	bl	8000628 <__aeabi_dmul>
 800a76e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a770:	1b5d      	subs	r5, r3, r5
 800a772:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a776:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a77a:	e78f      	b.n	800a69c <_strtod_l+0x3d4>
 800a77c:	3316      	adds	r3, #22
 800a77e:	dba8      	blt.n	800a6d2 <_strtod_l+0x40a>
 800a780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a782:	eba3 0808 	sub.w	r8, r3, r8
 800a786:	4b34      	ldr	r3, [pc, #208]	@ (800a858 <_strtod_l+0x590>)
 800a788:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a78c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a790:	4650      	mov	r0, sl
 800a792:	4659      	mov	r1, fp
 800a794:	f7f6 f872 	bl	800087c <__aeabi_ddiv>
 800a798:	e782      	b.n	800a6a0 <_strtod_l+0x3d8>
 800a79a:	2300      	movs	r3, #0
 800a79c:	4f2f      	ldr	r7, [pc, #188]	@ (800a85c <_strtod_l+0x594>)
 800a79e:	1124      	asrs	r4, r4, #4
 800a7a0:	4650      	mov	r0, sl
 800a7a2:	4659      	mov	r1, fp
 800a7a4:	461e      	mov	r6, r3
 800a7a6:	2c01      	cmp	r4, #1
 800a7a8:	dc21      	bgt.n	800a7ee <_strtod_l+0x526>
 800a7aa:	b10b      	cbz	r3, 800a7b0 <_strtod_l+0x4e8>
 800a7ac:	4682      	mov	sl, r0
 800a7ae:	468b      	mov	fp, r1
 800a7b0:	492a      	ldr	r1, [pc, #168]	@ (800a85c <_strtod_l+0x594>)
 800a7b2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a7b6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a7ba:	4652      	mov	r2, sl
 800a7bc:	465b      	mov	r3, fp
 800a7be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7c2:	f7f5 ff31 	bl	8000628 <__aeabi_dmul>
 800a7c6:	4b26      	ldr	r3, [pc, #152]	@ (800a860 <_strtod_l+0x598>)
 800a7c8:	460a      	mov	r2, r1
 800a7ca:	400b      	ands	r3, r1
 800a7cc:	4925      	ldr	r1, [pc, #148]	@ (800a864 <_strtod_l+0x59c>)
 800a7ce:	428b      	cmp	r3, r1
 800a7d0:	4682      	mov	sl, r0
 800a7d2:	d898      	bhi.n	800a706 <_strtod_l+0x43e>
 800a7d4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a7d8:	428b      	cmp	r3, r1
 800a7da:	bf86      	itte	hi
 800a7dc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a868 <_strtod_l+0x5a0>
 800a7e0:	f04f 3aff 	movhi.w	sl, #4294967295
 800a7e4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	9308      	str	r3, [sp, #32]
 800a7ec:	e076      	b.n	800a8dc <_strtod_l+0x614>
 800a7ee:	07e2      	lsls	r2, r4, #31
 800a7f0:	d504      	bpl.n	800a7fc <_strtod_l+0x534>
 800a7f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7f6:	f7f5 ff17 	bl	8000628 <__aeabi_dmul>
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	3601      	adds	r6, #1
 800a7fe:	1064      	asrs	r4, r4, #1
 800a800:	3708      	adds	r7, #8
 800a802:	e7d0      	b.n	800a7a6 <_strtod_l+0x4de>
 800a804:	d0f0      	beq.n	800a7e8 <_strtod_l+0x520>
 800a806:	4264      	negs	r4, r4
 800a808:	f014 020f 	ands.w	r2, r4, #15
 800a80c:	d00a      	beq.n	800a824 <_strtod_l+0x55c>
 800a80e:	4b12      	ldr	r3, [pc, #72]	@ (800a858 <_strtod_l+0x590>)
 800a810:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a814:	4650      	mov	r0, sl
 800a816:	4659      	mov	r1, fp
 800a818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a81c:	f7f6 f82e 	bl	800087c <__aeabi_ddiv>
 800a820:	4682      	mov	sl, r0
 800a822:	468b      	mov	fp, r1
 800a824:	1124      	asrs	r4, r4, #4
 800a826:	d0df      	beq.n	800a7e8 <_strtod_l+0x520>
 800a828:	2c1f      	cmp	r4, #31
 800a82a:	dd1f      	ble.n	800a86c <_strtod_l+0x5a4>
 800a82c:	2400      	movs	r4, #0
 800a82e:	46a0      	mov	r8, r4
 800a830:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a832:	46a1      	mov	r9, r4
 800a834:	9a05      	ldr	r2, [sp, #20]
 800a836:	2322      	movs	r3, #34	@ 0x22
 800a838:	f04f 0a00 	mov.w	sl, #0
 800a83c:	f04f 0b00 	mov.w	fp, #0
 800a840:	6013      	str	r3, [r2, #0]
 800a842:	e76b      	b.n	800a71c <_strtod_l+0x454>
 800a844:	0800fc3f 	.word	0x0800fc3f
 800a848:	0800fe60 	.word	0x0800fe60
 800a84c:	0800fc37 	.word	0x0800fc37
 800a850:	0800fd23 	.word	0x0800fd23
 800a854:	0800fd1f 	.word	0x0800fd1f
 800a858:	0800fee8 	.word	0x0800fee8
 800a85c:	0800fec0 	.word	0x0800fec0
 800a860:	7ff00000 	.word	0x7ff00000
 800a864:	7ca00000 	.word	0x7ca00000
 800a868:	7fefffff 	.word	0x7fefffff
 800a86c:	f014 0310 	ands.w	r3, r4, #16
 800a870:	bf18      	it	ne
 800a872:	236a      	movne	r3, #106	@ 0x6a
 800a874:	4ea9      	ldr	r6, [pc, #676]	@ (800ab1c <_strtod_l+0x854>)
 800a876:	9308      	str	r3, [sp, #32]
 800a878:	4650      	mov	r0, sl
 800a87a:	4659      	mov	r1, fp
 800a87c:	2300      	movs	r3, #0
 800a87e:	07e7      	lsls	r7, r4, #31
 800a880:	d504      	bpl.n	800a88c <_strtod_l+0x5c4>
 800a882:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a886:	f7f5 fecf 	bl	8000628 <__aeabi_dmul>
 800a88a:	2301      	movs	r3, #1
 800a88c:	1064      	asrs	r4, r4, #1
 800a88e:	f106 0608 	add.w	r6, r6, #8
 800a892:	d1f4      	bne.n	800a87e <_strtod_l+0x5b6>
 800a894:	b10b      	cbz	r3, 800a89a <_strtod_l+0x5d2>
 800a896:	4682      	mov	sl, r0
 800a898:	468b      	mov	fp, r1
 800a89a:	9b08      	ldr	r3, [sp, #32]
 800a89c:	b1b3      	cbz	r3, 800a8cc <_strtod_l+0x604>
 800a89e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a8a2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	4659      	mov	r1, fp
 800a8aa:	dd0f      	ble.n	800a8cc <_strtod_l+0x604>
 800a8ac:	2b1f      	cmp	r3, #31
 800a8ae:	dd56      	ble.n	800a95e <_strtod_l+0x696>
 800a8b0:	2b34      	cmp	r3, #52	@ 0x34
 800a8b2:	bfde      	ittt	le
 800a8b4:	f04f 33ff 	movle.w	r3, #4294967295
 800a8b8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a8bc:	4093      	lslle	r3, r2
 800a8be:	f04f 0a00 	mov.w	sl, #0
 800a8c2:	bfcc      	ite	gt
 800a8c4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a8c8:	ea03 0b01 	andle.w	fp, r3, r1
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	4650      	mov	r0, sl
 800a8d2:	4659      	mov	r1, fp
 800a8d4:	f7f6 f910 	bl	8000af8 <__aeabi_dcmpeq>
 800a8d8:	2800      	cmp	r0, #0
 800a8da:	d1a7      	bne.n	800a82c <_strtod_l+0x564>
 800a8dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8de:	9300      	str	r3, [sp, #0]
 800a8e0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a8e2:	9805      	ldr	r0, [sp, #20]
 800a8e4:	462b      	mov	r3, r5
 800a8e6:	464a      	mov	r2, r9
 800a8e8:	f002 ff86 	bl	800d7f8 <__s2b>
 800a8ec:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a8ee:	2800      	cmp	r0, #0
 800a8f0:	f43f af09 	beq.w	800a706 <_strtod_l+0x43e>
 800a8f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8f8:	2a00      	cmp	r2, #0
 800a8fa:	eba3 0308 	sub.w	r3, r3, r8
 800a8fe:	bfa8      	it	ge
 800a900:	2300      	movge	r3, #0
 800a902:	9312      	str	r3, [sp, #72]	@ 0x48
 800a904:	2400      	movs	r4, #0
 800a906:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a90a:	9316      	str	r3, [sp, #88]	@ 0x58
 800a90c:	46a0      	mov	r8, r4
 800a90e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a910:	9805      	ldr	r0, [sp, #20]
 800a912:	6859      	ldr	r1, [r3, #4]
 800a914:	f002 fec8 	bl	800d6a8 <_Balloc>
 800a918:	4681      	mov	r9, r0
 800a91a:	2800      	cmp	r0, #0
 800a91c:	f43f aef7 	beq.w	800a70e <_strtod_l+0x446>
 800a920:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a922:	691a      	ldr	r2, [r3, #16]
 800a924:	3202      	adds	r2, #2
 800a926:	f103 010c 	add.w	r1, r3, #12
 800a92a:	0092      	lsls	r2, r2, #2
 800a92c:	300c      	adds	r0, #12
 800a92e:	f001 fbda 	bl	800c0e6 <memcpy>
 800a932:	ec4b ab10 	vmov	d0, sl, fp
 800a936:	9805      	ldr	r0, [sp, #20]
 800a938:	aa1c      	add	r2, sp, #112	@ 0x70
 800a93a:	a91b      	add	r1, sp, #108	@ 0x6c
 800a93c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a940:	f003 fa8e 	bl	800de60 <__d2b>
 800a944:	901a      	str	r0, [sp, #104]	@ 0x68
 800a946:	2800      	cmp	r0, #0
 800a948:	f43f aee1 	beq.w	800a70e <_strtod_l+0x446>
 800a94c:	9805      	ldr	r0, [sp, #20]
 800a94e:	2101      	movs	r1, #1
 800a950:	f002 ffe8 	bl	800d924 <__i2b>
 800a954:	4680      	mov	r8, r0
 800a956:	b948      	cbnz	r0, 800a96c <_strtod_l+0x6a4>
 800a958:	f04f 0800 	mov.w	r8, #0
 800a95c:	e6d7      	b.n	800a70e <_strtod_l+0x446>
 800a95e:	f04f 32ff 	mov.w	r2, #4294967295
 800a962:	fa02 f303 	lsl.w	r3, r2, r3
 800a966:	ea03 0a0a 	and.w	sl, r3, sl
 800a96a:	e7af      	b.n	800a8cc <_strtod_l+0x604>
 800a96c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a96e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a970:	2d00      	cmp	r5, #0
 800a972:	bfab      	itete	ge
 800a974:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a976:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a978:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a97a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a97c:	bfac      	ite	ge
 800a97e:	18ef      	addge	r7, r5, r3
 800a980:	1b5e      	sublt	r6, r3, r5
 800a982:	9b08      	ldr	r3, [sp, #32]
 800a984:	1aed      	subs	r5, r5, r3
 800a986:	4415      	add	r5, r2
 800a988:	4b65      	ldr	r3, [pc, #404]	@ (800ab20 <_strtod_l+0x858>)
 800a98a:	3d01      	subs	r5, #1
 800a98c:	429d      	cmp	r5, r3
 800a98e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a992:	da50      	bge.n	800aa36 <_strtod_l+0x76e>
 800a994:	1b5b      	subs	r3, r3, r5
 800a996:	2b1f      	cmp	r3, #31
 800a998:	eba2 0203 	sub.w	r2, r2, r3
 800a99c:	f04f 0101 	mov.w	r1, #1
 800a9a0:	dc3d      	bgt.n	800aa1e <_strtod_l+0x756>
 800a9a2:	fa01 f303 	lsl.w	r3, r1, r3
 800a9a6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	9310      	str	r3, [sp, #64]	@ 0x40
 800a9ac:	18bd      	adds	r5, r7, r2
 800a9ae:	9b08      	ldr	r3, [sp, #32]
 800a9b0:	42af      	cmp	r7, r5
 800a9b2:	4416      	add	r6, r2
 800a9b4:	441e      	add	r6, r3
 800a9b6:	463b      	mov	r3, r7
 800a9b8:	bfa8      	it	ge
 800a9ba:	462b      	movge	r3, r5
 800a9bc:	42b3      	cmp	r3, r6
 800a9be:	bfa8      	it	ge
 800a9c0:	4633      	movge	r3, r6
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	bfc2      	ittt	gt
 800a9c6:	1aed      	subgt	r5, r5, r3
 800a9c8:	1af6      	subgt	r6, r6, r3
 800a9ca:	1aff      	subgt	r7, r7, r3
 800a9cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	dd16      	ble.n	800aa00 <_strtod_l+0x738>
 800a9d2:	4641      	mov	r1, r8
 800a9d4:	9805      	ldr	r0, [sp, #20]
 800a9d6:	461a      	mov	r2, r3
 800a9d8:	f003 f85c 	bl	800da94 <__pow5mult>
 800a9dc:	4680      	mov	r8, r0
 800a9de:	2800      	cmp	r0, #0
 800a9e0:	d0ba      	beq.n	800a958 <_strtod_l+0x690>
 800a9e2:	4601      	mov	r1, r0
 800a9e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a9e6:	9805      	ldr	r0, [sp, #20]
 800a9e8:	f002 ffb2 	bl	800d950 <__multiply>
 800a9ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800a9ee:	2800      	cmp	r0, #0
 800a9f0:	f43f ae8d 	beq.w	800a70e <_strtod_l+0x446>
 800a9f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a9f6:	9805      	ldr	r0, [sp, #20]
 800a9f8:	f002 fe96 	bl	800d728 <_Bfree>
 800a9fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9fe:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa00:	2d00      	cmp	r5, #0
 800aa02:	dc1d      	bgt.n	800aa40 <_strtod_l+0x778>
 800aa04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	dd23      	ble.n	800aa52 <_strtod_l+0x78a>
 800aa0a:	4649      	mov	r1, r9
 800aa0c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800aa0e:	9805      	ldr	r0, [sp, #20]
 800aa10:	f003 f840 	bl	800da94 <__pow5mult>
 800aa14:	4681      	mov	r9, r0
 800aa16:	b9e0      	cbnz	r0, 800aa52 <_strtod_l+0x78a>
 800aa18:	f04f 0900 	mov.w	r9, #0
 800aa1c:	e677      	b.n	800a70e <_strtod_l+0x446>
 800aa1e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800aa22:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800aa26:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800aa2a:	35e2      	adds	r5, #226	@ 0xe2
 800aa2c:	fa01 f305 	lsl.w	r3, r1, r5
 800aa30:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa32:	9113      	str	r1, [sp, #76]	@ 0x4c
 800aa34:	e7ba      	b.n	800a9ac <_strtod_l+0x6e4>
 800aa36:	2300      	movs	r3, #0
 800aa38:	9310      	str	r3, [sp, #64]	@ 0x40
 800aa3a:	2301      	movs	r3, #1
 800aa3c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aa3e:	e7b5      	b.n	800a9ac <_strtod_l+0x6e4>
 800aa40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa42:	9805      	ldr	r0, [sp, #20]
 800aa44:	462a      	mov	r2, r5
 800aa46:	f003 f87f 	bl	800db48 <__lshift>
 800aa4a:	901a      	str	r0, [sp, #104]	@ 0x68
 800aa4c:	2800      	cmp	r0, #0
 800aa4e:	d1d9      	bne.n	800aa04 <_strtod_l+0x73c>
 800aa50:	e65d      	b.n	800a70e <_strtod_l+0x446>
 800aa52:	2e00      	cmp	r6, #0
 800aa54:	dd07      	ble.n	800aa66 <_strtod_l+0x79e>
 800aa56:	4649      	mov	r1, r9
 800aa58:	9805      	ldr	r0, [sp, #20]
 800aa5a:	4632      	mov	r2, r6
 800aa5c:	f003 f874 	bl	800db48 <__lshift>
 800aa60:	4681      	mov	r9, r0
 800aa62:	2800      	cmp	r0, #0
 800aa64:	d0d8      	beq.n	800aa18 <_strtod_l+0x750>
 800aa66:	2f00      	cmp	r7, #0
 800aa68:	dd08      	ble.n	800aa7c <_strtod_l+0x7b4>
 800aa6a:	4641      	mov	r1, r8
 800aa6c:	9805      	ldr	r0, [sp, #20]
 800aa6e:	463a      	mov	r2, r7
 800aa70:	f003 f86a 	bl	800db48 <__lshift>
 800aa74:	4680      	mov	r8, r0
 800aa76:	2800      	cmp	r0, #0
 800aa78:	f43f ae49 	beq.w	800a70e <_strtod_l+0x446>
 800aa7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aa7e:	9805      	ldr	r0, [sp, #20]
 800aa80:	464a      	mov	r2, r9
 800aa82:	f003 f8e9 	bl	800dc58 <__mdiff>
 800aa86:	4604      	mov	r4, r0
 800aa88:	2800      	cmp	r0, #0
 800aa8a:	f43f ae40 	beq.w	800a70e <_strtod_l+0x446>
 800aa8e:	68c3      	ldr	r3, [r0, #12]
 800aa90:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aa92:	2300      	movs	r3, #0
 800aa94:	60c3      	str	r3, [r0, #12]
 800aa96:	4641      	mov	r1, r8
 800aa98:	f003 f8c2 	bl	800dc20 <__mcmp>
 800aa9c:	2800      	cmp	r0, #0
 800aa9e:	da45      	bge.n	800ab2c <_strtod_l+0x864>
 800aaa0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaa2:	ea53 030a 	orrs.w	r3, r3, sl
 800aaa6:	d16b      	bne.n	800ab80 <_strtod_l+0x8b8>
 800aaa8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d167      	bne.n	800ab80 <_strtod_l+0x8b8>
 800aab0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aab4:	0d1b      	lsrs	r3, r3, #20
 800aab6:	051b      	lsls	r3, r3, #20
 800aab8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aabc:	d960      	bls.n	800ab80 <_strtod_l+0x8b8>
 800aabe:	6963      	ldr	r3, [r4, #20]
 800aac0:	b913      	cbnz	r3, 800aac8 <_strtod_l+0x800>
 800aac2:	6923      	ldr	r3, [r4, #16]
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	dd5b      	ble.n	800ab80 <_strtod_l+0x8b8>
 800aac8:	4621      	mov	r1, r4
 800aaca:	2201      	movs	r2, #1
 800aacc:	9805      	ldr	r0, [sp, #20]
 800aace:	f003 f83b 	bl	800db48 <__lshift>
 800aad2:	4641      	mov	r1, r8
 800aad4:	4604      	mov	r4, r0
 800aad6:	f003 f8a3 	bl	800dc20 <__mcmp>
 800aada:	2800      	cmp	r0, #0
 800aadc:	dd50      	ble.n	800ab80 <_strtod_l+0x8b8>
 800aade:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aae2:	9a08      	ldr	r2, [sp, #32]
 800aae4:	0d1b      	lsrs	r3, r3, #20
 800aae6:	051b      	lsls	r3, r3, #20
 800aae8:	2a00      	cmp	r2, #0
 800aaea:	d06a      	beq.n	800abc2 <_strtod_l+0x8fa>
 800aaec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aaf0:	d867      	bhi.n	800abc2 <_strtod_l+0x8fa>
 800aaf2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800aaf6:	f67f ae9d 	bls.w	800a834 <_strtod_l+0x56c>
 800aafa:	4b0a      	ldr	r3, [pc, #40]	@ (800ab24 <_strtod_l+0x85c>)
 800aafc:	4650      	mov	r0, sl
 800aafe:	4659      	mov	r1, fp
 800ab00:	2200      	movs	r2, #0
 800ab02:	f7f5 fd91 	bl	8000628 <__aeabi_dmul>
 800ab06:	4b08      	ldr	r3, [pc, #32]	@ (800ab28 <_strtod_l+0x860>)
 800ab08:	400b      	ands	r3, r1
 800ab0a:	4682      	mov	sl, r0
 800ab0c:	468b      	mov	fp, r1
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	f47f ae08 	bne.w	800a724 <_strtod_l+0x45c>
 800ab14:	9a05      	ldr	r2, [sp, #20]
 800ab16:	2322      	movs	r3, #34	@ 0x22
 800ab18:	6013      	str	r3, [r2, #0]
 800ab1a:	e603      	b.n	800a724 <_strtod_l+0x45c>
 800ab1c:	0800fe88 	.word	0x0800fe88
 800ab20:	fffffc02 	.word	0xfffffc02
 800ab24:	39500000 	.word	0x39500000
 800ab28:	7ff00000 	.word	0x7ff00000
 800ab2c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ab30:	d165      	bne.n	800abfe <_strtod_l+0x936>
 800ab32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ab34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab38:	b35a      	cbz	r2, 800ab92 <_strtod_l+0x8ca>
 800ab3a:	4a9f      	ldr	r2, [pc, #636]	@ (800adb8 <_strtod_l+0xaf0>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d12b      	bne.n	800ab98 <_strtod_l+0x8d0>
 800ab40:	9b08      	ldr	r3, [sp, #32]
 800ab42:	4651      	mov	r1, sl
 800ab44:	b303      	cbz	r3, 800ab88 <_strtod_l+0x8c0>
 800ab46:	4b9d      	ldr	r3, [pc, #628]	@ (800adbc <_strtod_l+0xaf4>)
 800ab48:	465a      	mov	r2, fp
 800ab4a:	4013      	ands	r3, r2
 800ab4c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ab50:	f04f 32ff 	mov.w	r2, #4294967295
 800ab54:	d81b      	bhi.n	800ab8e <_strtod_l+0x8c6>
 800ab56:	0d1b      	lsrs	r3, r3, #20
 800ab58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ab5c:	fa02 f303 	lsl.w	r3, r2, r3
 800ab60:	4299      	cmp	r1, r3
 800ab62:	d119      	bne.n	800ab98 <_strtod_l+0x8d0>
 800ab64:	4b96      	ldr	r3, [pc, #600]	@ (800adc0 <_strtod_l+0xaf8>)
 800ab66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ab68:	429a      	cmp	r2, r3
 800ab6a:	d102      	bne.n	800ab72 <_strtod_l+0x8aa>
 800ab6c:	3101      	adds	r1, #1
 800ab6e:	f43f adce 	beq.w	800a70e <_strtod_l+0x446>
 800ab72:	4b92      	ldr	r3, [pc, #584]	@ (800adbc <_strtod_l+0xaf4>)
 800ab74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ab76:	401a      	ands	r2, r3
 800ab78:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ab7c:	f04f 0a00 	mov.w	sl, #0
 800ab80:	9b08      	ldr	r3, [sp, #32]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d1b9      	bne.n	800aafa <_strtod_l+0x832>
 800ab86:	e5cd      	b.n	800a724 <_strtod_l+0x45c>
 800ab88:	f04f 33ff 	mov.w	r3, #4294967295
 800ab8c:	e7e8      	b.n	800ab60 <_strtod_l+0x898>
 800ab8e:	4613      	mov	r3, r2
 800ab90:	e7e6      	b.n	800ab60 <_strtod_l+0x898>
 800ab92:	ea53 030a 	orrs.w	r3, r3, sl
 800ab96:	d0a2      	beq.n	800aade <_strtod_l+0x816>
 800ab98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ab9a:	b1db      	cbz	r3, 800abd4 <_strtod_l+0x90c>
 800ab9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ab9e:	4213      	tst	r3, r2
 800aba0:	d0ee      	beq.n	800ab80 <_strtod_l+0x8b8>
 800aba2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aba4:	9a08      	ldr	r2, [sp, #32]
 800aba6:	4650      	mov	r0, sl
 800aba8:	4659      	mov	r1, fp
 800abaa:	b1bb      	cbz	r3, 800abdc <_strtod_l+0x914>
 800abac:	f7ff fb6e 	bl	800a28c <sulp>
 800abb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800abb4:	ec53 2b10 	vmov	r2, r3, d0
 800abb8:	f7f5 fb80 	bl	80002bc <__adddf3>
 800abbc:	4682      	mov	sl, r0
 800abbe:	468b      	mov	fp, r1
 800abc0:	e7de      	b.n	800ab80 <_strtod_l+0x8b8>
 800abc2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800abc6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800abca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800abce:	f04f 3aff 	mov.w	sl, #4294967295
 800abd2:	e7d5      	b.n	800ab80 <_strtod_l+0x8b8>
 800abd4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800abd6:	ea13 0f0a 	tst.w	r3, sl
 800abda:	e7e1      	b.n	800aba0 <_strtod_l+0x8d8>
 800abdc:	f7ff fb56 	bl	800a28c <sulp>
 800abe0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800abe4:	ec53 2b10 	vmov	r2, r3, d0
 800abe8:	f7f5 fb66 	bl	80002b8 <__aeabi_dsub>
 800abec:	2200      	movs	r2, #0
 800abee:	2300      	movs	r3, #0
 800abf0:	4682      	mov	sl, r0
 800abf2:	468b      	mov	fp, r1
 800abf4:	f7f5 ff80 	bl	8000af8 <__aeabi_dcmpeq>
 800abf8:	2800      	cmp	r0, #0
 800abfa:	d0c1      	beq.n	800ab80 <_strtod_l+0x8b8>
 800abfc:	e61a      	b.n	800a834 <_strtod_l+0x56c>
 800abfe:	4641      	mov	r1, r8
 800ac00:	4620      	mov	r0, r4
 800ac02:	f003 f985 	bl	800df10 <__ratio>
 800ac06:	ec57 6b10 	vmov	r6, r7, d0
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ac10:	4630      	mov	r0, r6
 800ac12:	4639      	mov	r1, r7
 800ac14:	f7f5 ff84 	bl	8000b20 <__aeabi_dcmple>
 800ac18:	2800      	cmp	r0, #0
 800ac1a:	d06f      	beq.n	800acfc <_strtod_l+0xa34>
 800ac1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d17a      	bne.n	800ad18 <_strtod_l+0xa50>
 800ac22:	f1ba 0f00 	cmp.w	sl, #0
 800ac26:	d158      	bne.n	800acda <_strtod_l+0xa12>
 800ac28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d15a      	bne.n	800ace8 <_strtod_l+0xa20>
 800ac32:	4b64      	ldr	r3, [pc, #400]	@ (800adc4 <_strtod_l+0xafc>)
 800ac34:	2200      	movs	r2, #0
 800ac36:	4630      	mov	r0, r6
 800ac38:	4639      	mov	r1, r7
 800ac3a:	f7f5 ff67 	bl	8000b0c <__aeabi_dcmplt>
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	d159      	bne.n	800acf6 <_strtod_l+0xa2e>
 800ac42:	4630      	mov	r0, r6
 800ac44:	4639      	mov	r1, r7
 800ac46:	4b60      	ldr	r3, [pc, #384]	@ (800adc8 <_strtod_l+0xb00>)
 800ac48:	2200      	movs	r2, #0
 800ac4a:	f7f5 fced 	bl	8000628 <__aeabi_dmul>
 800ac4e:	4606      	mov	r6, r0
 800ac50:	460f      	mov	r7, r1
 800ac52:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ac56:	9606      	str	r6, [sp, #24]
 800ac58:	9307      	str	r3, [sp, #28]
 800ac5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac5e:	4d57      	ldr	r5, [pc, #348]	@ (800adbc <_strtod_l+0xaf4>)
 800ac60:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ac64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac66:	401d      	ands	r5, r3
 800ac68:	4b58      	ldr	r3, [pc, #352]	@ (800adcc <_strtod_l+0xb04>)
 800ac6a:	429d      	cmp	r5, r3
 800ac6c:	f040 80b2 	bne.w	800add4 <_strtod_l+0xb0c>
 800ac70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac72:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ac76:	ec4b ab10 	vmov	d0, sl, fp
 800ac7a:	f003 f881 	bl	800dd80 <__ulp>
 800ac7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac82:	ec51 0b10 	vmov	r0, r1, d0
 800ac86:	f7f5 fccf 	bl	8000628 <__aeabi_dmul>
 800ac8a:	4652      	mov	r2, sl
 800ac8c:	465b      	mov	r3, fp
 800ac8e:	f7f5 fb15 	bl	80002bc <__adddf3>
 800ac92:	460b      	mov	r3, r1
 800ac94:	4949      	ldr	r1, [pc, #292]	@ (800adbc <_strtod_l+0xaf4>)
 800ac96:	4a4e      	ldr	r2, [pc, #312]	@ (800add0 <_strtod_l+0xb08>)
 800ac98:	4019      	ands	r1, r3
 800ac9a:	4291      	cmp	r1, r2
 800ac9c:	4682      	mov	sl, r0
 800ac9e:	d942      	bls.n	800ad26 <_strtod_l+0xa5e>
 800aca0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800aca2:	4b47      	ldr	r3, [pc, #284]	@ (800adc0 <_strtod_l+0xaf8>)
 800aca4:	429a      	cmp	r2, r3
 800aca6:	d103      	bne.n	800acb0 <_strtod_l+0x9e8>
 800aca8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800acaa:	3301      	adds	r3, #1
 800acac:	f43f ad2f 	beq.w	800a70e <_strtod_l+0x446>
 800acb0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800adc0 <_strtod_l+0xaf8>
 800acb4:	f04f 3aff 	mov.w	sl, #4294967295
 800acb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acba:	9805      	ldr	r0, [sp, #20]
 800acbc:	f002 fd34 	bl	800d728 <_Bfree>
 800acc0:	9805      	ldr	r0, [sp, #20]
 800acc2:	4649      	mov	r1, r9
 800acc4:	f002 fd30 	bl	800d728 <_Bfree>
 800acc8:	9805      	ldr	r0, [sp, #20]
 800acca:	4641      	mov	r1, r8
 800accc:	f002 fd2c 	bl	800d728 <_Bfree>
 800acd0:	9805      	ldr	r0, [sp, #20]
 800acd2:	4621      	mov	r1, r4
 800acd4:	f002 fd28 	bl	800d728 <_Bfree>
 800acd8:	e619      	b.n	800a90e <_strtod_l+0x646>
 800acda:	f1ba 0f01 	cmp.w	sl, #1
 800acde:	d103      	bne.n	800ace8 <_strtod_l+0xa20>
 800ace0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	f43f ada6 	beq.w	800a834 <_strtod_l+0x56c>
 800ace8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ad98 <_strtod_l+0xad0>
 800acec:	4f35      	ldr	r7, [pc, #212]	@ (800adc4 <_strtod_l+0xafc>)
 800acee:	ed8d 7b06 	vstr	d7, [sp, #24]
 800acf2:	2600      	movs	r6, #0
 800acf4:	e7b1      	b.n	800ac5a <_strtod_l+0x992>
 800acf6:	4f34      	ldr	r7, [pc, #208]	@ (800adc8 <_strtod_l+0xb00>)
 800acf8:	2600      	movs	r6, #0
 800acfa:	e7aa      	b.n	800ac52 <_strtod_l+0x98a>
 800acfc:	4b32      	ldr	r3, [pc, #200]	@ (800adc8 <_strtod_l+0xb00>)
 800acfe:	4630      	mov	r0, r6
 800ad00:	4639      	mov	r1, r7
 800ad02:	2200      	movs	r2, #0
 800ad04:	f7f5 fc90 	bl	8000628 <__aeabi_dmul>
 800ad08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad0a:	4606      	mov	r6, r0
 800ad0c:	460f      	mov	r7, r1
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d09f      	beq.n	800ac52 <_strtod_l+0x98a>
 800ad12:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ad16:	e7a0      	b.n	800ac5a <_strtod_l+0x992>
 800ad18:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ada0 <_strtod_l+0xad8>
 800ad1c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ad20:	ec57 6b17 	vmov	r6, r7, d7
 800ad24:	e799      	b.n	800ac5a <_strtod_l+0x992>
 800ad26:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ad2a:	9b08      	ldr	r3, [sp, #32]
 800ad2c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d1c1      	bne.n	800acb8 <_strtod_l+0x9f0>
 800ad34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad38:	0d1b      	lsrs	r3, r3, #20
 800ad3a:	051b      	lsls	r3, r3, #20
 800ad3c:	429d      	cmp	r5, r3
 800ad3e:	d1bb      	bne.n	800acb8 <_strtod_l+0x9f0>
 800ad40:	4630      	mov	r0, r6
 800ad42:	4639      	mov	r1, r7
 800ad44:	f7f5 ffd0 	bl	8000ce8 <__aeabi_d2lz>
 800ad48:	f7f5 fc40 	bl	80005cc <__aeabi_l2d>
 800ad4c:	4602      	mov	r2, r0
 800ad4e:	460b      	mov	r3, r1
 800ad50:	4630      	mov	r0, r6
 800ad52:	4639      	mov	r1, r7
 800ad54:	f7f5 fab0 	bl	80002b8 <__aeabi_dsub>
 800ad58:	460b      	mov	r3, r1
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ad60:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ad64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad66:	ea46 060a 	orr.w	r6, r6, sl
 800ad6a:	431e      	orrs	r6, r3
 800ad6c:	d06f      	beq.n	800ae4e <_strtod_l+0xb86>
 800ad6e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ada8 <_strtod_l+0xae0>)
 800ad70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad74:	f7f5 feca 	bl	8000b0c <__aeabi_dcmplt>
 800ad78:	2800      	cmp	r0, #0
 800ad7a:	f47f acd3 	bne.w	800a724 <_strtod_l+0x45c>
 800ad7e:	a30c      	add	r3, pc, #48	@ (adr r3, 800adb0 <_strtod_l+0xae8>)
 800ad80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ad88:	f7f5 fede 	bl	8000b48 <__aeabi_dcmpgt>
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	d093      	beq.n	800acb8 <_strtod_l+0x9f0>
 800ad90:	e4c8      	b.n	800a724 <_strtod_l+0x45c>
 800ad92:	bf00      	nop
 800ad94:	f3af 8000 	nop.w
 800ad98:	00000000 	.word	0x00000000
 800ad9c:	bff00000 	.word	0xbff00000
 800ada0:	00000000 	.word	0x00000000
 800ada4:	3ff00000 	.word	0x3ff00000
 800ada8:	94a03595 	.word	0x94a03595
 800adac:	3fdfffff 	.word	0x3fdfffff
 800adb0:	35afe535 	.word	0x35afe535
 800adb4:	3fe00000 	.word	0x3fe00000
 800adb8:	000fffff 	.word	0x000fffff
 800adbc:	7ff00000 	.word	0x7ff00000
 800adc0:	7fefffff 	.word	0x7fefffff
 800adc4:	3ff00000 	.word	0x3ff00000
 800adc8:	3fe00000 	.word	0x3fe00000
 800adcc:	7fe00000 	.word	0x7fe00000
 800add0:	7c9fffff 	.word	0x7c9fffff
 800add4:	9b08      	ldr	r3, [sp, #32]
 800add6:	b323      	cbz	r3, 800ae22 <_strtod_l+0xb5a>
 800add8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800addc:	d821      	bhi.n	800ae22 <_strtod_l+0xb5a>
 800adde:	a328      	add	r3, pc, #160	@ (adr r3, 800ae80 <_strtod_l+0xbb8>)
 800ade0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade4:	4630      	mov	r0, r6
 800ade6:	4639      	mov	r1, r7
 800ade8:	f7f5 fe9a 	bl	8000b20 <__aeabi_dcmple>
 800adec:	b1a0      	cbz	r0, 800ae18 <_strtod_l+0xb50>
 800adee:	4639      	mov	r1, r7
 800adf0:	4630      	mov	r0, r6
 800adf2:	f7f5 fef1 	bl	8000bd8 <__aeabi_d2uiz>
 800adf6:	2801      	cmp	r0, #1
 800adf8:	bf38      	it	cc
 800adfa:	2001      	movcc	r0, #1
 800adfc:	f7f5 fb9a 	bl	8000534 <__aeabi_ui2d>
 800ae00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae02:	4606      	mov	r6, r0
 800ae04:	460f      	mov	r7, r1
 800ae06:	b9fb      	cbnz	r3, 800ae48 <_strtod_l+0xb80>
 800ae08:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ae0c:	9014      	str	r0, [sp, #80]	@ 0x50
 800ae0e:	9315      	str	r3, [sp, #84]	@ 0x54
 800ae10:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ae14:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ae18:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ae1a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ae1e:	1b5b      	subs	r3, r3, r5
 800ae20:	9311      	str	r3, [sp, #68]	@ 0x44
 800ae22:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ae26:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ae2a:	f002 ffa9 	bl	800dd80 <__ulp>
 800ae2e:	4650      	mov	r0, sl
 800ae30:	ec53 2b10 	vmov	r2, r3, d0
 800ae34:	4659      	mov	r1, fp
 800ae36:	f7f5 fbf7 	bl	8000628 <__aeabi_dmul>
 800ae3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ae3e:	f7f5 fa3d 	bl	80002bc <__adddf3>
 800ae42:	4682      	mov	sl, r0
 800ae44:	468b      	mov	fp, r1
 800ae46:	e770      	b.n	800ad2a <_strtod_l+0xa62>
 800ae48:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ae4c:	e7e0      	b.n	800ae10 <_strtod_l+0xb48>
 800ae4e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ae88 <_strtod_l+0xbc0>)
 800ae50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae54:	f7f5 fe5a 	bl	8000b0c <__aeabi_dcmplt>
 800ae58:	e798      	b.n	800ad8c <_strtod_l+0xac4>
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae5e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ae60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae62:	6013      	str	r3, [r2, #0]
 800ae64:	f7ff ba6d 	b.w	800a342 <_strtod_l+0x7a>
 800ae68:	2a65      	cmp	r2, #101	@ 0x65
 800ae6a:	f43f ab68 	beq.w	800a53e <_strtod_l+0x276>
 800ae6e:	2a45      	cmp	r2, #69	@ 0x45
 800ae70:	f43f ab65 	beq.w	800a53e <_strtod_l+0x276>
 800ae74:	2301      	movs	r3, #1
 800ae76:	f7ff bba0 	b.w	800a5ba <_strtod_l+0x2f2>
 800ae7a:	bf00      	nop
 800ae7c:	f3af 8000 	nop.w
 800ae80:	ffc00000 	.word	0xffc00000
 800ae84:	41dfffff 	.word	0x41dfffff
 800ae88:	94a03595 	.word	0x94a03595
 800ae8c:	3fcfffff 	.word	0x3fcfffff

0800ae90 <_strtod_r>:
 800ae90:	4b01      	ldr	r3, [pc, #4]	@ (800ae98 <_strtod_r+0x8>)
 800ae92:	f7ff ba19 	b.w	800a2c8 <_strtod_l>
 800ae96:	bf00      	nop
 800ae98:	20000218 	.word	0x20000218

0800ae9c <strtof>:
 800ae9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aea0:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800af60 <strtof+0xc4>
 800aea4:	4b29      	ldr	r3, [pc, #164]	@ (800af4c <strtof+0xb0>)
 800aea6:	460a      	mov	r2, r1
 800aea8:	ed2d 8b02 	vpush	{d8}
 800aeac:	4601      	mov	r1, r0
 800aeae:	f8d8 0000 	ldr.w	r0, [r8]
 800aeb2:	f7ff fa09 	bl	800a2c8 <_strtod_l>
 800aeb6:	ec55 4b10 	vmov	r4, r5, d0
 800aeba:	4622      	mov	r2, r4
 800aebc:	462b      	mov	r3, r5
 800aebe:	4620      	mov	r0, r4
 800aec0:	4629      	mov	r1, r5
 800aec2:	f7f5 fe4b 	bl	8000b5c <__aeabi_dcmpun>
 800aec6:	b190      	cbz	r0, 800aeee <strtof+0x52>
 800aec8:	2d00      	cmp	r5, #0
 800aeca:	4821      	ldr	r0, [pc, #132]	@ (800af50 <strtof+0xb4>)
 800aecc:	da09      	bge.n	800aee2 <strtof+0x46>
 800aece:	f001 f923 	bl	800c118 <nanf>
 800aed2:	eeb1 8a40 	vneg.f32	s16, s0
 800aed6:	eeb0 0a48 	vmov.f32	s0, s16
 800aeda:	ecbd 8b02 	vpop	{d8}
 800aede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aee2:	ecbd 8b02 	vpop	{d8}
 800aee6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aeea:	f001 b915 	b.w	800c118 <nanf>
 800aeee:	4620      	mov	r0, r4
 800aef0:	4629      	mov	r1, r5
 800aef2:	f7f5 fe91 	bl	8000c18 <__aeabi_d2f>
 800aef6:	ee08 0a10 	vmov	s16, r0
 800aefa:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800af54 <strtof+0xb8>
 800aefe:	eeb0 7ac8 	vabs.f32	s14, s16
 800af02:	eeb4 7a67 	vcmp.f32	s14, s15
 800af06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af0a:	dd11      	ble.n	800af30 <strtof+0x94>
 800af0c:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800af10:	4b11      	ldr	r3, [pc, #68]	@ (800af58 <strtof+0xbc>)
 800af12:	f04f 32ff 	mov.w	r2, #4294967295
 800af16:	4620      	mov	r0, r4
 800af18:	4639      	mov	r1, r7
 800af1a:	f7f5 fe1f 	bl	8000b5c <__aeabi_dcmpun>
 800af1e:	b980      	cbnz	r0, 800af42 <strtof+0xa6>
 800af20:	4b0d      	ldr	r3, [pc, #52]	@ (800af58 <strtof+0xbc>)
 800af22:	f04f 32ff 	mov.w	r2, #4294967295
 800af26:	4620      	mov	r0, r4
 800af28:	4639      	mov	r1, r7
 800af2a:	f7f5 fdf9 	bl	8000b20 <__aeabi_dcmple>
 800af2e:	b940      	cbnz	r0, 800af42 <strtof+0xa6>
 800af30:	ee18 3a10 	vmov	r3, s16
 800af34:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800af38:	d1cd      	bne.n	800aed6 <strtof+0x3a>
 800af3a:	4b08      	ldr	r3, [pc, #32]	@ (800af5c <strtof+0xc0>)
 800af3c:	402b      	ands	r3, r5
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d0c9      	beq.n	800aed6 <strtof+0x3a>
 800af42:	f8d8 3000 	ldr.w	r3, [r8]
 800af46:	2222      	movs	r2, #34	@ 0x22
 800af48:	601a      	str	r2, [r3, #0]
 800af4a:	e7c4      	b.n	800aed6 <strtof+0x3a>
 800af4c:	20000218 	.word	0x20000218
 800af50:	0800fd1f 	.word	0x0800fd1f
 800af54:	7f7fffff 	.word	0x7f7fffff
 800af58:	7fefffff 	.word	0x7fefffff
 800af5c:	7ff00000 	.word	0x7ff00000
 800af60:	20000384 	.word	0x20000384

0800af64 <__cvt>:
 800af64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af68:	ec57 6b10 	vmov	r6, r7, d0
 800af6c:	2f00      	cmp	r7, #0
 800af6e:	460c      	mov	r4, r1
 800af70:	4619      	mov	r1, r3
 800af72:	463b      	mov	r3, r7
 800af74:	bfbb      	ittet	lt
 800af76:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800af7a:	461f      	movlt	r7, r3
 800af7c:	2300      	movge	r3, #0
 800af7e:	232d      	movlt	r3, #45	@ 0x2d
 800af80:	700b      	strb	r3, [r1, #0]
 800af82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af84:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800af88:	4691      	mov	r9, r2
 800af8a:	f023 0820 	bic.w	r8, r3, #32
 800af8e:	bfbc      	itt	lt
 800af90:	4632      	movlt	r2, r6
 800af92:	4616      	movlt	r6, r2
 800af94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800af98:	d005      	beq.n	800afa6 <__cvt+0x42>
 800af9a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800af9e:	d100      	bne.n	800afa2 <__cvt+0x3e>
 800afa0:	3401      	adds	r4, #1
 800afa2:	2102      	movs	r1, #2
 800afa4:	e000      	b.n	800afa8 <__cvt+0x44>
 800afa6:	2103      	movs	r1, #3
 800afa8:	ab03      	add	r3, sp, #12
 800afaa:	9301      	str	r3, [sp, #4]
 800afac:	ab02      	add	r3, sp, #8
 800afae:	9300      	str	r3, [sp, #0]
 800afb0:	ec47 6b10 	vmov	d0, r6, r7
 800afb4:	4653      	mov	r3, sl
 800afb6:	4622      	mov	r2, r4
 800afb8:	f001 f95a 	bl	800c270 <_dtoa_r>
 800afbc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800afc0:	4605      	mov	r5, r0
 800afc2:	d119      	bne.n	800aff8 <__cvt+0x94>
 800afc4:	f019 0f01 	tst.w	r9, #1
 800afc8:	d00e      	beq.n	800afe8 <__cvt+0x84>
 800afca:	eb00 0904 	add.w	r9, r0, r4
 800afce:	2200      	movs	r2, #0
 800afd0:	2300      	movs	r3, #0
 800afd2:	4630      	mov	r0, r6
 800afd4:	4639      	mov	r1, r7
 800afd6:	f7f5 fd8f 	bl	8000af8 <__aeabi_dcmpeq>
 800afda:	b108      	cbz	r0, 800afe0 <__cvt+0x7c>
 800afdc:	f8cd 900c 	str.w	r9, [sp, #12]
 800afe0:	2230      	movs	r2, #48	@ 0x30
 800afe2:	9b03      	ldr	r3, [sp, #12]
 800afe4:	454b      	cmp	r3, r9
 800afe6:	d31e      	bcc.n	800b026 <__cvt+0xc2>
 800afe8:	9b03      	ldr	r3, [sp, #12]
 800afea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800afec:	1b5b      	subs	r3, r3, r5
 800afee:	4628      	mov	r0, r5
 800aff0:	6013      	str	r3, [r2, #0]
 800aff2:	b004      	add	sp, #16
 800aff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aff8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800affc:	eb00 0904 	add.w	r9, r0, r4
 800b000:	d1e5      	bne.n	800afce <__cvt+0x6a>
 800b002:	7803      	ldrb	r3, [r0, #0]
 800b004:	2b30      	cmp	r3, #48	@ 0x30
 800b006:	d10a      	bne.n	800b01e <__cvt+0xba>
 800b008:	2200      	movs	r2, #0
 800b00a:	2300      	movs	r3, #0
 800b00c:	4630      	mov	r0, r6
 800b00e:	4639      	mov	r1, r7
 800b010:	f7f5 fd72 	bl	8000af8 <__aeabi_dcmpeq>
 800b014:	b918      	cbnz	r0, 800b01e <__cvt+0xba>
 800b016:	f1c4 0401 	rsb	r4, r4, #1
 800b01a:	f8ca 4000 	str.w	r4, [sl]
 800b01e:	f8da 3000 	ldr.w	r3, [sl]
 800b022:	4499      	add	r9, r3
 800b024:	e7d3      	b.n	800afce <__cvt+0x6a>
 800b026:	1c59      	adds	r1, r3, #1
 800b028:	9103      	str	r1, [sp, #12]
 800b02a:	701a      	strb	r2, [r3, #0]
 800b02c:	e7d9      	b.n	800afe2 <__cvt+0x7e>

0800b02e <__exponent>:
 800b02e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b030:	2900      	cmp	r1, #0
 800b032:	bfba      	itte	lt
 800b034:	4249      	neglt	r1, r1
 800b036:	232d      	movlt	r3, #45	@ 0x2d
 800b038:	232b      	movge	r3, #43	@ 0x2b
 800b03a:	2909      	cmp	r1, #9
 800b03c:	7002      	strb	r2, [r0, #0]
 800b03e:	7043      	strb	r3, [r0, #1]
 800b040:	dd29      	ble.n	800b096 <__exponent+0x68>
 800b042:	f10d 0307 	add.w	r3, sp, #7
 800b046:	461d      	mov	r5, r3
 800b048:	270a      	movs	r7, #10
 800b04a:	461a      	mov	r2, r3
 800b04c:	fbb1 f6f7 	udiv	r6, r1, r7
 800b050:	fb07 1416 	mls	r4, r7, r6, r1
 800b054:	3430      	adds	r4, #48	@ 0x30
 800b056:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b05a:	460c      	mov	r4, r1
 800b05c:	2c63      	cmp	r4, #99	@ 0x63
 800b05e:	f103 33ff 	add.w	r3, r3, #4294967295
 800b062:	4631      	mov	r1, r6
 800b064:	dcf1      	bgt.n	800b04a <__exponent+0x1c>
 800b066:	3130      	adds	r1, #48	@ 0x30
 800b068:	1e94      	subs	r4, r2, #2
 800b06a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b06e:	1c41      	adds	r1, r0, #1
 800b070:	4623      	mov	r3, r4
 800b072:	42ab      	cmp	r3, r5
 800b074:	d30a      	bcc.n	800b08c <__exponent+0x5e>
 800b076:	f10d 0309 	add.w	r3, sp, #9
 800b07a:	1a9b      	subs	r3, r3, r2
 800b07c:	42ac      	cmp	r4, r5
 800b07e:	bf88      	it	hi
 800b080:	2300      	movhi	r3, #0
 800b082:	3302      	adds	r3, #2
 800b084:	4403      	add	r3, r0
 800b086:	1a18      	subs	r0, r3, r0
 800b088:	b003      	add	sp, #12
 800b08a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b08c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b090:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b094:	e7ed      	b.n	800b072 <__exponent+0x44>
 800b096:	2330      	movs	r3, #48	@ 0x30
 800b098:	3130      	adds	r1, #48	@ 0x30
 800b09a:	7083      	strb	r3, [r0, #2]
 800b09c:	70c1      	strb	r1, [r0, #3]
 800b09e:	1d03      	adds	r3, r0, #4
 800b0a0:	e7f1      	b.n	800b086 <__exponent+0x58>
	...

0800b0a4 <_printf_float>:
 800b0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a8:	b08d      	sub	sp, #52	@ 0x34
 800b0aa:	460c      	mov	r4, r1
 800b0ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b0b0:	4616      	mov	r6, r2
 800b0b2:	461f      	mov	r7, r3
 800b0b4:	4605      	mov	r5, r0
 800b0b6:	f000 ff9f 	bl	800bff8 <_localeconv_r>
 800b0ba:	6803      	ldr	r3, [r0, #0]
 800b0bc:	9304      	str	r3, [sp, #16]
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f7f5 f8ee 	bl	80002a0 <strlen>
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0c8:	f8d8 3000 	ldr.w	r3, [r8]
 800b0cc:	9005      	str	r0, [sp, #20]
 800b0ce:	3307      	adds	r3, #7
 800b0d0:	f023 0307 	bic.w	r3, r3, #7
 800b0d4:	f103 0208 	add.w	r2, r3, #8
 800b0d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b0dc:	f8d4 b000 	ldr.w	fp, [r4]
 800b0e0:	f8c8 2000 	str.w	r2, [r8]
 800b0e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b0e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b0ec:	9307      	str	r3, [sp, #28]
 800b0ee:	f8cd 8018 	str.w	r8, [sp, #24]
 800b0f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b0f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0fa:	4b9c      	ldr	r3, [pc, #624]	@ (800b36c <_printf_float+0x2c8>)
 800b0fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b100:	f7f5 fd2c 	bl	8000b5c <__aeabi_dcmpun>
 800b104:	bb70      	cbnz	r0, 800b164 <_printf_float+0xc0>
 800b106:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b10a:	4b98      	ldr	r3, [pc, #608]	@ (800b36c <_printf_float+0x2c8>)
 800b10c:	f04f 32ff 	mov.w	r2, #4294967295
 800b110:	f7f5 fd06 	bl	8000b20 <__aeabi_dcmple>
 800b114:	bb30      	cbnz	r0, 800b164 <_printf_float+0xc0>
 800b116:	2200      	movs	r2, #0
 800b118:	2300      	movs	r3, #0
 800b11a:	4640      	mov	r0, r8
 800b11c:	4649      	mov	r1, r9
 800b11e:	f7f5 fcf5 	bl	8000b0c <__aeabi_dcmplt>
 800b122:	b110      	cbz	r0, 800b12a <_printf_float+0x86>
 800b124:	232d      	movs	r3, #45	@ 0x2d
 800b126:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b12a:	4a91      	ldr	r2, [pc, #580]	@ (800b370 <_printf_float+0x2cc>)
 800b12c:	4b91      	ldr	r3, [pc, #580]	@ (800b374 <_printf_float+0x2d0>)
 800b12e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b132:	bf8c      	ite	hi
 800b134:	4690      	movhi	r8, r2
 800b136:	4698      	movls	r8, r3
 800b138:	2303      	movs	r3, #3
 800b13a:	6123      	str	r3, [r4, #16]
 800b13c:	f02b 0304 	bic.w	r3, fp, #4
 800b140:	6023      	str	r3, [r4, #0]
 800b142:	f04f 0900 	mov.w	r9, #0
 800b146:	9700      	str	r7, [sp, #0]
 800b148:	4633      	mov	r3, r6
 800b14a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b14c:	4621      	mov	r1, r4
 800b14e:	4628      	mov	r0, r5
 800b150:	f000 f9d2 	bl	800b4f8 <_printf_common>
 800b154:	3001      	adds	r0, #1
 800b156:	f040 808d 	bne.w	800b274 <_printf_float+0x1d0>
 800b15a:	f04f 30ff 	mov.w	r0, #4294967295
 800b15e:	b00d      	add	sp, #52	@ 0x34
 800b160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b164:	4642      	mov	r2, r8
 800b166:	464b      	mov	r3, r9
 800b168:	4640      	mov	r0, r8
 800b16a:	4649      	mov	r1, r9
 800b16c:	f7f5 fcf6 	bl	8000b5c <__aeabi_dcmpun>
 800b170:	b140      	cbz	r0, 800b184 <_printf_float+0xe0>
 800b172:	464b      	mov	r3, r9
 800b174:	2b00      	cmp	r3, #0
 800b176:	bfbc      	itt	lt
 800b178:	232d      	movlt	r3, #45	@ 0x2d
 800b17a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b17e:	4a7e      	ldr	r2, [pc, #504]	@ (800b378 <_printf_float+0x2d4>)
 800b180:	4b7e      	ldr	r3, [pc, #504]	@ (800b37c <_printf_float+0x2d8>)
 800b182:	e7d4      	b.n	800b12e <_printf_float+0x8a>
 800b184:	6863      	ldr	r3, [r4, #4]
 800b186:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b18a:	9206      	str	r2, [sp, #24]
 800b18c:	1c5a      	adds	r2, r3, #1
 800b18e:	d13b      	bne.n	800b208 <_printf_float+0x164>
 800b190:	2306      	movs	r3, #6
 800b192:	6063      	str	r3, [r4, #4]
 800b194:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b198:	2300      	movs	r3, #0
 800b19a:	6022      	str	r2, [r4, #0]
 800b19c:	9303      	str	r3, [sp, #12]
 800b19e:	ab0a      	add	r3, sp, #40	@ 0x28
 800b1a0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b1a4:	ab09      	add	r3, sp, #36	@ 0x24
 800b1a6:	9300      	str	r3, [sp, #0]
 800b1a8:	6861      	ldr	r1, [r4, #4]
 800b1aa:	ec49 8b10 	vmov	d0, r8, r9
 800b1ae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	f7ff fed6 	bl	800af64 <__cvt>
 800b1b8:	9b06      	ldr	r3, [sp, #24]
 800b1ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b1bc:	2b47      	cmp	r3, #71	@ 0x47
 800b1be:	4680      	mov	r8, r0
 800b1c0:	d129      	bne.n	800b216 <_printf_float+0x172>
 800b1c2:	1cc8      	adds	r0, r1, #3
 800b1c4:	db02      	blt.n	800b1cc <_printf_float+0x128>
 800b1c6:	6863      	ldr	r3, [r4, #4]
 800b1c8:	4299      	cmp	r1, r3
 800b1ca:	dd41      	ble.n	800b250 <_printf_float+0x1ac>
 800b1cc:	f1aa 0a02 	sub.w	sl, sl, #2
 800b1d0:	fa5f fa8a 	uxtb.w	sl, sl
 800b1d4:	3901      	subs	r1, #1
 800b1d6:	4652      	mov	r2, sl
 800b1d8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b1dc:	9109      	str	r1, [sp, #36]	@ 0x24
 800b1de:	f7ff ff26 	bl	800b02e <__exponent>
 800b1e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b1e4:	1813      	adds	r3, r2, r0
 800b1e6:	2a01      	cmp	r2, #1
 800b1e8:	4681      	mov	r9, r0
 800b1ea:	6123      	str	r3, [r4, #16]
 800b1ec:	dc02      	bgt.n	800b1f4 <_printf_float+0x150>
 800b1ee:	6822      	ldr	r2, [r4, #0]
 800b1f0:	07d2      	lsls	r2, r2, #31
 800b1f2:	d501      	bpl.n	800b1f8 <_printf_float+0x154>
 800b1f4:	3301      	adds	r3, #1
 800b1f6:	6123      	str	r3, [r4, #16]
 800b1f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d0a2      	beq.n	800b146 <_printf_float+0xa2>
 800b200:	232d      	movs	r3, #45	@ 0x2d
 800b202:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b206:	e79e      	b.n	800b146 <_printf_float+0xa2>
 800b208:	9a06      	ldr	r2, [sp, #24]
 800b20a:	2a47      	cmp	r2, #71	@ 0x47
 800b20c:	d1c2      	bne.n	800b194 <_printf_float+0xf0>
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d1c0      	bne.n	800b194 <_printf_float+0xf0>
 800b212:	2301      	movs	r3, #1
 800b214:	e7bd      	b.n	800b192 <_printf_float+0xee>
 800b216:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b21a:	d9db      	bls.n	800b1d4 <_printf_float+0x130>
 800b21c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b220:	d118      	bne.n	800b254 <_printf_float+0x1b0>
 800b222:	2900      	cmp	r1, #0
 800b224:	6863      	ldr	r3, [r4, #4]
 800b226:	dd0b      	ble.n	800b240 <_printf_float+0x19c>
 800b228:	6121      	str	r1, [r4, #16]
 800b22a:	b913      	cbnz	r3, 800b232 <_printf_float+0x18e>
 800b22c:	6822      	ldr	r2, [r4, #0]
 800b22e:	07d0      	lsls	r0, r2, #31
 800b230:	d502      	bpl.n	800b238 <_printf_float+0x194>
 800b232:	3301      	adds	r3, #1
 800b234:	440b      	add	r3, r1
 800b236:	6123      	str	r3, [r4, #16]
 800b238:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b23a:	f04f 0900 	mov.w	r9, #0
 800b23e:	e7db      	b.n	800b1f8 <_printf_float+0x154>
 800b240:	b913      	cbnz	r3, 800b248 <_printf_float+0x1a4>
 800b242:	6822      	ldr	r2, [r4, #0]
 800b244:	07d2      	lsls	r2, r2, #31
 800b246:	d501      	bpl.n	800b24c <_printf_float+0x1a8>
 800b248:	3302      	adds	r3, #2
 800b24a:	e7f4      	b.n	800b236 <_printf_float+0x192>
 800b24c:	2301      	movs	r3, #1
 800b24e:	e7f2      	b.n	800b236 <_printf_float+0x192>
 800b250:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b254:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b256:	4299      	cmp	r1, r3
 800b258:	db05      	blt.n	800b266 <_printf_float+0x1c2>
 800b25a:	6823      	ldr	r3, [r4, #0]
 800b25c:	6121      	str	r1, [r4, #16]
 800b25e:	07d8      	lsls	r0, r3, #31
 800b260:	d5ea      	bpl.n	800b238 <_printf_float+0x194>
 800b262:	1c4b      	adds	r3, r1, #1
 800b264:	e7e7      	b.n	800b236 <_printf_float+0x192>
 800b266:	2900      	cmp	r1, #0
 800b268:	bfd4      	ite	le
 800b26a:	f1c1 0202 	rsble	r2, r1, #2
 800b26e:	2201      	movgt	r2, #1
 800b270:	4413      	add	r3, r2
 800b272:	e7e0      	b.n	800b236 <_printf_float+0x192>
 800b274:	6823      	ldr	r3, [r4, #0]
 800b276:	055a      	lsls	r2, r3, #21
 800b278:	d407      	bmi.n	800b28a <_printf_float+0x1e6>
 800b27a:	6923      	ldr	r3, [r4, #16]
 800b27c:	4642      	mov	r2, r8
 800b27e:	4631      	mov	r1, r6
 800b280:	4628      	mov	r0, r5
 800b282:	47b8      	blx	r7
 800b284:	3001      	adds	r0, #1
 800b286:	d12b      	bne.n	800b2e0 <_printf_float+0x23c>
 800b288:	e767      	b.n	800b15a <_printf_float+0xb6>
 800b28a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b28e:	f240 80dd 	bls.w	800b44c <_printf_float+0x3a8>
 800b292:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b296:	2200      	movs	r2, #0
 800b298:	2300      	movs	r3, #0
 800b29a:	f7f5 fc2d 	bl	8000af8 <__aeabi_dcmpeq>
 800b29e:	2800      	cmp	r0, #0
 800b2a0:	d033      	beq.n	800b30a <_printf_float+0x266>
 800b2a2:	4a37      	ldr	r2, [pc, #220]	@ (800b380 <_printf_float+0x2dc>)
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	4631      	mov	r1, r6
 800b2a8:	4628      	mov	r0, r5
 800b2aa:	47b8      	blx	r7
 800b2ac:	3001      	adds	r0, #1
 800b2ae:	f43f af54 	beq.w	800b15a <_printf_float+0xb6>
 800b2b2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b2b6:	4543      	cmp	r3, r8
 800b2b8:	db02      	blt.n	800b2c0 <_printf_float+0x21c>
 800b2ba:	6823      	ldr	r3, [r4, #0]
 800b2bc:	07d8      	lsls	r0, r3, #31
 800b2be:	d50f      	bpl.n	800b2e0 <_printf_float+0x23c>
 800b2c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2c4:	4631      	mov	r1, r6
 800b2c6:	4628      	mov	r0, r5
 800b2c8:	47b8      	blx	r7
 800b2ca:	3001      	adds	r0, #1
 800b2cc:	f43f af45 	beq.w	800b15a <_printf_float+0xb6>
 800b2d0:	f04f 0900 	mov.w	r9, #0
 800b2d4:	f108 38ff 	add.w	r8, r8, #4294967295
 800b2d8:	f104 0a1a 	add.w	sl, r4, #26
 800b2dc:	45c8      	cmp	r8, r9
 800b2de:	dc09      	bgt.n	800b2f4 <_printf_float+0x250>
 800b2e0:	6823      	ldr	r3, [r4, #0]
 800b2e2:	079b      	lsls	r3, r3, #30
 800b2e4:	f100 8103 	bmi.w	800b4ee <_printf_float+0x44a>
 800b2e8:	68e0      	ldr	r0, [r4, #12]
 800b2ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2ec:	4298      	cmp	r0, r3
 800b2ee:	bfb8      	it	lt
 800b2f0:	4618      	movlt	r0, r3
 800b2f2:	e734      	b.n	800b15e <_printf_float+0xba>
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	4652      	mov	r2, sl
 800b2f8:	4631      	mov	r1, r6
 800b2fa:	4628      	mov	r0, r5
 800b2fc:	47b8      	blx	r7
 800b2fe:	3001      	adds	r0, #1
 800b300:	f43f af2b 	beq.w	800b15a <_printf_float+0xb6>
 800b304:	f109 0901 	add.w	r9, r9, #1
 800b308:	e7e8      	b.n	800b2dc <_printf_float+0x238>
 800b30a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	dc39      	bgt.n	800b384 <_printf_float+0x2e0>
 800b310:	4a1b      	ldr	r2, [pc, #108]	@ (800b380 <_printf_float+0x2dc>)
 800b312:	2301      	movs	r3, #1
 800b314:	4631      	mov	r1, r6
 800b316:	4628      	mov	r0, r5
 800b318:	47b8      	blx	r7
 800b31a:	3001      	adds	r0, #1
 800b31c:	f43f af1d 	beq.w	800b15a <_printf_float+0xb6>
 800b320:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b324:	ea59 0303 	orrs.w	r3, r9, r3
 800b328:	d102      	bne.n	800b330 <_printf_float+0x28c>
 800b32a:	6823      	ldr	r3, [r4, #0]
 800b32c:	07d9      	lsls	r1, r3, #31
 800b32e:	d5d7      	bpl.n	800b2e0 <_printf_float+0x23c>
 800b330:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b334:	4631      	mov	r1, r6
 800b336:	4628      	mov	r0, r5
 800b338:	47b8      	blx	r7
 800b33a:	3001      	adds	r0, #1
 800b33c:	f43f af0d 	beq.w	800b15a <_printf_float+0xb6>
 800b340:	f04f 0a00 	mov.w	sl, #0
 800b344:	f104 0b1a 	add.w	fp, r4, #26
 800b348:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b34a:	425b      	negs	r3, r3
 800b34c:	4553      	cmp	r3, sl
 800b34e:	dc01      	bgt.n	800b354 <_printf_float+0x2b0>
 800b350:	464b      	mov	r3, r9
 800b352:	e793      	b.n	800b27c <_printf_float+0x1d8>
 800b354:	2301      	movs	r3, #1
 800b356:	465a      	mov	r2, fp
 800b358:	4631      	mov	r1, r6
 800b35a:	4628      	mov	r0, r5
 800b35c:	47b8      	blx	r7
 800b35e:	3001      	adds	r0, #1
 800b360:	f43f aefb 	beq.w	800b15a <_printf_float+0xb6>
 800b364:	f10a 0a01 	add.w	sl, sl, #1
 800b368:	e7ee      	b.n	800b348 <_printf_float+0x2a4>
 800b36a:	bf00      	nop
 800b36c:	7fefffff 	.word	0x7fefffff
 800b370:	0800fc36 	.word	0x0800fc36
 800b374:	0800fc32 	.word	0x0800fc32
 800b378:	0800fc3e 	.word	0x0800fc3e
 800b37c:	0800fc3a 	.word	0x0800fc3a
 800b380:	0800fc42 	.word	0x0800fc42
 800b384:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b386:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b38a:	4553      	cmp	r3, sl
 800b38c:	bfa8      	it	ge
 800b38e:	4653      	movge	r3, sl
 800b390:	2b00      	cmp	r3, #0
 800b392:	4699      	mov	r9, r3
 800b394:	dc36      	bgt.n	800b404 <_printf_float+0x360>
 800b396:	f04f 0b00 	mov.w	fp, #0
 800b39a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b39e:	f104 021a 	add.w	r2, r4, #26
 800b3a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b3a4:	9306      	str	r3, [sp, #24]
 800b3a6:	eba3 0309 	sub.w	r3, r3, r9
 800b3aa:	455b      	cmp	r3, fp
 800b3ac:	dc31      	bgt.n	800b412 <_printf_float+0x36e>
 800b3ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3b0:	459a      	cmp	sl, r3
 800b3b2:	dc3a      	bgt.n	800b42a <_printf_float+0x386>
 800b3b4:	6823      	ldr	r3, [r4, #0]
 800b3b6:	07da      	lsls	r2, r3, #31
 800b3b8:	d437      	bmi.n	800b42a <_printf_float+0x386>
 800b3ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3bc:	ebaa 0903 	sub.w	r9, sl, r3
 800b3c0:	9b06      	ldr	r3, [sp, #24]
 800b3c2:	ebaa 0303 	sub.w	r3, sl, r3
 800b3c6:	4599      	cmp	r9, r3
 800b3c8:	bfa8      	it	ge
 800b3ca:	4699      	movge	r9, r3
 800b3cc:	f1b9 0f00 	cmp.w	r9, #0
 800b3d0:	dc33      	bgt.n	800b43a <_printf_float+0x396>
 800b3d2:	f04f 0800 	mov.w	r8, #0
 800b3d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3da:	f104 0b1a 	add.w	fp, r4, #26
 800b3de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3e0:	ebaa 0303 	sub.w	r3, sl, r3
 800b3e4:	eba3 0309 	sub.w	r3, r3, r9
 800b3e8:	4543      	cmp	r3, r8
 800b3ea:	f77f af79 	ble.w	800b2e0 <_printf_float+0x23c>
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	465a      	mov	r2, fp
 800b3f2:	4631      	mov	r1, r6
 800b3f4:	4628      	mov	r0, r5
 800b3f6:	47b8      	blx	r7
 800b3f8:	3001      	adds	r0, #1
 800b3fa:	f43f aeae 	beq.w	800b15a <_printf_float+0xb6>
 800b3fe:	f108 0801 	add.w	r8, r8, #1
 800b402:	e7ec      	b.n	800b3de <_printf_float+0x33a>
 800b404:	4642      	mov	r2, r8
 800b406:	4631      	mov	r1, r6
 800b408:	4628      	mov	r0, r5
 800b40a:	47b8      	blx	r7
 800b40c:	3001      	adds	r0, #1
 800b40e:	d1c2      	bne.n	800b396 <_printf_float+0x2f2>
 800b410:	e6a3      	b.n	800b15a <_printf_float+0xb6>
 800b412:	2301      	movs	r3, #1
 800b414:	4631      	mov	r1, r6
 800b416:	4628      	mov	r0, r5
 800b418:	9206      	str	r2, [sp, #24]
 800b41a:	47b8      	blx	r7
 800b41c:	3001      	adds	r0, #1
 800b41e:	f43f ae9c 	beq.w	800b15a <_printf_float+0xb6>
 800b422:	9a06      	ldr	r2, [sp, #24]
 800b424:	f10b 0b01 	add.w	fp, fp, #1
 800b428:	e7bb      	b.n	800b3a2 <_printf_float+0x2fe>
 800b42a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b42e:	4631      	mov	r1, r6
 800b430:	4628      	mov	r0, r5
 800b432:	47b8      	blx	r7
 800b434:	3001      	adds	r0, #1
 800b436:	d1c0      	bne.n	800b3ba <_printf_float+0x316>
 800b438:	e68f      	b.n	800b15a <_printf_float+0xb6>
 800b43a:	9a06      	ldr	r2, [sp, #24]
 800b43c:	464b      	mov	r3, r9
 800b43e:	4442      	add	r2, r8
 800b440:	4631      	mov	r1, r6
 800b442:	4628      	mov	r0, r5
 800b444:	47b8      	blx	r7
 800b446:	3001      	adds	r0, #1
 800b448:	d1c3      	bne.n	800b3d2 <_printf_float+0x32e>
 800b44a:	e686      	b.n	800b15a <_printf_float+0xb6>
 800b44c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b450:	f1ba 0f01 	cmp.w	sl, #1
 800b454:	dc01      	bgt.n	800b45a <_printf_float+0x3b6>
 800b456:	07db      	lsls	r3, r3, #31
 800b458:	d536      	bpl.n	800b4c8 <_printf_float+0x424>
 800b45a:	2301      	movs	r3, #1
 800b45c:	4642      	mov	r2, r8
 800b45e:	4631      	mov	r1, r6
 800b460:	4628      	mov	r0, r5
 800b462:	47b8      	blx	r7
 800b464:	3001      	adds	r0, #1
 800b466:	f43f ae78 	beq.w	800b15a <_printf_float+0xb6>
 800b46a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b46e:	4631      	mov	r1, r6
 800b470:	4628      	mov	r0, r5
 800b472:	47b8      	blx	r7
 800b474:	3001      	adds	r0, #1
 800b476:	f43f ae70 	beq.w	800b15a <_printf_float+0xb6>
 800b47a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b47e:	2200      	movs	r2, #0
 800b480:	2300      	movs	r3, #0
 800b482:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b486:	f7f5 fb37 	bl	8000af8 <__aeabi_dcmpeq>
 800b48a:	b9c0      	cbnz	r0, 800b4be <_printf_float+0x41a>
 800b48c:	4653      	mov	r3, sl
 800b48e:	f108 0201 	add.w	r2, r8, #1
 800b492:	4631      	mov	r1, r6
 800b494:	4628      	mov	r0, r5
 800b496:	47b8      	blx	r7
 800b498:	3001      	adds	r0, #1
 800b49a:	d10c      	bne.n	800b4b6 <_printf_float+0x412>
 800b49c:	e65d      	b.n	800b15a <_printf_float+0xb6>
 800b49e:	2301      	movs	r3, #1
 800b4a0:	465a      	mov	r2, fp
 800b4a2:	4631      	mov	r1, r6
 800b4a4:	4628      	mov	r0, r5
 800b4a6:	47b8      	blx	r7
 800b4a8:	3001      	adds	r0, #1
 800b4aa:	f43f ae56 	beq.w	800b15a <_printf_float+0xb6>
 800b4ae:	f108 0801 	add.w	r8, r8, #1
 800b4b2:	45d0      	cmp	r8, sl
 800b4b4:	dbf3      	blt.n	800b49e <_printf_float+0x3fa>
 800b4b6:	464b      	mov	r3, r9
 800b4b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b4bc:	e6df      	b.n	800b27e <_printf_float+0x1da>
 800b4be:	f04f 0800 	mov.w	r8, #0
 800b4c2:	f104 0b1a 	add.w	fp, r4, #26
 800b4c6:	e7f4      	b.n	800b4b2 <_printf_float+0x40e>
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	4642      	mov	r2, r8
 800b4cc:	e7e1      	b.n	800b492 <_printf_float+0x3ee>
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	464a      	mov	r2, r9
 800b4d2:	4631      	mov	r1, r6
 800b4d4:	4628      	mov	r0, r5
 800b4d6:	47b8      	blx	r7
 800b4d8:	3001      	adds	r0, #1
 800b4da:	f43f ae3e 	beq.w	800b15a <_printf_float+0xb6>
 800b4de:	f108 0801 	add.w	r8, r8, #1
 800b4e2:	68e3      	ldr	r3, [r4, #12]
 800b4e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b4e6:	1a5b      	subs	r3, r3, r1
 800b4e8:	4543      	cmp	r3, r8
 800b4ea:	dcf0      	bgt.n	800b4ce <_printf_float+0x42a>
 800b4ec:	e6fc      	b.n	800b2e8 <_printf_float+0x244>
 800b4ee:	f04f 0800 	mov.w	r8, #0
 800b4f2:	f104 0919 	add.w	r9, r4, #25
 800b4f6:	e7f4      	b.n	800b4e2 <_printf_float+0x43e>

0800b4f8 <_printf_common>:
 800b4f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4fc:	4616      	mov	r6, r2
 800b4fe:	4698      	mov	r8, r3
 800b500:	688a      	ldr	r2, [r1, #8]
 800b502:	690b      	ldr	r3, [r1, #16]
 800b504:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b508:	4293      	cmp	r3, r2
 800b50a:	bfb8      	it	lt
 800b50c:	4613      	movlt	r3, r2
 800b50e:	6033      	str	r3, [r6, #0]
 800b510:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b514:	4607      	mov	r7, r0
 800b516:	460c      	mov	r4, r1
 800b518:	b10a      	cbz	r2, 800b51e <_printf_common+0x26>
 800b51a:	3301      	adds	r3, #1
 800b51c:	6033      	str	r3, [r6, #0]
 800b51e:	6823      	ldr	r3, [r4, #0]
 800b520:	0699      	lsls	r1, r3, #26
 800b522:	bf42      	ittt	mi
 800b524:	6833      	ldrmi	r3, [r6, #0]
 800b526:	3302      	addmi	r3, #2
 800b528:	6033      	strmi	r3, [r6, #0]
 800b52a:	6825      	ldr	r5, [r4, #0]
 800b52c:	f015 0506 	ands.w	r5, r5, #6
 800b530:	d106      	bne.n	800b540 <_printf_common+0x48>
 800b532:	f104 0a19 	add.w	sl, r4, #25
 800b536:	68e3      	ldr	r3, [r4, #12]
 800b538:	6832      	ldr	r2, [r6, #0]
 800b53a:	1a9b      	subs	r3, r3, r2
 800b53c:	42ab      	cmp	r3, r5
 800b53e:	dc26      	bgt.n	800b58e <_printf_common+0x96>
 800b540:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b544:	6822      	ldr	r2, [r4, #0]
 800b546:	3b00      	subs	r3, #0
 800b548:	bf18      	it	ne
 800b54a:	2301      	movne	r3, #1
 800b54c:	0692      	lsls	r2, r2, #26
 800b54e:	d42b      	bmi.n	800b5a8 <_printf_common+0xb0>
 800b550:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b554:	4641      	mov	r1, r8
 800b556:	4638      	mov	r0, r7
 800b558:	47c8      	blx	r9
 800b55a:	3001      	adds	r0, #1
 800b55c:	d01e      	beq.n	800b59c <_printf_common+0xa4>
 800b55e:	6823      	ldr	r3, [r4, #0]
 800b560:	6922      	ldr	r2, [r4, #16]
 800b562:	f003 0306 	and.w	r3, r3, #6
 800b566:	2b04      	cmp	r3, #4
 800b568:	bf02      	ittt	eq
 800b56a:	68e5      	ldreq	r5, [r4, #12]
 800b56c:	6833      	ldreq	r3, [r6, #0]
 800b56e:	1aed      	subeq	r5, r5, r3
 800b570:	68a3      	ldr	r3, [r4, #8]
 800b572:	bf0c      	ite	eq
 800b574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b578:	2500      	movne	r5, #0
 800b57a:	4293      	cmp	r3, r2
 800b57c:	bfc4      	itt	gt
 800b57e:	1a9b      	subgt	r3, r3, r2
 800b580:	18ed      	addgt	r5, r5, r3
 800b582:	2600      	movs	r6, #0
 800b584:	341a      	adds	r4, #26
 800b586:	42b5      	cmp	r5, r6
 800b588:	d11a      	bne.n	800b5c0 <_printf_common+0xc8>
 800b58a:	2000      	movs	r0, #0
 800b58c:	e008      	b.n	800b5a0 <_printf_common+0xa8>
 800b58e:	2301      	movs	r3, #1
 800b590:	4652      	mov	r2, sl
 800b592:	4641      	mov	r1, r8
 800b594:	4638      	mov	r0, r7
 800b596:	47c8      	blx	r9
 800b598:	3001      	adds	r0, #1
 800b59a:	d103      	bne.n	800b5a4 <_printf_common+0xac>
 800b59c:	f04f 30ff 	mov.w	r0, #4294967295
 800b5a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5a4:	3501      	adds	r5, #1
 800b5a6:	e7c6      	b.n	800b536 <_printf_common+0x3e>
 800b5a8:	18e1      	adds	r1, r4, r3
 800b5aa:	1c5a      	adds	r2, r3, #1
 800b5ac:	2030      	movs	r0, #48	@ 0x30
 800b5ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b5b2:	4422      	add	r2, r4
 800b5b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b5b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5bc:	3302      	adds	r3, #2
 800b5be:	e7c7      	b.n	800b550 <_printf_common+0x58>
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	4622      	mov	r2, r4
 800b5c4:	4641      	mov	r1, r8
 800b5c6:	4638      	mov	r0, r7
 800b5c8:	47c8      	blx	r9
 800b5ca:	3001      	adds	r0, #1
 800b5cc:	d0e6      	beq.n	800b59c <_printf_common+0xa4>
 800b5ce:	3601      	adds	r6, #1
 800b5d0:	e7d9      	b.n	800b586 <_printf_common+0x8e>
	...

0800b5d4 <_printf_i>:
 800b5d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5d8:	7e0f      	ldrb	r7, [r1, #24]
 800b5da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b5dc:	2f78      	cmp	r7, #120	@ 0x78
 800b5de:	4691      	mov	r9, r2
 800b5e0:	4680      	mov	r8, r0
 800b5e2:	460c      	mov	r4, r1
 800b5e4:	469a      	mov	sl, r3
 800b5e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b5ea:	d807      	bhi.n	800b5fc <_printf_i+0x28>
 800b5ec:	2f62      	cmp	r7, #98	@ 0x62
 800b5ee:	d80a      	bhi.n	800b606 <_printf_i+0x32>
 800b5f0:	2f00      	cmp	r7, #0
 800b5f2:	f000 80d1 	beq.w	800b798 <_printf_i+0x1c4>
 800b5f6:	2f58      	cmp	r7, #88	@ 0x58
 800b5f8:	f000 80b8 	beq.w	800b76c <_printf_i+0x198>
 800b5fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b600:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b604:	e03a      	b.n	800b67c <_printf_i+0xa8>
 800b606:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b60a:	2b15      	cmp	r3, #21
 800b60c:	d8f6      	bhi.n	800b5fc <_printf_i+0x28>
 800b60e:	a101      	add	r1, pc, #4	@ (adr r1, 800b614 <_printf_i+0x40>)
 800b610:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b614:	0800b66d 	.word	0x0800b66d
 800b618:	0800b681 	.word	0x0800b681
 800b61c:	0800b5fd 	.word	0x0800b5fd
 800b620:	0800b5fd 	.word	0x0800b5fd
 800b624:	0800b5fd 	.word	0x0800b5fd
 800b628:	0800b5fd 	.word	0x0800b5fd
 800b62c:	0800b681 	.word	0x0800b681
 800b630:	0800b5fd 	.word	0x0800b5fd
 800b634:	0800b5fd 	.word	0x0800b5fd
 800b638:	0800b5fd 	.word	0x0800b5fd
 800b63c:	0800b5fd 	.word	0x0800b5fd
 800b640:	0800b77f 	.word	0x0800b77f
 800b644:	0800b6ab 	.word	0x0800b6ab
 800b648:	0800b739 	.word	0x0800b739
 800b64c:	0800b5fd 	.word	0x0800b5fd
 800b650:	0800b5fd 	.word	0x0800b5fd
 800b654:	0800b7a1 	.word	0x0800b7a1
 800b658:	0800b5fd 	.word	0x0800b5fd
 800b65c:	0800b6ab 	.word	0x0800b6ab
 800b660:	0800b5fd 	.word	0x0800b5fd
 800b664:	0800b5fd 	.word	0x0800b5fd
 800b668:	0800b741 	.word	0x0800b741
 800b66c:	6833      	ldr	r3, [r6, #0]
 800b66e:	1d1a      	adds	r2, r3, #4
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	6032      	str	r2, [r6, #0]
 800b674:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b678:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b67c:	2301      	movs	r3, #1
 800b67e:	e09c      	b.n	800b7ba <_printf_i+0x1e6>
 800b680:	6833      	ldr	r3, [r6, #0]
 800b682:	6820      	ldr	r0, [r4, #0]
 800b684:	1d19      	adds	r1, r3, #4
 800b686:	6031      	str	r1, [r6, #0]
 800b688:	0606      	lsls	r6, r0, #24
 800b68a:	d501      	bpl.n	800b690 <_printf_i+0xbc>
 800b68c:	681d      	ldr	r5, [r3, #0]
 800b68e:	e003      	b.n	800b698 <_printf_i+0xc4>
 800b690:	0645      	lsls	r5, r0, #25
 800b692:	d5fb      	bpl.n	800b68c <_printf_i+0xb8>
 800b694:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b698:	2d00      	cmp	r5, #0
 800b69a:	da03      	bge.n	800b6a4 <_printf_i+0xd0>
 800b69c:	232d      	movs	r3, #45	@ 0x2d
 800b69e:	426d      	negs	r5, r5
 800b6a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6a4:	4858      	ldr	r0, [pc, #352]	@ (800b808 <_printf_i+0x234>)
 800b6a6:	230a      	movs	r3, #10
 800b6a8:	e011      	b.n	800b6ce <_printf_i+0xfa>
 800b6aa:	6821      	ldr	r1, [r4, #0]
 800b6ac:	6833      	ldr	r3, [r6, #0]
 800b6ae:	0608      	lsls	r0, r1, #24
 800b6b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b6b4:	d402      	bmi.n	800b6bc <_printf_i+0xe8>
 800b6b6:	0649      	lsls	r1, r1, #25
 800b6b8:	bf48      	it	mi
 800b6ba:	b2ad      	uxthmi	r5, r5
 800b6bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6be:	4852      	ldr	r0, [pc, #328]	@ (800b808 <_printf_i+0x234>)
 800b6c0:	6033      	str	r3, [r6, #0]
 800b6c2:	bf14      	ite	ne
 800b6c4:	230a      	movne	r3, #10
 800b6c6:	2308      	moveq	r3, #8
 800b6c8:	2100      	movs	r1, #0
 800b6ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b6ce:	6866      	ldr	r6, [r4, #4]
 800b6d0:	60a6      	str	r6, [r4, #8]
 800b6d2:	2e00      	cmp	r6, #0
 800b6d4:	db05      	blt.n	800b6e2 <_printf_i+0x10e>
 800b6d6:	6821      	ldr	r1, [r4, #0]
 800b6d8:	432e      	orrs	r6, r5
 800b6da:	f021 0104 	bic.w	r1, r1, #4
 800b6de:	6021      	str	r1, [r4, #0]
 800b6e0:	d04b      	beq.n	800b77a <_printf_i+0x1a6>
 800b6e2:	4616      	mov	r6, r2
 800b6e4:	fbb5 f1f3 	udiv	r1, r5, r3
 800b6e8:	fb03 5711 	mls	r7, r3, r1, r5
 800b6ec:	5dc7      	ldrb	r7, [r0, r7]
 800b6ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b6f2:	462f      	mov	r7, r5
 800b6f4:	42bb      	cmp	r3, r7
 800b6f6:	460d      	mov	r5, r1
 800b6f8:	d9f4      	bls.n	800b6e4 <_printf_i+0x110>
 800b6fa:	2b08      	cmp	r3, #8
 800b6fc:	d10b      	bne.n	800b716 <_printf_i+0x142>
 800b6fe:	6823      	ldr	r3, [r4, #0]
 800b700:	07df      	lsls	r7, r3, #31
 800b702:	d508      	bpl.n	800b716 <_printf_i+0x142>
 800b704:	6923      	ldr	r3, [r4, #16]
 800b706:	6861      	ldr	r1, [r4, #4]
 800b708:	4299      	cmp	r1, r3
 800b70a:	bfde      	ittt	le
 800b70c:	2330      	movle	r3, #48	@ 0x30
 800b70e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b712:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b716:	1b92      	subs	r2, r2, r6
 800b718:	6122      	str	r2, [r4, #16]
 800b71a:	f8cd a000 	str.w	sl, [sp]
 800b71e:	464b      	mov	r3, r9
 800b720:	aa03      	add	r2, sp, #12
 800b722:	4621      	mov	r1, r4
 800b724:	4640      	mov	r0, r8
 800b726:	f7ff fee7 	bl	800b4f8 <_printf_common>
 800b72a:	3001      	adds	r0, #1
 800b72c:	d14a      	bne.n	800b7c4 <_printf_i+0x1f0>
 800b72e:	f04f 30ff 	mov.w	r0, #4294967295
 800b732:	b004      	add	sp, #16
 800b734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b738:	6823      	ldr	r3, [r4, #0]
 800b73a:	f043 0320 	orr.w	r3, r3, #32
 800b73e:	6023      	str	r3, [r4, #0]
 800b740:	4832      	ldr	r0, [pc, #200]	@ (800b80c <_printf_i+0x238>)
 800b742:	2778      	movs	r7, #120	@ 0x78
 800b744:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b748:	6823      	ldr	r3, [r4, #0]
 800b74a:	6831      	ldr	r1, [r6, #0]
 800b74c:	061f      	lsls	r7, r3, #24
 800b74e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b752:	d402      	bmi.n	800b75a <_printf_i+0x186>
 800b754:	065f      	lsls	r7, r3, #25
 800b756:	bf48      	it	mi
 800b758:	b2ad      	uxthmi	r5, r5
 800b75a:	6031      	str	r1, [r6, #0]
 800b75c:	07d9      	lsls	r1, r3, #31
 800b75e:	bf44      	itt	mi
 800b760:	f043 0320 	orrmi.w	r3, r3, #32
 800b764:	6023      	strmi	r3, [r4, #0]
 800b766:	b11d      	cbz	r5, 800b770 <_printf_i+0x19c>
 800b768:	2310      	movs	r3, #16
 800b76a:	e7ad      	b.n	800b6c8 <_printf_i+0xf4>
 800b76c:	4826      	ldr	r0, [pc, #152]	@ (800b808 <_printf_i+0x234>)
 800b76e:	e7e9      	b.n	800b744 <_printf_i+0x170>
 800b770:	6823      	ldr	r3, [r4, #0]
 800b772:	f023 0320 	bic.w	r3, r3, #32
 800b776:	6023      	str	r3, [r4, #0]
 800b778:	e7f6      	b.n	800b768 <_printf_i+0x194>
 800b77a:	4616      	mov	r6, r2
 800b77c:	e7bd      	b.n	800b6fa <_printf_i+0x126>
 800b77e:	6833      	ldr	r3, [r6, #0]
 800b780:	6825      	ldr	r5, [r4, #0]
 800b782:	6961      	ldr	r1, [r4, #20]
 800b784:	1d18      	adds	r0, r3, #4
 800b786:	6030      	str	r0, [r6, #0]
 800b788:	062e      	lsls	r6, r5, #24
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	d501      	bpl.n	800b792 <_printf_i+0x1be>
 800b78e:	6019      	str	r1, [r3, #0]
 800b790:	e002      	b.n	800b798 <_printf_i+0x1c4>
 800b792:	0668      	lsls	r0, r5, #25
 800b794:	d5fb      	bpl.n	800b78e <_printf_i+0x1ba>
 800b796:	8019      	strh	r1, [r3, #0]
 800b798:	2300      	movs	r3, #0
 800b79a:	6123      	str	r3, [r4, #16]
 800b79c:	4616      	mov	r6, r2
 800b79e:	e7bc      	b.n	800b71a <_printf_i+0x146>
 800b7a0:	6833      	ldr	r3, [r6, #0]
 800b7a2:	1d1a      	adds	r2, r3, #4
 800b7a4:	6032      	str	r2, [r6, #0]
 800b7a6:	681e      	ldr	r6, [r3, #0]
 800b7a8:	6862      	ldr	r2, [r4, #4]
 800b7aa:	2100      	movs	r1, #0
 800b7ac:	4630      	mov	r0, r6
 800b7ae:	f7f4 fd27 	bl	8000200 <memchr>
 800b7b2:	b108      	cbz	r0, 800b7b8 <_printf_i+0x1e4>
 800b7b4:	1b80      	subs	r0, r0, r6
 800b7b6:	6060      	str	r0, [r4, #4]
 800b7b8:	6863      	ldr	r3, [r4, #4]
 800b7ba:	6123      	str	r3, [r4, #16]
 800b7bc:	2300      	movs	r3, #0
 800b7be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7c2:	e7aa      	b.n	800b71a <_printf_i+0x146>
 800b7c4:	6923      	ldr	r3, [r4, #16]
 800b7c6:	4632      	mov	r2, r6
 800b7c8:	4649      	mov	r1, r9
 800b7ca:	4640      	mov	r0, r8
 800b7cc:	47d0      	blx	sl
 800b7ce:	3001      	adds	r0, #1
 800b7d0:	d0ad      	beq.n	800b72e <_printf_i+0x15a>
 800b7d2:	6823      	ldr	r3, [r4, #0]
 800b7d4:	079b      	lsls	r3, r3, #30
 800b7d6:	d413      	bmi.n	800b800 <_printf_i+0x22c>
 800b7d8:	68e0      	ldr	r0, [r4, #12]
 800b7da:	9b03      	ldr	r3, [sp, #12]
 800b7dc:	4298      	cmp	r0, r3
 800b7de:	bfb8      	it	lt
 800b7e0:	4618      	movlt	r0, r3
 800b7e2:	e7a6      	b.n	800b732 <_printf_i+0x15e>
 800b7e4:	2301      	movs	r3, #1
 800b7e6:	4632      	mov	r2, r6
 800b7e8:	4649      	mov	r1, r9
 800b7ea:	4640      	mov	r0, r8
 800b7ec:	47d0      	blx	sl
 800b7ee:	3001      	adds	r0, #1
 800b7f0:	d09d      	beq.n	800b72e <_printf_i+0x15a>
 800b7f2:	3501      	adds	r5, #1
 800b7f4:	68e3      	ldr	r3, [r4, #12]
 800b7f6:	9903      	ldr	r1, [sp, #12]
 800b7f8:	1a5b      	subs	r3, r3, r1
 800b7fa:	42ab      	cmp	r3, r5
 800b7fc:	dcf2      	bgt.n	800b7e4 <_printf_i+0x210>
 800b7fe:	e7eb      	b.n	800b7d8 <_printf_i+0x204>
 800b800:	2500      	movs	r5, #0
 800b802:	f104 0619 	add.w	r6, r4, #25
 800b806:	e7f5      	b.n	800b7f4 <_printf_i+0x220>
 800b808:	0800fc44 	.word	0x0800fc44
 800b80c:	0800fc55 	.word	0x0800fc55

0800b810 <_scanf_float>:
 800b810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b814:	b087      	sub	sp, #28
 800b816:	4691      	mov	r9, r2
 800b818:	9303      	str	r3, [sp, #12]
 800b81a:	688b      	ldr	r3, [r1, #8]
 800b81c:	1e5a      	subs	r2, r3, #1
 800b81e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b822:	bf81      	itttt	hi
 800b824:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b828:	eb03 0b05 	addhi.w	fp, r3, r5
 800b82c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b830:	608b      	strhi	r3, [r1, #8]
 800b832:	680b      	ldr	r3, [r1, #0]
 800b834:	460a      	mov	r2, r1
 800b836:	f04f 0500 	mov.w	r5, #0
 800b83a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b83e:	f842 3b1c 	str.w	r3, [r2], #28
 800b842:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b846:	4680      	mov	r8, r0
 800b848:	460c      	mov	r4, r1
 800b84a:	bf98      	it	ls
 800b84c:	f04f 0b00 	movls.w	fp, #0
 800b850:	9201      	str	r2, [sp, #4]
 800b852:	4616      	mov	r6, r2
 800b854:	46aa      	mov	sl, r5
 800b856:	462f      	mov	r7, r5
 800b858:	9502      	str	r5, [sp, #8]
 800b85a:	68a2      	ldr	r2, [r4, #8]
 800b85c:	b15a      	cbz	r2, 800b876 <_scanf_float+0x66>
 800b85e:	f8d9 3000 	ldr.w	r3, [r9]
 800b862:	781b      	ldrb	r3, [r3, #0]
 800b864:	2b4e      	cmp	r3, #78	@ 0x4e
 800b866:	d863      	bhi.n	800b930 <_scanf_float+0x120>
 800b868:	2b40      	cmp	r3, #64	@ 0x40
 800b86a:	d83b      	bhi.n	800b8e4 <_scanf_float+0xd4>
 800b86c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b870:	b2c8      	uxtb	r0, r1
 800b872:	280e      	cmp	r0, #14
 800b874:	d939      	bls.n	800b8ea <_scanf_float+0xda>
 800b876:	b11f      	cbz	r7, 800b880 <_scanf_float+0x70>
 800b878:	6823      	ldr	r3, [r4, #0]
 800b87a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b87e:	6023      	str	r3, [r4, #0]
 800b880:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b884:	f1ba 0f01 	cmp.w	sl, #1
 800b888:	f200 8114 	bhi.w	800bab4 <_scanf_float+0x2a4>
 800b88c:	9b01      	ldr	r3, [sp, #4]
 800b88e:	429e      	cmp	r6, r3
 800b890:	f200 8105 	bhi.w	800ba9e <_scanf_float+0x28e>
 800b894:	2001      	movs	r0, #1
 800b896:	b007      	add	sp, #28
 800b898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b89c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b8a0:	2a0d      	cmp	r2, #13
 800b8a2:	d8e8      	bhi.n	800b876 <_scanf_float+0x66>
 800b8a4:	a101      	add	r1, pc, #4	@ (adr r1, 800b8ac <_scanf_float+0x9c>)
 800b8a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b8aa:	bf00      	nop
 800b8ac:	0800b9f5 	.word	0x0800b9f5
 800b8b0:	0800b877 	.word	0x0800b877
 800b8b4:	0800b877 	.word	0x0800b877
 800b8b8:	0800b877 	.word	0x0800b877
 800b8bc:	0800ba51 	.word	0x0800ba51
 800b8c0:	0800ba2b 	.word	0x0800ba2b
 800b8c4:	0800b877 	.word	0x0800b877
 800b8c8:	0800b877 	.word	0x0800b877
 800b8cc:	0800ba03 	.word	0x0800ba03
 800b8d0:	0800b877 	.word	0x0800b877
 800b8d4:	0800b877 	.word	0x0800b877
 800b8d8:	0800b877 	.word	0x0800b877
 800b8dc:	0800b877 	.word	0x0800b877
 800b8e0:	0800b9bf 	.word	0x0800b9bf
 800b8e4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b8e8:	e7da      	b.n	800b8a0 <_scanf_float+0x90>
 800b8ea:	290e      	cmp	r1, #14
 800b8ec:	d8c3      	bhi.n	800b876 <_scanf_float+0x66>
 800b8ee:	a001      	add	r0, pc, #4	@ (adr r0, 800b8f4 <_scanf_float+0xe4>)
 800b8f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b8f4:	0800b9af 	.word	0x0800b9af
 800b8f8:	0800b877 	.word	0x0800b877
 800b8fc:	0800b9af 	.word	0x0800b9af
 800b900:	0800ba3f 	.word	0x0800ba3f
 800b904:	0800b877 	.word	0x0800b877
 800b908:	0800b951 	.word	0x0800b951
 800b90c:	0800b995 	.word	0x0800b995
 800b910:	0800b995 	.word	0x0800b995
 800b914:	0800b995 	.word	0x0800b995
 800b918:	0800b995 	.word	0x0800b995
 800b91c:	0800b995 	.word	0x0800b995
 800b920:	0800b995 	.word	0x0800b995
 800b924:	0800b995 	.word	0x0800b995
 800b928:	0800b995 	.word	0x0800b995
 800b92c:	0800b995 	.word	0x0800b995
 800b930:	2b6e      	cmp	r3, #110	@ 0x6e
 800b932:	d809      	bhi.n	800b948 <_scanf_float+0x138>
 800b934:	2b60      	cmp	r3, #96	@ 0x60
 800b936:	d8b1      	bhi.n	800b89c <_scanf_float+0x8c>
 800b938:	2b54      	cmp	r3, #84	@ 0x54
 800b93a:	d07b      	beq.n	800ba34 <_scanf_float+0x224>
 800b93c:	2b59      	cmp	r3, #89	@ 0x59
 800b93e:	d19a      	bne.n	800b876 <_scanf_float+0x66>
 800b940:	2d07      	cmp	r5, #7
 800b942:	d198      	bne.n	800b876 <_scanf_float+0x66>
 800b944:	2508      	movs	r5, #8
 800b946:	e02f      	b.n	800b9a8 <_scanf_float+0x198>
 800b948:	2b74      	cmp	r3, #116	@ 0x74
 800b94a:	d073      	beq.n	800ba34 <_scanf_float+0x224>
 800b94c:	2b79      	cmp	r3, #121	@ 0x79
 800b94e:	e7f6      	b.n	800b93e <_scanf_float+0x12e>
 800b950:	6821      	ldr	r1, [r4, #0]
 800b952:	05c8      	lsls	r0, r1, #23
 800b954:	d51e      	bpl.n	800b994 <_scanf_float+0x184>
 800b956:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b95a:	6021      	str	r1, [r4, #0]
 800b95c:	3701      	adds	r7, #1
 800b95e:	f1bb 0f00 	cmp.w	fp, #0
 800b962:	d003      	beq.n	800b96c <_scanf_float+0x15c>
 800b964:	3201      	adds	r2, #1
 800b966:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b96a:	60a2      	str	r2, [r4, #8]
 800b96c:	68a3      	ldr	r3, [r4, #8]
 800b96e:	3b01      	subs	r3, #1
 800b970:	60a3      	str	r3, [r4, #8]
 800b972:	6923      	ldr	r3, [r4, #16]
 800b974:	3301      	adds	r3, #1
 800b976:	6123      	str	r3, [r4, #16]
 800b978:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b97c:	3b01      	subs	r3, #1
 800b97e:	2b00      	cmp	r3, #0
 800b980:	f8c9 3004 	str.w	r3, [r9, #4]
 800b984:	f340 8082 	ble.w	800ba8c <_scanf_float+0x27c>
 800b988:	f8d9 3000 	ldr.w	r3, [r9]
 800b98c:	3301      	adds	r3, #1
 800b98e:	f8c9 3000 	str.w	r3, [r9]
 800b992:	e762      	b.n	800b85a <_scanf_float+0x4a>
 800b994:	eb1a 0105 	adds.w	r1, sl, r5
 800b998:	f47f af6d 	bne.w	800b876 <_scanf_float+0x66>
 800b99c:	6822      	ldr	r2, [r4, #0]
 800b99e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b9a2:	6022      	str	r2, [r4, #0]
 800b9a4:	460d      	mov	r5, r1
 800b9a6:	468a      	mov	sl, r1
 800b9a8:	f806 3b01 	strb.w	r3, [r6], #1
 800b9ac:	e7de      	b.n	800b96c <_scanf_float+0x15c>
 800b9ae:	6822      	ldr	r2, [r4, #0]
 800b9b0:	0610      	lsls	r0, r2, #24
 800b9b2:	f57f af60 	bpl.w	800b876 <_scanf_float+0x66>
 800b9b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b9ba:	6022      	str	r2, [r4, #0]
 800b9bc:	e7f4      	b.n	800b9a8 <_scanf_float+0x198>
 800b9be:	f1ba 0f00 	cmp.w	sl, #0
 800b9c2:	d10c      	bne.n	800b9de <_scanf_float+0x1ce>
 800b9c4:	b977      	cbnz	r7, 800b9e4 <_scanf_float+0x1d4>
 800b9c6:	6822      	ldr	r2, [r4, #0]
 800b9c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b9cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b9d0:	d108      	bne.n	800b9e4 <_scanf_float+0x1d4>
 800b9d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b9d6:	6022      	str	r2, [r4, #0]
 800b9d8:	f04f 0a01 	mov.w	sl, #1
 800b9dc:	e7e4      	b.n	800b9a8 <_scanf_float+0x198>
 800b9de:	f1ba 0f02 	cmp.w	sl, #2
 800b9e2:	d050      	beq.n	800ba86 <_scanf_float+0x276>
 800b9e4:	2d01      	cmp	r5, #1
 800b9e6:	d002      	beq.n	800b9ee <_scanf_float+0x1de>
 800b9e8:	2d04      	cmp	r5, #4
 800b9ea:	f47f af44 	bne.w	800b876 <_scanf_float+0x66>
 800b9ee:	3501      	adds	r5, #1
 800b9f0:	b2ed      	uxtb	r5, r5
 800b9f2:	e7d9      	b.n	800b9a8 <_scanf_float+0x198>
 800b9f4:	f1ba 0f01 	cmp.w	sl, #1
 800b9f8:	f47f af3d 	bne.w	800b876 <_scanf_float+0x66>
 800b9fc:	f04f 0a02 	mov.w	sl, #2
 800ba00:	e7d2      	b.n	800b9a8 <_scanf_float+0x198>
 800ba02:	b975      	cbnz	r5, 800ba22 <_scanf_float+0x212>
 800ba04:	2f00      	cmp	r7, #0
 800ba06:	f47f af37 	bne.w	800b878 <_scanf_float+0x68>
 800ba0a:	6822      	ldr	r2, [r4, #0]
 800ba0c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ba10:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ba14:	f040 8103 	bne.w	800bc1e <_scanf_float+0x40e>
 800ba18:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ba1c:	6022      	str	r2, [r4, #0]
 800ba1e:	2501      	movs	r5, #1
 800ba20:	e7c2      	b.n	800b9a8 <_scanf_float+0x198>
 800ba22:	2d03      	cmp	r5, #3
 800ba24:	d0e3      	beq.n	800b9ee <_scanf_float+0x1de>
 800ba26:	2d05      	cmp	r5, #5
 800ba28:	e7df      	b.n	800b9ea <_scanf_float+0x1da>
 800ba2a:	2d02      	cmp	r5, #2
 800ba2c:	f47f af23 	bne.w	800b876 <_scanf_float+0x66>
 800ba30:	2503      	movs	r5, #3
 800ba32:	e7b9      	b.n	800b9a8 <_scanf_float+0x198>
 800ba34:	2d06      	cmp	r5, #6
 800ba36:	f47f af1e 	bne.w	800b876 <_scanf_float+0x66>
 800ba3a:	2507      	movs	r5, #7
 800ba3c:	e7b4      	b.n	800b9a8 <_scanf_float+0x198>
 800ba3e:	6822      	ldr	r2, [r4, #0]
 800ba40:	0591      	lsls	r1, r2, #22
 800ba42:	f57f af18 	bpl.w	800b876 <_scanf_float+0x66>
 800ba46:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ba4a:	6022      	str	r2, [r4, #0]
 800ba4c:	9702      	str	r7, [sp, #8]
 800ba4e:	e7ab      	b.n	800b9a8 <_scanf_float+0x198>
 800ba50:	6822      	ldr	r2, [r4, #0]
 800ba52:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ba56:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ba5a:	d005      	beq.n	800ba68 <_scanf_float+0x258>
 800ba5c:	0550      	lsls	r0, r2, #21
 800ba5e:	f57f af0a 	bpl.w	800b876 <_scanf_float+0x66>
 800ba62:	2f00      	cmp	r7, #0
 800ba64:	f000 80db 	beq.w	800bc1e <_scanf_float+0x40e>
 800ba68:	0591      	lsls	r1, r2, #22
 800ba6a:	bf58      	it	pl
 800ba6c:	9902      	ldrpl	r1, [sp, #8]
 800ba6e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ba72:	bf58      	it	pl
 800ba74:	1a79      	subpl	r1, r7, r1
 800ba76:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ba7a:	bf58      	it	pl
 800ba7c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ba80:	6022      	str	r2, [r4, #0]
 800ba82:	2700      	movs	r7, #0
 800ba84:	e790      	b.n	800b9a8 <_scanf_float+0x198>
 800ba86:	f04f 0a03 	mov.w	sl, #3
 800ba8a:	e78d      	b.n	800b9a8 <_scanf_float+0x198>
 800ba8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ba90:	4649      	mov	r1, r9
 800ba92:	4640      	mov	r0, r8
 800ba94:	4798      	blx	r3
 800ba96:	2800      	cmp	r0, #0
 800ba98:	f43f aedf 	beq.w	800b85a <_scanf_float+0x4a>
 800ba9c:	e6eb      	b.n	800b876 <_scanf_float+0x66>
 800ba9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800baa2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800baa6:	464a      	mov	r2, r9
 800baa8:	4640      	mov	r0, r8
 800baaa:	4798      	blx	r3
 800baac:	6923      	ldr	r3, [r4, #16]
 800baae:	3b01      	subs	r3, #1
 800bab0:	6123      	str	r3, [r4, #16]
 800bab2:	e6eb      	b.n	800b88c <_scanf_float+0x7c>
 800bab4:	1e6b      	subs	r3, r5, #1
 800bab6:	2b06      	cmp	r3, #6
 800bab8:	d824      	bhi.n	800bb04 <_scanf_float+0x2f4>
 800baba:	2d02      	cmp	r5, #2
 800babc:	d836      	bhi.n	800bb2c <_scanf_float+0x31c>
 800babe:	9b01      	ldr	r3, [sp, #4]
 800bac0:	429e      	cmp	r6, r3
 800bac2:	f67f aee7 	bls.w	800b894 <_scanf_float+0x84>
 800bac6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800baca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bace:	464a      	mov	r2, r9
 800bad0:	4640      	mov	r0, r8
 800bad2:	4798      	blx	r3
 800bad4:	6923      	ldr	r3, [r4, #16]
 800bad6:	3b01      	subs	r3, #1
 800bad8:	6123      	str	r3, [r4, #16]
 800bada:	e7f0      	b.n	800babe <_scanf_float+0x2ae>
 800badc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bae0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800bae4:	464a      	mov	r2, r9
 800bae6:	4640      	mov	r0, r8
 800bae8:	4798      	blx	r3
 800baea:	6923      	ldr	r3, [r4, #16]
 800baec:	3b01      	subs	r3, #1
 800baee:	6123      	str	r3, [r4, #16]
 800baf0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800baf4:	fa5f fa8a 	uxtb.w	sl, sl
 800baf8:	f1ba 0f02 	cmp.w	sl, #2
 800bafc:	d1ee      	bne.n	800badc <_scanf_float+0x2cc>
 800bafe:	3d03      	subs	r5, #3
 800bb00:	b2ed      	uxtb	r5, r5
 800bb02:	1b76      	subs	r6, r6, r5
 800bb04:	6823      	ldr	r3, [r4, #0]
 800bb06:	05da      	lsls	r2, r3, #23
 800bb08:	d530      	bpl.n	800bb6c <_scanf_float+0x35c>
 800bb0a:	055b      	lsls	r3, r3, #21
 800bb0c:	d511      	bpl.n	800bb32 <_scanf_float+0x322>
 800bb0e:	9b01      	ldr	r3, [sp, #4]
 800bb10:	429e      	cmp	r6, r3
 800bb12:	f67f aebf 	bls.w	800b894 <_scanf_float+0x84>
 800bb16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb1e:	464a      	mov	r2, r9
 800bb20:	4640      	mov	r0, r8
 800bb22:	4798      	blx	r3
 800bb24:	6923      	ldr	r3, [r4, #16]
 800bb26:	3b01      	subs	r3, #1
 800bb28:	6123      	str	r3, [r4, #16]
 800bb2a:	e7f0      	b.n	800bb0e <_scanf_float+0x2fe>
 800bb2c:	46aa      	mov	sl, r5
 800bb2e:	46b3      	mov	fp, r6
 800bb30:	e7de      	b.n	800baf0 <_scanf_float+0x2e0>
 800bb32:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bb36:	6923      	ldr	r3, [r4, #16]
 800bb38:	2965      	cmp	r1, #101	@ 0x65
 800bb3a:	f103 33ff 	add.w	r3, r3, #4294967295
 800bb3e:	f106 35ff 	add.w	r5, r6, #4294967295
 800bb42:	6123      	str	r3, [r4, #16]
 800bb44:	d00c      	beq.n	800bb60 <_scanf_float+0x350>
 800bb46:	2945      	cmp	r1, #69	@ 0x45
 800bb48:	d00a      	beq.n	800bb60 <_scanf_float+0x350>
 800bb4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb4e:	464a      	mov	r2, r9
 800bb50:	4640      	mov	r0, r8
 800bb52:	4798      	blx	r3
 800bb54:	6923      	ldr	r3, [r4, #16]
 800bb56:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bb5a:	3b01      	subs	r3, #1
 800bb5c:	1eb5      	subs	r5, r6, #2
 800bb5e:	6123      	str	r3, [r4, #16]
 800bb60:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bb64:	464a      	mov	r2, r9
 800bb66:	4640      	mov	r0, r8
 800bb68:	4798      	blx	r3
 800bb6a:	462e      	mov	r6, r5
 800bb6c:	6822      	ldr	r2, [r4, #0]
 800bb6e:	f012 0210 	ands.w	r2, r2, #16
 800bb72:	d001      	beq.n	800bb78 <_scanf_float+0x368>
 800bb74:	2000      	movs	r0, #0
 800bb76:	e68e      	b.n	800b896 <_scanf_float+0x86>
 800bb78:	7032      	strb	r2, [r6, #0]
 800bb7a:	6823      	ldr	r3, [r4, #0]
 800bb7c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bb80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bb84:	d125      	bne.n	800bbd2 <_scanf_float+0x3c2>
 800bb86:	9b02      	ldr	r3, [sp, #8]
 800bb88:	429f      	cmp	r7, r3
 800bb8a:	d00a      	beq.n	800bba2 <_scanf_float+0x392>
 800bb8c:	1bda      	subs	r2, r3, r7
 800bb8e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bb92:	429e      	cmp	r6, r3
 800bb94:	bf28      	it	cs
 800bb96:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bb9a:	4922      	ldr	r1, [pc, #136]	@ (800bc24 <_scanf_float+0x414>)
 800bb9c:	4630      	mov	r0, r6
 800bb9e:	f000 f93d 	bl	800be1c <siprintf>
 800bba2:	9901      	ldr	r1, [sp, #4]
 800bba4:	2200      	movs	r2, #0
 800bba6:	4640      	mov	r0, r8
 800bba8:	f7ff f972 	bl	800ae90 <_strtod_r>
 800bbac:	9b03      	ldr	r3, [sp, #12]
 800bbae:	6821      	ldr	r1, [r4, #0]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f011 0f02 	tst.w	r1, #2
 800bbb6:	ec57 6b10 	vmov	r6, r7, d0
 800bbba:	f103 0204 	add.w	r2, r3, #4
 800bbbe:	d015      	beq.n	800bbec <_scanf_float+0x3dc>
 800bbc0:	9903      	ldr	r1, [sp, #12]
 800bbc2:	600a      	str	r2, [r1, #0]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	e9c3 6700 	strd	r6, r7, [r3]
 800bbca:	68e3      	ldr	r3, [r4, #12]
 800bbcc:	3301      	adds	r3, #1
 800bbce:	60e3      	str	r3, [r4, #12]
 800bbd0:	e7d0      	b.n	800bb74 <_scanf_float+0x364>
 800bbd2:	9b04      	ldr	r3, [sp, #16]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d0e4      	beq.n	800bba2 <_scanf_float+0x392>
 800bbd8:	9905      	ldr	r1, [sp, #20]
 800bbda:	230a      	movs	r3, #10
 800bbdc:	3101      	adds	r1, #1
 800bbde:	4640      	mov	r0, r8
 800bbe0:	f002 fa86 	bl	800e0f0 <_strtol_r>
 800bbe4:	9b04      	ldr	r3, [sp, #16]
 800bbe6:	9e05      	ldr	r6, [sp, #20]
 800bbe8:	1ac2      	subs	r2, r0, r3
 800bbea:	e7d0      	b.n	800bb8e <_scanf_float+0x37e>
 800bbec:	f011 0f04 	tst.w	r1, #4
 800bbf0:	9903      	ldr	r1, [sp, #12]
 800bbf2:	600a      	str	r2, [r1, #0]
 800bbf4:	d1e6      	bne.n	800bbc4 <_scanf_float+0x3b4>
 800bbf6:	681d      	ldr	r5, [r3, #0]
 800bbf8:	4632      	mov	r2, r6
 800bbfa:	463b      	mov	r3, r7
 800bbfc:	4630      	mov	r0, r6
 800bbfe:	4639      	mov	r1, r7
 800bc00:	f7f4 ffac 	bl	8000b5c <__aeabi_dcmpun>
 800bc04:	b128      	cbz	r0, 800bc12 <_scanf_float+0x402>
 800bc06:	4808      	ldr	r0, [pc, #32]	@ (800bc28 <_scanf_float+0x418>)
 800bc08:	f000 fa86 	bl	800c118 <nanf>
 800bc0c:	ed85 0a00 	vstr	s0, [r5]
 800bc10:	e7db      	b.n	800bbca <_scanf_float+0x3ba>
 800bc12:	4630      	mov	r0, r6
 800bc14:	4639      	mov	r1, r7
 800bc16:	f7f4 ffff 	bl	8000c18 <__aeabi_d2f>
 800bc1a:	6028      	str	r0, [r5, #0]
 800bc1c:	e7d5      	b.n	800bbca <_scanf_float+0x3ba>
 800bc1e:	2700      	movs	r7, #0
 800bc20:	e62e      	b.n	800b880 <_scanf_float+0x70>
 800bc22:	bf00      	nop
 800bc24:	0800fc66 	.word	0x0800fc66
 800bc28:	0800fd1f 	.word	0x0800fd1f

0800bc2c <std>:
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	b510      	push	{r4, lr}
 800bc30:	4604      	mov	r4, r0
 800bc32:	e9c0 3300 	strd	r3, r3, [r0]
 800bc36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc3a:	6083      	str	r3, [r0, #8]
 800bc3c:	8181      	strh	r1, [r0, #12]
 800bc3e:	6643      	str	r3, [r0, #100]	@ 0x64
 800bc40:	81c2      	strh	r2, [r0, #14]
 800bc42:	6183      	str	r3, [r0, #24]
 800bc44:	4619      	mov	r1, r3
 800bc46:	2208      	movs	r2, #8
 800bc48:	305c      	adds	r0, #92	@ 0x5c
 800bc4a:	f000 f94c 	bl	800bee6 <memset>
 800bc4e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc84 <std+0x58>)
 800bc50:	6263      	str	r3, [r4, #36]	@ 0x24
 800bc52:	4b0d      	ldr	r3, [pc, #52]	@ (800bc88 <std+0x5c>)
 800bc54:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bc56:	4b0d      	ldr	r3, [pc, #52]	@ (800bc8c <std+0x60>)
 800bc58:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bc5a:	4b0d      	ldr	r3, [pc, #52]	@ (800bc90 <std+0x64>)
 800bc5c:	6323      	str	r3, [r4, #48]	@ 0x30
 800bc5e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc94 <std+0x68>)
 800bc60:	6224      	str	r4, [r4, #32]
 800bc62:	429c      	cmp	r4, r3
 800bc64:	d006      	beq.n	800bc74 <std+0x48>
 800bc66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bc6a:	4294      	cmp	r4, r2
 800bc6c:	d002      	beq.n	800bc74 <std+0x48>
 800bc6e:	33d0      	adds	r3, #208	@ 0xd0
 800bc70:	429c      	cmp	r4, r3
 800bc72:	d105      	bne.n	800bc80 <std+0x54>
 800bc74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bc78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc7c:	f000 ba30 	b.w	800c0e0 <__retarget_lock_init_recursive>
 800bc80:	bd10      	pop	{r4, pc}
 800bc82:	bf00      	nop
 800bc84:	0800be61 	.word	0x0800be61
 800bc88:	0800be83 	.word	0x0800be83
 800bc8c:	0800bebb 	.word	0x0800bebb
 800bc90:	0800bedf 	.word	0x0800bedf
 800bc94:	20000a84 	.word	0x20000a84

0800bc98 <stdio_exit_handler>:
 800bc98:	4a02      	ldr	r2, [pc, #8]	@ (800bca4 <stdio_exit_handler+0xc>)
 800bc9a:	4903      	ldr	r1, [pc, #12]	@ (800bca8 <stdio_exit_handler+0x10>)
 800bc9c:	4803      	ldr	r0, [pc, #12]	@ (800bcac <stdio_exit_handler+0x14>)
 800bc9e:	f000 b869 	b.w	800bd74 <_fwalk_sglue>
 800bca2:	bf00      	nop
 800bca4:	2000020c 	.word	0x2000020c
 800bca8:	0800e4c5 	.word	0x0800e4c5
 800bcac:	20000388 	.word	0x20000388

0800bcb0 <cleanup_stdio>:
 800bcb0:	6841      	ldr	r1, [r0, #4]
 800bcb2:	4b0c      	ldr	r3, [pc, #48]	@ (800bce4 <cleanup_stdio+0x34>)
 800bcb4:	4299      	cmp	r1, r3
 800bcb6:	b510      	push	{r4, lr}
 800bcb8:	4604      	mov	r4, r0
 800bcba:	d001      	beq.n	800bcc0 <cleanup_stdio+0x10>
 800bcbc:	f002 fc02 	bl	800e4c4 <_fflush_r>
 800bcc0:	68a1      	ldr	r1, [r4, #8]
 800bcc2:	4b09      	ldr	r3, [pc, #36]	@ (800bce8 <cleanup_stdio+0x38>)
 800bcc4:	4299      	cmp	r1, r3
 800bcc6:	d002      	beq.n	800bcce <cleanup_stdio+0x1e>
 800bcc8:	4620      	mov	r0, r4
 800bcca:	f002 fbfb 	bl	800e4c4 <_fflush_r>
 800bcce:	68e1      	ldr	r1, [r4, #12]
 800bcd0:	4b06      	ldr	r3, [pc, #24]	@ (800bcec <cleanup_stdio+0x3c>)
 800bcd2:	4299      	cmp	r1, r3
 800bcd4:	d004      	beq.n	800bce0 <cleanup_stdio+0x30>
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcdc:	f002 bbf2 	b.w	800e4c4 <_fflush_r>
 800bce0:	bd10      	pop	{r4, pc}
 800bce2:	bf00      	nop
 800bce4:	20000a84 	.word	0x20000a84
 800bce8:	20000aec 	.word	0x20000aec
 800bcec:	20000b54 	.word	0x20000b54

0800bcf0 <global_stdio_init.part.0>:
 800bcf0:	b510      	push	{r4, lr}
 800bcf2:	4b0b      	ldr	r3, [pc, #44]	@ (800bd20 <global_stdio_init.part.0+0x30>)
 800bcf4:	4c0b      	ldr	r4, [pc, #44]	@ (800bd24 <global_stdio_init.part.0+0x34>)
 800bcf6:	4a0c      	ldr	r2, [pc, #48]	@ (800bd28 <global_stdio_init.part.0+0x38>)
 800bcf8:	601a      	str	r2, [r3, #0]
 800bcfa:	4620      	mov	r0, r4
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	2104      	movs	r1, #4
 800bd00:	f7ff ff94 	bl	800bc2c <std>
 800bd04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bd08:	2201      	movs	r2, #1
 800bd0a:	2109      	movs	r1, #9
 800bd0c:	f7ff ff8e 	bl	800bc2c <std>
 800bd10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bd14:	2202      	movs	r2, #2
 800bd16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd1a:	2112      	movs	r1, #18
 800bd1c:	f7ff bf86 	b.w	800bc2c <std>
 800bd20:	20000bbc 	.word	0x20000bbc
 800bd24:	20000a84 	.word	0x20000a84
 800bd28:	0800bc99 	.word	0x0800bc99

0800bd2c <__sfp_lock_acquire>:
 800bd2c:	4801      	ldr	r0, [pc, #4]	@ (800bd34 <__sfp_lock_acquire+0x8>)
 800bd2e:	f000 b9d8 	b.w	800c0e2 <__retarget_lock_acquire_recursive>
 800bd32:	bf00      	nop
 800bd34:	20000bc5 	.word	0x20000bc5

0800bd38 <__sfp_lock_release>:
 800bd38:	4801      	ldr	r0, [pc, #4]	@ (800bd40 <__sfp_lock_release+0x8>)
 800bd3a:	f000 b9d3 	b.w	800c0e4 <__retarget_lock_release_recursive>
 800bd3e:	bf00      	nop
 800bd40:	20000bc5 	.word	0x20000bc5

0800bd44 <__sinit>:
 800bd44:	b510      	push	{r4, lr}
 800bd46:	4604      	mov	r4, r0
 800bd48:	f7ff fff0 	bl	800bd2c <__sfp_lock_acquire>
 800bd4c:	6a23      	ldr	r3, [r4, #32]
 800bd4e:	b11b      	cbz	r3, 800bd58 <__sinit+0x14>
 800bd50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd54:	f7ff bff0 	b.w	800bd38 <__sfp_lock_release>
 800bd58:	4b04      	ldr	r3, [pc, #16]	@ (800bd6c <__sinit+0x28>)
 800bd5a:	6223      	str	r3, [r4, #32]
 800bd5c:	4b04      	ldr	r3, [pc, #16]	@ (800bd70 <__sinit+0x2c>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d1f5      	bne.n	800bd50 <__sinit+0xc>
 800bd64:	f7ff ffc4 	bl	800bcf0 <global_stdio_init.part.0>
 800bd68:	e7f2      	b.n	800bd50 <__sinit+0xc>
 800bd6a:	bf00      	nop
 800bd6c:	0800bcb1 	.word	0x0800bcb1
 800bd70:	20000bbc 	.word	0x20000bbc

0800bd74 <_fwalk_sglue>:
 800bd74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd78:	4607      	mov	r7, r0
 800bd7a:	4688      	mov	r8, r1
 800bd7c:	4614      	mov	r4, r2
 800bd7e:	2600      	movs	r6, #0
 800bd80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd84:	f1b9 0901 	subs.w	r9, r9, #1
 800bd88:	d505      	bpl.n	800bd96 <_fwalk_sglue+0x22>
 800bd8a:	6824      	ldr	r4, [r4, #0]
 800bd8c:	2c00      	cmp	r4, #0
 800bd8e:	d1f7      	bne.n	800bd80 <_fwalk_sglue+0xc>
 800bd90:	4630      	mov	r0, r6
 800bd92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd96:	89ab      	ldrh	r3, [r5, #12]
 800bd98:	2b01      	cmp	r3, #1
 800bd9a:	d907      	bls.n	800bdac <_fwalk_sglue+0x38>
 800bd9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bda0:	3301      	adds	r3, #1
 800bda2:	d003      	beq.n	800bdac <_fwalk_sglue+0x38>
 800bda4:	4629      	mov	r1, r5
 800bda6:	4638      	mov	r0, r7
 800bda8:	47c0      	blx	r8
 800bdaa:	4306      	orrs	r6, r0
 800bdac:	3568      	adds	r5, #104	@ 0x68
 800bdae:	e7e9      	b.n	800bd84 <_fwalk_sglue+0x10>

0800bdb0 <sniprintf>:
 800bdb0:	b40c      	push	{r2, r3}
 800bdb2:	b530      	push	{r4, r5, lr}
 800bdb4:	4b18      	ldr	r3, [pc, #96]	@ (800be18 <sniprintf+0x68>)
 800bdb6:	1e0c      	subs	r4, r1, #0
 800bdb8:	681d      	ldr	r5, [r3, #0]
 800bdba:	b09d      	sub	sp, #116	@ 0x74
 800bdbc:	da08      	bge.n	800bdd0 <sniprintf+0x20>
 800bdbe:	238b      	movs	r3, #139	@ 0x8b
 800bdc0:	602b      	str	r3, [r5, #0]
 800bdc2:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc6:	b01d      	add	sp, #116	@ 0x74
 800bdc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bdcc:	b002      	add	sp, #8
 800bdce:	4770      	bx	lr
 800bdd0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bdd4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bdd8:	f04f 0300 	mov.w	r3, #0
 800bddc:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bdde:	bf14      	ite	ne
 800bde0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bde4:	4623      	moveq	r3, r4
 800bde6:	9304      	str	r3, [sp, #16]
 800bde8:	9307      	str	r3, [sp, #28]
 800bdea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bdee:	9002      	str	r0, [sp, #8]
 800bdf0:	9006      	str	r0, [sp, #24]
 800bdf2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bdf6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bdf8:	ab21      	add	r3, sp, #132	@ 0x84
 800bdfa:	a902      	add	r1, sp, #8
 800bdfc:	4628      	mov	r0, r5
 800bdfe:	9301      	str	r3, [sp, #4]
 800be00:	f002 f9e0 	bl	800e1c4 <_svfiprintf_r>
 800be04:	1c43      	adds	r3, r0, #1
 800be06:	bfbc      	itt	lt
 800be08:	238b      	movlt	r3, #139	@ 0x8b
 800be0a:	602b      	strlt	r3, [r5, #0]
 800be0c:	2c00      	cmp	r4, #0
 800be0e:	d0da      	beq.n	800bdc6 <sniprintf+0x16>
 800be10:	9b02      	ldr	r3, [sp, #8]
 800be12:	2200      	movs	r2, #0
 800be14:	701a      	strb	r2, [r3, #0]
 800be16:	e7d6      	b.n	800bdc6 <sniprintf+0x16>
 800be18:	20000384 	.word	0x20000384

0800be1c <siprintf>:
 800be1c:	b40e      	push	{r1, r2, r3}
 800be1e:	b510      	push	{r4, lr}
 800be20:	b09d      	sub	sp, #116	@ 0x74
 800be22:	ab1f      	add	r3, sp, #124	@ 0x7c
 800be24:	9002      	str	r0, [sp, #8]
 800be26:	9006      	str	r0, [sp, #24]
 800be28:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800be2c:	480a      	ldr	r0, [pc, #40]	@ (800be58 <siprintf+0x3c>)
 800be2e:	9107      	str	r1, [sp, #28]
 800be30:	9104      	str	r1, [sp, #16]
 800be32:	490a      	ldr	r1, [pc, #40]	@ (800be5c <siprintf+0x40>)
 800be34:	f853 2b04 	ldr.w	r2, [r3], #4
 800be38:	9105      	str	r1, [sp, #20]
 800be3a:	2400      	movs	r4, #0
 800be3c:	a902      	add	r1, sp, #8
 800be3e:	6800      	ldr	r0, [r0, #0]
 800be40:	9301      	str	r3, [sp, #4]
 800be42:	941b      	str	r4, [sp, #108]	@ 0x6c
 800be44:	f002 f9be 	bl	800e1c4 <_svfiprintf_r>
 800be48:	9b02      	ldr	r3, [sp, #8]
 800be4a:	701c      	strb	r4, [r3, #0]
 800be4c:	b01d      	add	sp, #116	@ 0x74
 800be4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be52:	b003      	add	sp, #12
 800be54:	4770      	bx	lr
 800be56:	bf00      	nop
 800be58:	20000384 	.word	0x20000384
 800be5c:	ffff0208 	.word	0xffff0208

0800be60 <__sread>:
 800be60:	b510      	push	{r4, lr}
 800be62:	460c      	mov	r4, r1
 800be64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be68:	f000 f8ec 	bl	800c044 <_read_r>
 800be6c:	2800      	cmp	r0, #0
 800be6e:	bfab      	itete	ge
 800be70:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800be72:	89a3      	ldrhlt	r3, [r4, #12]
 800be74:	181b      	addge	r3, r3, r0
 800be76:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800be7a:	bfac      	ite	ge
 800be7c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800be7e:	81a3      	strhlt	r3, [r4, #12]
 800be80:	bd10      	pop	{r4, pc}

0800be82 <__swrite>:
 800be82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be86:	461f      	mov	r7, r3
 800be88:	898b      	ldrh	r3, [r1, #12]
 800be8a:	05db      	lsls	r3, r3, #23
 800be8c:	4605      	mov	r5, r0
 800be8e:	460c      	mov	r4, r1
 800be90:	4616      	mov	r6, r2
 800be92:	d505      	bpl.n	800bea0 <__swrite+0x1e>
 800be94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be98:	2302      	movs	r3, #2
 800be9a:	2200      	movs	r2, #0
 800be9c:	f000 f8c0 	bl	800c020 <_lseek_r>
 800bea0:	89a3      	ldrh	r3, [r4, #12]
 800bea2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bea6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800beaa:	81a3      	strh	r3, [r4, #12]
 800beac:	4632      	mov	r2, r6
 800beae:	463b      	mov	r3, r7
 800beb0:	4628      	mov	r0, r5
 800beb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800beb6:	f000 b8d7 	b.w	800c068 <_write_r>

0800beba <__sseek>:
 800beba:	b510      	push	{r4, lr}
 800bebc:	460c      	mov	r4, r1
 800bebe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bec2:	f000 f8ad 	bl	800c020 <_lseek_r>
 800bec6:	1c43      	adds	r3, r0, #1
 800bec8:	89a3      	ldrh	r3, [r4, #12]
 800beca:	bf15      	itete	ne
 800becc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bece:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bed2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bed6:	81a3      	strheq	r3, [r4, #12]
 800bed8:	bf18      	it	ne
 800beda:	81a3      	strhne	r3, [r4, #12]
 800bedc:	bd10      	pop	{r4, pc}

0800bede <__sclose>:
 800bede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bee2:	f000 b88d 	b.w	800c000 <_close_r>

0800bee6 <memset>:
 800bee6:	4402      	add	r2, r0
 800bee8:	4603      	mov	r3, r0
 800beea:	4293      	cmp	r3, r2
 800beec:	d100      	bne.n	800bef0 <memset+0xa>
 800beee:	4770      	bx	lr
 800bef0:	f803 1b01 	strb.w	r1, [r3], #1
 800bef4:	e7f9      	b.n	800beea <memset+0x4>

0800bef6 <strncmp>:
 800bef6:	b510      	push	{r4, lr}
 800bef8:	b16a      	cbz	r2, 800bf16 <strncmp+0x20>
 800befa:	3901      	subs	r1, #1
 800befc:	1884      	adds	r4, r0, r2
 800befe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf02:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bf06:	429a      	cmp	r2, r3
 800bf08:	d103      	bne.n	800bf12 <strncmp+0x1c>
 800bf0a:	42a0      	cmp	r0, r4
 800bf0c:	d001      	beq.n	800bf12 <strncmp+0x1c>
 800bf0e:	2a00      	cmp	r2, #0
 800bf10:	d1f5      	bne.n	800befe <strncmp+0x8>
 800bf12:	1ad0      	subs	r0, r2, r3
 800bf14:	bd10      	pop	{r4, pc}
 800bf16:	4610      	mov	r0, r2
 800bf18:	e7fc      	b.n	800bf14 <strncmp+0x1e>

0800bf1a <strncpy>:
 800bf1a:	b510      	push	{r4, lr}
 800bf1c:	3901      	subs	r1, #1
 800bf1e:	4603      	mov	r3, r0
 800bf20:	b132      	cbz	r2, 800bf30 <strncpy+0x16>
 800bf22:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bf26:	f803 4b01 	strb.w	r4, [r3], #1
 800bf2a:	3a01      	subs	r2, #1
 800bf2c:	2c00      	cmp	r4, #0
 800bf2e:	d1f7      	bne.n	800bf20 <strncpy+0x6>
 800bf30:	441a      	add	r2, r3
 800bf32:	2100      	movs	r1, #0
 800bf34:	4293      	cmp	r3, r2
 800bf36:	d100      	bne.n	800bf3a <strncpy+0x20>
 800bf38:	bd10      	pop	{r4, pc}
 800bf3a:	f803 1b01 	strb.w	r1, [r3], #1
 800bf3e:	e7f9      	b.n	800bf34 <strncpy+0x1a>

0800bf40 <strtok>:
 800bf40:	4b16      	ldr	r3, [pc, #88]	@ (800bf9c <strtok+0x5c>)
 800bf42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf46:	681f      	ldr	r7, [r3, #0]
 800bf48:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800bf4a:	4605      	mov	r5, r0
 800bf4c:	460e      	mov	r6, r1
 800bf4e:	b9ec      	cbnz	r4, 800bf8c <strtok+0x4c>
 800bf50:	2050      	movs	r0, #80	@ 0x50
 800bf52:	f001 fae1 	bl	800d518 <malloc>
 800bf56:	4602      	mov	r2, r0
 800bf58:	6478      	str	r0, [r7, #68]	@ 0x44
 800bf5a:	b920      	cbnz	r0, 800bf66 <strtok+0x26>
 800bf5c:	4b10      	ldr	r3, [pc, #64]	@ (800bfa0 <strtok+0x60>)
 800bf5e:	4811      	ldr	r0, [pc, #68]	@ (800bfa4 <strtok+0x64>)
 800bf60:	215b      	movs	r1, #91	@ 0x5b
 800bf62:	f000 f8df 	bl	800c124 <__assert_func>
 800bf66:	e9c0 4400 	strd	r4, r4, [r0]
 800bf6a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800bf6e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800bf72:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800bf76:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800bf7a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800bf7e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800bf82:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800bf86:	6184      	str	r4, [r0, #24]
 800bf88:	7704      	strb	r4, [r0, #28]
 800bf8a:	6244      	str	r4, [r0, #36]	@ 0x24
 800bf8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bf8e:	4631      	mov	r1, r6
 800bf90:	4628      	mov	r0, r5
 800bf92:	2301      	movs	r3, #1
 800bf94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf98:	f000 b806 	b.w	800bfa8 <__strtok_r>
 800bf9c:	20000384 	.word	0x20000384
 800bfa0:	0800fc6b 	.word	0x0800fc6b
 800bfa4:	0800fc82 	.word	0x0800fc82

0800bfa8 <__strtok_r>:
 800bfa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bfaa:	4604      	mov	r4, r0
 800bfac:	b908      	cbnz	r0, 800bfb2 <__strtok_r+0xa>
 800bfae:	6814      	ldr	r4, [r2, #0]
 800bfb0:	b144      	cbz	r4, 800bfc4 <__strtok_r+0x1c>
 800bfb2:	4620      	mov	r0, r4
 800bfb4:	f814 5b01 	ldrb.w	r5, [r4], #1
 800bfb8:	460f      	mov	r7, r1
 800bfba:	f817 6b01 	ldrb.w	r6, [r7], #1
 800bfbe:	b91e      	cbnz	r6, 800bfc8 <__strtok_r+0x20>
 800bfc0:	b965      	cbnz	r5, 800bfdc <__strtok_r+0x34>
 800bfc2:	6015      	str	r5, [r2, #0]
 800bfc4:	2000      	movs	r0, #0
 800bfc6:	e005      	b.n	800bfd4 <__strtok_r+0x2c>
 800bfc8:	42b5      	cmp	r5, r6
 800bfca:	d1f6      	bne.n	800bfba <__strtok_r+0x12>
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d1f0      	bne.n	800bfb2 <__strtok_r+0xa>
 800bfd0:	6014      	str	r4, [r2, #0]
 800bfd2:	7003      	strb	r3, [r0, #0]
 800bfd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfd6:	461c      	mov	r4, r3
 800bfd8:	e00c      	b.n	800bff4 <__strtok_r+0x4c>
 800bfda:	b91d      	cbnz	r5, 800bfe4 <__strtok_r+0x3c>
 800bfdc:	4627      	mov	r7, r4
 800bfde:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bfe2:	460e      	mov	r6, r1
 800bfe4:	f816 5b01 	ldrb.w	r5, [r6], #1
 800bfe8:	42ab      	cmp	r3, r5
 800bfea:	d1f6      	bne.n	800bfda <__strtok_r+0x32>
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d0f2      	beq.n	800bfd6 <__strtok_r+0x2e>
 800bff0:	2300      	movs	r3, #0
 800bff2:	703b      	strb	r3, [r7, #0]
 800bff4:	6014      	str	r4, [r2, #0]
 800bff6:	e7ed      	b.n	800bfd4 <__strtok_r+0x2c>

0800bff8 <_localeconv_r>:
 800bff8:	4800      	ldr	r0, [pc, #0]	@ (800bffc <_localeconv_r+0x4>)
 800bffa:	4770      	bx	lr
 800bffc:	20000308 	.word	0x20000308

0800c000 <_close_r>:
 800c000:	b538      	push	{r3, r4, r5, lr}
 800c002:	4d06      	ldr	r5, [pc, #24]	@ (800c01c <_close_r+0x1c>)
 800c004:	2300      	movs	r3, #0
 800c006:	4604      	mov	r4, r0
 800c008:	4608      	mov	r0, r1
 800c00a:	602b      	str	r3, [r5, #0]
 800c00c:	f7f7 ffc8 	bl	8003fa0 <_close>
 800c010:	1c43      	adds	r3, r0, #1
 800c012:	d102      	bne.n	800c01a <_close_r+0x1a>
 800c014:	682b      	ldr	r3, [r5, #0]
 800c016:	b103      	cbz	r3, 800c01a <_close_r+0x1a>
 800c018:	6023      	str	r3, [r4, #0]
 800c01a:	bd38      	pop	{r3, r4, r5, pc}
 800c01c:	20000bc0 	.word	0x20000bc0

0800c020 <_lseek_r>:
 800c020:	b538      	push	{r3, r4, r5, lr}
 800c022:	4d07      	ldr	r5, [pc, #28]	@ (800c040 <_lseek_r+0x20>)
 800c024:	4604      	mov	r4, r0
 800c026:	4608      	mov	r0, r1
 800c028:	4611      	mov	r1, r2
 800c02a:	2200      	movs	r2, #0
 800c02c:	602a      	str	r2, [r5, #0]
 800c02e:	461a      	mov	r2, r3
 800c030:	f7f7 ffdd 	bl	8003fee <_lseek>
 800c034:	1c43      	adds	r3, r0, #1
 800c036:	d102      	bne.n	800c03e <_lseek_r+0x1e>
 800c038:	682b      	ldr	r3, [r5, #0]
 800c03a:	b103      	cbz	r3, 800c03e <_lseek_r+0x1e>
 800c03c:	6023      	str	r3, [r4, #0]
 800c03e:	bd38      	pop	{r3, r4, r5, pc}
 800c040:	20000bc0 	.word	0x20000bc0

0800c044 <_read_r>:
 800c044:	b538      	push	{r3, r4, r5, lr}
 800c046:	4d07      	ldr	r5, [pc, #28]	@ (800c064 <_read_r+0x20>)
 800c048:	4604      	mov	r4, r0
 800c04a:	4608      	mov	r0, r1
 800c04c:	4611      	mov	r1, r2
 800c04e:	2200      	movs	r2, #0
 800c050:	602a      	str	r2, [r5, #0]
 800c052:	461a      	mov	r2, r3
 800c054:	f7f7 ff6b 	bl	8003f2e <_read>
 800c058:	1c43      	adds	r3, r0, #1
 800c05a:	d102      	bne.n	800c062 <_read_r+0x1e>
 800c05c:	682b      	ldr	r3, [r5, #0]
 800c05e:	b103      	cbz	r3, 800c062 <_read_r+0x1e>
 800c060:	6023      	str	r3, [r4, #0]
 800c062:	bd38      	pop	{r3, r4, r5, pc}
 800c064:	20000bc0 	.word	0x20000bc0

0800c068 <_write_r>:
 800c068:	b538      	push	{r3, r4, r5, lr}
 800c06a:	4d07      	ldr	r5, [pc, #28]	@ (800c088 <_write_r+0x20>)
 800c06c:	4604      	mov	r4, r0
 800c06e:	4608      	mov	r0, r1
 800c070:	4611      	mov	r1, r2
 800c072:	2200      	movs	r2, #0
 800c074:	602a      	str	r2, [r5, #0]
 800c076:	461a      	mov	r2, r3
 800c078:	f7f7 ff76 	bl	8003f68 <_write>
 800c07c:	1c43      	adds	r3, r0, #1
 800c07e:	d102      	bne.n	800c086 <_write_r+0x1e>
 800c080:	682b      	ldr	r3, [r5, #0]
 800c082:	b103      	cbz	r3, 800c086 <_write_r+0x1e>
 800c084:	6023      	str	r3, [r4, #0]
 800c086:	bd38      	pop	{r3, r4, r5, pc}
 800c088:	20000bc0 	.word	0x20000bc0

0800c08c <__errno>:
 800c08c:	4b01      	ldr	r3, [pc, #4]	@ (800c094 <__errno+0x8>)
 800c08e:	6818      	ldr	r0, [r3, #0]
 800c090:	4770      	bx	lr
 800c092:	bf00      	nop
 800c094:	20000384 	.word	0x20000384

0800c098 <__libc_init_array>:
 800c098:	b570      	push	{r4, r5, r6, lr}
 800c09a:	4d0d      	ldr	r5, [pc, #52]	@ (800c0d0 <__libc_init_array+0x38>)
 800c09c:	4c0d      	ldr	r4, [pc, #52]	@ (800c0d4 <__libc_init_array+0x3c>)
 800c09e:	1b64      	subs	r4, r4, r5
 800c0a0:	10a4      	asrs	r4, r4, #2
 800c0a2:	2600      	movs	r6, #0
 800c0a4:	42a6      	cmp	r6, r4
 800c0a6:	d109      	bne.n	800c0bc <__libc_init_array+0x24>
 800c0a8:	4d0b      	ldr	r5, [pc, #44]	@ (800c0d8 <__libc_init_array+0x40>)
 800c0aa:	4c0c      	ldr	r4, [pc, #48]	@ (800c0dc <__libc_init_array+0x44>)
 800c0ac:	f003 fd74 	bl	800fb98 <_init>
 800c0b0:	1b64      	subs	r4, r4, r5
 800c0b2:	10a4      	asrs	r4, r4, #2
 800c0b4:	2600      	movs	r6, #0
 800c0b6:	42a6      	cmp	r6, r4
 800c0b8:	d105      	bne.n	800c0c6 <__libc_init_array+0x2e>
 800c0ba:	bd70      	pop	{r4, r5, r6, pc}
 800c0bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0c0:	4798      	blx	r3
 800c0c2:	3601      	adds	r6, #1
 800c0c4:	e7ee      	b.n	800c0a4 <__libc_init_array+0xc>
 800c0c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0ca:	4798      	blx	r3
 800c0cc:	3601      	adds	r6, #1
 800c0ce:	e7f2      	b.n	800c0b6 <__libc_init_array+0x1e>
 800c0d0:	080104c4 	.word	0x080104c4
 800c0d4:	080104c4 	.word	0x080104c4
 800c0d8:	080104c4 	.word	0x080104c4
 800c0dc:	080104c8 	.word	0x080104c8

0800c0e0 <__retarget_lock_init_recursive>:
 800c0e0:	4770      	bx	lr

0800c0e2 <__retarget_lock_acquire_recursive>:
 800c0e2:	4770      	bx	lr

0800c0e4 <__retarget_lock_release_recursive>:
 800c0e4:	4770      	bx	lr

0800c0e6 <memcpy>:
 800c0e6:	440a      	add	r2, r1
 800c0e8:	4291      	cmp	r1, r2
 800c0ea:	f100 33ff 	add.w	r3, r0, #4294967295
 800c0ee:	d100      	bne.n	800c0f2 <memcpy+0xc>
 800c0f0:	4770      	bx	lr
 800c0f2:	b510      	push	{r4, lr}
 800c0f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0fc:	4291      	cmp	r1, r2
 800c0fe:	d1f9      	bne.n	800c0f4 <memcpy+0xe>
 800c100:	bd10      	pop	{r4, pc}
 800c102:	0000      	movs	r0, r0
 800c104:	0000      	movs	r0, r0
	...

0800c108 <nan>:
 800c108:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c110 <nan+0x8>
 800c10c:	4770      	bx	lr
 800c10e:	bf00      	nop
 800c110:	00000000 	.word	0x00000000
 800c114:	7ff80000 	.word	0x7ff80000

0800c118 <nanf>:
 800c118:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c120 <nanf+0x8>
 800c11c:	4770      	bx	lr
 800c11e:	bf00      	nop
 800c120:	7fc00000 	.word	0x7fc00000

0800c124 <__assert_func>:
 800c124:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c126:	4614      	mov	r4, r2
 800c128:	461a      	mov	r2, r3
 800c12a:	4b09      	ldr	r3, [pc, #36]	@ (800c150 <__assert_func+0x2c>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	4605      	mov	r5, r0
 800c130:	68d8      	ldr	r0, [r3, #12]
 800c132:	b14c      	cbz	r4, 800c148 <__assert_func+0x24>
 800c134:	4b07      	ldr	r3, [pc, #28]	@ (800c154 <__assert_func+0x30>)
 800c136:	9100      	str	r1, [sp, #0]
 800c138:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c13c:	4906      	ldr	r1, [pc, #24]	@ (800c158 <__assert_func+0x34>)
 800c13e:	462b      	mov	r3, r5
 800c140:	f002 f9e8 	bl	800e514 <fiprintf>
 800c144:	f002 fa22 	bl	800e58c <abort>
 800c148:	4b04      	ldr	r3, [pc, #16]	@ (800c15c <__assert_func+0x38>)
 800c14a:	461c      	mov	r4, r3
 800c14c:	e7f3      	b.n	800c136 <__assert_func+0x12>
 800c14e:	bf00      	nop
 800c150:	20000384 	.word	0x20000384
 800c154:	0800fce4 	.word	0x0800fce4
 800c158:	0800fcf1 	.word	0x0800fcf1
 800c15c:	0800fd1f 	.word	0x0800fd1f

0800c160 <quorem>:
 800c160:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c164:	6903      	ldr	r3, [r0, #16]
 800c166:	690c      	ldr	r4, [r1, #16]
 800c168:	42a3      	cmp	r3, r4
 800c16a:	4607      	mov	r7, r0
 800c16c:	db7e      	blt.n	800c26c <quorem+0x10c>
 800c16e:	3c01      	subs	r4, #1
 800c170:	f101 0814 	add.w	r8, r1, #20
 800c174:	00a3      	lsls	r3, r4, #2
 800c176:	f100 0514 	add.w	r5, r0, #20
 800c17a:	9300      	str	r3, [sp, #0]
 800c17c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c180:	9301      	str	r3, [sp, #4]
 800c182:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c186:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c18a:	3301      	adds	r3, #1
 800c18c:	429a      	cmp	r2, r3
 800c18e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c192:	fbb2 f6f3 	udiv	r6, r2, r3
 800c196:	d32e      	bcc.n	800c1f6 <quorem+0x96>
 800c198:	f04f 0a00 	mov.w	sl, #0
 800c19c:	46c4      	mov	ip, r8
 800c19e:	46ae      	mov	lr, r5
 800c1a0:	46d3      	mov	fp, sl
 800c1a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c1a6:	b298      	uxth	r0, r3
 800c1a8:	fb06 a000 	mla	r0, r6, r0, sl
 800c1ac:	0c02      	lsrs	r2, r0, #16
 800c1ae:	0c1b      	lsrs	r3, r3, #16
 800c1b0:	fb06 2303 	mla	r3, r6, r3, r2
 800c1b4:	f8de 2000 	ldr.w	r2, [lr]
 800c1b8:	b280      	uxth	r0, r0
 800c1ba:	b292      	uxth	r2, r2
 800c1bc:	1a12      	subs	r2, r2, r0
 800c1be:	445a      	add	r2, fp
 800c1c0:	f8de 0000 	ldr.w	r0, [lr]
 800c1c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c1ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c1d2:	b292      	uxth	r2, r2
 800c1d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c1d8:	45e1      	cmp	r9, ip
 800c1da:	f84e 2b04 	str.w	r2, [lr], #4
 800c1de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c1e2:	d2de      	bcs.n	800c1a2 <quorem+0x42>
 800c1e4:	9b00      	ldr	r3, [sp, #0]
 800c1e6:	58eb      	ldr	r3, [r5, r3]
 800c1e8:	b92b      	cbnz	r3, 800c1f6 <quorem+0x96>
 800c1ea:	9b01      	ldr	r3, [sp, #4]
 800c1ec:	3b04      	subs	r3, #4
 800c1ee:	429d      	cmp	r5, r3
 800c1f0:	461a      	mov	r2, r3
 800c1f2:	d32f      	bcc.n	800c254 <quorem+0xf4>
 800c1f4:	613c      	str	r4, [r7, #16]
 800c1f6:	4638      	mov	r0, r7
 800c1f8:	f001 fd12 	bl	800dc20 <__mcmp>
 800c1fc:	2800      	cmp	r0, #0
 800c1fe:	db25      	blt.n	800c24c <quorem+0xec>
 800c200:	4629      	mov	r1, r5
 800c202:	2000      	movs	r0, #0
 800c204:	f858 2b04 	ldr.w	r2, [r8], #4
 800c208:	f8d1 c000 	ldr.w	ip, [r1]
 800c20c:	fa1f fe82 	uxth.w	lr, r2
 800c210:	fa1f f38c 	uxth.w	r3, ip
 800c214:	eba3 030e 	sub.w	r3, r3, lr
 800c218:	4403      	add	r3, r0
 800c21a:	0c12      	lsrs	r2, r2, #16
 800c21c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c220:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c224:	b29b      	uxth	r3, r3
 800c226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c22a:	45c1      	cmp	r9, r8
 800c22c:	f841 3b04 	str.w	r3, [r1], #4
 800c230:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c234:	d2e6      	bcs.n	800c204 <quorem+0xa4>
 800c236:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c23a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c23e:	b922      	cbnz	r2, 800c24a <quorem+0xea>
 800c240:	3b04      	subs	r3, #4
 800c242:	429d      	cmp	r5, r3
 800c244:	461a      	mov	r2, r3
 800c246:	d30b      	bcc.n	800c260 <quorem+0x100>
 800c248:	613c      	str	r4, [r7, #16]
 800c24a:	3601      	adds	r6, #1
 800c24c:	4630      	mov	r0, r6
 800c24e:	b003      	add	sp, #12
 800c250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c254:	6812      	ldr	r2, [r2, #0]
 800c256:	3b04      	subs	r3, #4
 800c258:	2a00      	cmp	r2, #0
 800c25a:	d1cb      	bne.n	800c1f4 <quorem+0x94>
 800c25c:	3c01      	subs	r4, #1
 800c25e:	e7c6      	b.n	800c1ee <quorem+0x8e>
 800c260:	6812      	ldr	r2, [r2, #0]
 800c262:	3b04      	subs	r3, #4
 800c264:	2a00      	cmp	r2, #0
 800c266:	d1ef      	bne.n	800c248 <quorem+0xe8>
 800c268:	3c01      	subs	r4, #1
 800c26a:	e7ea      	b.n	800c242 <quorem+0xe2>
 800c26c:	2000      	movs	r0, #0
 800c26e:	e7ee      	b.n	800c24e <quorem+0xee>

0800c270 <_dtoa_r>:
 800c270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c274:	69c7      	ldr	r7, [r0, #28]
 800c276:	b097      	sub	sp, #92	@ 0x5c
 800c278:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c27c:	ec55 4b10 	vmov	r4, r5, d0
 800c280:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c282:	9107      	str	r1, [sp, #28]
 800c284:	4681      	mov	r9, r0
 800c286:	920c      	str	r2, [sp, #48]	@ 0x30
 800c288:	9311      	str	r3, [sp, #68]	@ 0x44
 800c28a:	b97f      	cbnz	r7, 800c2ac <_dtoa_r+0x3c>
 800c28c:	2010      	movs	r0, #16
 800c28e:	f001 f943 	bl	800d518 <malloc>
 800c292:	4602      	mov	r2, r0
 800c294:	f8c9 001c 	str.w	r0, [r9, #28]
 800c298:	b920      	cbnz	r0, 800c2a4 <_dtoa_r+0x34>
 800c29a:	4ba9      	ldr	r3, [pc, #676]	@ (800c540 <_dtoa_r+0x2d0>)
 800c29c:	21ef      	movs	r1, #239	@ 0xef
 800c29e:	48a9      	ldr	r0, [pc, #676]	@ (800c544 <_dtoa_r+0x2d4>)
 800c2a0:	f7ff ff40 	bl	800c124 <__assert_func>
 800c2a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c2a8:	6007      	str	r7, [r0, #0]
 800c2aa:	60c7      	str	r7, [r0, #12]
 800c2ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c2b0:	6819      	ldr	r1, [r3, #0]
 800c2b2:	b159      	cbz	r1, 800c2cc <_dtoa_r+0x5c>
 800c2b4:	685a      	ldr	r2, [r3, #4]
 800c2b6:	604a      	str	r2, [r1, #4]
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	4093      	lsls	r3, r2
 800c2bc:	608b      	str	r3, [r1, #8]
 800c2be:	4648      	mov	r0, r9
 800c2c0:	f001 fa32 	bl	800d728 <_Bfree>
 800c2c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	601a      	str	r2, [r3, #0]
 800c2cc:	1e2b      	subs	r3, r5, #0
 800c2ce:	bfb9      	ittee	lt
 800c2d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c2d4:	9305      	strlt	r3, [sp, #20]
 800c2d6:	2300      	movge	r3, #0
 800c2d8:	6033      	strge	r3, [r6, #0]
 800c2da:	9f05      	ldr	r7, [sp, #20]
 800c2dc:	4b9a      	ldr	r3, [pc, #616]	@ (800c548 <_dtoa_r+0x2d8>)
 800c2de:	bfbc      	itt	lt
 800c2e0:	2201      	movlt	r2, #1
 800c2e2:	6032      	strlt	r2, [r6, #0]
 800c2e4:	43bb      	bics	r3, r7
 800c2e6:	d112      	bne.n	800c30e <_dtoa_r+0x9e>
 800c2e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c2ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c2ee:	6013      	str	r3, [r2, #0]
 800c2f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c2f4:	4323      	orrs	r3, r4
 800c2f6:	f000 855a 	beq.w	800cdae <_dtoa_r+0xb3e>
 800c2fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c2fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c55c <_dtoa_r+0x2ec>
 800c300:	2b00      	cmp	r3, #0
 800c302:	f000 855c 	beq.w	800cdbe <_dtoa_r+0xb4e>
 800c306:	f10a 0303 	add.w	r3, sl, #3
 800c30a:	f000 bd56 	b.w	800cdba <_dtoa_r+0xb4a>
 800c30e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c312:	2200      	movs	r2, #0
 800c314:	ec51 0b17 	vmov	r0, r1, d7
 800c318:	2300      	movs	r3, #0
 800c31a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c31e:	f7f4 fbeb 	bl	8000af8 <__aeabi_dcmpeq>
 800c322:	4680      	mov	r8, r0
 800c324:	b158      	cbz	r0, 800c33e <_dtoa_r+0xce>
 800c326:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c328:	2301      	movs	r3, #1
 800c32a:	6013      	str	r3, [r2, #0]
 800c32c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c32e:	b113      	cbz	r3, 800c336 <_dtoa_r+0xc6>
 800c330:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c332:	4b86      	ldr	r3, [pc, #536]	@ (800c54c <_dtoa_r+0x2dc>)
 800c334:	6013      	str	r3, [r2, #0]
 800c336:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c560 <_dtoa_r+0x2f0>
 800c33a:	f000 bd40 	b.w	800cdbe <_dtoa_r+0xb4e>
 800c33e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c342:	aa14      	add	r2, sp, #80	@ 0x50
 800c344:	a915      	add	r1, sp, #84	@ 0x54
 800c346:	4648      	mov	r0, r9
 800c348:	f001 fd8a 	bl	800de60 <__d2b>
 800c34c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c350:	9002      	str	r0, [sp, #8]
 800c352:	2e00      	cmp	r6, #0
 800c354:	d078      	beq.n	800c448 <_dtoa_r+0x1d8>
 800c356:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c358:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c35c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c360:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c364:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c368:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c36c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c370:	4619      	mov	r1, r3
 800c372:	2200      	movs	r2, #0
 800c374:	4b76      	ldr	r3, [pc, #472]	@ (800c550 <_dtoa_r+0x2e0>)
 800c376:	f7f3 ff9f 	bl	80002b8 <__aeabi_dsub>
 800c37a:	a36b      	add	r3, pc, #428	@ (adr r3, 800c528 <_dtoa_r+0x2b8>)
 800c37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c380:	f7f4 f952 	bl	8000628 <__aeabi_dmul>
 800c384:	a36a      	add	r3, pc, #424	@ (adr r3, 800c530 <_dtoa_r+0x2c0>)
 800c386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38a:	f7f3 ff97 	bl	80002bc <__adddf3>
 800c38e:	4604      	mov	r4, r0
 800c390:	4630      	mov	r0, r6
 800c392:	460d      	mov	r5, r1
 800c394:	f7f4 f8de 	bl	8000554 <__aeabi_i2d>
 800c398:	a367      	add	r3, pc, #412	@ (adr r3, 800c538 <_dtoa_r+0x2c8>)
 800c39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c39e:	f7f4 f943 	bl	8000628 <__aeabi_dmul>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	4620      	mov	r0, r4
 800c3a8:	4629      	mov	r1, r5
 800c3aa:	f7f3 ff87 	bl	80002bc <__adddf3>
 800c3ae:	4604      	mov	r4, r0
 800c3b0:	460d      	mov	r5, r1
 800c3b2:	f7f4 fbe9 	bl	8000b88 <__aeabi_d2iz>
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	4607      	mov	r7, r0
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	4620      	mov	r0, r4
 800c3be:	4629      	mov	r1, r5
 800c3c0:	f7f4 fba4 	bl	8000b0c <__aeabi_dcmplt>
 800c3c4:	b140      	cbz	r0, 800c3d8 <_dtoa_r+0x168>
 800c3c6:	4638      	mov	r0, r7
 800c3c8:	f7f4 f8c4 	bl	8000554 <__aeabi_i2d>
 800c3cc:	4622      	mov	r2, r4
 800c3ce:	462b      	mov	r3, r5
 800c3d0:	f7f4 fb92 	bl	8000af8 <__aeabi_dcmpeq>
 800c3d4:	b900      	cbnz	r0, 800c3d8 <_dtoa_r+0x168>
 800c3d6:	3f01      	subs	r7, #1
 800c3d8:	2f16      	cmp	r7, #22
 800c3da:	d852      	bhi.n	800c482 <_dtoa_r+0x212>
 800c3dc:	4b5d      	ldr	r3, [pc, #372]	@ (800c554 <_dtoa_r+0x2e4>)
 800c3de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c3ea:	f7f4 fb8f 	bl	8000b0c <__aeabi_dcmplt>
 800c3ee:	2800      	cmp	r0, #0
 800c3f0:	d049      	beq.n	800c486 <_dtoa_r+0x216>
 800c3f2:	3f01      	subs	r7, #1
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c3f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c3fa:	1b9b      	subs	r3, r3, r6
 800c3fc:	1e5a      	subs	r2, r3, #1
 800c3fe:	bf45      	ittet	mi
 800c400:	f1c3 0301 	rsbmi	r3, r3, #1
 800c404:	9300      	strmi	r3, [sp, #0]
 800c406:	2300      	movpl	r3, #0
 800c408:	2300      	movmi	r3, #0
 800c40a:	9206      	str	r2, [sp, #24]
 800c40c:	bf54      	ite	pl
 800c40e:	9300      	strpl	r3, [sp, #0]
 800c410:	9306      	strmi	r3, [sp, #24]
 800c412:	2f00      	cmp	r7, #0
 800c414:	db39      	blt.n	800c48a <_dtoa_r+0x21a>
 800c416:	9b06      	ldr	r3, [sp, #24]
 800c418:	970d      	str	r7, [sp, #52]	@ 0x34
 800c41a:	443b      	add	r3, r7
 800c41c:	9306      	str	r3, [sp, #24]
 800c41e:	2300      	movs	r3, #0
 800c420:	9308      	str	r3, [sp, #32]
 800c422:	9b07      	ldr	r3, [sp, #28]
 800c424:	2b09      	cmp	r3, #9
 800c426:	d863      	bhi.n	800c4f0 <_dtoa_r+0x280>
 800c428:	2b05      	cmp	r3, #5
 800c42a:	bfc4      	itt	gt
 800c42c:	3b04      	subgt	r3, #4
 800c42e:	9307      	strgt	r3, [sp, #28]
 800c430:	9b07      	ldr	r3, [sp, #28]
 800c432:	f1a3 0302 	sub.w	r3, r3, #2
 800c436:	bfcc      	ite	gt
 800c438:	2400      	movgt	r4, #0
 800c43a:	2401      	movle	r4, #1
 800c43c:	2b03      	cmp	r3, #3
 800c43e:	d863      	bhi.n	800c508 <_dtoa_r+0x298>
 800c440:	e8df f003 	tbb	[pc, r3]
 800c444:	2b375452 	.word	0x2b375452
 800c448:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c44c:	441e      	add	r6, r3
 800c44e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c452:	2b20      	cmp	r3, #32
 800c454:	bfc1      	itttt	gt
 800c456:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c45a:	409f      	lslgt	r7, r3
 800c45c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c460:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c464:	bfd6      	itet	le
 800c466:	f1c3 0320 	rsble	r3, r3, #32
 800c46a:	ea47 0003 	orrgt.w	r0, r7, r3
 800c46e:	fa04 f003 	lslle.w	r0, r4, r3
 800c472:	f7f4 f85f 	bl	8000534 <__aeabi_ui2d>
 800c476:	2201      	movs	r2, #1
 800c478:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c47c:	3e01      	subs	r6, #1
 800c47e:	9212      	str	r2, [sp, #72]	@ 0x48
 800c480:	e776      	b.n	800c370 <_dtoa_r+0x100>
 800c482:	2301      	movs	r3, #1
 800c484:	e7b7      	b.n	800c3f6 <_dtoa_r+0x186>
 800c486:	9010      	str	r0, [sp, #64]	@ 0x40
 800c488:	e7b6      	b.n	800c3f8 <_dtoa_r+0x188>
 800c48a:	9b00      	ldr	r3, [sp, #0]
 800c48c:	1bdb      	subs	r3, r3, r7
 800c48e:	9300      	str	r3, [sp, #0]
 800c490:	427b      	negs	r3, r7
 800c492:	9308      	str	r3, [sp, #32]
 800c494:	2300      	movs	r3, #0
 800c496:	930d      	str	r3, [sp, #52]	@ 0x34
 800c498:	e7c3      	b.n	800c422 <_dtoa_r+0x1b2>
 800c49a:	2301      	movs	r3, #1
 800c49c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c49e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4a0:	eb07 0b03 	add.w	fp, r7, r3
 800c4a4:	f10b 0301 	add.w	r3, fp, #1
 800c4a8:	2b01      	cmp	r3, #1
 800c4aa:	9303      	str	r3, [sp, #12]
 800c4ac:	bfb8      	it	lt
 800c4ae:	2301      	movlt	r3, #1
 800c4b0:	e006      	b.n	800c4c0 <_dtoa_r+0x250>
 800c4b2:	2301      	movs	r3, #1
 800c4b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	dd28      	ble.n	800c50e <_dtoa_r+0x29e>
 800c4bc:	469b      	mov	fp, r3
 800c4be:	9303      	str	r3, [sp, #12]
 800c4c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c4c4:	2100      	movs	r1, #0
 800c4c6:	2204      	movs	r2, #4
 800c4c8:	f102 0514 	add.w	r5, r2, #20
 800c4cc:	429d      	cmp	r5, r3
 800c4ce:	d926      	bls.n	800c51e <_dtoa_r+0x2ae>
 800c4d0:	6041      	str	r1, [r0, #4]
 800c4d2:	4648      	mov	r0, r9
 800c4d4:	f001 f8e8 	bl	800d6a8 <_Balloc>
 800c4d8:	4682      	mov	sl, r0
 800c4da:	2800      	cmp	r0, #0
 800c4dc:	d142      	bne.n	800c564 <_dtoa_r+0x2f4>
 800c4de:	4b1e      	ldr	r3, [pc, #120]	@ (800c558 <_dtoa_r+0x2e8>)
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	f240 11af 	movw	r1, #431	@ 0x1af
 800c4e6:	e6da      	b.n	800c29e <_dtoa_r+0x2e>
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	e7e3      	b.n	800c4b4 <_dtoa_r+0x244>
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	e7d5      	b.n	800c49c <_dtoa_r+0x22c>
 800c4f0:	2401      	movs	r4, #1
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	9307      	str	r3, [sp, #28]
 800c4f6:	9409      	str	r4, [sp, #36]	@ 0x24
 800c4f8:	f04f 3bff 	mov.w	fp, #4294967295
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	f8cd b00c 	str.w	fp, [sp, #12]
 800c502:	2312      	movs	r3, #18
 800c504:	920c      	str	r2, [sp, #48]	@ 0x30
 800c506:	e7db      	b.n	800c4c0 <_dtoa_r+0x250>
 800c508:	2301      	movs	r3, #1
 800c50a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c50c:	e7f4      	b.n	800c4f8 <_dtoa_r+0x288>
 800c50e:	f04f 0b01 	mov.w	fp, #1
 800c512:	f8cd b00c 	str.w	fp, [sp, #12]
 800c516:	465b      	mov	r3, fp
 800c518:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c51c:	e7d0      	b.n	800c4c0 <_dtoa_r+0x250>
 800c51e:	3101      	adds	r1, #1
 800c520:	0052      	lsls	r2, r2, #1
 800c522:	e7d1      	b.n	800c4c8 <_dtoa_r+0x258>
 800c524:	f3af 8000 	nop.w
 800c528:	636f4361 	.word	0x636f4361
 800c52c:	3fd287a7 	.word	0x3fd287a7
 800c530:	8b60c8b3 	.word	0x8b60c8b3
 800c534:	3fc68a28 	.word	0x3fc68a28
 800c538:	509f79fb 	.word	0x509f79fb
 800c53c:	3fd34413 	.word	0x3fd34413
 800c540:	0800fc6b 	.word	0x0800fc6b
 800c544:	0800fd2d 	.word	0x0800fd2d
 800c548:	7ff00000 	.word	0x7ff00000
 800c54c:	0800fc43 	.word	0x0800fc43
 800c550:	3ff80000 	.word	0x3ff80000
 800c554:	0800fee8 	.word	0x0800fee8
 800c558:	0800fd85 	.word	0x0800fd85
 800c55c:	0800fd29 	.word	0x0800fd29
 800c560:	0800fc42 	.word	0x0800fc42
 800c564:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c568:	6018      	str	r0, [r3, #0]
 800c56a:	9b03      	ldr	r3, [sp, #12]
 800c56c:	2b0e      	cmp	r3, #14
 800c56e:	f200 80a1 	bhi.w	800c6b4 <_dtoa_r+0x444>
 800c572:	2c00      	cmp	r4, #0
 800c574:	f000 809e 	beq.w	800c6b4 <_dtoa_r+0x444>
 800c578:	2f00      	cmp	r7, #0
 800c57a:	dd33      	ble.n	800c5e4 <_dtoa_r+0x374>
 800c57c:	4b9c      	ldr	r3, [pc, #624]	@ (800c7f0 <_dtoa_r+0x580>)
 800c57e:	f007 020f 	and.w	r2, r7, #15
 800c582:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c586:	ed93 7b00 	vldr	d7, [r3]
 800c58a:	05f8      	lsls	r0, r7, #23
 800c58c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c590:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c594:	d516      	bpl.n	800c5c4 <_dtoa_r+0x354>
 800c596:	4b97      	ldr	r3, [pc, #604]	@ (800c7f4 <_dtoa_r+0x584>)
 800c598:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c59c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c5a0:	f7f4 f96c 	bl	800087c <__aeabi_ddiv>
 800c5a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5a8:	f004 040f 	and.w	r4, r4, #15
 800c5ac:	2603      	movs	r6, #3
 800c5ae:	4d91      	ldr	r5, [pc, #580]	@ (800c7f4 <_dtoa_r+0x584>)
 800c5b0:	b954      	cbnz	r4, 800c5c8 <_dtoa_r+0x358>
 800c5b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c5b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5ba:	f7f4 f95f 	bl	800087c <__aeabi_ddiv>
 800c5be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5c2:	e028      	b.n	800c616 <_dtoa_r+0x3a6>
 800c5c4:	2602      	movs	r6, #2
 800c5c6:	e7f2      	b.n	800c5ae <_dtoa_r+0x33e>
 800c5c8:	07e1      	lsls	r1, r4, #31
 800c5ca:	d508      	bpl.n	800c5de <_dtoa_r+0x36e>
 800c5cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c5d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c5d4:	f7f4 f828 	bl	8000628 <__aeabi_dmul>
 800c5d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c5dc:	3601      	adds	r6, #1
 800c5de:	1064      	asrs	r4, r4, #1
 800c5e0:	3508      	adds	r5, #8
 800c5e2:	e7e5      	b.n	800c5b0 <_dtoa_r+0x340>
 800c5e4:	f000 80af 	beq.w	800c746 <_dtoa_r+0x4d6>
 800c5e8:	427c      	negs	r4, r7
 800c5ea:	4b81      	ldr	r3, [pc, #516]	@ (800c7f0 <_dtoa_r+0x580>)
 800c5ec:	4d81      	ldr	r5, [pc, #516]	@ (800c7f4 <_dtoa_r+0x584>)
 800c5ee:	f004 020f 	and.w	r2, r4, #15
 800c5f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c5fe:	f7f4 f813 	bl	8000628 <__aeabi_dmul>
 800c602:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c606:	1124      	asrs	r4, r4, #4
 800c608:	2300      	movs	r3, #0
 800c60a:	2602      	movs	r6, #2
 800c60c:	2c00      	cmp	r4, #0
 800c60e:	f040 808f 	bne.w	800c730 <_dtoa_r+0x4c0>
 800c612:	2b00      	cmp	r3, #0
 800c614:	d1d3      	bne.n	800c5be <_dtoa_r+0x34e>
 800c616:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c618:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	f000 8094 	beq.w	800c74a <_dtoa_r+0x4da>
 800c622:	4b75      	ldr	r3, [pc, #468]	@ (800c7f8 <_dtoa_r+0x588>)
 800c624:	2200      	movs	r2, #0
 800c626:	4620      	mov	r0, r4
 800c628:	4629      	mov	r1, r5
 800c62a:	f7f4 fa6f 	bl	8000b0c <__aeabi_dcmplt>
 800c62e:	2800      	cmp	r0, #0
 800c630:	f000 808b 	beq.w	800c74a <_dtoa_r+0x4da>
 800c634:	9b03      	ldr	r3, [sp, #12]
 800c636:	2b00      	cmp	r3, #0
 800c638:	f000 8087 	beq.w	800c74a <_dtoa_r+0x4da>
 800c63c:	f1bb 0f00 	cmp.w	fp, #0
 800c640:	dd34      	ble.n	800c6ac <_dtoa_r+0x43c>
 800c642:	4620      	mov	r0, r4
 800c644:	4b6d      	ldr	r3, [pc, #436]	@ (800c7fc <_dtoa_r+0x58c>)
 800c646:	2200      	movs	r2, #0
 800c648:	4629      	mov	r1, r5
 800c64a:	f7f3 ffed 	bl	8000628 <__aeabi_dmul>
 800c64e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c652:	f107 38ff 	add.w	r8, r7, #4294967295
 800c656:	3601      	adds	r6, #1
 800c658:	465c      	mov	r4, fp
 800c65a:	4630      	mov	r0, r6
 800c65c:	f7f3 ff7a 	bl	8000554 <__aeabi_i2d>
 800c660:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c664:	f7f3 ffe0 	bl	8000628 <__aeabi_dmul>
 800c668:	4b65      	ldr	r3, [pc, #404]	@ (800c800 <_dtoa_r+0x590>)
 800c66a:	2200      	movs	r2, #0
 800c66c:	f7f3 fe26 	bl	80002bc <__adddf3>
 800c670:	4605      	mov	r5, r0
 800c672:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c676:	2c00      	cmp	r4, #0
 800c678:	d16a      	bne.n	800c750 <_dtoa_r+0x4e0>
 800c67a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c67e:	4b61      	ldr	r3, [pc, #388]	@ (800c804 <_dtoa_r+0x594>)
 800c680:	2200      	movs	r2, #0
 800c682:	f7f3 fe19 	bl	80002b8 <__aeabi_dsub>
 800c686:	4602      	mov	r2, r0
 800c688:	460b      	mov	r3, r1
 800c68a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c68e:	462a      	mov	r2, r5
 800c690:	4633      	mov	r3, r6
 800c692:	f7f4 fa59 	bl	8000b48 <__aeabi_dcmpgt>
 800c696:	2800      	cmp	r0, #0
 800c698:	f040 8298 	bne.w	800cbcc <_dtoa_r+0x95c>
 800c69c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6a0:	462a      	mov	r2, r5
 800c6a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c6a6:	f7f4 fa31 	bl	8000b0c <__aeabi_dcmplt>
 800c6aa:	bb38      	cbnz	r0, 800c6fc <_dtoa_r+0x48c>
 800c6ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c6b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c6b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	f2c0 8157 	blt.w	800c96a <_dtoa_r+0x6fa>
 800c6bc:	2f0e      	cmp	r7, #14
 800c6be:	f300 8154 	bgt.w	800c96a <_dtoa_r+0x6fa>
 800c6c2:	4b4b      	ldr	r3, [pc, #300]	@ (800c7f0 <_dtoa_r+0x580>)
 800c6c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c6c8:	ed93 7b00 	vldr	d7, [r3]
 800c6cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	ed8d 7b00 	vstr	d7, [sp]
 800c6d4:	f280 80e5 	bge.w	800c8a2 <_dtoa_r+0x632>
 800c6d8:	9b03      	ldr	r3, [sp, #12]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	f300 80e1 	bgt.w	800c8a2 <_dtoa_r+0x632>
 800c6e0:	d10c      	bne.n	800c6fc <_dtoa_r+0x48c>
 800c6e2:	4b48      	ldr	r3, [pc, #288]	@ (800c804 <_dtoa_r+0x594>)
 800c6e4:	2200      	movs	r2, #0
 800c6e6:	ec51 0b17 	vmov	r0, r1, d7
 800c6ea:	f7f3 ff9d 	bl	8000628 <__aeabi_dmul>
 800c6ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6f2:	f7f4 fa1f 	bl	8000b34 <__aeabi_dcmpge>
 800c6f6:	2800      	cmp	r0, #0
 800c6f8:	f000 8266 	beq.w	800cbc8 <_dtoa_r+0x958>
 800c6fc:	2400      	movs	r4, #0
 800c6fe:	4625      	mov	r5, r4
 800c700:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c702:	4656      	mov	r6, sl
 800c704:	ea6f 0803 	mvn.w	r8, r3
 800c708:	2700      	movs	r7, #0
 800c70a:	4621      	mov	r1, r4
 800c70c:	4648      	mov	r0, r9
 800c70e:	f001 f80b 	bl	800d728 <_Bfree>
 800c712:	2d00      	cmp	r5, #0
 800c714:	f000 80bd 	beq.w	800c892 <_dtoa_r+0x622>
 800c718:	b12f      	cbz	r7, 800c726 <_dtoa_r+0x4b6>
 800c71a:	42af      	cmp	r7, r5
 800c71c:	d003      	beq.n	800c726 <_dtoa_r+0x4b6>
 800c71e:	4639      	mov	r1, r7
 800c720:	4648      	mov	r0, r9
 800c722:	f001 f801 	bl	800d728 <_Bfree>
 800c726:	4629      	mov	r1, r5
 800c728:	4648      	mov	r0, r9
 800c72a:	f000 fffd 	bl	800d728 <_Bfree>
 800c72e:	e0b0      	b.n	800c892 <_dtoa_r+0x622>
 800c730:	07e2      	lsls	r2, r4, #31
 800c732:	d505      	bpl.n	800c740 <_dtoa_r+0x4d0>
 800c734:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c738:	f7f3 ff76 	bl	8000628 <__aeabi_dmul>
 800c73c:	3601      	adds	r6, #1
 800c73e:	2301      	movs	r3, #1
 800c740:	1064      	asrs	r4, r4, #1
 800c742:	3508      	adds	r5, #8
 800c744:	e762      	b.n	800c60c <_dtoa_r+0x39c>
 800c746:	2602      	movs	r6, #2
 800c748:	e765      	b.n	800c616 <_dtoa_r+0x3a6>
 800c74a:	9c03      	ldr	r4, [sp, #12]
 800c74c:	46b8      	mov	r8, r7
 800c74e:	e784      	b.n	800c65a <_dtoa_r+0x3ea>
 800c750:	4b27      	ldr	r3, [pc, #156]	@ (800c7f0 <_dtoa_r+0x580>)
 800c752:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c754:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c758:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c75c:	4454      	add	r4, sl
 800c75e:	2900      	cmp	r1, #0
 800c760:	d054      	beq.n	800c80c <_dtoa_r+0x59c>
 800c762:	4929      	ldr	r1, [pc, #164]	@ (800c808 <_dtoa_r+0x598>)
 800c764:	2000      	movs	r0, #0
 800c766:	f7f4 f889 	bl	800087c <__aeabi_ddiv>
 800c76a:	4633      	mov	r3, r6
 800c76c:	462a      	mov	r2, r5
 800c76e:	f7f3 fda3 	bl	80002b8 <__aeabi_dsub>
 800c772:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c776:	4656      	mov	r6, sl
 800c778:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c77c:	f7f4 fa04 	bl	8000b88 <__aeabi_d2iz>
 800c780:	4605      	mov	r5, r0
 800c782:	f7f3 fee7 	bl	8000554 <__aeabi_i2d>
 800c786:	4602      	mov	r2, r0
 800c788:	460b      	mov	r3, r1
 800c78a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c78e:	f7f3 fd93 	bl	80002b8 <__aeabi_dsub>
 800c792:	3530      	adds	r5, #48	@ 0x30
 800c794:	4602      	mov	r2, r0
 800c796:	460b      	mov	r3, r1
 800c798:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c79c:	f806 5b01 	strb.w	r5, [r6], #1
 800c7a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c7a4:	f7f4 f9b2 	bl	8000b0c <__aeabi_dcmplt>
 800c7a8:	2800      	cmp	r0, #0
 800c7aa:	d172      	bne.n	800c892 <_dtoa_r+0x622>
 800c7ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7b0:	4911      	ldr	r1, [pc, #68]	@ (800c7f8 <_dtoa_r+0x588>)
 800c7b2:	2000      	movs	r0, #0
 800c7b4:	f7f3 fd80 	bl	80002b8 <__aeabi_dsub>
 800c7b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c7bc:	f7f4 f9a6 	bl	8000b0c <__aeabi_dcmplt>
 800c7c0:	2800      	cmp	r0, #0
 800c7c2:	f040 80b4 	bne.w	800c92e <_dtoa_r+0x6be>
 800c7c6:	42a6      	cmp	r6, r4
 800c7c8:	f43f af70 	beq.w	800c6ac <_dtoa_r+0x43c>
 800c7cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c7d0:	4b0a      	ldr	r3, [pc, #40]	@ (800c7fc <_dtoa_r+0x58c>)
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	f7f3 ff28 	bl	8000628 <__aeabi_dmul>
 800c7d8:	4b08      	ldr	r3, [pc, #32]	@ (800c7fc <_dtoa_r+0x58c>)
 800c7da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c7de:	2200      	movs	r2, #0
 800c7e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7e4:	f7f3 ff20 	bl	8000628 <__aeabi_dmul>
 800c7e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c7ec:	e7c4      	b.n	800c778 <_dtoa_r+0x508>
 800c7ee:	bf00      	nop
 800c7f0:	0800fee8 	.word	0x0800fee8
 800c7f4:	0800fec0 	.word	0x0800fec0
 800c7f8:	3ff00000 	.word	0x3ff00000
 800c7fc:	40240000 	.word	0x40240000
 800c800:	401c0000 	.word	0x401c0000
 800c804:	40140000 	.word	0x40140000
 800c808:	3fe00000 	.word	0x3fe00000
 800c80c:	4631      	mov	r1, r6
 800c80e:	4628      	mov	r0, r5
 800c810:	f7f3 ff0a 	bl	8000628 <__aeabi_dmul>
 800c814:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c818:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c81a:	4656      	mov	r6, sl
 800c81c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c820:	f7f4 f9b2 	bl	8000b88 <__aeabi_d2iz>
 800c824:	4605      	mov	r5, r0
 800c826:	f7f3 fe95 	bl	8000554 <__aeabi_i2d>
 800c82a:	4602      	mov	r2, r0
 800c82c:	460b      	mov	r3, r1
 800c82e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c832:	f7f3 fd41 	bl	80002b8 <__aeabi_dsub>
 800c836:	3530      	adds	r5, #48	@ 0x30
 800c838:	f806 5b01 	strb.w	r5, [r6], #1
 800c83c:	4602      	mov	r2, r0
 800c83e:	460b      	mov	r3, r1
 800c840:	42a6      	cmp	r6, r4
 800c842:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c846:	f04f 0200 	mov.w	r2, #0
 800c84a:	d124      	bne.n	800c896 <_dtoa_r+0x626>
 800c84c:	4baf      	ldr	r3, [pc, #700]	@ (800cb0c <_dtoa_r+0x89c>)
 800c84e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c852:	f7f3 fd33 	bl	80002bc <__adddf3>
 800c856:	4602      	mov	r2, r0
 800c858:	460b      	mov	r3, r1
 800c85a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c85e:	f7f4 f973 	bl	8000b48 <__aeabi_dcmpgt>
 800c862:	2800      	cmp	r0, #0
 800c864:	d163      	bne.n	800c92e <_dtoa_r+0x6be>
 800c866:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c86a:	49a8      	ldr	r1, [pc, #672]	@ (800cb0c <_dtoa_r+0x89c>)
 800c86c:	2000      	movs	r0, #0
 800c86e:	f7f3 fd23 	bl	80002b8 <__aeabi_dsub>
 800c872:	4602      	mov	r2, r0
 800c874:	460b      	mov	r3, r1
 800c876:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c87a:	f7f4 f947 	bl	8000b0c <__aeabi_dcmplt>
 800c87e:	2800      	cmp	r0, #0
 800c880:	f43f af14 	beq.w	800c6ac <_dtoa_r+0x43c>
 800c884:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c886:	1e73      	subs	r3, r6, #1
 800c888:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c88a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c88e:	2b30      	cmp	r3, #48	@ 0x30
 800c890:	d0f8      	beq.n	800c884 <_dtoa_r+0x614>
 800c892:	4647      	mov	r7, r8
 800c894:	e03b      	b.n	800c90e <_dtoa_r+0x69e>
 800c896:	4b9e      	ldr	r3, [pc, #632]	@ (800cb10 <_dtoa_r+0x8a0>)
 800c898:	f7f3 fec6 	bl	8000628 <__aeabi_dmul>
 800c89c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8a0:	e7bc      	b.n	800c81c <_dtoa_r+0x5ac>
 800c8a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c8a6:	4656      	mov	r6, sl
 800c8a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8ac:	4620      	mov	r0, r4
 800c8ae:	4629      	mov	r1, r5
 800c8b0:	f7f3 ffe4 	bl	800087c <__aeabi_ddiv>
 800c8b4:	f7f4 f968 	bl	8000b88 <__aeabi_d2iz>
 800c8b8:	4680      	mov	r8, r0
 800c8ba:	f7f3 fe4b 	bl	8000554 <__aeabi_i2d>
 800c8be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8c2:	f7f3 feb1 	bl	8000628 <__aeabi_dmul>
 800c8c6:	4602      	mov	r2, r0
 800c8c8:	460b      	mov	r3, r1
 800c8ca:	4620      	mov	r0, r4
 800c8cc:	4629      	mov	r1, r5
 800c8ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c8d2:	f7f3 fcf1 	bl	80002b8 <__aeabi_dsub>
 800c8d6:	f806 4b01 	strb.w	r4, [r6], #1
 800c8da:	9d03      	ldr	r5, [sp, #12]
 800c8dc:	eba6 040a 	sub.w	r4, r6, sl
 800c8e0:	42a5      	cmp	r5, r4
 800c8e2:	4602      	mov	r2, r0
 800c8e4:	460b      	mov	r3, r1
 800c8e6:	d133      	bne.n	800c950 <_dtoa_r+0x6e0>
 800c8e8:	f7f3 fce8 	bl	80002bc <__adddf3>
 800c8ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8f0:	4604      	mov	r4, r0
 800c8f2:	460d      	mov	r5, r1
 800c8f4:	f7f4 f928 	bl	8000b48 <__aeabi_dcmpgt>
 800c8f8:	b9c0      	cbnz	r0, 800c92c <_dtoa_r+0x6bc>
 800c8fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8fe:	4620      	mov	r0, r4
 800c900:	4629      	mov	r1, r5
 800c902:	f7f4 f8f9 	bl	8000af8 <__aeabi_dcmpeq>
 800c906:	b110      	cbz	r0, 800c90e <_dtoa_r+0x69e>
 800c908:	f018 0f01 	tst.w	r8, #1
 800c90c:	d10e      	bne.n	800c92c <_dtoa_r+0x6bc>
 800c90e:	9902      	ldr	r1, [sp, #8]
 800c910:	4648      	mov	r0, r9
 800c912:	f000 ff09 	bl	800d728 <_Bfree>
 800c916:	2300      	movs	r3, #0
 800c918:	7033      	strb	r3, [r6, #0]
 800c91a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c91c:	3701      	adds	r7, #1
 800c91e:	601f      	str	r7, [r3, #0]
 800c920:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c922:	2b00      	cmp	r3, #0
 800c924:	f000 824b 	beq.w	800cdbe <_dtoa_r+0xb4e>
 800c928:	601e      	str	r6, [r3, #0]
 800c92a:	e248      	b.n	800cdbe <_dtoa_r+0xb4e>
 800c92c:	46b8      	mov	r8, r7
 800c92e:	4633      	mov	r3, r6
 800c930:	461e      	mov	r6, r3
 800c932:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c936:	2a39      	cmp	r2, #57	@ 0x39
 800c938:	d106      	bne.n	800c948 <_dtoa_r+0x6d8>
 800c93a:	459a      	cmp	sl, r3
 800c93c:	d1f8      	bne.n	800c930 <_dtoa_r+0x6c0>
 800c93e:	2230      	movs	r2, #48	@ 0x30
 800c940:	f108 0801 	add.w	r8, r8, #1
 800c944:	f88a 2000 	strb.w	r2, [sl]
 800c948:	781a      	ldrb	r2, [r3, #0]
 800c94a:	3201      	adds	r2, #1
 800c94c:	701a      	strb	r2, [r3, #0]
 800c94e:	e7a0      	b.n	800c892 <_dtoa_r+0x622>
 800c950:	4b6f      	ldr	r3, [pc, #444]	@ (800cb10 <_dtoa_r+0x8a0>)
 800c952:	2200      	movs	r2, #0
 800c954:	f7f3 fe68 	bl	8000628 <__aeabi_dmul>
 800c958:	2200      	movs	r2, #0
 800c95a:	2300      	movs	r3, #0
 800c95c:	4604      	mov	r4, r0
 800c95e:	460d      	mov	r5, r1
 800c960:	f7f4 f8ca 	bl	8000af8 <__aeabi_dcmpeq>
 800c964:	2800      	cmp	r0, #0
 800c966:	d09f      	beq.n	800c8a8 <_dtoa_r+0x638>
 800c968:	e7d1      	b.n	800c90e <_dtoa_r+0x69e>
 800c96a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c96c:	2a00      	cmp	r2, #0
 800c96e:	f000 80ea 	beq.w	800cb46 <_dtoa_r+0x8d6>
 800c972:	9a07      	ldr	r2, [sp, #28]
 800c974:	2a01      	cmp	r2, #1
 800c976:	f300 80cd 	bgt.w	800cb14 <_dtoa_r+0x8a4>
 800c97a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c97c:	2a00      	cmp	r2, #0
 800c97e:	f000 80c1 	beq.w	800cb04 <_dtoa_r+0x894>
 800c982:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c986:	9c08      	ldr	r4, [sp, #32]
 800c988:	9e00      	ldr	r6, [sp, #0]
 800c98a:	9a00      	ldr	r2, [sp, #0]
 800c98c:	441a      	add	r2, r3
 800c98e:	9200      	str	r2, [sp, #0]
 800c990:	9a06      	ldr	r2, [sp, #24]
 800c992:	2101      	movs	r1, #1
 800c994:	441a      	add	r2, r3
 800c996:	4648      	mov	r0, r9
 800c998:	9206      	str	r2, [sp, #24]
 800c99a:	f000 ffc3 	bl	800d924 <__i2b>
 800c99e:	4605      	mov	r5, r0
 800c9a0:	b166      	cbz	r6, 800c9bc <_dtoa_r+0x74c>
 800c9a2:	9b06      	ldr	r3, [sp, #24]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	dd09      	ble.n	800c9bc <_dtoa_r+0x74c>
 800c9a8:	42b3      	cmp	r3, r6
 800c9aa:	9a00      	ldr	r2, [sp, #0]
 800c9ac:	bfa8      	it	ge
 800c9ae:	4633      	movge	r3, r6
 800c9b0:	1ad2      	subs	r2, r2, r3
 800c9b2:	9200      	str	r2, [sp, #0]
 800c9b4:	9a06      	ldr	r2, [sp, #24]
 800c9b6:	1af6      	subs	r6, r6, r3
 800c9b8:	1ad3      	subs	r3, r2, r3
 800c9ba:	9306      	str	r3, [sp, #24]
 800c9bc:	9b08      	ldr	r3, [sp, #32]
 800c9be:	b30b      	cbz	r3, 800ca04 <_dtoa_r+0x794>
 800c9c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	f000 80c6 	beq.w	800cb54 <_dtoa_r+0x8e4>
 800c9c8:	2c00      	cmp	r4, #0
 800c9ca:	f000 80c0 	beq.w	800cb4e <_dtoa_r+0x8de>
 800c9ce:	4629      	mov	r1, r5
 800c9d0:	4622      	mov	r2, r4
 800c9d2:	4648      	mov	r0, r9
 800c9d4:	f001 f85e 	bl	800da94 <__pow5mult>
 800c9d8:	9a02      	ldr	r2, [sp, #8]
 800c9da:	4601      	mov	r1, r0
 800c9dc:	4605      	mov	r5, r0
 800c9de:	4648      	mov	r0, r9
 800c9e0:	f000 ffb6 	bl	800d950 <__multiply>
 800c9e4:	9902      	ldr	r1, [sp, #8]
 800c9e6:	4680      	mov	r8, r0
 800c9e8:	4648      	mov	r0, r9
 800c9ea:	f000 fe9d 	bl	800d728 <_Bfree>
 800c9ee:	9b08      	ldr	r3, [sp, #32]
 800c9f0:	1b1b      	subs	r3, r3, r4
 800c9f2:	9308      	str	r3, [sp, #32]
 800c9f4:	f000 80b1 	beq.w	800cb5a <_dtoa_r+0x8ea>
 800c9f8:	9a08      	ldr	r2, [sp, #32]
 800c9fa:	4641      	mov	r1, r8
 800c9fc:	4648      	mov	r0, r9
 800c9fe:	f001 f849 	bl	800da94 <__pow5mult>
 800ca02:	9002      	str	r0, [sp, #8]
 800ca04:	2101      	movs	r1, #1
 800ca06:	4648      	mov	r0, r9
 800ca08:	f000 ff8c 	bl	800d924 <__i2b>
 800ca0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca0e:	4604      	mov	r4, r0
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	f000 81d8 	beq.w	800cdc6 <_dtoa_r+0xb56>
 800ca16:	461a      	mov	r2, r3
 800ca18:	4601      	mov	r1, r0
 800ca1a:	4648      	mov	r0, r9
 800ca1c:	f001 f83a 	bl	800da94 <__pow5mult>
 800ca20:	9b07      	ldr	r3, [sp, #28]
 800ca22:	2b01      	cmp	r3, #1
 800ca24:	4604      	mov	r4, r0
 800ca26:	f300 809f 	bgt.w	800cb68 <_dtoa_r+0x8f8>
 800ca2a:	9b04      	ldr	r3, [sp, #16]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	f040 8097 	bne.w	800cb60 <_dtoa_r+0x8f0>
 800ca32:	9b05      	ldr	r3, [sp, #20]
 800ca34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	f040 8093 	bne.w	800cb64 <_dtoa_r+0x8f4>
 800ca3e:	9b05      	ldr	r3, [sp, #20]
 800ca40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ca44:	0d1b      	lsrs	r3, r3, #20
 800ca46:	051b      	lsls	r3, r3, #20
 800ca48:	b133      	cbz	r3, 800ca58 <_dtoa_r+0x7e8>
 800ca4a:	9b00      	ldr	r3, [sp, #0]
 800ca4c:	3301      	adds	r3, #1
 800ca4e:	9300      	str	r3, [sp, #0]
 800ca50:	9b06      	ldr	r3, [sp, #24]
 800ca52:	3301      	adds	r3, #1
 800ca54:	9306      	str	r3, [sp, #24]
 800ca56:	2301      	movs	r3, #1
 800ca58:	9308      	str	r3, [sp, #32]
 800ca5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	f000 81b8 	beq.w	800cdd2 <_dtoa_r+0xb62>
 800ca62:	6923      	ldr	r3, [r4, #16]
 800ca64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ca68:	6918      	ldr	r0, [r3, #16]
 800ca6a:	f000 ff0f 	bl	800d88c <__hi0bits>
 800ca6e:	f1c0 0020 	rsb	r0, r0, #32
 800ca72:	9b06      	ldr	r3, [sp, #24]
 800ca74:	4418      	add	r0, r3
 800ca76:	f010 001f 	ands.w	r0, r0, #31
 800ca7a:	f000 8082 	beq.w	800cb82 <_dtoa_r+0x912>
 800ca7e:	f1c0 0320 	rsb	r3, r0, #32
 800ca82:	2b04      	cmp	r3, #4
 800ca84:	dd73      	ble.n	800cb6e <_dtoa_r+0x8fe>
 800ca86:	9b00      	ldr	r3, [sp, #0]
 800ca88:	f1c0 001c 	rsb	r0, r0, #28
 800ca8c:	4403      	add	r3, r0
 800ca8e:	9300      	str	r3, [sp, #0]
 800ca90:	9b06      	ldr	r3, [sp, #24]
 800ca92:	4403      	add	r3, r0
 800ca94:	4406      	add	r6, r0
 800ca96:	9306      	str	r3, [sp, #24]
 800ca98:	9b00      	ldr	r3, [sp, #0]
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	dd05      	ble.n	800caaa <_dtoa_r+0x83a>
 800ca9e:	9902      	ldr	r1, [sp, #8]
 800caa0:	461a      	mov	r2, r3
 800caa2:	4648      	mov	r0, r9
 800caa4:	f001 f850 	bl	800db48 <__lshift>
 800caa8:	9002      	str	r0, [sp, #8]
 800caaa:	9b06      	ldr	r3, [sp, #24]
 800caac:	2b00      	cmp	r3, #0
 800caae:	dd05      	ble.n	800cabc <_dtoa_r+0x84c>
 800cab0:	4621      	mov	r1, r4
 800cab2:	461a      	mov	r2, r3
 800cab4:	4648      	mov	r0, r9
 800cab6:	f001 f847 	bl	800db48 <__lshift>
 800caba:	4604      	mov	r4, r0
 800cabc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d061      	beq.n	800cb86 <_dtoa_r+0x916>
 800cac2:	9802      	ldr	r0, [sp, #8]
 800cac4:	4621      	mov	r1, r4
 800cac6:	f001 f8ab 	bl	800dc20 <__mcmp>
 800caca:	2800      	cmp	r0, #0
 800cacc:	da5b      	bge.n	800cb86 <_dtoa_r+0x916>
 800cace:	2300      	movs	r3, #0
 800cad0:	9902      	ldr	r1, [sp, #8]
 800cad2:	220a      	movs	r2, #10
 800cad4:	4648      	mov	r0, r9
 800cad6:	f000 fe49 	bl	800d76c <__multadd>
 800cada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cadc:	9002      	str	r0, [sp, #8]
 800cade:	f107 38ff 	add.w	r8, r7, #4294967295
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	f000 8177 	beq.w	800cdd6 <_dtoa_r+0xb66>
 800cae8:	4629      	mov	r1, r5
 800caea:	2300      	movs	r3, #0
 800caec:	220a      	movs	r2, #10
 800caee:	4648      	mov	r0, r9
 800caf0:	f000 fe3c 	bl	800d76c <__multadd>
 800caf4:	f1bb 0f00 	cmp.w	fp, #0
 800caf8:	4605      	mov	r5, r0
 800cafa:	dc6f      	bgt.n	800cbdc <_dtoa_r+0x96c>
 800cafc:	9b07      	ldr	r3, [sp, #28]
 800cafe:	2b02      	cmp	r3, #2
 800cb00:	dc49      	bgt.n	800cb96 <_dtoa_r+0x926>
 800cb02:	e06b      	b.n	800cbdc <_dtoa_r+0x96c>
 800cb04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cb06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cb0a:	e73c      	b.n	800c986 <_dtoa_r+0x716>
 800cb0c:	3fe00000 	.word	0x3fe00000
 800cb10:	40240000 	.word	0x40240000
 800cb14:	9b03      	ldr	r3, [sp, #12]
 800cb16:	1e5c      	subs	r4, r3, #1
 800cb18:	9b08      	ldr	r3, [sp, #32]
 800cb1a:	42a3      	cmp	r3, r4
 800cb1c:	db09      	blt.n	800cb32 <_dtoa_r+0x8c2>
 800cb1e:	1b1c      	subs	r4, r3, r4
 800cb20:	9b03      	ldr	r3, [sp, #12]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	f6bf af30 	bge.w	800c988 <_dtoa_r+0x718>
 800cb28:	9b00      	ldr	r3, [sp, #0]
 800cb2a:	9a03      	ldr	r2, [sp, #12]
 800cb2c:	1a9e      	subs	r6, r3, r2
 800cb2e:	2300      	movs	r3, #0
 800cb30:	e72b      	b.n	800c98a <_dtoa_r+0x71a>
 800cb32:	9b08      	ldr	r3, [sp, #32]
 800cb34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cb36:	9408      	str	r4, [sp, #32]
 800cb38:	1ae3      	subs	r3, r4, r3
 800cb3a:	441a      	add	r2, r3
 800cb3c:	9e00      	ldr	r6, [sp, #0]
 800cb3e:	9b03      	ldr	r3, [sp, #12]
 800cb40:	920d      	str	r2, [sp, #52]	@ 0x34
 800cb42:	2400      	movs	r4, #0
 800cb44:	e721      	b.n	800c98a <_dtoa_r+0x71a>
 800cb46:	9c08      	ldr	r4, [sp, #32]
 800cb48:	9e00      	ldr	r6, [sp, #0]
 800cb4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cb4c:	e728      	b.n	800c9a0 <_dtoa_r+0x730>
 800cb4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cb52:	e751      	b.n	800c9f8 <_dtoa_r+0x788>
 800cb54:	9a08      	ldr	r2, [sp, #32]
 800cb56:	9902      	ldr	r1, [sp, #8]
 800cb58:	e750      	b.n	800c9fc <_dtoa_r+0x78c>
 800cb5a:	f8cd 8008 	str.w	r8, [sp, #8]
 800cb5e:	e751      	b.n	800ca04 <_dtoa_r+0x794>
 800cb60:	2300      	movs	r3, #0
 800cb62:	e779      	b.n	800ca58 <_dtoa_r+0x7e8>
 800cb64:	9b04      	ldr	r3, [sp, #16]
 800cb66:	e777      	b.n	800ca58 <_dtoa_r+0x7e8>
 800cb68:	2300      	movs	r3, #0
 800cb6a:	9308      	str	r3, [sp, #32]
 800cb6c:	e779      	b.n	800ca62 <_dtoa_r+0x7f2>
 800cb6e:	d093      	beq.n	800ca98 <_dtoa_r+0x828>
 800cb70:	9a00      	ldr	r2, [sp, #0]
 800cb72:	331c      	adds	r3, #28
 800cb74:	441a      	add	r2, r3
 800cb76:	9200      	str	r2, [sp, #0]
 800cb78:	9a06      	ldr	r2, [sp, #24]
 800cb7a:	441a      	add	r2, r3
 800cb7c:	441e      	add	r6, r3
 800cb7e:	9206      	str	r2, [sp, #24]
 800cb80:	e78a      	b.n	800ca98 <_dtoa_r+0x828>
 800cb82:	4603      	mov	r3, r0
 800cb84:	e7f4      	b.n	800cb70 <_dtoa_r+0x900>
 800cb86:	9b03      	ldr	r3, [sp, #12]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	46b8      	mov	r8, r7
 800cb8c:	dc20      	bgt.n	800cbd0 <_dtoa_r+0x960>
 800cb8e:	469b      	mov	fp, r3
 800cb90:	9b07      	ldr	r3, [sp, #28]
 800cb92:	2b02      	cmp	r3, #2
 800cb94:	dd1e      	ble.n	800cbd4 <_dtoa_r+0x964>
 800cb96:	f1bb 0f00 	cmp.w	fp, #0
 800cb9a:	f47f adb1 	bne.w	800c700 <_dtoa_r+0x490>
 800cb9e:	4621      	mov	r1, r4
 800cba0:	465b      	mov	r3, fp
 800cba2:	2205      	movs	r2, #5
 800cba4:	4648      	mov	r0, r9
 800cba6:	f000 fde1 	bl	800d76c <__multadd>
 800cbaa:	4601      	mov	r1, r0
 800cbac:	4604      	mov	r4, r0
 800cbae:	9802      	ldr	r0, [sp, #8]
 800cbb0:	f001 f836 	bl	800dc20 <__mcmp>
 800cbb4:	2800      	cmp	r0, #0
 800cbb6:	f77f ada3 	ble.w	800c700 <_dtoa_r+0x490>
 800cbba:	4656      	mov	r6, sl
 800cbbc:	2331      	movs	r3, #49	@ 0x31
 800cbbe:	f806 3b01 	strb.w	r3, [r6], #1
 800cbc2:	f108 0801 	add.w	r8, r8, #1
 800cbc6:	e59f      	b.n	800c708 <_dtoa_r+0x498>
 800cbc8:	9c03      	ldr	r4, [sp, #12]
 800cbca:	46b8      	mov	r8, r7
 800cbcc:	4625      	mov	r5, r4
 800cbce:	e7f4      	b.n	800cbba <_dtoa_r+0x94a>
 800cbd0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cbd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	f000 8101 	beq.w	800cdde <_dtoa_r+0xb6e>
 800cbdc:	2e00      	cmp	r6, #0
 800cbde:	dd05      	ble.n	800cbec <_dtoa_r+0x97c>
 800cbe0:	4629      	mov	r1, r5
 800cbe2:	4632      	mov	r2, r6
 800cbe4:	4648      	mov	r0, r9
 800cbe6:	f000 ffaf 	bl	800db48 <__lshift>
 800cbea:	4605      	mov	r5, r0
 800cbec:	9b08      	ldr	r3, [sp, #32]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d05c      	beq.n	800ccac <_dtoa_r+0xa3c>
 800cbf2:	6869      	ldr	r1, [r5, #4]
 800cbf4:	4648      	mov	r0, r9
 800cbf6:	f000 fd57 	bl	800d6a8 <_Balloc>
 800cbfa:	4606      	mov	r6, r0
 800cbfc:	b928      	cbnz	r0, 800cc0a <_dtoa_r+0x99a>
 800cbfe:	4b82      	ldr	r3, [pc, #520]	@ (800ce08 <_dtoa_r+0xb98>)
 800cc00:	4602      	mov	r2, r0
 800cc02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cc06:	f7ff bb4a 	b.w	800c29e <_dtoa_r+0x2e>
 800cc0a:	692a      	ldr	r2, [r5, #16]
 800cc0c:	3202      	adds	r2, #2
 800cc0e:	0092      	lsls	r2, r2, #2
 800cc10:	f105 010c 	add.w	r1, r5, #12
 800cc14:	300c      	adds	r0, #12
 800cc16:	f7ff fa66 	bl	800c0e6 <memcpy>
 800cc1a:	2201      	movs	r2, #1
 800cc1c:	4631      	mov	r1, r6
 800cc1e:	4648      	mov	r0, r9
 800cc20:	f000 ff92 	bl	800db48 <__lshift>
 800cc24:	f10a 0301 	add.w	r3, sl, #1
 800cc28:	9300      	str	r3, [sp, #0]
 800cc2a:	eb0a 030b 	add.w	r3, sl, fp
 800cc2e:	9308      	str	r3, [sp, #32]
 800cc30:	9b04      	ldr	r3, [sp, #16]
 800cc32:	f003 0301 	and.w	r3, r3, #1
 800cc36:	462f      	mov	r7, r5
 800cc38:	9306      	str	r3, [sp, #24]
 800cc3a:	4605      	mov	r5, r0
 800cc3c:	9b00      	ldr	r3, [sp, #0]
 800cc3e:	9802      	ldr	r0, [sp, #8]
 800cc40:	4621      	mov	r1, r4
 800cc42:	f103 3bff 	add.w	fp, r3, #4294967295
 800cc46:	f7ff fa8b 	bl	800c160 <quorem>
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	3330      	adds	r3, #48	@ 0x30
 800cc4e:	9003      	str	r0, [sp, #12]
 800cc50:	4639      	mov	r1, r7
 800cc52:	9802      	ldr	r0, [sp, #8]
 800cc54:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc56:	f000 ffe3 	bl	800dc20 <__mcmp>
 800cc5a:	462a      	mov	r2, r5
 800cc5c:	9004      	str	r0, [sp, #16]
 800cc5e:	4621      	mov	r1, r4
 800cc60:	4648      	mov	r0, r9
 800cc62:	f000 fff9 	bl	800dc58 <__mdiff>
 800cc66:	68c2      	ldr	r2, [r0, #12]
 800cc68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc6a:	4606      	mov	r6, r0
 800cc6c:	bb02      	cbnz	r2, 800ccb0 <_dtoa_r+0xa40>
 800cc6e:	4601      	mov	r1, r0
 800cc70:	9802      	ldr	r0, [sp, #8]
 800cc72:	f000 ffd5 	bl	800dc20 <__mcmp>
 800cc76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc78:	4602      	mov	r2, r0
 800cc7a:	4631      	mov	r1, r6
 800cc7c:	4648      	mov	r0, r9
 800cc7e:	920c      	str	r2, [sp, #48]	@ 0x30
 800cc80:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc82:	f000 fd51 	bl	800d728 <_Bfree>
 800cc86:	9b07      	ldr	r3, [sp, #28]
 800cc88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cc8a:	9e00      	ldr	r6, [sp, #0]
 800cc8c:	ea42 0103 	orr.w	r1, r2, r3
 800cc90:	9b06      	ldr	r3, [sp, #24]
 800cc92:	4319      	orrs	r1, r3
 800cc94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc96:	d10d      	bne.n	800ccb4 <_dtoa_r+0xa44>
 800cc98:	2b39      	cmp	r3, #57	@ 0x39
 800cc9a:	d027      	beq.n	800ccec <_dtoa_r+0xa7c>
 800cc9c:	9a04      	ldr	r2, [sp, #16]
 800cc9e:	2a00      	cmp	r2, #0
 800cca0:	dd01      	ble.n	800cca6 <_dtoa_r+0xa36>
 800cca2:	9b03      	ldr	r3, [sp, #12]
 800cca4:	3331      	adds	r3, #49	@ 0x31
 800cca6:	f88b 3000 	strb.w	r3, [fp]
 800ccaa:	e52e      	b.n	800c70a <_dtoa_r+0x49a>
 800ccac:	4628      	mov	r0, r5
 800ccae:	e7b9      	b.n	800cc24 <_dtoa_r+0x9b4>
 800ccb0:	2201      	movs	r2, #1
 800ccb2:	e7e2      	b.n	800cc7a <_dtoa_r+0xa0a>
 800ccb4:	9904      	ldr	r1, [sp, #16]
 800ccb6:	2900      	cmp	r1, #0
 800ccb8:	db04      	blt.n	800ccc4 <_dtoa_r+0xa54>
 800ccba:	9807      	ldr	r0, [sp, #28]
 800ccbc:	4301      	orrs	r1, r0
 800ccbe:	9806      	ldr	r0, [sp, #24]
 800ccc0:	4301      	orrs	r1, r0
 800ccc2:	d120      	bne.n	800cd06 <_dtoa_r+0xa96>
 800ccc4:	2a00      	cmp	r2, #0
 800ccc6:	ddee      	ble.n	800cca6 <_dtoa_r+0xa36>
 800ccc8:	9902      	ldr	r1, [sp, #8]
 800ccca:	9300      	str	r3, [sp, #0]
 800cccc:	2201      	movs	r2, #1
 800ccce:	4648      	mov	r0, r9
 800ccd0:	f000 ff3a 	bl	800db48 <__lshift>
 800ccd4:	4621      	mov	r1, r4
 800ccd6:	9002      	str	r0, [sp, #8]
 800ccd8:	f000 ffa2 	bl	800dc20 <__mcmp>
 800ccdc:	2800      	cmp	r0, #0
 800ccde:	9b00      	ldr	r3, [sp, #0]
 800cce0:	dc02      	bgt.n	800cce8 <_dtoa_r+0xa78>
 800cce2:	d1e0      	bne.n	800cca6 <_dtoa_r+0xa36>
 800cce4:	07da      	lsls	r2, r3, #31
 800cce6:	d5de      	bpl.n	800cca6 <_dtoa_r+0xa36>
 800cce8:	2b39      	cmp	r3, #57	@ 0x39
 800ccea:	d1da      	bne.n	800cca2 <_dtoa_r+0xa32>
 800ccec:	2339      	movs	r3, #57	@ 0x39
 800ccee:	f88b 3000 	strb.w	r3, [fp]
 800ccf2:	4633      	mov	r3, r6
 800ccf4:	461e      	mov	r6, r3
 800ccf6:	3b01      	subs	r3, #1
 800ccf8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ccfc:	2a39      	cmp	r2, #57	@ 0x39
 800ccfe:	d04e      	beq.n	800cd9e <_dtoa_r+0xb2e>
 800cd00:	3201      	adds	r2, #1
 800cd02:	701a      	strb	r2, [r3, #0]
 800cd04:	e501      	b.n	800c70a <_dtoa_r+0x49a>
 800cd06:	2a00      	cmp	r2, #0
 800cd08:	dd03      	ble.n	800cd12 <_dtoa_r+0xaa2>
 800cd0a:	2b39      	cmp	r3, #57	@ 0x39
 800cd0c:	d0ee      	beq.n	800ccec <_dtoa_r+0xa7c>
 800cd0e:	3301      	adds	r3, #1
 800cd10:	e7c9      	b.n	800cca6 <_dtoa_r+0xa36>
 800cd12:	9a00      	ldr	r2, [sp, #0]
 800cd14:	9908      	ldr	r1, [sp, #32]
 800cd16:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cd1a:	428a      	cmp	r2, r1
 800cd1c:	d028      	beq.n	800cd70 <_dtoa_r+0xb00>
 800cd1e:	9902      	ldr	r1, [sp, #8]
 800cd20:	2300      	movs	r3, #0
 800cd22:	220a      	movs	r2, #10
 800cd24:	4648      	mov	r0, r9
 800cd26:	f000 fd21 	bl	800d76c <__multadd>
 800cd2a:	42af      	cmp	r7, r5
 800cd2c:	9002      	str	r0, [sp, #8]
 800cd2e:	f04f 0300 	mov.w	r3, #0
 800cd32:	f04f 020a 	mov.w	r2, #10
 800cd36:	4639      	mov	r1, r7
 800cd38:	4648      	mov	r0, r9
 800cd3a:	d107      	bne.n	800cd4c <_dtoa_r+0xadc>
 800cd3c:	f000 fd16 	bl	800d76c <__multadd>
 800cd40:	4607      	mov	r7, r0
 800cd42:	4605      	mov	r5, r0
 800cd44:	9b00      	ldr	r3, [sp, #0]
 800cd46:	3301      	adds	r3, #1
 800cd48:	9300      	str	r3, [sp, #0]
 800cd4a:	e777      	b.n	800cc3c <_dtoa_r+0x9cc>
 800cd4c:	f000 fd0e 	bl	800d76c <__multadd>
 800cd50:	4629      	mov	r1, r5
 800cd52:	4607      	mov	r7, r0
 800cd54:	2300      	movs	r3, #0
 800cd56:	220a      	movs	r2, #10
 800cd58:	4648      	mov	r0, r9
 800cd5a:	f000 fd07 	bl	800d76c <__multadd>
 800cd5e:	4605      	mov	r5, r0
 800cd60:	e7f0      	b.n	800cd44 <_dtoa_r+0xad4>
 800cd62:	f1bb 0f00 	cmp.w	fp, #0
 800cd66:	bfcc      	ite	gt
 800cd68:	465e      	movgt	r6, fp
 800cd6a:	2601      	movle	r6, #1
 800cd6c:	4456      	add	r6, sl
 800cd6e:	2700      	movs	r7, #0
 800cd70:	9902      	ldr	r1, [sp, #8]
 800cd72:	9300      	str	r3, [sp, #0]
 800cd74:	2201      	movs	r2, #1
 800cd76:	4648      	mov	r0, r9
 800cd78:	f000 fee6 	bl	800db48 <__lshift>
 800cd7c:	4621      	mov	r1, r4
 800cd7e:	9002      	str	r0, [sp, #8]
 800cd80:	f000 ff4e 	bl	800dc20 <__mcmp>
 800cd84:	2800      	cmp	r0, #0
 800cd86:	dcb4      	bgt.n	800ccf2 <_dtoa_r+0xa82>
 800cd88:	d102      	bne.n	800cd90 <_dtoa_r+0xb20>
 800cd8a:	9b00      	ldr	r3, [sp, #0]
 800cd8c:	07db      	lsls	r3, r3, #31
 800cd8e:	d4b0      	bmi.n	800ccf2 <_dtoa_r+0xa82>
 800cd90:	4633      	mov	r3, r6
 800cd92:	461e      	mov	r6, r3
 800cd94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd98:	2a30      	cmp	r2, #48	@ 0x30
 800cd9a:	d0fa      	beq.n	800cd92 <_dtoa_r+0xb22>
 800cd9c:	e4b5      	b.n	800c70a <_dtoa_r+0x49a>
 800cd9e:	459a      	cmp	sl, r3
 800cda0:	d1a8      	bne.n	800ccf4 <_dtoa_r+0xa84>
 800cda2:	2331      	movs	r3, #49	@ 0x31
 800cda4:	f108 0801 	add.w	r8, r8, #1
 800cda8:	f88a 3000 	strb.w	r3, [sl]
 800cdac:	e4ad      	b.n	800c70a <_dtoa_r+0x49a>
 800cdae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cdb0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ce0c <_dtoa_r+0xb9c>
 800cdb4:	b11b      	cbz	r3, 800cdbe <_dtoa_r+0xb4e>
 800cdb6:	f10a 0308 	add.w	r3, sl, #8
 800cdba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cdbc:	6013      	str	r3, [r2, #0]
 800cdbe:	4650      	mov	r0, sl
 800cdc0:	b017      	add	sp, #92	@ 0x5c
 800cdc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdc6:	9b07      	ldr	r3, [sp, #28]
 800cdc8:	2b01      	cmp	r3, #1
 800cdca:	f77f ae2e 	ble.w	800ca2a <_dtoa_r+0x7ba>
 800cdce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cdd0:	9308      	str	r3, [sp, #32]
 800cdd2:	2001      	movs	r0, #1
 800cdd4:	e64d      	b.n	800ca72 <_dtoa_r+0x802>
 800cdd6:	f1bb 0f00 	cmp.w	fp, #0
 800cdda:	f77f aed9 	ble.w	800cb90 <_dtoa_r+0x920>
 800cdde:	4656      	mov	r6, sl
 800cde0:	9802      	ldr	r0, [sp, #8]
 800cde2:	4621      	mov	r1, r4
 800cde4:	f7ff f9bc 	bl	800c160 <quorem>
 800cde8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cdec:	f806 3b01 	strb.w	r3, [r6], #1
 800cdf0:	eba6 020a 	sub.w	r2, r6, sl
 800cdf4:	4593      	cmp	fp, r2
 800cdf6:	ddb4      	ble.n	800cd62 <_dtoa_r+0xaf2>
 800cdf8:	9902      	ldr	r1, [sp, #8]
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	220a      	movs	r2, #10
 800cdfe:	4648      	mov	r0, r9
 800ce00:	f000 fcb4 	bl	800d76c <__multadd>
 800ce04:	9002      	str	r0, [sp, #8]
 800ce06:	e7eb      	b.n	800cde0 <_dtoa_r+0xb70>
 800ce08:	0800fd85 	.word	0x0800fd85
 800ce0c:	0800fd20 	.word	0x0800fd20

0800ce10 <_free_r>:
 800ce10:	b538      	push	{r3, r4, r5, lr}
 800ce12:	4605      	mov	r5, r0
 800ce14:	2900      	cmp	r1, #0
 800ce16:	d041      	beq.n	800ce9c <_free_r+0x8c>
 800ce18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce1c:	1f0c      	subs	r4, r1, #4
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	bfb8      	it	lt
 800ce22:	18e4      	addlt	r4, r4, r3
 800ce24:	f000 fc34 	bl	800d690 <__malloc_lock>
 800ce28:	4a1d      	ldr	r2, [pc, #116]	@ (800cea0 <_free_r+0x90>)
 800ce2a:	6813      	ldr	r3, [r2, #0]
 800ce2c:	b933      	cbnz	r3, 800ce3c <_free_r+0x2c>
 800ce2e:	6063      	str	r3, [r4, #4]
 800ce30:	6014      	str	r4, [r2, #0]
 800ce32:	4628      	mov	r0, r5
 800ce34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce38:	f000 bc30 	b.w	800d69c <__malloc_unlock>
 800ce3c:	42a3      	cmp	r3, r4
 800ce3e:	d908      	bls.n	800ce52 <_free_r+0x42>
 800ce40:	6820      	ldr	r0, [r4, #0]
 800ce42:	1821      	adds	r1, r4, r0
 800ce44:	428b      	cmp	r3, r1
 800ce46:	bf01      	itttt	eq
 800ce48:	6819      	ldreq	r1, [r3, #0]
 800ce4a:	685b      	ldreq	r3, [r3, #4]
 800ce4c:	1809      	addeq	r1, r1, r0
 800ce4e:	6021      	streq	r1, [r4, #0]
 800ce50:	e7ed      	b.n	800ce2e <_free_r+0x1e>
 800ce52:	461a      	mov	r2, r3
 800ce54:	685b      	ldr	r3, [r3, #4]
 800ce56:	b10b      	cbz	r3, 800ce5c <_free_r+0x4c>
 800ce58:	42a3      	cmp	r3, r4
 800ce5a:	d9fa      	bls.n	800ce52 <_free_r+0x42>
 800ce5c:	6811      	ldr	r1, [r2, #0]
 800ce5e:	1850      	adds	r0, r2, r1
 800ce60:	42a0      	cmp	r0, r4
 800ce62:	d10b      	bne.n	800ce7c <_free_r+0x6c>
 800ce64:	6820      	ldr	r0, [r4, #0]
 800ce66:	4401      	add	r1, r0
 800ce68:	1850      	adds	r0, r2, r1
 800ce6a:	4283      	cmp	r3, r0
 800ce6c:	6011      	str	r1, [r2, #0]
 800ce6e:	d1e0      	bne.n	800ce32 <_free_r+0x22>
 800ce70:	6818      	ldr	r0, [r3, #0]
 800ce72:	685b      	ldr	r3, [r3, #4]
 800ce74:	6053      	str	r3, [r2, #4]
 800ce76:	4408      	add	r0, r1
 800ce78:	6010      	str	r0, [r2, #0]
 800ce7a:	e7da      	b.n	800ce32 <_free_r+0x22>
 800ce7c:	d902      	bls.n	800ce84 <_free_r+0x74>
 800ce7e:	230c      	movs	r3, #12
 800ce80:	602b      	str	r3, [r5, #0]
 800ce82:	e7d6      	b.n	800ce32 <_free_r+0x22>
 800ce84:	6820      	ldr	r0, [r4, #0]
 800ce86:	1821      	adds	r1, r4, r0
 800ce88:	428b      	cmp	r3, r1
 800ce8a:	bf04      	itt	eq
 800ce8c:	6819      	ldreq	r1, [r3, #0]
 800ce8e:	685b      	ldreq	r3, [r3, #4]
 800ce90:	6063      	str	r3, [r4, #4]
 800ce92:	bf04      	itt	eq
 800ce94:	1809      	addeq	r1, r1, r0
 800ce96:	6021      	streq	r1, [r4, #0]
 800ce98:	6054      	str	r4, [r2, #4]
 800ce9a:	e7ca      	b.n	800ce32 <_free_r+0x22>
 800ce9c:	bd38      	pop	{r3, r4, r5, pc}
 800ce9e:	bf00      	nop
 800cea0:	20000bcc 	.word	0x20000bcc

0800cea4 <rshift>:
 800cea4:	6903      	ldr	r3, [r0, #16]
 800cea6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ceaa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ceae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ceb2:	f100 0414 	add.w	r4, r0, #20
 800ceb6:	dd45      	ble.n	800cf44 <rshift+0xa0>
 800ceb8:	f011 011f 	ands.w	r1, r1, #31
 800cebc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cec0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cec4:	d10c      	bne.n	800cee0 <rshift+0x3c>
 800cec6:	f100 0710 	add.w	r7, r0, #16
 800ceca:	4629      	mov	r1, r5
 800cecc:	42b1      	cmp	r1, r6
 800cece:	d334      	bcc.n	800cf3a <rshift+0x96>
 800ced0:	1a9b      	subs	r3, r3, r2
 800ced2:	009b      	lsls	r3, r3, #2
 800ced4:	1eea      	subs	r2, r5, #3
 800ced6:	4296      	cmp	r6, r2
 800ced8:	bf38      	it	cc
 800ceda:	2300      	movcc	r3, #0
 800cedc:	4423      	add	r3, r4
 800cede:	e015      	b.n	800cf0c <rshift+0x68>
 800cee0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cee4:	f1c1 0820 	rsb	r8, r1, #32
 800cee8:	40cf      	lsrs	r7, r1
 800ceea:	f105 0e04 	add.w	lr, r5, #4
 800ceee:	46a1      	mov	r9, r4
 800cef0:	4576      	cmp	r6, lr
 800cef2:	46f4      	mov	ip, lr
 800cef4:	d815      	bhi.n	800cf22 <rshift+0x7e>
 800cef6:	1a9a      	subs	r2, r3, r2
 800cef8:	0092      	lsls	r2, r2, #2
 800cefa:	3a04      	subs	r2, #4
 800cefc:	3501      	adds	r5, #1
 800cefe:	42ae      	cmp	r6, r5
 800cf00:	bf38      	it	cc
 800cf02:	2200      	movcc	r2, #0
 800cf04:	18a3      	adds	r3, r4, r2
 800cf06:	50a7      	str	r7, [r4, r2]
 800cf08:	b107      	cbz	r7, 800cf0c <rshift+0x68>
 800cf0a:	3304      	adds	r3, #4
 800cf0c:	1b1a      	subs	r2, r3, r4
 800cf0e:	42a3      	cmp	r3, r4
 800cf10:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cf14:	bf08      	it	eq
 800cf16:	2300      	moveq	r3, #0
 800cf18:	6102      	str	r2, [r0, #16]
 800cf1a:	bf08      	it	eq
 800cf1c:	6143      	streq	r3, [r0, #20]
 800cf1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf22:	f8dc c000 	ldr.w	ip, [ip]
 800cf26:	fa0c fc08 	lsl.w	ip, ip, r8
 800cf2a:	ea4c 0707 	orr.w	r7, ip, r7
 800cf2e:	f849 7b04 	str.w	r7, [r9], #4
 800cf32:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cf36:	40cf      	lsrs	r7, r1
 800cf38:	e7da      	b.n	800cef0 <rshift+0x4c>
 800cf3a:	f851 cb04 	ldr.w	ip, [r1], #4
 800cf3e:	f847 cf04 	str.w	ip, [r7, #4]!
 800cf42:	e7c3      	b.n	800cecc <rshift+0x28>
 800cf44:	4623      	mov	r3, r4
 800cf46:	e7e1      	b.n	800cf0c <rshift+0x68>

0800cf48 <__hexdig_fun>:
 800cf48:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cf4c:	2b09      	cmp	r3, #9
 800cf4e:	d802      	bhi.n	800cf56 <__hexdig_fun+0xe>
 800cf50:	3820      	subs	r0, #32
 800cf52:	b2c0      	uxtb	r0, r0
 800cf54:	4770      	bx	lr
 800cf56:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cf5a:	2b05      	cmp	r3, #5
 800cf5c:	d801      	bhi.n	800cf62 <__hexdig_fun+0x1a>
 800cf5e:	3847      	subs	r0, #71	@ 0x47
 800cf60:	e7f7      	b.n	800cf52 <__hexdig_fun+0xa>
 800cf62:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cf66:	2b05      	cmp	r3, #5
 800cf68:	d801      	bhi.n	800cf6e <__hexdig_fun+0x26>
 800cf6a:	3827      	subs	r0, #39	@ 0x27
 800cf6c:	e7f1      	b.n	800cf52 <__hexdig_fun+0xa>
 800cf6e:	2000      	movs	r0, #0
 800cf70:	4770      	bx	lr
	...

0800cf74 <__gethex>:
 800cf74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf78:	b085      	sub	sp, #20
 800cf7a:	468a      	mov	sl, r1
 800cf7c:	9302      	str	r3, [sp, #8]
 800cf7e:	680b      	ldr	r3, [r1, #0]
 800cf80:	9001      	str	r0, [sp, #4]
 800cf82:	4690      	mov	r8, r2
 800cf84:	1c9c      	adds	r4, r3, #2
 800cf86:	46a1      	mov	r9, r4
 800cf88:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cf8c:	2830      	cmp	r0, #48	@ 0x30
 800cf8e:	d0fa      	beq.n	800cf86 <__gethex+0x12>
 800cf90:	eba9 0303 	sub.w	r3, r9, r3
 800cf94:	f1a3 0b02 	sub.w	fp, r3, #2
 800cf98:	f7ff ffd6 	bl	800cf48 <__hexdig_fun>
 800cf9c:	4605      	mov	r5, r0
 800cf9e:	2800      	cmp	r0, #0
 800cfa0:	d168      	bne.n	800d074 <__gethex+0x100>
 800cfa2:	49a0      	ldr	r1, [pc, #640]	@ (800d224 <__gethex+0x2b0>)
 800cfa4:	2201      	movs	r2, #1
 800cfa6:	4648      	mov	r0, r9
 800cfa8:	f7fe ffa5 	bl	800bef6 <strncmp>
 800cfac:	4607      	mov	r7, r0
 800cfae:	2800      	cmp	r0, #0
 800cfb0:	d167      	bne.n	800d082 <__gethex+0x10e>
 800cfb2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cfb6:	4626      	mov	r6, r4
 800cfb8:	f7ff ffc6 	bl	800cf48 <__hexdig_fun>
 800cfbc:	2800      	cmp	r0, #0
 800cfbe:	d062      	beq.n	800d086 <__gethex+0x112>
 800cfc0:	4623      	mov	r3, r4
 800cfc2:	7818      	ldrb	r0, [r3, #0]
 800cfc4:	2830      	cmp	r0, #48	@ 0x30
 800cfc6:	4699      	mov	r9, r3
 800cfc8:	f103 0301 	add.w	r3, r3, #1
 800cfcc:	d0f9      	beq.n	800cfc2 <__gethex+0x4e>
 800cfce:	f7ff ffbb 	bl	800cf48 <__hexdig_fun>
 800cfd2:	fab0 f580 	clz	r5, r0
 800cfd6:	096d      	lsrs	r5, r5, #5
 800cfd8:	f04f 0b01 	mov.w	fp, #1
 800cfdc:	464a      	mov	r2, r9
 800cfde:	4616      	mov	r6, r2
 800cfe0:	3201      	adds	r2, #1
 800cfe2:	7830      	ldrb	r0, [r6, #0]
 800cfe4:	f7ff ffb0 	bl	800cf48 <__hexdig_fun>
 800cfe8:	2800      	cmp	r0, #0
 800cfea:	d1f8      	bne.n	800cfde <__gethex+0x6a>
 800cfec:	498d      	ldr	r1, [pc, #564]	@ (800d224 <__gethex+0x2b0>)
 800cfee:	2201      	movs	r2, #1
 800cff0:	4630      	mov	r0, r6
 800cff2:	f7fe ff80 	bl	800bef6 <strncmp>
 800cff6:	2800      	cmp	r0, #0
 800cff8:	d13f      	bne.n	800d07a <__gethex+0x106>
 800cffa:	b944      	cbnz	r4, 800d00e <__gethex+0x9a>
 800cffc:	1c74      	adds	r4, r6, #1
 800cffe:	4622      	mov	r2, r4
 800d000:	4616      	mov	r6, r2
 800d002:	3201      	adds	r2, #1
 800d004:	7830      	ldrb	r0, [r6, #0]
 800d006:	f7ff ff9f 	bl	800cf48 <__hexdig_fun>
 800d00a:	2800      	cmp	r0, #0
 800d00c:	d1f8      	bne.n	800d000 <__gethex+0x8c>
 800d00e:	1ba4      	subs	r4, r4, r6
 800d010:	00a7      	lsls	r7, r4, #2
 800d012:	7833      	ldrb	r3, [r6, #0]
 800d014:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d018:	2b50      	cmp	r3, #80	@ 0x50
 800d01a:	d13e      	bne.n	800d09a <__gethex+0x126>
 800d01c:	7873      	ldrb	r3, [r6, #1]
 800d01e:	2b2b      	cmp	r3, #43	@ 0x2b
 800d020:	d033      	beq.n	800d08a <__gethex+0x116>
 800d022:	2b2d      	cmp	r3, #45	@ 0x2d
 800d024:	d034      	beq.n	800d090 <__gethex+0x11c>
 800d026:	1c71      	adds	r1, r6, #1
 800d028:	2400      	movs	r4, #0
 800d02a:	7808      	ldrb	r0, [r1, #0]
 800d02c:	f7ff ff8c 	bl	800cf48 <__hexdig_fun>
 800d030:	1e43      	subs	r3, r0, #1
 800d032:	b2db      	uxtb	r3, r3
 800d034:	2b18      	cmp	r3, #24
 800d036:	d830      	bhi.n	800d09a <__gethex+0x126>
 800d038:	f1a0 0210 	sub.w	r2, r0, #16
 800d03c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d040:	f7ff ff82 	bl	800cf48 <__hexdig_fun>
 800d044:	f100 3cff 	add.w	ip, r0, #4294967295
 800d048:	fa5f fc8c 	uxtb.w	ip, ip
 800d04c:	f1bc 0f18 	cmp.w	ip, #24
 800d050:	f04f 030a 	mov.w	r3, #10
 800d054:	d91e      	bls.n	800d094 <__gethex+0x120>
 800d056:	b104      	cbz	r4, 800d05a <__gethex+0xe6>
 800d058:	4252      	negs	r2, r2
 800d05a:	4417      	add	r7, r2
 800d05c:	f8ca 1000 	str.w	r1, [sl]
 800d060:	b1ed      	cbz	r5, 800d09e <__gethex+0x12a>
 800d062:	f1bb 0f00 	cmp.w	fp, #0
 800d066:	bf0c      	ite	eq
 800d068:	2506      	moveq	r5, #6
 800d06a:	2500      	movne	r5, #0
 800d06c:	4628      	mov	r0, r5
 800d06e:	b005      	add	sp, #20
 800d070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d074:	2500      	movs	r5, #0
 800d076:	462c      	mov	r4, r5
 800d078:	e7b0      	b.n	800cfdc <__gethex+0x68>
 800d07a:	2c00      	cmp	r4, #0
 800d07c:	d1c7      	bne.n	800d00e <__gethex+0x9a>
 800d07e:	4627      	mov	r7, r4
 800d080:	e7c7      	b.n	800d012 <__gethex+0x9e>
 800d082:	464e      	mov	r6, r9
 800d084:	462f      	mov	r7, r5
 800d086:	2501      	movs	r5, #1
 800d088:	e7c3      	b.n	800d012 <__gethex+0x9e>
 800d08a:	2400      	movs	r4, #0
 800d08c:	1cb1      	adds	r1, r6, #2
 800d08e:	e7cc      	b.n	800d02a <__gethex+0xb6>
 800d090:	2401      	movs	r4, #1
 800d092:	e7fb      	b.n	800d08c <__gethex+0x118>
 800d094:	fb03 0002 	mla	r0, r3, r2, r0
 800d098:	e7ce      	b.n	800d038 <__gethex+0xc4>
 800d09a:	4631      	mov	r1, r6
 800d09c:	e7de      	b.n	800d05c <__gethex+0xe8>
 800d09e:	eba6 0309 	sub.w	r3, r6, r9
 800d0a2:	3b01      	subs	r3, #1
 800d0a4:	4629      	mov	r1, r5
 800d0a6:	2b07      	cmp	r3, #7
 800d0a8:	dc0a      	bgt.n	800d0c0 <__gethex+0x14c>
 800d0aa:	9801      	ldr	r0, [sp, #4]
 800d0ac:	f000 fafc 	bl	800d6a8 <_Balloc>
 800d0b0:	4604      	mov	r4, r0
 800d0b2:	b940      	cbnz	r0, 800d0c6 <__gethex+0x152>
 800d0b4:	4b5c      	ldr	r3, [pc, #368]	@ (800d228 <__gethex+0x2b4>)
 800d0b6:	4602      	mov	r2, r0
 800d0b8:	21e4      	movs	r1, #228	@ 0xe4
 800d0ba:	485c      	ldr	r0, [pc, #368]	@ (800d22c <__gethex+0x2b8>)
 800d0bc:	f7ff f832 	bl	800c124 <__assert_func>
 800d0c0:	3101      	adds	r1, #1
 800d0c2:	105b      	asrs	r3, r3, #1
 800d0c4:	e7ef      	b.n	800d0a6 <__gethex+0x132>
 800d0c6:	f100 0a14 	add.w	sl, r0, #20
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	4655      	mov	r5, sl
 800d0ce:	469b      	mov	fp, r3
 800d0d0:	45b1      	cmp	r9, r6
 800d0d2:	d337      	bcc.n	800d144 <__gethex+0x1d0>
 800d0d4:	f845 bb04 	str.w	fp, [r5], #4
 800d0d8:	eba5 050a 	sub.w	r5, r5, sl
 800d0dc:	10ad      	asrs	r5, r5, #2
 800d0de:	6125      	str	r5, [r4, #16]
 800d0e0:	4658      	mov	r0, fp
 800d0e2:	f000 fbd3 	bl	800d88c <__hi0bits>
 800d0e6:	016d      	lsls	r5, r5, #5
 800d0e8:	f8d8 6000 	ldr.w	r6, [r8]
 800d0ec:	1a2d      	subs	r5, r5, r0
 800d0ee:	42b5      	cmp	r5, r6
 800d0f0:	dd54      	ble.n	800d19c <__gethex+0x228>
 800d0f2:	1bad      	subs	r5, r5, r6
 800d0f4:	4629      	mov	r1, r5
 800d0f6:	4620      	mov	r0, r4
 800d0f8:	f000 ff5f 	bl	800dfba <__any_on>
 800d0fc:	4681      	mov	r9, r0
 800d0fe:	b178      	cbz	r0, 800d120 <__gethex+0x1ac>
 800d100:	1e6b      	subs	r3, r5, #1
 800d102:	1159      	asrs	r1, r3, #5
 800d104:	f003 021f 	and.w	r2, r3, #31
 800d108:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d10c:	f04f 0901 	mov.w	r9, #1
 800d110:	fa09 f202 	lsl.w	r2, r9, r2
 800d114:	420a      	tst	r2, r1
 800d116:	d003      	beq.n	800d120 <__gethex+0x1ac>
 800d118:	454b      	cmp	r3, r9
 800d11a:	dc36      	bgt.n	800d18a <__gethex+0x216>
 800d11c:	f04f 0902 	mov.w	r9, #2
 800d120:	4629      	mov	r1, r5
 800d122:	4620      	mov	r0, r4
 800d124:	f7ff febe 	bl	800cea4 <rshift>
 800d128:	442f      	add	r7, r5
 800d12a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d12e:	42bb      	cmp	r3, r7
 800d130:	da42      	bge.n	800d1b8 <__gethex+0x244>
 800d132:	9801      	ldr	r0, [sp, #4]
 800d134:	4621      	mov	r1, r4
 800d136:	f000 faf7 	bl	800d728 <_Bfree>
 800d13a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d13c:	2300      	movs	r3, #0
 800d13e:	6013      	str	r3, [r2, #0]
 800d140:	25a3      	movs	r5, #163	@ 0xa3
 800d142:	e793      	b.n	800d06c <__gethex+0xf8>
 800d144:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d148:	2a2e      	cmp	r2, #46	@ 0x2e
 800d14a:	d012      	beq.n	800d172 <__gethex+0x1fe>
 800d14c:	2b20      	cmp	r3, #32
 800d14e:	d104      	bne.n	800d15a <__gethex+0x1e6>
 800d150:	f845 bb04 	str.w	fp, [r5], #4
 800d154:	f04f 0b00 	mov.w	fp, #0
 800d158:	465b      	mov	r3, fp
 800d15a:	7830      	ldrb	r0, [r6, #0]
 800d15c:	9303      	str	r3, [sp, #12]
 800d15e:	f7ff fef3 	bl	800cf48 <__hexdig_fun>
 800d162:	9b03      	ldr	r3, [sp, #12]
 800d164:	f000 000f 	and.w	r0, r0, #15
 800d168:	4098      	lsls	r0, r3
 800d16a:	ea4b 0b00 	orr.w	fp, fp, r0
 800d16e:	3304      	adds	r3, #4
 800d170:	e7ae      	b.n	800d0d0 <__gethex+0x15c>
 800d172:	45b1      	cmp	r9, r6
 800d174:	d8ea      	bhi.n	800d14c <__gethex+0x1d8>
 800d176:	492b      	ldr	r1, [pc, #172]	@ (800d224 <__gethex+0x2b0>)
 800d178:	9303      	str	r3, [sp, #12]
 800d17a:	2201      	movs	r2, #1
 800d17c:	4630      	mov	r0, r6
 800d17e:	f7fe feba 	bl	800bef6 <strncmp>
 800d182:	9b03      	ldr	r3, [sp, #12]
 800d184:	2800      	cmp	r0, #0
 800d186:	d1e1      	bne.n	800d14c <__gethex+0x1d8>
 800d188:	e7a2      	b.n	800d0d0 <__gethex+0x15c>
 800d18a:	1ea9      	subs	r1, r5, #2
 800d18c:	4620      	mov	r0, r4
 800d18e:	f000 ff14 	bl	800dfba <__any_on>
 800d192:	2800      	cmp	r0, #0
 800d194:	d0c2      	beq.n	800d11c <__gethex+0x1a8>
 800d196:	f04f 0903 	mov.w	r9, #3
 800d19a:	e7c1      	b.n	800d120 <__gethex+0x1ac>
 800d19c:	da09      	bge.n	800d1b2 <__gethex+0x23e>
 800d19e:	1b75      	subs	r5, r6, r5
 800d1a0:	4621      	mov	r1, r4
 800d1a2:	9801      	ldr	r0, [sp, #4]
 800d1a4:	462a      	mov	r2, r5
 800d1a6:	f000 fccf 	bl	800db48 <__lshift>
 800d1aa:	1b7f      	subs	r7, r7, r5
 800d1ac:	4604      	mov	r4, r0
 800d1ae:	f100 0a14 	add.w	sl, r0, #20
 800d1b2:	f04f 0900 	mov.w	r9, #0
 800d1b6:	e7b8      	b.n	800d12a <__gethex+0x1b6>
 800d1b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d1bc:	42bd      	cmp	r5, r7
 800d1be:	dd6f      	ble.n	800d2a0 <__gethex+0x32c>
 800d1c0:	1bed      	subs	r5, r5, r7
 800d1c2:	42ae      	cmp	r6, r5
 800d1c4:	dc34      	bgt.n	800d230 <__gethex+0x2bc>
 800d1c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d1ca:	2b02      	cmp	r3, #2
 800d1cc:	d022      	beq.n	800d214 <__gethex+0x2a0>
 800d1ce:	2b03      	cmp	r3, #3
 800d1d0:	d024      	beq.n	800d21c <__gethex+0x2a8>
 800d1d2:	2b01      	cmp	r3, #1
 800d1d4:	d115      	bne.n	800d202 <__gethex+0x28e>
 800d1d6:	42ae      	cmp	r6, r5
 800d1d8:	d113      	bne.n	800d202 <__gethex+0x28e>
 800d1da:	2e01      	cmp	r6, #1
 800d1dc:	d10b      	bne.n	800d1f6 <__gethex+0x282>
 800d1de:	9a02      	ldr	r2, [sp, #8]
 800d1e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d1e4:	6013      	str	r3, [r2, #0]
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	6123      	str	r3, [r4, #16]
 800d1ea:	f8ca 3000 	str.w	r3, [sl]
 800d1ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d1f0:	2562      	movs	r5, #98	@ 0x62
 800d1f2:	601c      	str	r4, [r3, #0]
 800d1f4:	e73a      	b.n	800d06c <__gethex+0xf8>
 800d1f6:	1e71      	subs	r1, r6, #1
 800d1f8:	4620      	mov	r0, r4
 800d1fa:	f000 fede 	bl	800dfba <__any_on>
 800d1fe:	2800      	cmp	r0, #0
 800d200:	d1ed      	bne.n	800d1de <__gethex+0x26a>
 800d202:	9801      	ldr	r0, [sp, #4]
 800d204:	4621      	mov	r1, r4
 800d206:	f000 fa8f 	bl	800d728 <_Bfree>
 800d20a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d20c:	2300      	movs	r3, #0
 800d20e:	6013      	str	r3, [r2, #0]
 800d210:	2550      	movs	r5, #80	@ 0x50
 800d212:	e72b      	b.n	800d06c <__gethex+0xf8>
 800d214:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d216:	2b00      	cmp	r3, #0
 800d218:	d1f3      	bne.n	800d202 <__gethex+0x28e>
 800d21a:	e7e0      	b.n	800d1de <__gethex+0x26a>
 800d21c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d1dd      	bne.n	800d1de <__gethex+0x26a>
 800d222:	e7ee      	b.n	800d202 <__gethex+0x28e>
 800d224:	0800fc30 	.word	0x0800fc30
 800d228:	0800fd85 	.word	0x0800fd85
 800d22c:	0800fd96 	.word	0x0800fd96
 800d230:	1e6f      	subs	r7, r5, #1
 800d232:	f1b9 0f00 	cmp.w	r9, #0
 800d236:	d130      	bne.n	800d29a <__gethex+0x326>
 800d238:	b127      	cbz	r7, 800d244 <__gethex+0x2d0>
 800d23a:	4639      	mov	r1, r7
 800d23c:	4620      	mov	r0, r4
 800d23e:	f000 febc 	bl	800dfba <__any_on>
 800d242:	4681      	mov	r9, r0
 800d244:	117a      	asrs	r2, r7, #5
 800d246:	2301      	movs	r3, #1
 800d248:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d24c:	f007 071f 	and.w	r7, r7, #31
 800d250:	40bb      	lsls	r3, r7
 800d252:	4213      	tst	r3, r2
 800d254:	4629      	mov	r1, r5
 800d256:	4620      	mov	r0, r4
 800d258:	bf18      	it	ne
 800d25a:	f049 0902 	orrne.w	r9, r9, #2
 800d25e:	f7ff fe21 	bl	800cea4 <rshift>
 800d262:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d266:	1b76      	subs	r6, r6, r5
 800d268:	2502      	movs	r5, #2
 800d26a:	f1b9 0f00 	cmp.w	r9, #0
 800d26e:	d047      	beq.n	800d300 <__gethex+0x38c>
 800d270:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d274:	2b02      	cmp	r3, #2
 800d276:	d015      	beq.n	800d2a4 <__gethex+0x330>
 800d278:	2b03      	cmp	r3, #3
 800d27a:	d017      	beq.n	800d2ac <__gethex+0x338>
 800d27c:	2b01      	cmp	r3, #1
 800d27e:	d109      	bne.n	800d294 <__gethex+0x320>
 800d280:	f019 0f02 	tst.w	r9, #2
 800d284:	d006      	beq.n	800d294 <__gethex+0x320>
 800d286:	f8da 3000 	ldr.w	r3, [sl]
 800d28a:	ea49 0903 	orr.w	r9, r9, r3
 800d28e:	f019 0f01 	tst.w	r9, #1
 800d292:	d10e      	bne.n	800d2b2 <__gethex+0x33e>
 800d294:	f045 0510 	orr.w	r5, r5, #16
 800d298:	e032      	b.n	800d300 <__gethex+0x38c>
 800d29a:	f04f 0901 	mov.w	r9, #1
 800d29e:	e7d1      	b.n	800d244 <__gethex+0x2d0>
 800d2a0:	2501      	movs	r5, #1
 800d2a2:	e7e2      	b.n	800d26a <__gethex+0x2f6>
 800d2a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2a6:	f1c3 0301 	rsb	r3, r3, #1
 800d2aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d2ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d0f0      	beq.n	800d294 <__gethex+0x320>
 800d2b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d2b6:	f104 0314 	add.w	r3, r4, #20
 800d2ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d2be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d2c2:	f04f 0c00 	mov.w	ip, #0
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d2d0:	d01b      	beq.n	800d30a <__gethex+0x396>
 800d2d2:	3201      	adds	r2, #1
 800d2d4:	6002      	str	r2, [r0, #0]
 800d2d6:	2d02      	cmp	r5, #2
 800d2d8:	f104 0314 	add.w	r3, r4, #20
 800d2dc:	d13c      	bne.n	800d358 <__gethex+0x3e4>
 800d2de:	f8d8 2000 	ldr.w	r2, [r8]
 800d2e2:	3a01      	subs	r2, #1
 800d2e4:	42b2      	cmp	r2, r6
 800d2e6:	d109      	bne.n	800d2fc <__gethex+0x388>
 800d2e8:	1171      	asrs	r1, r6, #5
 800d2ea:	2201      	movs	r2, #1
 800d2ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d2f0:	f006 061f 	and.w	r6, r6, #31
 800d2f4:	fa02 f606 	lsl.w	r6, r2, r6
 800d2f8:	421e      	tst	r6, r3
 800d2fa:	d13a      	bne.n	800d372 <__gethex+0x3fe>
 800d2fc:	f045 0520 	orr.w	r5, r5, #32
 800d300:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d302:	601c      	str	r4, [r3, #0]
 800d304:	9b02      	ldr	r3, [sp, #8]
 800d306:	601f      	str	r7, [r3, #0]
 800d308:	e6b0      	b.n	800d06c <__gethex+0xf8>
 800d30a:	4299      	cmp	r1, r3
 800d30c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d310:	d8d9      	bhi.n	800d2c6 <__gethex+0x352>
 800d312:	68a3      	ldr	r3, [r4, #8]
 800d314:	459b      	cmp	fp, r3
 800d316:	db17      	blt.n	800d348 <__gethex+0x3d4>
 800d318:	6861      	ldr	r1, [r4, #4]
 800d31a:	9801      	ldr	r0, [sp, #4]
 800d31c:	3101      	adds	r1, #1
 800d31e:	f000 f9c3 	bl	800d6a8 <_Balloc>
 800d322:	4681      	mov	r9, r0
 800d324:	b918      	cbnz	r0, 800d32e <__gethex+0x3ba>
 800d326:	4b1a      	ldr	r3, [pc, #104]	@ (800d390 <__gethex+0x41c>)
 800d328:	4602      	mov	r2, r0
 800d32a:	2184      	movs	r1, #132	@ 0x84
 800d32c:	e6c5      	b.n	800d0ba <__gethex+0x146>
 800d32e:	6922      	ldr	r2, [r4, #16]
 800d330:	3202      	adds	r2, #2
 800d332:	f104 010c 	add.w	r1, r4, #12
 800d336:	0092      	lsls	r2, r2, #2
 800d338:	300c      	adds	r0, #12
 800d33a:	f7fe fed4 	bl	800c0e6 <memcpy>
 800d33e:	4621      	mov	r1, r4
 800d340:	9801      	ldr	r0, [sp, #4]
 800d342:	f000 f9f1 	bl	800d728 <_Bfree>
 800d346:	464c      	mov	r4, r9
 800d348:	6923      	ldr	r3, [r4, #16]
 800d34a:	1c5a      	adds	r2, r3, #1
 800d34c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d350:	6122      	str	r2, [r4, #16]
 800d352:	2201      	movs	r2, #1
 800d354:	615a      	str	r2, [r3, #20]
 800d356:	e7be      	b.n	800d2d6 <__gethex+0x362>
 800d358:	6922      	ldr	r2, [r4, #16]
 800d35a:	455a      	cmp	r2, fp
 800d35c:	dd0b      	ble.n	800d376 <__gethex+0x402>
 800d35e:	2101      	movs	r1, #1
 800d360:	4620      	mov	r0, r4
 800d362:	f7ff fd9f 	bl	800cea4 <rshift>
 800d366:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d36a:	3701      	adds	r7, #1
 800d36c:	42bb      	cmp	r3, r7
 800d36e:	f6ff aee0 	blt.w	800d132 <__gethex+0x1be>
 800d372:	2501      	movs	r5, #1
 800d374:	e7c2      	b.n	800d2fc <__gethex+0x388>
 800d376:	f016 061f 	ands.w	r6, r6, #31
 800d37a:	d0fa      	beq.n	800d372 <__gethex+0x3fe>
 800d37c:	4453      	add	r3, sl
 800d37e:	f1c6 0620 	rsb	r6, r6, #32
 800d382:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d386:	f000 fa81 	bl	800d88c <__hi0bits>
 800d38a:	42b0      	cmp	r0, r6
 800d38c:	dbe7      	blt.n	800d35e <__gethex+0x3ea>
 800d38e:	e7f0      	b.n	800d372 <__gethex+0x3fe>
 800d390:	0800fd85 	.word	0x0800fd85

0800d394 <L_shift>:
 800d394:	f1c2 0208 	rsb	r2, r2, #8
 800d398:	0092      	lsls	r2, r2, #2
 800d39a:	b570      	push	{r4, r5, r6, lr}
 800d39c:	f1c2 0620 	rsb	r6, r2, #32
 800d3a0:	6843      	ldr	r3, [r0, #4]
 800d3a2:	6804      	ldr	r4, [r0, #0]
 800d3a4:	fa03 f506 	lsl.w	r5, r3, r6
 800d3a8:	432c      	orrs	r4, r5
 800d3aa:	40d3      	lsrs	r3, r2
 800d3ac:	6004      	str	r4, [r0, #0]
 800d3ae:	f840 3f04 	str.w	r3, [r0, #4]!
 800d3b2:	4288      	cmp	r0, r1
 800d3b4:	d3f4      	bcc.n	800d3a0 <L_shift+0xc>
 800d3b6:	bd70      	pop	{r4, r5, r6, pc}

0800d3b8 <__match>:
 800d3b8:	b530      	push	{r4, r5, lr}
 800d3ba:	6803      	ldr	r3, [r0, #0]
 800d3bc:	3301      	adds	r3, #1
 800d3be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d3c2:	b914      	cbnz	r4, 800d3ca <__match+0x12>
 800d3c4:	6003      	str	r3, [r0, #0]
 800d3c6:	2001      	movs	r0, #1
 800d3c8:	bd30      	pop	{r4, r5, pc}
 800d3ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d3d2:	2d19      	cmp	r5, #25
 800d3d4:	bf98      	it	ls
 800d3d6:	3220      	addls	r2, #32
 800d3d8:	42a2      	cmp	r2, r4
 800d3da:	d0f0      	beq.n	800d3be <__match+0x6>
 800d3dc:	2000      	movs	r0, #0
 800d3de:	e7f3      	b.n	800d3c8 <__match+0x10>

0800d3e0 <__hexnan>:
 800d3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e4:	680b      	ldr	r3, [r1, #0]
 800d3e6:	6801      	ldr	r1, [r0, #0]
 800d3e8:	115e      	asrs	r6, r3, #5
 800d3ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d3ee:	f013 031f 	ands.w	r3, r3, #31
 800d3f2:	b087      	sub	sp, #28
 800d3f4:	bf18      	it	ne
 800d3f6:	3604      	addne	r6, #4
 800d3f8:	2500      	movs	r5, #0
 800d3fa:	1f37      	subs	r7, r6, #4
 800d3fc:	4682      	mov	sl, r0
 800d3fe:	4690      	mov	r8, r2
 800d400:	9301      	str	r3, [sp, #4]
 800d402:	f846 5c04 	str.w	r5, [r6, #-4]
 800d406:	46b9      	mov	r9, r7
 800d408:	463c      	mov	r4, r7
 800d40a:	9502      	str	r5, [sp, #8]
 800d40c:	46ab      	mov	fp, r5
 800d40e:	784a      	ldrb	r2, [r1, #1]
 800d410:	1c4b      	adds	r3, r1, #1
 800d412:	9303      	str	r3, [sp, #12]
 800d414:	b342      	cbz	r2, 800d468 <__hexnan+0x88>
 800d416:	4610      	mov	r0, r2
 800d418:	9105      	str	r1, [sp, #20]
 800d41a:	9204      	str	r2, [sp, #16]
 800d41c:	f7ff fd94 	bl	800cf48 <__hexdig_fun>
 800d420:	2800      	cmp	r0, #0
 800d422:	d151      	bne.n	800d4c8 <__hexnan+0xe8>
 800d424:	9a04      	ldr	r2, [sp, #16]
 800d426:	9905      	ldr	r1, [sp, #20]
 800d428:	2a20      	cmp	r2, #32
 800d42a:	d818      	bhi.n	800d45e <__hexnan+0x7e>
 800d42c:	9b02      	ldr	r3, [sp, #8]
 800d42e:	459b      	cmp	fp, r3
 800d430:	dd13      	ble.n	800d45a <__hexnan+0x7a>
 800d432:	454c      	cmp	r4, r9
 800d434:	d206      	bcs.n	800d444 <__hexnan+0x64>
 800d436:	2d07      	cmp	r5, #7
 800d438:	dc04      	bgt.n	800d444 <__hexnan+0x64>
 800d43a:	462a      	mov	r2, r5
 800d43c:	4649      	mov	r1, r9
 800d43e:	4620      	mov	r0, r4
 800d440:	f7ff ffa8 	bl	800d394 <L_shift>
 800d444:	4544      	cmp	r4, r8
 800d446:	d952      	bls.n	800d4ee <__hexnan+0x10e>
 800d448:	2300      	movs	r3, #0
 800d44a:	f1a4 0904 	sub.w	r9, r4, #4
 800d44e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d452:	f8cd b008 	str.w	fp, [sp, #8]
 800d456:	464c      	mov	r4, r9
 800d458:	461d      	mov	r5, r3
 800d45a:	9903      	ldr	r1, [sp, #12]
 800d45c:	e7d7      	b.n	800d40e <__hexnan+0x2e>
 800d45e:	2a29      	cmp	r2, #41	@ 0x29
 800d460:	d157      	bne.n	800d512 <__hexnan+0x132>
 800d462:	3102      	adds	r1, #2
 800d464:	f8ca 1000 	str.w	r1, [sl]
 800d468:	f1bb 0f00 	cmp.w	fp, #0
 800d46c:	d051      	beq.n	800d512 <__hexnan+0x132>
 800d46e:	454c      	cmp	r4, r9
 800d470:	d206      	bcs.n	800d480 <__hexnan+0xa0>
 800d472:	2d07      	cmp	r5, #7
 800d474:	dc04      	bgt.n	800d480 <__hexnan+0xa0>
 800d476:	462a      	mov	r2, r5
 800d478:	4649      	mov	r1, r9
 800d47a:	4620      	mov	r0, r4
 800d47c:	f7ff ff8a 	bl	800d394 <L_shift>
 800d480:	4544      	cmp	r4, r8
 800d482:	d936      	bls.n	800d4f2 <__hexnan+0x112>
 800d484:	f1a8 0204 	sub.w	r2, r8, #4
 800d488:	4623      	mov	r3, r4
 800d48a:	f853 1b04 	ldr.w	r1, [r3], #4
 800d48e:	f842 1f04 	str.w	r1, [r2, #4]!
 800d492:	429f      	cmp	r7, r3
 800d494:	d2f9      	bcs.n	800d48a <__hexnan+0xaa>
 800d496:	1b3b      	subs	r3, r7, r4
 800d498:	f023 0303 	bic.w	r3, r3, #3
 800d49c:	3304      	adds	r3, #4
 800d49e:	3401      	adds	r4, #1
 800d4a0:	3e03      	subs	r6, #3
 800d4a2:	42b4      	cmp	r4, r6
 800d4a4:	bf88      	it	hi
 800d4a6:	2304      	movhi	r3, #4
 800d4a8:	4443      	add	r3, r8
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	f843 2b04 	str.w	r2, [r3], #4
 800d4b0:	429f      	cmp	r7, r3
 800d4b2:	d2fb      	bcs.n	800d4ac <__hexnan+0xcc>
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	b91b      	cbnz	r3, 800d4c0 <__hexnan+0xe0>
 800d4b8:	4547      	cmp	r7, r8
 800d4ba:	d128      	bne.n	800d50e <__hexnan+0x12e>
 800d4bc:	2301      	movs	r3, #1
 800d4be:	603b      	str	r3, [r7, #0]
 800d4c0:	2005      	movs	r0, #5
 800d4c2:	b007      	add	sp, #28
 800d4c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4c8:	3501      	adds	r5, #1
 800d4ca:	2d08      	cmp	r5, #8
 800d4cc:	f10b 0b01 	add.w	fp, fp, #1
 800d4d0:	dd06      	ble.n	800d4e0 <__hexnan+0x100>
 800d4d2:	4544      	cmp	r4, r8
 800d4d4:	d9c1      	bls.n	800d45a <__hexnan+0x7a>
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	f844 3c04 	str.w	r3, [r4, #-4]
 800d4dc:	2501      	movs	r5, #1
 800d4de:	3c04      	subs	r4, #4
 800d4e0:	6822      	ldr	r2, [r4, #0]
 800d4e2:	f000 000f 	and.w	r0, r0, #15
 800d4e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d4ea:	6020      	str	r0, [r4, #0]
 800d4ec:	e7b5      	b.n	800d45a <__hexnan+0x7a>
 800d4ee:	2508      	movs	r5, #8
 800d4f0:	e7b3      	b.n	800d45a <__hexnan+0x7a>
 800d4f2:	9b01      	ldr	r3, [sp, #4]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d0dd      	beq.n	800d4b4 <__hexnan+0xd4>
 800d4f8:	f1c3 0320 	rsb	r3, r3, #32
 800d4fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d500:	40da      	lsrs	r2, r3
 800d502:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d506:	4013      	ands	r3, r2
 800d508:	f846 3c04 	str.w	r3, [r6, #-4]
 800d50c:	e7d2      	b.n	800d4b4 <__hexnan+0xd4>
 800d50e:	3f04      	subs	r7, #4
 800d510:	e7d0      	b.n	800d4b4 <__hexnan+0xd4>
 800d512:	2004      	movs	r0, #4
 800d514:	e7d5      	b.n	800d4c2 <__hexnan+0xe2>
	...

0800d518 <malloc>:
 800d518:	4b02      	ldr	r3, [pc, #8]	@ (800d524 <malloc+0xc>)
 800d51a:	4601      	mov	r1, r0
 800d51c:	6818      	ldr	r0, [r3, #0]
 800d51e:	f000 b825 	b.w	800d56c <_malloc_r>
 800d522:	bf00      	nop
 800d524:	20000384 	.word	0x20000384

0800d528 <sbrk_aligned>:
 800d528:	b570      	push	{r4, r5, r6, lr}
 800d52a:	4e0f      	ldr	r6, [pc, #60]	@ (800d568 <sbrk_aligned+0x40>)
 800d52c:	460c      	mov	r4, r1
 800d52e:	6831      	ldr	r1, [r6, #0]
 800d530:	4605      	mov	r5, r0
 800d532:	b911      	cbnz	r1, 800d53a <sbrk_aligned+0x12>
 800d534:	f001 f81a 	bl	800e56c <_sbrk_r>
 800d538:	6030      	str	r0, [r6, #0]
 800d53a:	4621      	mov	r1, r4
 800d53c:	4628      	mov	r0, r5
 800d53e:	f001 f815 	bl	800e56c <_sbrk_r>
 800d542:	1c43      	adds	r3, r0, #1
 800d544:	d103      	bne.n	800d54e <sbrk_aligned+0x26>
 800d546:	f04f 34ff 	mov.w	r4, #4294967295
 800d54a:	4620      	mov	r0, r4
 800d54c:	bd70      	pop	{r4, r5, r6, pc}
 800d54e:	1cc4      	adds	r4, r0, #3
 800d550:	f024 0403 	bic.w	r4, r4, #3
 800d554:	42a0      	cmp	r0, r4
 800d556:	d0f8      	beq.n	800d54a <sbrk_aligned+0x22>
 800d558:	1a21      	subs	r1, r4, r0
 800d55a:	4628      	mov	r0, r5
 800d55c:	f001 f806 	bl	800e56c <_sbrk_r>
 800d560:	3001      	adds	r0, #1
 800d562:	d1f2      	bne.n	800d54a <sbrk_aligned+0x22>
 800d564:	e7ef      	b.n	800d546 <sbrk_aligned+0x1e>
 800d566:	bf00      	nop
 800d568:	20000bc8 	.word	0x20000bc8

0800d56c <_malloc_r>:
 800d56c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d570:	1ccd      	adds	r5, r1, #3
 800d572:	f025 0503 	bic.w	r5, r5, #3
 800d576:	3508      	adds	r5, #8
 800d578:	2d0c      	cmp	r5, #12
 800d57a:	bf38      	it	cc
 800d57c:	250c      	movcc	r5, #12
 800d57e:	2d00      	cmp	r5, #0
 800d580:	4606      	mov	r6, r0
 800d582:	db01      	blt.n	800d588 <_malloc_r+0x1c>
 800d584:	42a9      	cmp	r1, r5
 800d586:	d904      	bls.n	800d592 <_malloc_r+0x26>
 800d588:	230c      	movs	r3, #12
 800d58a:	6033      	str	r3, [r6, #0]
 800d58c:	2000      	movs	r0, #0
 800d58e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d592:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d668 <_malloc_r+0xfc>
 800d596:	f000 f87b 	bl	800d690 <__malloc_lock>
 800d59a:	f8d8 3000 	ldr.w	r3, [r8]
 800d59e:	461c      	mov	r4, r3
 800d5a0:	bb44      	cbnz	r4, 800d5f4 <_malloc_r+0x88>
 800d5a2:	4629      	mov	r1, r5
 800d5a4:	4630      	mov	r0, r6
 800d5a6:	f7ff ffbf 	bl	800d528 <sbrk_aligned>
 800d5aa:	1c43      	adds	r3, r0, #1
 800d5ac:	4604      	mov	r4, r0
 800d5ae:	d158      	bne.n	800d662 <_malloc_r+0xf6>
 800d5b0:	f8d8 4000 	ldr.w	r4, [r8]
 800d5b4:	4627      	mov	r7, r4
 800d5b6:	2f00      	cmp	r7, #0
 800d5b8:	d143      	bne.n	800d642 <_malloc_r+0xd6>
 800d5ba:	2c00      	cmp	r4, #0
 800d5bc:	d04b      	beq.n	800d656 <_malloc_r+0xea>
 800d5be:	6823      	ldr	r3, [r4, #0]
 800d5c0:	4639      	mov	r1, r7
 800d5c2:	4630      	mov	r0, r6
 800d5c4:	eb04 0903 	add.w	r9, r4, r3
 800d5c8:	f000 ffd0 	bl	800e56c <_sbrk_r>
 800d5cc:	4581      	cmp	r9, r0
 800d5ce:	d142      	bne.n	800d656 <_malloc_r+0xea>
 800d5d0:	6821      	ldr	r1, [r4, #0]
 800d5d2:	1a6d      	subs	r5, r5, r1
 800d5d4:	4629      	mov	r1, r5
 800d5d6:	4630      	mov	r0, r6
 800d5d8:	f7ff ffa6 	bl	800d528 <sbrk_aligned>
 800d5dc:	3001      	adds	r0, #1
 800d5de:	d03a      	beq.n	800d656 <_malloc_r+0xea>
 800d5e0:	6823      	ldr	r3, [r4, #0]
 800d5e2:	442b      	add	r3, r5
 800d5e4:	6023      	str	r3, [r4, #0]
 800d5e6:	f8d8 3000 	ldr.w	r3, [r8]
 800d5ea:	685a      	ldr	r2, [r3, #4]
 800d5ec:	bb62      	cbnz	r2, 800d648 <_malloc_r+0xdc>
 800d5ee:	f8c8 7000 	str.w	r7, [r8]
 800d5f2:	e00f      	b.n	800d614 <_malloc_r+0xa8>
 800d5f4:	6822      	ldr	r2, [r4, #0]
 800d5f6:	1b52      	subs	r2, r2, r5
 800d5f8:	d420      	bmi.n	800d63c <_malloc_r+0xd0>
 800d5fa:	2a0b      	cmp	r2, #11
 800d5fc:	d917      	bls.n	800d62e <_malloc_r+0xc2>
 800d5fe:	1961      	adds	r1, r4, r5
 800d600:	42a3      	cmp	r3, r4
 800d602:	6025      	str	r5, [r4, #0]
 800d604:	bf18      	it	ne
 800d606:	6059      	strne	r1, [r3, #4]
 800d608:	6863      	ldr	r3, [r4, #4]
 800d60a:	bf08      	it	eq
 800d60c:	f8c8 1000 	streq.w	r1, [r8]
 800d610:	5162      	str	r2, [r4, r5]
 800d612:	604b      	str	r3, [r1, #4]
 800d614:	4630      	mov	r0, r6
 800d616:	f000 f841 	bl	800d69c <__malloc_unlock>
 800d61a:	f104 000b 	add.w	r0, r4, #11
 800d61e:	1d23      	adds	r3, r4, #4
 800d620:	f020 0007 	bic.w	r0, r0, #7
 800d624:	1ac2      	subs	r2, r0, r3
 800d626:	bf1c      	itt	ne
 800d628:	1a1b      	subne	r3, r3, r0
 800d62a:	50a3      	strne	r3, [r4, r2]
 800d62c:	e7af      	b.n	800d58e <_malloc_r+0x22>
 800d62e:	6862      	ldr	r2, [r4, #4]
 800d630:	42a3      	cmp	r3, r4
 800d632:	bf0c      	ite	eq
 800d634:	f8c8 2000 	streq.w	r2, [r8]
 800d638:	605a      	strne	r2, [r3, #4]
 800d63a:	e7eb      	b.n	800d614 <_malloc_r+0xa8>
 800d63c:	4623      	mov	r3, r4
 800d63e:	6864      	ldr	r4, [r4, #4]
 800d640:	e7ae      	b.n	800d5a0 <_malloc_r+0x34>
 800d642:	463c      	mov	r4, r7
 800d644:	687f      	ldr	r7, [r7, #4]
 800d646:	e7b6      	b.n	800d5b6 <_malloc_r+0x4a>
 800d648:	461a      	mov	r2, r3
 800d64a:	685b      	ldr	r3, [r3, #4]
 800d64c:	42a3      	cmp	r3, r4
 800d64e:	d1fb      	bne.n	800d648 <_malloc_r+0xdc>
 800d650:	2300      	movs	r3, #0
 800d652:	6053      	str	r3, [r2, #4]
 800d654:	e7de      	b.n	800d614 <_malloc_r+0xa8>
 800d656:	230c      	movs	r3, #12
 800d658:	6033      	str	r3, [r6, #0]
 800d65a:	4630      	mov	r0, r6
 800d65c:	f000 f81e 	bl	800d69c <__malloc_unlock>
 800d660:	e794      	b.n	800d58c <_malloc_r+0x20>
 800d662:	6005      	str	r5, [r0, #0]
 800d664:	e7d6      	b.n	800d614 <_malloc_r+0xa8>
 800d666:	bf00      	nop
 800d668:	20000bcc 	.word	0x20000bcc

0800d66c <__ascii_mbtowc>:
 800d66c:	b082      	sub	sp, #8
 800d66e:	b901      	cbnz	r1, 800d672 <__ascii_mbtowc+0x6>
 800d670:	a901      	add	r1, sp, #4
 800d672:	b142      	cbz	r2, 800d686 <__ascii_mbtowc+0x1a>
 800d674:	b14b      	cbz	r3, 800d68a <__ascii_mbtowc+0x1e>
 800d676:	7813      	ldrb	r3, [r2, #0]
 800d678:	600b      	str	r3, [r1, #0]
 800d67a:	7812      	ldrb	r2, [r2, #0]
 800d67c:	1e10      	subs	r0, r2, #0
 800d67e:	bf18      	it	ne
 800d680:	2001      	movne	r0, #1
 800d682:	b002      	add	sp, #8
 800d684:	4770      	bx	lr
 800d686:	4610      	mov	r0, r2
 800d688:	e7fb      	b.n	800d682 <__ascii_mbtowc+0x16>
 800d68a:	f06f 0001 	mvn.w	r0, #1
 800d68e:	e7f8      	b.n	800d682 <__ascii_mbtowc+0x16>

0800d690 <__malloc_lock>:
 800d690:	4801      	ldr	r0, [pc, #4]	@ (800d698 <__malloc_lock+0x8>)
 800d692:	f7fe bd26 	b.w	800c0e2 <__retarget_lock_acquire_recursive>
 800d696:	bf00      	nop
 800d698:	20000bc4 	.word	0x20000bc4

0800d69c <__malloc_unlock>:
 800d69c:	4801      	ldr	r0, [pc, #4]	@ (800d6a4 <__malloc_unlock+0x8>)
 800d69e:	f7fe bd21 	b.w	800c0e4 <__retarget_lock_release_recursive>
 800d6a2:	bf00      	nop
 800d6a4:	20000bc4 	.word	0x20000bc4

0800d6a8 <_Balloc>:
 800d6a8:	b570      	push	{r4, r5, r6, lr}
 800d6aa:	69c6      	ldr	r6, [r0, #28]
 800d6ac:	4604      	mov	r4, r0
 800d6ae:	460d      	mov	r5, r1
 800d6b0:	b976      	cbnz	r6, 800d6d0 <_Balloc+0x28>
 800d6b2:	2010      	movs	r0, #16
 800d6b4:	f7ff ff30 	bl	800d518 <malloc>
 800d6b8:	4602      	mov	r2, r0
 800d6ba:	61e0      	str	r0, [r4, #28]
 800d6bc:	b920      	cbnz	r0, 800d6c8 <_Balloc+0x20>
 800d6be:	4b18      	ldr	r3, [pc, #96]	@ (800d720 <_Balloc+0x78>)
 800d6c0:	4818      	ldr	r0, [pc, #96]	@ (800d724 <_Balloc+0x7c>)
 800d6c2:	216b      	movs	r1, #107	@ 0x6b
 800d6c4:	f7fe fd2e 	bl	800c124 <__assert_func>
 800d6c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d6cc:	6006      	str	r6, [r0, #0]
 800d6ce:	60c6      	str	r6, [r0, #12]
 800d6d0:	69e6      	ldr	r6, [r4, #28]
 800d6d2:	68f3      	ldr	r3, [r6, #12]
 800d6d4:	b183      	cbz	r3, 800d6f8 <_Balloc+0x50>
 800d6d6:	69e3      	ldr	r3, [r4, #28]
 800d6d8:	68db      	ldr	r3, [r3, #12]
 800d6da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d6de:	b9b8      	cbnz	r0, 800d710 <_Balloc+0x68>
 800d6e0:	2101      	movs	r1, #1
 800d6e2:	fa01 f605 	lsl.w	r6, r1, r5
 800d6e6:	1d72      	adds	r2, r6, #5
 800d6e8:	0092      	lsls	r2, r2, #2
 800d6ea:	4620      	mov	r0, r4
 800d6ec:	f000 ff55 	bl	800e59a <_calloc_r>
 800d6f0:	b160      	cbz	r0, 800d70c <_Balloc+0x64>
 800d6f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d6f6:	e00e      	b.n	800d716 <_Balloc+0x6e>
 800d6f8:	2221      	movs	r2, #33	@ 0x21
 800d6fa:	2104      	movs	r1, #4
 800d6fc:	4620      	mov	r0, r4
 800d6fe:	f000 ff4c 	bl	800e59a <_calloc_r>
 800d702:	69e3      	ldr	r3, [r4, #28]
 800d704:	60f0      	str	r0, [r6, #12]
 800d706:	68db      	ldr	r3, [r3, #12]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d1e4      	bne.n	800d6d6 <_Balloc+0x2e>
 800d70c:	2000      	movs	r0, #0
 800d70e:	bd70      	pop	{r4, r5, r6, pc}
 800d710:	6802      	ldr	r2, [r0, #0]
 800d712:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d716:	2300      	movs	r3, #0
 800d718:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d71c:	e7f7      	b.n	800d70e <_Balloc+0x66>
 800d71e:	bf00      	nop
 800d720:	0800fc6b 	.word	0x0800fc6b
 800d724:	0800fdf6 	.word	0x0800fdf6

0800d728 <_Bfree>:
 800d728:	b570      	push	{r4, r5, r6, lr}
 800d72a:	69c6      	ldr	r6, [r0, #28]
 800d72c:	4605      	mov	r5, r0
 800d72e:	460c      	mov	r4, r1
 800d730:	b976      	cbnz	r6, 800d750 <_Bfree+0x28>
 800d732:	2010      	movs	r0, #16
 800d734:	f7ff fef0 	bl	800d518 <malloc>
 800d738:	4602      	mov	r2, r0
 800d73a:	61e8      	str	r0, [r5, #28]
 800d73c:	b920      	cbnz	r0, 800d748 <_Bfree+0x20>
 800d73e:	4b09      	ldr	r3, [pc, #36]	@ (800d764 <_Bfree+0x3c>)
 800d740:	4809      	ldr	r0, [pc, #36]	@ (800d768 <_Bfree+0x40>)
 800d742:	218f      	movs	r1, #143	@ 0x8f
 800d744:	f7fe fcee 	bl	800c124 <__assert_func>
 800d748:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d74c:	6006      	str	r6, [r0, #0]
 800d74e:	60c6      	str	r6, [r0, #12]
 800d750:	b13c      	cbz	r4, 800d762 <_Bfree+0x3a>
 800d752:	69eb      	ldr	r3, [r5, #28]
 800d754:	6862      	ldr	r2, [r4, #4]
 800d756:	68db      	ldr	r3, [r3, #12]
 800d758:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d75c:	6021      	str	r1, [r4, #0]
 800d75e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d762:	bd70      	pop	{r4, r5, r6, pc}
 800d764:	0800fc6b 	.word	0x0800fc6b
 800d768:	0800fdf6 	.word	0x0800fdf6

0800d76c <__multadd>:
 800d76c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d770:	690d      	ldr	r5, [r1, #16]
 800d772:	4607      	mov	r7, r0
 800d774:	460c      	mov	r4, r1
 800d776:	461e      	mov	r6, r3
 800d778:	f101 0c14 	add.w	ip, r1, #20
 800d77c:	2000      	movs	r0, #0
 800d77e:	f8dc 3000 	ldr.w	r3, [ip]
 800d782:	b299      	uxth	r1, r3
 800d784:	fb02 6101 	mla	r1, r2, r1, r6
 800d788:	0c1e      	lsrs	r6, r3, #16
 800d78a:	0c0b      	lsrs	r3, r1, #16
 800d78c:	fb02 3306 	mla	r3, r2, r6, r3
 800d790:	b289      	uxth	r1, r1
 800d792:	3001      	adds	r0, #1
 800d794:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d798:	4285      	cmp	r5, r0
 800d79a:	f84c 1b04 	str.w	r1, [ip], #4
 800d79e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d7a2:	dcec      	bgt.n	800d77e <__multadd+0x12>
 800d7a4:	b30e      	cbz	r6, 800d7ea <__multadd+0x7e>
 800d7a6:	68a3      	ldr	r3, [r4, #8]
 800d7a8:	42ab      	cmp	r3, r5
 800d7aa:	dc19      	bgt.n	800d7e0 <__multadd+0x74>
 800d7ac:	6861      	ldr	r1, [r4, #4]
 800d7ae:	4638      	mov	r0, r7
 800d7b0:	3101      	adds	r1, #1
 800d7b2:	f7ff ff79 	bl	800d6a8 <_Balloc>
 800d7b6:	4680      	mov	r8, r0
 800d7b8:	b928      	cbnz	r0, 800d7c6 <__multadd+0x5a>
 800d7ba:	4602      	mov	r2, r0
 800d7bc:	4b0c      	ldr	r3, [pc, #48]	@ (800d7f0 <__multadd+0x84>)
 800d7be:	480d      	ldr	r0, [pc, #52]	@ (800d7f4 <__multadd+0x88>)
 800d7c0:	21ba      	movs	r1, #186	@ 0xba
 800d7c2:	f7fe fcaf 	bl	800c124 <__assert_func>
 800d7c6:	6922      	ldr	r2, [r4, #16]
 800d7c8:	3202      	adds	r2, #2
 800d7ca:	f104 010c 	add.w	r1, r4, #12
 800d7ce:	0092      	lsls	r2, r2, #2
 800d7d0:	300c      	adds	r0, #12
 800d7d2:	f7fe fc88 	bl	800c0e6 <memcpy>
 800d7d6:	4621      	mov	r1, r4
 800d7d8:	4638      	mov	r0, r7
 800d7da:	f7ff ffa5 	bl	800d728 <_Bfree>
 800d7de:	4644      	mov	r4, r8
 800d7e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d7e4:	3501      	adds	r5, #1
 800d7e6:	615e      	str	r6, [r3, #20]
 800d7e8:	6125      	str	r5, [r4, #16]
 800d7ea:	4620      	mov	r0, r4
 800d7ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7f0:	0800fd85 	.word	0x0800fd85
 800d7f4:	0800fdf6 	.word	0x0800fdf6

0800d7f8 <__s2b>:
 800d7f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7fc:	460c      	mov	r4, r1
 800d7fe:	4615      	mov	r5, r2
 800d800:	461f      	mov	r7, r3
 800d802:	2209      	movs	r2, #9
 800d804:	3308      	adds	r3, #8
 800d806:	4606      	mov	r6, r0
 800d808:	fb93 f3f2 	sdiv	r3, r3, r2
 800d80c:	2100      	movs	r1, #0
 800d80e:	2201      	movs	r2, #1
 800d810:	429a      	cmp	r2, r3
 800d812:	db09      	blt.n	800d828 <__s2b+0x30>
 800d814:	4630      	mov	r0, r6
 800d816:	f7ff ff47 	bl	800d6a8 <_Balloc>
 800d81a:	b940      	cbnz	r0, 800d82e <__s2b+0x36>
 800d81c:	4602      	mov	r2, r0
 800d81e:	4b19      	ldr	r3, [pc, #100]	@ (800d884 <__s2b+0x8c>)
 800d820:	4819      	ldr	r0, [pc, #100]	@ (800d888 <__s2b+0x90>)
 800d822:	21d3      	movs	r1, #211	@ 0xd3
 800d824:	f7fe fc7e 	bl	800c124 <__assert_func>
 800d828:	0052      	lsls	r2, r2, #1
 800d82a:	3101      	adds	r1, #1
 800d82c:	e7f0      	b.n	800d810 <__s2b+0x18>
 800d82e:	9b08      	ldr	r3, [sp, #32]
 800d830:	6143      	str	r3, [r0, #20]
 800d832:	2d09      	cmp	r5, #9
 800d834:	f04f 0301 	mov.w	r3, #1
 800d838:	6103      	str	r3, [r0, #16]
 800d83a:	dd16      	ble.n	800d86a <__s2b+0x72>
 800d83c:	f104 0909 	add.w	r9, r4, #9
 800d840:	46c8      	mov	r8, r9
 800d842:	442c      	add	r4, r5
 800d844:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d848:	4601      	mov	r1, r0
 800d84a:	3b30      	subs	r3, #48	@ 0x30
 800d84c:	220a      	movs	r2, #10
 800d84e:	4630      	mov	r0, r6
 800d850:	f7ff ff8c 	bl	800d76c <__multadd>
 800d854:	45a0      	cmp	r8, r4
 800d856:	d1f5      	bne.n	800d844 <__s2b+0x4c>
 800d858:	f1a5 0408 	sub.w	r4, r5, #8
 800d85c:	444c      	add	r4, r9
 800d85e:	1b2d      	subs	r5, r5, r4
 800d860:	1963      	adds	r3, r4, r5
 800d862:	42bb      	cmp	r3, r7
 800d864:	db04      	blt.n	800d870 <__s2b+0x78>
 800d866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d86a:	340a      	adds	r4, #10
 800d86c:	2509      	movs	r5, #9
 800d86e:	e7f6      	b.n	800d85e <__s2b+0x66>
 800d870:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d874:	4601      	mov	r1, r0
 800d876:	3b30      	subs	r3, #48	@ 0x30
 800d878:	220a      	movs	r2, #10
 800d87a:	4630      	mov	r0, r6
 800d87c:	f7ff ff76 	bl	800d76c <__multadd>
 800d880:	e7ee      	b.n	800d860 <__s2b+0x68>
 800d882:	bf00      	nop
 800d884:	0800fd85 	.word	0x0800fd85
 800d888:	0800fdf6 	.word	0x0800fdf6

0800d88c <__hi0bits>:
 800d88c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d890:	4603      	mov	r3, r0
 800d892:	bf36      	itet	cc
 800d894:	0403      	lslcc	r3, r0, #16
 800d896:	2000      	movcs	r0, #0
 800d898:	2010      	movcc	r0, #16
 800d89a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d89e:	bf3c      	itt	cc
 800d8a0:	021b      	lslcc	r3, r3, #8
 800d8a2:	3008      	addcc	r0, #8
 800d8a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d8a8:	bf3c      	itt	cc
 800d8aa:	011b      	lslcc	r3, r3, #4
 800d8ac:	3004      	addcc	r0, #4
 800d8ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d8b2:	bf3c      	itt	cc
 800d8b4:	009b      	lslcc	r3, r3, #2
 800d8b6:	3002      	addcc	r0, #2
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	db05      	blt.n	800d8c8 <__hi0bits+0x3c>
 800d8bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d8c0:	f100 0001 	add.w	r0, r0, #1
 800d8c4:	bf08      	it	eq
 800d8c6:	2020      	moveq	r0, #32
 800d8c8:	4770      	bx	lr

0800d8ca <__lo0bits>:
 800d8ca:	6803      	ldr	r3, [r0, #0]
 800d8cc:	4602      	mov	r2, r0
 800d8ce:	f013 0007 	ands.w	r0, r3, #7
 800d8d2:	d00b      	beq.n	800d8ec <__lo0bits+0x22>
 800d8d4:	07d9      	lsls	r1, r3, #31
 800d8d6:	d421      	bmi.n	800d91c <__lo0bits+0x52>
 800d8d8:	0798      	lsls	r0, r3, #30
 800d8da:	bf49      	itett	mi
 800d8dc:	085b      	lsrmi	r3, r3, #1
 800d8de:	089b      	lsrpl	r3, r3, #2
 800d8e0:	2001      	movmi	r0, #1
 800d8e2:	6013      	strmi	r3, [r2, #0]
 800d8e4:	bf5c      	itt	pl
 800d8e6:	6013      	strpl	r3, [r2, #0]
 800d8e8:	2002      	movpl	r0, #2
 800d8ea:	4770      	bx	lr
 800d8ec:	b299      	uxth	r1, r3
 800d8ee:	b909      	cbnz	r1, 800d8f4 <__lo0bits+0x2a>
 800d8f0:	0c1b      	lsrs	r3, r3, #16
 800d8f2:	2010      	movs	r0, #16
 800d8f4:	b2d9      	uxtb	r1, r3
 800d8f6:	b909      	cbnz	r1, 800d8fc <__lo0bits+0x32>
 800d8f8:	3008      	adds	r0, #8
 800d8fa:	0a1b      	lsrs	r3, r3, #8
 800d8fc:	0719      	lsls	r1, r3, #28
 800d8fe:	bf04      	itt	eq
 800d900:	091b      	lsreq	r3, r3, #4
 800d902:	3004      	addeq	r0, #4
 800d904:	0799      	lsls	r1, r3, #30
 800d906:	bf04      	itt	eq
 800d908:	089b      	lsreq	r3, r3, #2
 800d90a:	3002      	addeq	r0, #2
 800d90c:	07d9      	lsls	r1, r3, #31
 800d90e:	d403      	bmi.n	800d918 <__lo0bits+0x4e>
 800d910:	085b      	lsrs	r3, r3, #1
 800d912:	f100 0001 	add.w	r0, r0, #1
 800d916:	d003      	beq.n	800d920 <__lo0bits+0x56>
 800d918:	6013      	str	r3, [r2, #0]
 800d91a:	4770      	bx	lr
 800d91c:	2000      	movs	r0, #0
 800d91e:	4770      	bx	lr
 800d920:	2020      	movs	r0, #32
 800d922:	4770      	bx	lr

0800d924 <__i2b>:
 800d924:	b510      	push	{r4, lr}
 800d926:	460c      	mov	r4, r1
 800d928:	2101      	movs	r1, #1
 800d92a:	f7ff febd 	bl	800d6a8 <_Balloc>
 800d92e:	4602      	mov	r2, r0
 800d930:	b928      	cbnz	r0, 800d93e <__i2b+0x1a>
 800d932:	4b05      	ldr	r3, [pc, #20]	@ (800d948 <__i2b+0x24>)
 800d934:	4805      	ldr	r0, [pc, #20]	@ (800d94c <__i2b+0x28>)
 800d936:	f240 1145 	movw	r1, #325	@ 0x145
 800d93a:	f7fe fbf3 	bl	800c124 <__assert_func>
 800d93e:	2301      	movs	r3, #1
 800d940:	6144      	str	r4, [r0, #20]
 800d942:	6103      	str	r3, [r0, #16]
 800d944:	bd10      	pop	{r4, pc}
 800d946:	bf00      	nop
 800d948:	0800fd85 	.word	0x0800fd85
 800d94c:	0800fdf6 	.word	0x0800fdf6

0800d950 <__multiply>:
 800d950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d954:	4617      	mov	r7, r2
 800d956:	690a      	ldr	r2, [r1, #16]
 800d958:	693b      	ldr	r3, [r7, #16]
 800d95a:	429a      	cmp	r2, r3
 800d95c:	bfa8      	it	ge
 800d95e:	463b      	movge	r3, r7
 800d960:	4689      	mov	r9, r1
 800d962:	bfa4      	itt	ge
 800d964:	460f      	movge	r7, r1
 800d966:	4699      	movge	r9, r3
 800d968:	693d      	ldr	r5, [r7, #16]
 800d96a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d96e:	68bb      	ldr	r3, [r7, #8]
 800d970:	6879      	ldr	r1, [r7, #4]
 800d972:	eb05 060a 	add.w	r6, r5, sl
 800d976:	42b3      	cmp	r3, r6
 800d978:	b085      	sub	sp, #20
 800d97a:	bfb8      	it	lt
 800d97c:	3101      	addlt	r1, #1
 800d97e:	f7ff fe93 	bl	800d6a8 <_Balloc>
 800d982:	b930      	cbnz	r0, 800d992 <__multiply+0x42>
 800d984:	4602      	mov	r2, r0
 800d986:	4b41      	ldr	r3, [pc, #260]	@ (800da8c <__multiply+0x13c>)
 800d988:	4841      	ldr	r0, [pc, #260]	@ (800da90 <__multiply+0x140>)
 800d98a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d98e:	f7fe fbc9 	bl	800c124 <__assert_func>
 800d992:	f100 0414 	add.w	r4, r0, #20
 800d996:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d99a:	4623      	mov	r3, r4
 800d99c:	2200      	movs	r2, #0
 800d99e:	4573      	cmp	r3, lr
 800d9a0:	d320      	bcc.n	800d9e4 <__multiply+0x94>
 800d9a2:	f107 0814 	add.w	r8, r7, #20
 800d9a6:	f109 0114 	add.w	r1, r9, #20
 800d9aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d9ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d9b2:	9302      	str	r3, [sp, #8]
 800d9b4:	1beb      	subs	r3, r5, r7
 800d9b6:	3b15      	subs	r3, #21
 800d9b8:	f023 0303 	bic.w	r3, r3, #3
 800d9bc:	3304      	adds	r3, #4
 800d9be:	3715      	adds	r7, #21
 800d9c0:	42bd      	cmp	r5, r7
 800d9c2:	bf38      	it	cc
 800d9c4:	2304      	movcc	r3, #4
 800d9c6:	9301      	str	r3, [sp, #4]
 800d9c8:	9b02      	ldr	r3, [sp, #8]
 800d9ca:	9103      	str	r1, [sp, #12]
 800d9cc:	428b      	cmp	r3, r1
 800d9ce:	d80c      	bhi.n	800d9ea <__multiply+0x9a>
 800d9d0:	2e00      	cmp	r6, #0
 800d9d2:	dd03      	ble.n	800d9dc <__multiply+0x8c>
 800d9d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d055      	beq.n	800da88 <__multiply+0x138>
 800d9dc:	6106      	str	r6, [r0, #16]
 800d9de:	b005      	add	sp, #20
 800d9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9e4:	f843 2b04 	str.w	r2, [r3], #4
 800d9e8:	e7d9      	b.n	800d99e <__multiply+0x4e>
 800d9ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800d9ee:	f1ba 0f00 	cmp.w	sl, #0
 800d9f2:	d01f      	beq.n	800da34 <__multiply+0xe4>
 800d9f4:	46c4      	mov	ip, r8
 800d9f6:	46a1      	mov	r9, r4
 800d9f8:	2700      	movs	r7, #0
 800d9fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d9fe:	f8d9 3000 	ldr.w	r3, [r9]
 800da02:	fa1f fb82 	uxth.w	fp, r2
 800da06:	b29b      	uxth	r3, r3
 800da08:	fb0a 330b 	mla	r3, sl, fp, r3
 800da0c:	443b      	add	r3, r7
 800da0e:	f8d9 7000 	ldr.w	r7, [r9]
 800da12:	0c12      	lsrs	r2, r2, #16
 800da14:	0c3f      	lsrs	r7, r7, #16
 800da16:	fb0a 7202 	mla	r2, sl, r2, r7
 800da1a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800da1e:	b29b      	uxth	r3, r3
 800da20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da24:	4565      	cmp	r5, ip
 800da26:	f849 3b04 	str.w	r3, [r9], #4
 800da2a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800da2e:	d8e4      	bhi.n	800d9fa <__multiply+0xaa>
 800da30:	9b01      	ldr	r3, [sp, #4]
 800da32:	50e7      	str	r7, [r4, r3]
 800da34:	9b03      	ldr	r3, [sp, #12]
 800da36:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800da3a:	3104      	adds	r1, #4
 800da3c:	f1b9 0f00 	cmp.w	r9, #0
 800da40:	d020      	beq.n	800da84 <__multiply+0x134>
 800da42:	6823      	ldr	r3, [r4, #0]
 800da44:	4647      	mov	r7, r8
 800da46:	46a4      	mov	ip, r4
 800da48:	f04f 0a00 	mov.w	sl, #0
 800da4c:	f8b7 b000 	ldrh.w	fp, [r7]
 800da50:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800da54:	fb09 220b 	mla	r2, r9, fp, r2
 800da58:	4452      	add	r2, sl
 800da5a:	b29b      	uxth	r3, r3
 800da5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da60:	f84c 3b04 	str.w	r3, [ip], #4
 800da64:	f857 3b04 	ldr.w	r3, [r7], #4
 800da68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da6c:	f8bc 3000 	ldrh.w	r3, [ip]
 800da70:	fb09 330a 	mla	r3, r9, sl, r3
 800da74:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800da78:	42bd      	cmp	r5, r7
 800da7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da7e:	d8e5      	bhi.n	800da4c <__multiply+0xfc>
 800da80:	9a01      	ldr	r2, [sp, #4]
 800da82:	50a3      	str	r3, [r4, r2]
 800da84:	3404      	adds	r4, #4
 800da86:	e79f      	b.n	800d9c8 <__multiply+0x78>
 800da88:	3e01      	subs	r6, #1
 800da8a:	e7a1      	b.n	800d9d0 <__multiply+0x80>
 800da8c:	0800fd85 	.word	0x0800fd85
 800da90:	0800fdf6 	.word	0x0800fdf6

0800da94 <__pow5mult>:
 800da94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da98:	4615      	mov	r5, r2
 800da9a:	f012 0203 	ands.w	r2, r2, #3
 800da9e:	4607      	mov	r7, r0
 800daa0:	460e      	mov	r6, r1
 800daa2:	d007      	beq.n	800dab4 <__pow5mult+0x20>
 800daa4:	4c25      	ldr	r4, [pc, #148]	@ (800db3c <__pow5mult+0xa8>)
 800daa6:	3a01      	subs	r2, #1
 800daa8:	2300      	movs	r3, #0
 800daaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800daae:	f7ff fe5d 	bl	800d76c <__multadd>
 800dab2:	4606      	mov	r6, r0
 800dab4:	10ad      	asrs	r5, r5, #2
 800dab6:	d03d      	beq.n	800db34 <__pow5mult+0xa0>
 800dab8:	69fc      	ldr	r4, [r7, #28]
 800daba:	b97c      	cbnz	r4, 800dadc <__pow5mult+0x48>
 800dabc:	2010      	movs	r0, #16
 800dabe:	f7ff fd2b 	bl	800d518 <malloc>
 800dac2:	4602      	mov	r2, r0
 800dac4:	61f8      	str	r0, [r7, #28]
 800dac6:	b928      	cbnz	r0, 800dad4 <__pow5mult+0x40>
 800dac8:	4b1d      	ldr	r3, [pc, #116]	@ (800db40 <__pow5mult+0xac>)
 800daca:	481e      	ldr	r0, [pc, #120]	@ (800db44 <__pow5mult+0xb0>)
 800dacc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dad0:	f7fe fb28 	bl	800c124 <__assert_func>
 800dad4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dad8:	6004      	str	r4, [r0, #0]
 800dada:	60c4      	str	r4, [r0, #12]
 800dadc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dae0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dae4:	b94c      	cbnz	r4, 800dafa <__pow5mult+0x66>
 800dae6:	f240 2171 	movw	r1, #625	@ 0x271
 800daea:	4638      	mov	r0, r7
 800daec:	f7ff ff1a 	bl	800d924 <__i2b>
 800daf0:	2300      	movs	r3, #0
 800daf2:	f8c8 0008 	str.w	r0, [r8, #8]
 800daf6:	4604      	mov	r4, r0
 800daf8:	6003      	str	r3, [r0, #0]
 800dafa:	f04f 0900 	mov.w	r9, #0
 800dafe:	07eb      	lsls	r3, r5, #31
 800db00:	d50a      	bpl.n	800db18 <__pow5mult+0x84>
 800db02:	4631      	mov	r1, r6
 800db04:	4622      	mov	r2, r4
 800db06:	4638      	mov	r0, r7
 800db08:	f7ff ff22 	bl	800d950 <__multiply>
 800db0c:	4631      	mov	r1, r6
 800db0e:	4680      	mov	r8, r0
 800db10:	4638      	mov	r0, r7
 800db12:	f7ff fe09 	bl	800d728 <_Bfree>
 800db16:	4646      	mov	r6, r8
 800db18:	106d      	asrs	r5, r5, #1
 800db1a:	d00b      	beq.n	800db34 <__pow5mult+0xa0>
 800db1c:	6820      	ldr	r0, [r4, #0]
 800db1e:	b938      	cbnz	r0, 800db30 <__pow5mult+0x9c>
 800db20:	4622      	mov	r2, r4
 800db22:	4621      	mov	r1, r4
 800db24:	4638      	mov	r0, r7
 800db26:	f7ff ff13 	bl	800d950 <__multiply>
 800db2a:	6020      	str	r0, [r4, #0]
 800db2c:	f8c0 9000 	str.w	r9, [r0]
 800db30:	4604      	mov	r4, r0
 800db32:	e7e4      	b.n	800dafe <__pow5mult+0x6a>
 800db34:	4630      	mov	r0, r6
 800db36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db3a:	bf00      	nop
 800db3c:	0800feb0 	.word	0x0800feb0
 800db40:	0800fc6b 	.word	0x0800fc6b
 800db44:	0800fdf6 	.word	0x0800fdf6

0800db48 <__lshift>:
 800db48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db4c:	460c      	mov	r4, r1
 800db4e:	6849      	ldr	r1, [r1, #4]
 800db50:	6923      	ldr	r3, [r4, #16]
 800db52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800db56:	68a3      	ldr	r3, [r4, #8]
 800db58:	4607      	mov	r7, r0
 800db5a:	4691      	mov	r9, r2
 800db5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800db60:	f108 0601 	add.w	r6, r8, #1
 800db64:	42b3      	cmp	r3, r6
 800db66:	db0b      	blt.n	800db80 <__lshift+0x38>
 800db68:	4638      	mov	r0, r7
 800db6a:	f7ff fd9d 	bl	800d6a8 <_Balloc>
 800db6e:	4605      	mov	r5, r0
 800db70:	b948      	cbnz	r0, 800db86 <__lshift+0x3e>
 800db72:	4602      	mov	r2, r0
 800db74:	4b28      	ldr	r3, [pc, #160]	@ (800dc18 <__lshift+0xd0>)
 800db76:	4829      	ldr	r0, [pc, #164]	@ (800dc1c <__lshift+0xd4>)
 800db78:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800db7c:	f7fe fad2 	bl	800c124 <__assert_func>
 800db80:	3101      	adds	r1, #1
 800db82:	005b      	lsls	r3, r3, #1
 800db84:	e7ee      	b.n	800db64 <__lshift+0x1c>
 800db86:	2300      	movs	r3, #0
 800db88:	f100 0114 	add.w	r1, r0, #20
 800db8c:	f100 0210 	add.w	r2, r0, #16
 800db90:	4618      	mov	r0, r3
 800db92:	4553      	cmp	r3, sl
 800db94:	db33      	blt.n	800dbfe <__lshift+0xb6>
 800db96:	6920      	ldr	r0, [r4, #16]
 800db98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800db9c:	f104 0314 	add.w	r3, r4, #20
 800dba0:	f019 091f 	ands.w	r9, r9, #31
 800dba4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dba8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dbac:	d02b      	beq.n	800dc06 <__lshift+0xbe>
 800dbae:	f1c9 0e20 	rsb	lr, r9, #32
 800dbb2:	468a      	mov	sl, r1
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	6818      	ldr	r0, [r3, #0]
 800dbb8:	fa00 f009 	lsl.w	r0, r0, r9
 800dbbc:	4310      	orrs	r0, r2
 800dbbe:	f84a 0b04 	str.w	r0, [sl], #4
 800dbc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbc6:	459c      	cmp	ip, r3
 800dbc8:	fa22 f20e 	lsr.w	r2, r2, lr
 800dbcc:	d8f3      	bhi.n	800dbb6 <__lshift+0x6e>
 800dbce:	ebac 0304 	sub.w	r3, ip, r4
 800dbd2:	3b15      	subs	r3, #21
 800dbd4:	f023 0303 	bic.w	r3, r3, #3
 800dbd8:	3304      	adds	r3, #4
 800dbda:	f104 0015 	add.w	r0, r4, #21
 800dbde:	4560      	cmp	r0, ip
 800dbe0:	bf88      	it	hi
 800dbe2:	2304      	movhi	r3, #4
 800dbe4:	50ca      	str	r2, [r1, r3]
 800dbe6:	b10a      	cbz	r2, 800dbec <__lshift+0xa4>
 800dbe8:	f108 0602 	add.w	r6, r8, #2
 800dbec:	3e01      	subs	r6, #1
 800dbee:	4638      	mov	r0, r7
 800dbf0:	612e      	str	r6, [r5, #16]
 800dbf2:	4621      	mov	r1, r4
 800dbf4:	f7ff fd98 	bl	800d728 <_Bfree>
 800dbf8:	4628      	mov	r0, r5
 800dbfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbfe:	f842 0f04 	str.w	r0, [r2, #4]!
 800dc02:	3301      	adds	r3, #1
 800dc04:	e7c5      	b.n	800db92 <__lshift+0x4a>
 800dc06:	3904      	subs	r1, #4
 800dc08:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc0c:	f841 2f04 	str.w	r2, [r1, #4]!
 800dc10:	459c      	cmp	ip, r3
 800dc12:	d8f9      	bhi.n	800dc08 <__lshift+0xc0>
 800dc14:	e7ea      	b.n	800dbec <__lshift+0xa4>
 800dc16:	bf00      	nop
 800dc18:	0800fd85 	.word	0x0800fd85
 800dc1c:	0800fdf6 	.word	0x0800fdf6

0800dc20 <__mcmp>:
 800dc20:	690a      	ldr	r2, [r1, #16]
 800dc22:	4603      	mov	r3, r0
 800dc24:	6900      	ldr	r0, [r0, #16]
 800dc26:	1a80      	subs	r0, r0, r2
 800dc28:	b530      	push	{r4, r5, lr}
 800dc2a:	d10e      	bne.n	800dc4a <__mcmp+0x2a>
 800dc2c:	3314      	adds	r3, #20
 800dc2e:	3114      	adds	r1, #20
 800dc30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dc34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dc38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dc3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dc40:	4295      	cmp	r5, r2
 800dc42:	d003      	beq.n	800dc4c <__mcmp+0x2c>
 800dc44:	d205      	bcs.n	800dc52 <__mcmp+0x32>
 800dc46:	f04f 30ff 	mov.w	r0, #4294967295
 800dc4a:	bd30      	pop	{r4, r5, pc}
 800dc4c:	42a3      	cmp	r3, r4
 800dc4e:	d3f3      	bcc.n	800dc38 <__mcmp+0x18>
 800dc50:	e7fb      	b.n	800dc4a <__mcmp+0x2a>
 800dc52:	2001      	movs	r0, #1
 800dc54:	e7f9      	b.n	800dc4a <__mcmp+0x2a>
	...

0800dc58 <__mdiff>:
 800dc58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc5c:	4689      	mov	r9, r1
 800dc5e:	4606      	mov	r6, r0
 800dc60:	4611      	mov	r1, r2
 800dc62:	4648      	mov	r0, r9
 800dc64:	4614      	mov	r4, r2
 800dc66:	f7ff ffdb 	bl	800dc20 <__mcmp>
 800dc6a:	1e05      	subs	r5, r0, #0
 800dc6c:	d112      	bne.n	800dc94 <__mdiff+0x3c>
 800dc6e:	4629      	mov	r1, r5
 800dc70:	4630      	mov	r0, r6
 800dc72:	f7ff fd19 	bl	800d6a8 <_Balloc>
 800dc76:	4602      	mov	r2, r0
 800dc78:	b928      	cbnz	r0, 800dc86 <__mdiff+0x2e>
 800dc7a:	4b3f      	ldr	r3, [pc, #252]	@ (800dd78 <__mdiff+0x120>)
 800dc7c:	f240 2137 	movw	r1, #567	@ 0x237
 800dc80:	483e      	ldr	r0, [pc, #248]	@ (800dd7c <__mdiff+0x124>)
 800dc82:	f7fe fa4f 	bl	800c124 <__assert_func>
 800dc86:	2301      	movs	r3, #1
 800dc88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dc8c:	4610      	mov	r0, r2
 800dc8e:	b003      	add	sp, #12
 800dc90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc94:	bfbc      	itt	lt
 800dc96:	464b      	movlt	r3, r9
 800dc98:	46a1      	movlt	r9, r4
 800dc9a:	4630      	mov	r0, r6
 800dc9c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dca0:	bfba      	itte	lt
 800dca2:	461c      	movlt	r4, r3
 800dca4:	2501      	movlt	r5, #1
 800dca6:	2500      	movge	r5, #0
 800dca8:	f7ff fcfe 	bl	800d6a8 <_Balloc>
 800dcac:	4602      	mov	r2, r0
 800dcae:	b918      	cbnz	r0, 800dcb8 <__mdiff+0x60>
 800dcb0:	4b31      	ldr	r3, [pc, #196]	@ (800dd78 <__mdiff+0x120>)
 800dcb2:	f240 2145 	movw	r1, #581	@ 0x245
 800dcb6:	e7e3      	b.n	800dc80 <__mdiff+0x28>
 800dcb8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dcbc:	6926      	ldr	r6, [r4, #16]
 800dcbe:	60c5      	str	r5, [r0, #12]
 800dcc0:	f109 0310 	add.w	r3, r9, #16
 800dcc4:	f109 0514 	add.w	r5, r9, #20
 800dcc8:	f104 0e14 	add.w	lr, r4, #20
 800dccc:	f100 0b14 	add.w	fp, r0, #20
 800dcd0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dcd4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dcd8:	9301      	str	r3, [sp, #4]
 800dcda:	46d9      	mov	r9, fp
 800dcdc:	f04f 0c00 	mov.w	ip, #0
 800dce0:	9b01      	ldr	r3, [sp, #4]
 800dce2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dce6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dcea:	9301      	str	r3, [sp, #4]
 800dcec:	fa1f f38a 	uxth.w	r3, sl
 800dcf0:	4619      	mov	r1, r3
 800dcf2:	b283      	uxth	r3, r0
 800dcf4:	1acb      	subs	r3, r1, r3
 800dcf6:	0c00      	lsrs	r0, r0, #16
 800dcf8:	4463      	add	r3, ip
 800dcfa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dcfe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dd02:	b29b      	uxth	r3, r3
 800dd04:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dd08:	4576      	cmp	r6, lr
 800dd0a:	f849 3b04 	str.w	r3, [r9], #4
 800dd0e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dd12:	d8e5      	bhi.n	800dce0 <__mdiff+0x88>
 800dd14:	1b33      	subs	r3, r6, r4
 800dd16:	3b15      	subs	r3, #21
 800dd18:	f023 0303 	bic.w	r3, r3, #3
 800dd1c:	3415      	adds	r4, #21
 800dd1e:	3304      	adds	r3, #4
 800dd20:	42a6      	cmp	r6, r4
 800dd22:	bf38      	it	cc
 800dd24:	2304      	movcc	r3, #4
 800dd26:	441d      	add	r5, r3
 800dd28:	445b      	add	r3, fp
 800dd2a:	461e      	mov	r6, r3
 800dd2c:	462c      	mov	r4, r5
 800dd2e:	4544      	cmp	r4, r8
 800dd30:	d30e      	bcc.n	800dd50 <__mdiff+0xf8>
 800dd32:	f108 0103 	add.w	r1, r8, #3
 800dd36:	1b49      	subs	r1, r1, r5
 800dd38:	f021 0103 	bic.w	r1, r1, #3
 800dd3c:	3d03      	subs	r5, #3
 800dd3e:	45a8      	cmp	r8, r5
 800dd40:	bf38      	it	cc
 800dd42:	2100      	movcc	r1, #0
 800dd44:	440b      	add	r3, r1
 800dd46:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dd4a:	b191      	cbz	r1, 800dd72 <__mdiff+0x11a>
 800dd4c:	6117      	str	r7, [r2, #16]
 800dd4e:	e79d      	b.n	800dc8c <__mdiff+0x34>
 800dd50:	f854 1b04 	ldr.w	r1, [r4], #4
 800dd54:	46e6      	mov	lr, ip
 800dd56:	0c08      	lsrs	r0, r1, #16
 800dd58:	fa1c fc81 	uxtah	ip, ip, r1
 800dd5c:	4471      	add	r1, lr
 800dd5e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dd62:	b289      	uxth	r1, r1
 800dd64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dd68:	f846 1b04 	str.w	r1, [r6], #4
 800dd6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dd70:	e7dd      	b.n	800dd2e <__mdiff+0xd6>
 800dd72:	3f01      	subs	r7, #1
 800dd74:	e7e7      	b.n	800dd46 <__mdiff+0xee>
 800dd76:	bf00      	nop
 800dd78:	0800fd85 	.word	0x0800fd85
 800dd7c:	0800fdf6 	.word	0x0800fdf6

0800dd80 <__ulp>:
 800dd80:	b082      	sub	sp, #8
 800dd82:	ed8d 0b00 	vstr	d0, [sp]
 800dd86:	9a01      	ldr	r2, [sp, #4]
 800dd88:	4b0f      	ldr	r3, [pc, #60]	@ (800ddc8 <__ulp+0x48>)
 800dd8a:	4013      	ands	r3, r2
 800dd8c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	dc08      	bgt.n	800dda6 <__ulp+0x26>
 800dd94:	425b      	negs	r3, r3
 800dd96:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800dd9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dd9e:	da04      	bge.n	800ddaa <__ulp+0x2a>
 800dda0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dda4:	4113      	asrs	r3, r2
 800dda6:	2200      	movs	r2, #0
 800dda8:	e008      	b.n	800ddbc <__ulp+0x3c>
 800ddaa:	f1a2 0314 	sub.w	r3, r2, #20
 800ddae:	2b1e      	cmp	r3, #30
 800ddb0:	bfda      	itte	le
 800ddb2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ddb6:	40da      	lsrle	r2, r3
 800ddb8:	2201      	movgt	r2, #1
 800ddba:	2300      	movs	r3, #0
 800ddbc:	4619      	mov	r1, r3
 800ddbe:	4610      	mov	r0, r2
 800ddc0:	ec41 0b10 	vmov	d0, r0, r1
 800ddc4:	b002      	add	sp, #8
 800ddc6:	4770      	bx	lr
 800ddc8:	7ff00000 	.word	0x7ff00000

0800ddcc <__b2d>:
 800ddcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddd0:	6906      	ldr	r6, [r0, #16]
 800ddd2:	f100 0814 	add.w	r8, r0, #20
 800ddd6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ddda:	1f37      	subs	r7, r6, #4
 800dddc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dde0:	4610      	mov	r0, r2
 800dde2:	f7ff fd53 	bl	800d88c <__hi0bits>
 800dde6:	f1c0 0320 	rsb	r3, r0, #32
 800ddea:	280a      	cmp	r0, #10
 800ddec:	600b      	str	r3, [r1, #0]
 800ddee:	491b      	ldr	r1, [pc, #108]	@ (800de5c <__b2d+0x90>)
 800ddf0:	dc15      	bgt.n	800de1e <__b2d+0x52>
 800ddf2:	f1c0 0c0b 	rsb	ip, r0, #11
 800ddf6:	fa22 f30c 	lsr.w	r3, r2, ip
 800ddfa:	45b8      	cmp	r8, r7
 800ddfc:	ea43 0501 	orr.w	r5, r3, r1
 800de00:	bf34      	ite	cc
 800de02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800de06:	2300      	movcs	r3, #0
 800de08:	3015      	adds	r0, #21
 800de0a:	fa02 f000 	lsl.w	r0, r2, r0
 800de0e:	fa23 f30c 	lsr.w	r3, r3, ip
 800de12:	4303      	orrs	r3, r0
 800de14:	461c      	mov	r4, r3
 800de16:	ec45 4b10 	vmov	d0, r4, r5
 800de1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de1e:	45b8      	cmp	r8, r7
 800de20:	bf3a      	itte	cc
 800de22:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800de26:	f1a6 0708 	subcc.w	r7, r6, #8
 800de2a:	2300      	movcs	r3, #0
 800de2c:	380b      	subs	r0, #11
 800de2e:	d012      	beq.n	800de56 <__b2d+0x8a>
 800de30:	f1c0 0120 	rsb	r1, r0, #32
 800de34:	fa23 f401 	lsr.w	r4, r3, r1
 800de38:	4082      	lsls	r2, r0
 800de3a:	4322      	orrs	r2, r4
 800de3c:	4547      	cmp	r7, r8
 800de3e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800de42:	bf8c      	ite	hi
 800de44:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800de48:	2200      	movls	r2, #0
 800de4a:	4083      	lsls	r3, r0
 800de4c:	40ca      	lsrs	r2, r1
 800de4e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800de52:	4313      	orrs	r3, r2
 800de54:	e7de      	b.n	800de14 <__b2d+0x48>
 800de56:	ea42 0501 	orr.w	r5, r2, r1
 800de5a:	e7db      	b.n	800de14 <__b2d+0x48>
 800de5c:	3ff00000 	.word	0x3ff00000

0800de60 <__d2b>:
 800de60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800de64:	460f      	mov	r7, r1
 800de66:	2101      	movs	r1, #1
 800de68:	ec59 8b10 	vmov	r8, r9, d0
 800de6c:	4616      	mov	r6, r2
 800de6e:	f7ff fc1b 	bl	800d6a8 <_Balloc>
 800de72:	4604      	mov	r4, r0
 800de74:	b930      	cbnz	r0, 800de84 <__d2b+0x24>
 800de76:	4602      	mov	r2, r0
 800de78:	4b23      	ldr	r3, [pc, #140]	@ (800df08 <__d2b+0xa8>)
 800de7a:	4824      	ldr	r0, [pc, #144]	@ (800df0c <__d2b+0xac>)
 800de7c:	f240 310f 	movw	r1, #783	@ 0x30f
 800de80:	f7fe f950 	bl	800c124 <__assert_func>
 800de84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800de88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800de8c:	b10d      	cbz	r5, 800de92 <__d2b+0x32>
 800de8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de92:	9301      	str	r3, [sp, #4]
 800de94:	f1b8 0300 	subs.w	r3, r8, #0
 800de98:	d023      	beq.n	800dee2 <__d2b+0x82>
 800de9a:	4668      	mov	r0, sp
 800de9c:	9300      	str	r3, [sp, #0]
 800de9e:	f7ff fd14 	bl	800d8ca <__lo0bits>
 800dea2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dea6:	b1d0      	cbz	r0, 800dede <__d2b+0x7e>
 800dea8:	f1c0 0320 	rsb	r3, r0, #32
 800deac:	fa02 f303 	lsl.w	r3, r2, r3
 800deb0:	430b      	orrs	r3, r1
 800deb2:	40c2      	lsrs	r2, r0
 800deb4:	6163      	str	r3, [r4, #20]
 800deb6:	9201      	str	r2, [sp, #4]
 800deb8:	9b01      	ldr	r3, [sp, #4]
 800deba:	61a3      	str	r3, [r4, #24]
 800debc:	2b00      	cmp	r3, #0
 800debe:	bf0c      	ite	eq
 800dec0:	2201      	moveq	r2, #1
 800dec2:	2202      	movne	r2, #2
 800dec4:	6122      	str	r2, [r4, #16]
 800dec6:	b1a5      	cbz	r5, 800def2 <__d2b+0x92>
 800dec8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800decc:	4405      	add	r5, r0
 800dece:	603d      	str	r5, [r7, #0]
 800ded0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ded4:	6030      	str	r0, [r6, #0]
 800ded6:	4620      	mov	r0, r4
 800ded8:	b003      	add	sp, #12
 800deda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dede:	6161      	str	r1, [r4, #20]
 800dee0:	e7ea      	b.n	800deb8 <__d2b+0x58>
 800dee2:	a801      	add	r0, sp, #4
 800dee4:	f7ff fcf1 	bl	800d8ca <__lo0bits>
 800dee8:	9b01      	ldr	r3, [sp, #4]
 800deea:	6163      	str	r3, [r4, #20]
 800deec:	3020      	adds	r0, #32
 800deee:	2201      	movs	r2, #1
 800def0:	e7e8      	b.n	800dec4 <__d2b+0x64>
 800def2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800def6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800defa:	6038      	str	r0, [r7, #0]
 800defc:	6918      	ldr	r0, [r3, #16]
 800defe:	f7ff fcc5 	bl	800d88c <__hi0bits>
 800df02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800df06:	e7e5      	b.n	800ded4 <__d2b+0x74>
 800df08:	0800fd85 	.word	0x0800fd85
 800df0c:	0800fdf6 	.word	0x0800fdf6

0800df10 <__ratio>:
 800df10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df14:	b085      	sub	sp, #20
 800df16:	e9cd 1000 	strd	r1, r0, [sp]
 800df1a:	a902      	add	r1, sp, #8
 800df1c:	f7ff ff56 	bl	800ddcc <__b2d>
 800df20:	9800      	ldr	r0, [sp, #0]
 800df22:	a903      	add	r1, sp, #12
 800df24:	ec55 4b10 	vmov	r4, r5, d0
 800df28:	f7ff ff50 	bl	800ddcc <__b2d>
 800df2c:	9b01      	ldr	r3, [sp, #4]
 800df2e:	6919      	ldr	r1, [r3, #16]
 800df30:	9b00      	ldr	r3, [sp, #0]
 800df32:	691b      	ldr	r3, [r3, #16]
 800df34:	1ac9      	subs	r1, r1, r3
 800df36:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800df3a:	1a9b      	subs	r3, r3, r2
 800df3c:	ec5b ab10 	vmov	sl, fp, d0
 800df40:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800df44:	2b00      	cmp	r3, #0
 800df46:	bfce      	itee	gt
 800df48:	462a      	movgt	r2, r5
 800df4a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800df4e:	465a      	movle	r2, fp
 800df50:	462f      	mov	r7, r5
 800df52:	46d9      	mov	r9, fp
 800df54:	bfcc      	ite	gt
 800df56:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800df5a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800df5e:	464b      	mov	r3, r9
 800df60:	4652      	mov	r2, sl
 800df62:	4620      	mov	r0, r4
 800df64:	4639      	mov	r1, r7
 800df66:	f7f2 fc89 	bl	800087c <__aeabi_ddiv>
 800df6a:	ec41 0b10 	vmov	d0, r0, r1
 800df6e:	b005      	add	sp, #20
 800df70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800df74 <__copybits>:
 800df74:	3901      	subs	r1, #1
 800df76:	b570      	push	{r4, r5, r6, lr}
 800df78:	1149      	asrs	r1, r1, #5
 800df7a:	6914      	ldr	r4, [r2, #16]
 800df7c:	3101      	adds	r1, #1
 800df7e:	f102 0314 	add.w	r3, r2, #20
 800df82:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800df86:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800df8a:	1f05      	subs	r5, r0, #4
 800df8c:	42a3      	cmp	r3, r4
 800df8e:	d30c      	bcc.n	800dfaa <__copybits+0x36>
 800df90:	1aa3      	subs	r3, r4, r2
 800df92:	3b11      	subs	r3, #17
 800df94:	f023 0303 	bic.w	r3, r3, #3
 800df98:	3211      	adds	r2, #17
 800df9a:	42a2      	cmp	r2, r4
 800df9c:	bf88      	it	hi
 800df9e:	2300      	movhi	r3, #0
 800dfa0:	4418      	add	r0, r3
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	4288      	cmp	r0, r1
 800dfa6:	d305      	bcc.n	800dfb4 <__copybits+0x40>
 800dfa8:	bd70      	pop	{r4, r5, r6, pc}
 800dfaa:	f853 6b04 	ldr.w	r6, [r3], #4
 800dfae:	f845 6f04 	str.w	r6, [r5, #4]!
 800dfb2:	e7eb      	b.n	800df8c <__copybits+0x18>
 800dfb4:	f840 3b04 	str.w	r3, [r0], #4
 800dfb8:	e7f4      	b.n	800dfa4 <__copybits+0x30>

0800dfba <__any_on>:
 800dfba:	f100 0214 	add.w	r2, r0, #20
 800dfbe:	6900      	ldr	r0, [r0, #16]
 800dfc0:	114b      	asrs	r3, r1, #5
 800dfc2:	4298      	cmp	r0, r3
 800dfc4:	b510      	push	{r4, lr}
 800dfc6:	db11      	blt.n	800dfec <__any_on+0x32>
 800dfc8:	dd0a      	ble.n	800dfe0 <__any_on+0x26>
 800dfca:	f011 011f 	ands.w	r1, r1, #31
 800dfce:	d007      	beq.n	800dfe0 <__any_on+0x26>
 800dfd0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dfd4:	fa24 f001 	lsr.w	r0, r4, r1
 800dfd8:	fa00 f101 	lsl.w	r1, r0, r1
 800dfdc:	428c      	cmp	r4, r1
 800dfde:	d10b      	bne.n	800dff8 <__any_on+0x3e>
 800dfe0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dfe4:	4293      	cmp	r3, r2
 800dfe6:	d803      	bhi.n	800dff0 <__any_on+0x36>
 800dfe8:	2000      	movs	r0, #0
 800dfea:	bd10      	pop	{r4, pc}
 800dfec:	4603      	mov	r3, r0
 800dfee:	e7f7      	b.n	800dfe0 <__any_on+0x26>
 800dff0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dff4:	2900      	cmp	r1, #0
 800dff6:	d0f5      	beq.n	800dfe4 <__any_on+0x2a>
 800dff8:	2001      	movs	r0, #1
 800dffa:	e7f6      	b.n	800dfea <__any_on+0x30>

0800dffc <_strtol_l.isra.0>:
 800dffc:	2b24      	cmp	r3, #36	@ 0x24
 800dffe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e002:	4686      	mov	lr, r0
 800e004:	4690      	mov	r8, r2
 800e006:	d801      	bhi.n	800e00c <_strtol_l.isra.0+0x10>
 800e008:	2b01      	cmp	r3, #1
 800e00a:	d106      	bne.n	800e01a <_strtol_l.isra.0+0x1e>
 800e00c:	f7fe f83e 	bl	800c08c <__errno>
 800e010:	2316      	movs	r3, #22
 800e012:	6003      	str	r3, [r0, #0]
 800e014:	2000      	movs	r0, #0
 800e016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e01a:	4834      	ldr	r0, [pc, #208]	@ (800e0ec <_strtol_l.isra.0+0xf0>)
 800e01c:	460d      	mov	r5, r1
 800e01e:	462a      	mov	r2, r5
 800e020:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e024:	5d06      	ldrb	r6, [r0, r4]
 800e026:	f016 0608 	ands.w	r6, r6, #8
 800e02a:	d1f8      	bne.n	800e01e <_strtol_l.isra.0+0x22>
 800e02c:	2c2d      	cmp	r4, #45	@ 0x2d
 800e02e:	d110      	bne.n	800e052 <_strtol_l.isra.0+0x56>
 800e030:	782c      	ldrb	r4, [r5, #0]
 800e032:	2601      	movs	r6, #1
 800e034:	1c95      	adds	r5, r2, #2
 800e036:	f033 0210 	bics.w	r2, r3, #16
 800e03a:	d115      	bne.n	800e068 <_strtol_l.isra.0+0x6c>
 800e03c:	2c30      	cmp	r4, #48	@ 0x30
 800e03e:	d10d      	bne.n	800e05c <_strtol_l.isra.0+0x60>
 800e040:	782a      	ldrb	r2, [r5, #0]
 800e042:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e046:	2a58      	cmp	r2, #88	@ 0x58
 800e048:	d108      	bne.n	800e05c <_strtol_l.isra.0+0x60>
 800e04a:	786c      	ldrb	r4, [r5, #1]
 800e04c:	3502      	adds	r5, #2
 800e04e:	2310      	movs	r3, #16
 800e050:	e00a      	b.n	800e068 <_strtol_l.isra.0+0x6c>
 800e052:	2c2b      	cmp	r4, #43	@ 0x2b
 800e054:	bf04      	itt	eq
 800e056:	782c      	ldrbeq	r4, [r5, #0]
 800e058:	1c95      	addeq	r5, r2, #2
 800e05a:	e7ec      	b.n	800e036 <_strtol_l.isra.0+0x3a>
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d1f6      	bne.n	800e04e <_strtol_l.isra.0+0x52>
 800e060:	2c30      	cmp	r4, #48	@ 0x30
 800e062:	bf14      	ite	ne
 800e064:	230a      	movne	r3, #10
 800e066:	2308      	moveq	r3, #8
 800e068:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e06c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e070:	2200      	movs	r2, #0
 800e072:	fbbc f9f3 	udiv	r9, ip, r3
 800e076:	4610      	mov	r0, r2
 800e078:	fb03 ca19 	mls	sl, r3, r9, ip
 800e07c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e080:	2f09      	cmp	r7, #9
 800e082:	d80f      	bhi.n	800e0a4 <_strtol_l.isra.0+0xa8>
 800e084:	463c      	mov	r4, r7
 800e086:	42a3      	cmp	r3, r4
 800e088:	dd1b      	ble.n	800e0c2 <_strtol_l.isra.0+0xc6>
 800e08a:	1c57      	adds	r7, r2, #1
 800e08c:	d007      	beq.n	800e09e <_strtol_l.isra.0+0xa2>
 800e08e:	4581      	cmp	r9, r0
 800e090:	d314      	bcc.n	800e0bc <_strtol_l.isra.0+0xc0>
 800e092:	d101      	bne.n	800e098 <_strtol_l.isra.0+0x9c>
 800e094:	45a2      	cmp	sl, r4
 800e096:	db11      	blt.n	800e0bc <_strtol_l.isra.0+0xc0>
 800e098:	fb00 4003 	mla	r0, r0, r3, r4
 800e09c:	2201      	movs	r2, #1
 800e09e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e0a2:	e7eb      	b.n	800e07c <_strtol_l.isra.0+0x80>
 800e0a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e0a8:	2f19      	cmp	r7, #25
 800e0aa:	d801      	bhi.n	800e0b0 <_strtol_l.isra.0+0xb4>
 800e0ac:	3c37      	subs	r4, #55	@ 0x37
 800e0ae:	e7ea      	b.n	800e086 <_strtol_l.isra.0+0x8a>
 800e0b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e0b4:	2f19      	cmp	r7, #25
 800e0b6:	d804      	bhi.n	800e0c2 <_strtol_l.isra.0+0xc6>
 800e0b8:	3c57      	subs	r4, #87	@ 0x57
 800e0ba:	e7e4      	b.n	800e086 <_strtol_l.isra.0+0x8a>
 800e0bc:	f04f 32ff 	mov.w	r2, #4294967295
 800e0c0:	e7ed      	b.n	800e09e <_strtol_l.isra.0+0xa2>
 800e0c2:	1c53      	adds	r3, r2, #1
 800e0c4:	d108      	bne.n	800e0d8 <_strtol_l.isra.0+0xdc>
 800e0c6:	2322      	movs	r3, #34	@ 0x22
 800e0c8:	f8ce 3000 	str.w	r3, [lr]
 800e0cc:	4660      	mov	r0, ip
 800e0ce:	f1b8 0f00 	cmp.w	r8, #0
 800e0d2:	d0a0      	beq.n	800e016 <_strtol_l.isra.0+0x1a>
 800e0d4:	1e69      	subs	r1, r5, #1
 800e0d6:	e006      	b.n	800e0e6 <_strtol_l.isra.0+0xea>
 800e0d8:	b106      	cbz	r6, 800e0dc <_strtol_l.isra.0+0xe0>
 800e0da:	4240      	negs	r0, r0
 800e0dc:	f1b8 0f00 	cmp.w	r8, #0
 800e0e0:	d099      	beq.n	800e016 <_strtol_l.isra.0+0x1a>
 800e0e2:	2a00      	cmp	r2, #0
 800e0e4:	d1f6      	bne.n	800e0d4 <_strtol_l.isra.0+0xd8>
 800e0e6:	f8c8 1000 	str.w	r1, [r8]
 800e0ea:	e794      	b.n	800e016 <_strtol_l.isra.0+0x1a>
 800e0ec:	0800ffb1 	.word	0x0800ffb1

0800e0f0 <_strtol_r>:
 800e0f0:	f7ff bf84 	b.w	800dffc <_strtol_l.isra.0>

0800e0f4 <__ascii_wctomb>:
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	4608      	mov	r0, r1
 800e0f8:	b141      	cbz	r1, 800e10c <__ascii_wctomb+0x18>
 800e0fa:	2aff      	cmp	r2, #255	@ 0xff
 800e0fc:	d904      	bls.n	800e108 <__ascii_wctomb+0x14>
 800e0fe:	228a      	movs	r2, #138	@ 0x8a
 800e100:	601a      	str	r2, [r3, #0]
 800e102:	f04f 30ff 	mov.w	r0, #4294967295
 800e106:	4770      	bx	lr
 800e108:	700a      	strb	r2, [r1, #0]
 800e10a:	2001      	movs	r0, #1
 800e10c:	4770      	bx	lr

0800e10e <__ssputs_r>:
 800e10e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e112:	688e      	ldr	r6, [r1, #8]
 800e114:	461f      	mov	r7, r3
 800e116:	42be      	cmp	r6, r7
 800e118:	680b      	ldr	r3, [r1, #0]
 800e11a:	4682      	mov	sl, r0
 800e11c:	460c      	mov	r4, r1
 800e11e:	4690      	mov	r8, r2
 800e120:	d82d      	bhi.n	800e17e <__ssputs_r+0x70>
 800e122:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e126:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e12a:	d026      	beq.n	800e17a <__ssputs_r+0x6c>
 800e12c:	6965      	ldr	r5, [r4, #20]
 800e12e:	6909      	ldr	r1, [r1, #16]
 800e130:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e134:	eba3 0901 	sub.w	r9, r3, r1
 800e138:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e13c:	1c7b      	adds	r3, r7, #1
 800e13e:	444b      	add	r3, r9
 800e140:	106d      	asrs	r5, r5, #1
 800e142:	429d      	cmp	r5, r3
 800e144:	bf38      	it	cc
 800e146:	461d      	movcc	r5, r3
 800e148:	0553      	lsls	r3, r2, #21
 800e14a:	d527      	bpl.n	800e19c <__ssputs_r+0x8e>
 800e14c:	4629      	mov	r1, r5
 800e14e:	f7ff fa0d 	bl	800d56c <_malloc_r>
 800e152:	4606      	mov	r6, r0
 800e154:	b360      	cbz	r0, 800e1b0 <__ssputs_r+0xa2>
 800e156:	6921      	ldr	r1, [r4, #16]
 800e158:	464a      	mov	r2, r9
 800e15a:	f7fd ffc4 	bl	800c0e6 <memcpy>
 800e15e:	89a3      	ldrh	r3, [r4, #12]
 800e160:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e164:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e168:	81a3      	strh	r3, [r4, #12]
 800e16a:	6126      	str	r6, [r4, #16]
 800e16c:	6165      	str	r5, [r4, #20]
 800e16e:	444e      	add	r6, r9
 800e170:	eba5 0509 	sub.w	r5, r5, r9
 800e174:	6026      	str	r6, [r4, #0]
 800e176:	60a5      	str	r5, [r4, #8]
 800e178:	463e      	mov	r6, r7
 800e17a:	42be      	cmp	r6, r7
 800e17c:	d900      	bls.n	800e180 <__ssputs_r+0x72>
 800e17e:	463e      	mov	r6, r7
 800e180:	6820      	ldr	r0, [r4, #0]
 800e182:	4632      	mov	r2, r6
 800e184:	4641      	mov	r1, r8
 800e186:	f000 f9d7 	bl	800e538 <memmove>
 800e18a:	68a3      	ldr	r3, [r4, #8]
 800e18c:	1b9b      	subs	r3, r3, r6
 800e18e:	60a3      	str	r3, [r4, #8]
 800e190:	6823      	ldr	r3, [r4, #0]
 800e192:	4433      	add	r3, r6
 800e194:	6023      	str	r3, [r4, #0]
 800e196:	2000      	movs	r0, #0
 800e198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e19c:	462a      	mov	r2, r5
 800e19e:	f000 fa10 	bl	800e5c2 <_realloc_r>
 800e1a2:	4606      	mov	r6, r0
 800e1a4:	2800      	cmp	r0, #0
 800e1a6:	d1e0      	bne.n	800e16a <__ssputs_r+0x5c>
 800e1a8:	6921      	ldr	r1, [r4, #16]
 800e1aa:	4650      	mov	r0, sl
 800e1ac:	f7fe fe30 	bl	800ce10 <_free_r>
 800e1b0:	230c      	movs	r3, #12
 800e1b2:	f8ca 3000 	str.w	r3, [sl]
 800e1b6:	89a3      	ldrh	r3, [r4, #12]
 800e1b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1bc:	81a3      	strh	r3, [r4, #12]
 800e1be:	f04f 30ff 	mov.w	r0, #4294967295
 800e1c2:	e7e9      	b.n	800e198 <__ssputs_r+0x8a>

0800e1c4 <_svfiprintf_r>:
 800e1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1c8:	4698      	mov	r8, r3
 800e1ca:	898b      	ldrh	r3, [r1, #12]
 800e1cc:	061b      	lsls	r3, r3, #24
 800e1ce:	b09d      	sub	sp, #116	@ 0x74
 800e1d0:	4607      	mov	r7, r0
 800e1d2:	460d      	mov	r5, r1
 800e1d4:	4614      	mov	r4, r2
 800e1d6:	d510      	bpl.n	800e1fa <_svfiprintf_r+0x36>
 800e1d8:	690b      	ldr	r3, [r1, #16]
 800e1da:	b973      	cbnz	r3, 800e1fa <_svfiprintf_r+0x36>
 800e1dc:	2140      	movs	r1, #64	@ 0x40
 800e1de:	f7ff f9c5 	bl	800d56c <_malloc_r>
 800e1e2:	6028      	str	r0, [r5, #0]
 800e1e4:	6128      	str	r0, [r5, #16]
 800e1e6:	b930      	cbnz	r0, 800e1f6 <_svfiprintf_r+0x32>
 800e1e8:	230c      	movs	r3, #12
 800e1ea:	603b      	str	r3, [r7, #0]
 800e1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800e1f0:	b01d      	add	sp, #116	@ 0x74
 800e1f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1f6:	2340      	movs	r3, #64	@ 0x40
 800e1f8:	616b      	str	r3, [r5, #20]
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1fe:	2320      	movs	r3, #32
 800e200:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e204:	f8cd 800c 	str.w	r8, [sp, #12]
 800e208:	2330      	movs	r3, #48	@ 0x30
 800e20a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e3a8 <_svfiprintf_r+0x1e4>
 800e20e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e212:	f04f 0901 	mov.w	r9, #1
 800e216:	4623      	mov	r3, r4
 800e218:	469a      	mov	sl, r3
 800e21a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e21e:	b10a      	cbz	r2, 800e224 <_svfiprintf_r+0x60>
 800e220:	2a25      	cmp	r2, #37	@ 0x25
 800e222:	d1f9      	bne.n	800e218 <_svfiprintf_r+0x54>
 800e224:	ebba 0b04 	subs.w	fp, sl, r4
 800e228:	d00b      	beq.n	800e242 <_svfiprintf_r+0x7e>
 800e22a:	465b      	mov	r3, fp
 800e22c:	4622      	mov	r2, r4
 800e22e:	4629      	mov	r1, r5
 800e230:	4638      	mov	r0, r7
 800e232:	f7ff ff6c 	bl	800e10e <__ssputs_r>
 800e236:	3001      	adds	r0, #1
 800e238:	f000 80a7 	beq.w	800e38a <_svfiprintf_r+0x1c6>
 800e23c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e23e:	445a      	add	r2, fp
 800e240:	9209      	str	r2, [sp, #36]	@ 0x24
 800e242:	f89a 3000 	ldrb.w	r3, [sl]
 800e246:	2b00      	cmp	r3, #0
 800e248:	f000 809f 	beq.w	800e38a <_svfiprintf_r+0x1c6>
 800e24c:	2300      	movs	r3, #0
 800e24e:	f04f 32ff 	mov.w	r2, #4294967295
 800e252:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e256:	f10a 0a01 	add.w	sl, sl, #1
 800e25a:	9304      	str	r3, [sp, #16]
 800e25c:	9307      	str	r3, [sp, #28]
 800e25e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e262:	931a      	str	r3, [sp, #104]	@ 0x68
 800e264:	4654      	mov	r4, sl
 800e266:	2205      	movs	r2, #5
 800e268:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e26c:	484e      	ldr	r0, [pc, #312]	@ (800e3a8 <_svfiprintf_r+0x1e4>)
 800e26e:	f7f1 ffc7 	bl	8000200 <memchr>
 800e272:	9a04      	ldr	r2, [sp, #16]
 800e274:	b9d8      	cbnz	r0, 800e2ae <_svfiprintf_r+0xea>
 800e276:	06d0      	lsls	r0, r2, #27
 800e278:	bf44      	itt	mi
 800e27a:	2320      	movmi	r3, #32
 800e27c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e280:	0711      	lsls	r1, r2, #28
 800e282:	bf44      	itt	mi
 800e284:	232b      	movmi	r3, #43	@ 0x2b
 800e286:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e28a:	f89a 3000 	ldrb.w	r3, [sl]
 800e28e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e290:	d015      	beq.n	800e2be <_svfiprintf_r+0xfa>
 800e292:	9a07      	ldr	r2, [sp, #28]
 800e294:	4654      	mov	r4, sl
 800e296:	2000      	movs	r0, #0
 800e298:	f04f 0c0a 	mov.w	ip, #10
 800e29c:	4621      	mov	r1, r4
 800e29e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e2a2:	3b30      	subs	r3, #48	@ 0x30
 800e2a4:	2b09      	cmp	r3, #9
 800e2a6:	d94b      	bls.n	800e340 <_svfiprintf_r+0x17c>
 800e2a8:	b1b0      	cbz	r0, 800e2d8 <_svfiprintf_r+0x114>
 800e2aa:	9207      	str	r2, [sp, #28]
 800e2ac:	e014      	b.n	800e2d8 <_svfiprintf_r+0x114>
 800e2ae:	eba0 0308 	sub.w	r3, r0, r8
 800e2b2:	fa09 f303 	lsl.w	r3, r9, r3
 800e2b6:	4313      	orrs	r3, r2
 800e2b8:	9304      	str	r3, [sp, #16]
 800e2ba:	46a2      	mov	sl, r4
 800e2bc:	e7d2      	b.n	800e264 <_svfiprintf_r+0xa0>
 800e2be:	9b03      	ldr	r3, [sp, #12]
 800e2c0:	1d19      	adds	r1, r3, #4
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	9103      	str	r1, [sp, #12]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	bfbb      	ittet	lt
 800e2ca:	425b      	neglt	r3, r3
 800e2cc:	f042 0202 	orrlt.w	r2, r2, #2
 800e2d0:	9307      	strge	r3, [sp, #28]
 800e2d2:	9307      	strlt	r3, [sp, #28]
 800e2d4:	bfb8      	it	lt
 800e2d6:	9204      	strlt	r2, [sp, #16]
 800e2d8:	7823      	ldrb	r3, [r4, #0]
 800e2da:	2b2e      	cmp	r3, #46	@ 0x2e
 800e2dc:	d10a      	bne.n	800e2f4 <_svfiprintf_r+0x130>
 800e2de:	7863      	ldrb	r3, [r4, #1]
 800e2e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e2e2:	d132      	bne.n	800e34a <_svfiprintf_r+0x186>
 800e2e4:	9b03      	ldr	r3, [sp, #12]
 800e2e6:	1d1a      	adds	r2, r3, #4
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	9203      	str	r2, [sp, #12]
 800e2ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e2f0:	3402      	adds	r4, #2
 800e2f2:	9305      	str	r3, [sp, #20]
 800e2f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e3b8 <_svfiprintf_r+0x1f4>
 800e2f8:	7821      	ldrb	r1, [r4, #0]
 800e2fa:	2203      	movs	r2, #3
 800e2fc:	4650      	mov	r0, sl
 800e2fe:	f7f1 ff7f 	bl	8000200 <memchr>
 800e302:	b138      	cbz	r0, 800e314 <_svfiprintf_r+0x150>
 800e304:	9b04      	ldr	r3, [sp, #16]
 800e306:	eba0 000a 	sub.w	r0, r0, sl
 800e30a:	2240      	movs	r2, #64	@ 0x40
 800e30c:	4082      	lsls	r2, r0
 800e30e:	4313      	orrs	r3, r2
 800e310:	3401      	adds	r4, #1
 800e312:	9304      	str	r3, [sp, #16]
 800e314:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e318:	4824      	ldr	r0, [pc, #144]	@ (800e3ac <_svfiprintf_r+0x1e8>)
 800e31a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e31e:	2206      	movs	r2, #6
 800e320:	f7f1 ff6e 	bl	8000200 <memchr>
 800e324:	2800      	cmp	r0, #0
 800e326:	d036      	beq.n	800e396 <_svfiprintf_r+0x1d2>
 800e328:	4b21      	ldr	r3, [pc, #132]	@ (800e3b0 <_svfiprintf_r+0x1ec>)
 800e32a:	bb1b      	cbnz	r3, 800e374 <_svfiprintf_r+0x1b0>
 800e32c:	9b03      	ldr	r3, [sp, #12]
 800e32e:	3307      	adds	r3, #7
 800e330:	f023 0307 	bic.w	r3, r3, #7
 800e334:	3308      	adds	r3, #8
 800e336:	9303      	str	r3, [sp, #12]
 800e338:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e33a:	4433      	add	r3, r6
 800e33c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e33e:	e76a      	b.n	800e216 <_svfiprintf_r+0x52>
 800e340:	fb0c 3202 	mla	r2, ip, r2, r3
 800e344:	460c      	mov	r4, r1
 800e346:	2001      	movs	r0, #1
 800e348:	e7a8      	b.n	800e29c <_svfiprintf_r+0xd8>
 800e34a:	2300      	movs	r3, #0
 800e34c:	3401      	adds	r4, #1
 800e34e:	9305      	str	r3, [sp, #20]
 800e350:	4619      	mov	r1, r3
 800e352:	f04f 0c0a 	mov.w	ip, #10
 800e356:	4620      	mov	r0, r4
 800e358:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e35c:	3a30      	subs	r2, #48	@ 0x30
 800e35e:	2a09      	cmp	r2, #9
 800e360:	d903      	bls.n	800e36a <_svfiprintf_r+0x1a6>
 800e362:	2b00      	cmp	r3, #0
 800e364:	d0c6      	beq.n	800e2f4 <_svfiprintf_r+0x130>
 800e366:	9105      	str	r1, [sp, #20]
 800e368:	e7c4      	b.n	800e2f4 <_svfiprintf_r+0x130>
 800e36a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e36e:	4604      	mov	r4, r0
 800e370:	2301      	movs	r3, #1
 800e372:	e7f0      	b.n	800e356 <_svfiprintf_r+0x192>
 800e374:	ab03      	add	r3, sp, #12
 800e376:	9300      	str	r3, [sp, #0]
 800e378:	462a      	mov	r2, r5
 800e37a:	4b0e      	ldr	r3, [pc, #56]	@ (800e3b4 <_svfiprintf_r+0x1f0>)
 800e37c:	a904      	add	r1, sp, #16
 800e37e:	4638      	mov	r0, r7
 800e380:	f7fc fe90 	bl	800b0a4 <_printf_float>
 800e384:	1c42      	adds	r2, r0, #1
 800e386:	4606      	mov	r6, r0
 800e388:	d1d6      	bne.n	800e338 <_svfiprintf_r+0x174>
 800e38a:	89ab      	ldrh	r3, [r5, #12]
 800e38c:	065b      	lsls	r3, r3, #25
 800e38e:	f53f af2d 	bmi.w	800e1ec <_svfiprintf_r+0x28>
 800e392:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e394:	e72c      	b.n	800e1f0 <_svfiprintf_r+0x2c>
 800e396:	ab03      	add	r3, sp, #12
 800e398:	9300      	str	r3, [sp, #0]
 800e39a:	462a      	mov	r2, r5
 800e39c:	4b05      	ldr	r3, [pc, #20]	@ (800e3b4 <_svfiprintf_r+0x1f0>)
 800e39e:	a904      	add	r1, sp, #16
 800e3a0:	4638      	mov	r0, r7
 800e3a2:	f7fd f917 	bl	800b5d4 <_printf_i>
 800e3a6:	e7ed      	b.n	800e384 <_svfiprintf_r+0x1c0>
 800e3a8:	0800fe4f 	.word	0x0800fe4f
 800e3ac:	0800fe59 	.word	0x0800fe59
 800e3b0:	0800b0a5 	.word	0x0800b0a5
 800e3b4:	0800e10f 	.word	0x0800e10f
 800e3b8:	0800fe55 	.word	0x0800fe55

0800e3bc <__sflush_r>:
 800e3bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e3c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3c4:	0716      	lsls	r6, r2, #28
 800e3c6:	4605      	mov	r5, r0
 800e3c8:	460c      	mov	r4, r1
 800e3ca:	d454      	bmi.n	800e476 <__sflush_r+0xba>
 800e3cc:	684b      	ldr	r3, [r1, #4]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	dc02      	bgt.n	800e3d8 <__sflush_r+0x1c>
 800e3d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	dd48      	ble.n	800e46a <__sflush_r+0xae>
 800e3d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e3da:	2e00      	cmp	r6, #0
 800e3dc:	d045      	beq.n	800e46a <__sflush_r+0xae>
 800e3de:	2300      	movs	r3, #0
 800e3e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e3e4:	682f      	ldr	r7, [r5, #0]
 800e3e6:	6a21      	ldr	r1, [r4, #32]
 800e3e8:	602b      	str	r3, [r5, #0]
 800e3ea:	d030      	beq.n	800e44e <__sflush_r+0x92>
 800e3ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e3ee:	89a3      	ldrh	r3, [r4, #12]
 800e3f0:	0759      	lsls	r1, r3, #29
 800e3f2:	d505      	bpl.n	800e400 <__sflush_r+0x44>
 800e3f4:	6863      	ldr	r3, [r4, #4]
 800e3f6:	1ad2      	subs	r2, r2, r3
 800e3f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e3fa:	b10b      	cbz	r3, 800e400 <__sflush_r+0x44>
 800e3fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e3fe:	1ad2      	subs	r2, r2, r3
 800e400:	2300      	movs	r3, #0
 800e402:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e404:	6a21      	ldr	r1, [r4, #32]
 800e406:	4628      	mov	r0, r5
 800e408:	47b0      	blx	r6
 800e40a:	1c43      	adds	r3, r0, #1
 800e40c:	89a3      	ldrh	r3, [r4, #12]
 800e40e:	d106      	bne.n	800e41e <__sflush_r+0x62>
 800e410:	6829      	ldr	r1, [r5, #0]
 800e412:	291d      	cmp	r1, #29
 800e414:	d82b      	bhi.n	800e46e <__sflush_r+0xb2>
 800e416:	4a2a      	ldr	r2, [pc, #168]	@ (800e4c0 <__sflush_r+0x104>)
 800e418:	40ca      	lsrs	r2, r1
 800e41a:	07d6      	lsls	r6, r2, #31
 800e41c:	d527      	bpl.n	800e46e <__sflush_r+0xb2>
 800e41e:	2200      	movs	r2, #0
 800e420:	6062      	str	r2, [r4, #4]
 800e422:	04d9      	lsls	r1, r3, #19
 800e424:	6922      	ldr	r2, [r4, #16]
 800e426:	6022      	str	r2, [r4, #0]
 800e428:	d504      	bpl.n	800e434 <__sflush_r+0x78>
 800e42a:	1c42      	adds	r2, r0, #1
 800e42c:	d101      	bne.n	800e432 <__sflush_r+0x76>
 800e42e:	682b      	ldr	r3, [r5, #0]
 800e430:	b903      	cbnz	r3, 800e434 <__sflush_r+0x78>
 800e432:	6560      	str	r0, [r4, #84]	@ 0x54
 800e434:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e436:	602f      	str	r7, [r5, #0]
 800e438:	b1b9      	cbz	r1, 800e46a <__sflush_r+0xae>
 800e43a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e43e:	4299      	cmp	r1, r3
 800e440:	d002      	beq.n	800e448 <__sflush_r+0x8c>
 800e442:	4628      	mov	r0, r5
 800e444:	f7fe fce4 	bl	800ce10 <_free_r>
 800e448:	2300      	movs	r3, #0
 800e44a:	6363      	str	r3, [r4, #52]	@ 0x34
 800e44c:	e00d      	b.n	800e46a <__sflush_r+0xae>
 800e44e:	2301      	movs	r3, #1
 800e450:	4628      	mov	r0, r5
 800e452:	47b0      	blx	r6
 800e454:	4602      	mov	r2, r0
 800e456:	1c50      	adds	r0, r2, #1
 800e458:	d1c9      	bne.n	800e3ee <__sflush_r+0x32>
 800e45a:	682b      	ldr	r3, [r5, #0]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d0c6      	beq.n	800e3ee <__sflush_r+0x32>
 800e460:	2b1d      	cmp	r3, #29
 800e462:	d001      	beq.n	800e468 <__sflush_r+0xac>
 800e464:	2b16      	cmp	r3, #22
 800e466:	d11e      	bne.n	800e4a6 <__sflush_r+0xea>
 800e468:	602f      	str	r7, [r5, #0]
 800e46a:	2000      	movs	r0, #0
 800e46c:	e022      	b.n	800e4b4 <__sflush_r+0xf8>
 800e46e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e472:	b21b      	sxth	r3, r3
 800e474:	e01b      	b.n	800e4ae <__sflush_r+0xf2>
 800e476:	690f      	ldr	r7, [r1, #16]
 800e478:	2f00      	cmp	r7, #0
 800e47a:	d0f6      	beq.n	800e46a <__sflush_r+0xae>
 800e47c:	0793      	lsls	r3, r2, #30
 800e47e:	680e      	ldr	r6, [r1, #0]
 800e480:	bf08      	it	eq
 800e482:	694b      	ldreq	r3, [r1, #20]
 800e484:	600f      	str	r7, [r1, #0]
 800e486:	bf18      	it	ne
 800e488:	2300      	movne	r3, #0
 800e48a:	eba6 0807 	sub.w	r8, r6, r7
 800e48e:	608b      	str	r3, [r1, #8]
 800e490:	f1b8 0f00 	cmp.w	r8, #0
 800e494:	dde9      	ble.n	800e46a <__sflush_r+0xae>
 800e496:	6a21      	ldr	r1, [r4, #32]
 800e498:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e49a:	4643      	mov	r3, r8
 800e49c:	463a      	mov	r2, r7
 800e49e:	4628      	mov	r0, r5
 800e4a0:	47b0      	blx	r6
 800e4a2:	2800      	cmp	r0, #0
 800e4a4:	dc08      	bgt.n	800e4b8 <__sflush_r+0xfc>
 800e4a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e4ae:	81a3      	strh	r3, [r4, #12]
 800e4b0:	f04f 30ff 	mov.w	r0, #4294967295
 800e4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4b8:	4407      	add	r7, r0
 800e4ba:	eba8 0800 	sub.w	r8, r8, r0
 800e4be:	e7e7      	b.n	800e490 <__sflush_r+0xd4>
 800e4c0:	20400001 	.word	0x20400001

0800e4c4 <_fflush_r>:
 800e4c4:	b538      	push	{r3, r4, r5, lr}
 800e4c6:	690b      	ldr	r3, [r1, #16]
 800e4c8:	4605      	mov	r5, r0
 800e4ca:	460c      	mov	r4, r1
 800e4cc:	b913      	cbnz	r3, 800e4d4 <_fflush_r+0x10>
 800e4ce:	2500      	movs	r5, #0
 800e4d0:	4628      	mov	r0, r5
 800e4d2:	bd38      	pop	{r3, r4, r5, pc}
 800e4d4:	b118      	cbz	r0, 800e4de <_fflush_r+0x1a>
 800e4d6:	6a03      	ldr	r3, [r0, #32]
 800e4d8:	b90b      	cbnz	r3, 800e4de <_fflush_r+0x1a>
 800e4da:	f7fd fc33 	bl	800bd44 <__sinit>
 800e4de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d0f3      	beq.n	800e4ce <_fflush_r+0xa>
 800e4e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e4e8:	07d0      	lsls	r0, r2, #31
 800e4ea:	d404      	bmi.n	800e4f6 <_fflush_r+0x32>
 800e4ec:	0599      	lsls	r1, r3, #22
 800e4ee:	d402      	bmi.n	800e4f6 <_fflush_r+0x32>
 800e4f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e4f2:	f7fd fdf6 	bl	800c0e2 <__retarget_lock_acquire_recursive>
 800e4f6:	4628      	mov	r0, r5
 800e4f8:	4621      	mov	r1, r4
 800e4fa:	f7ff ff5f 	bl	800e3bc <__sflush_r>
 800e4fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e500:	07da      	lsls	r2, r3, #31
 800e502:	4605      	mov	r5, r0
 800e504:	d4e4      	bmi.n	800e4d0 <_fflush_r+0xc>
 800e506:	89a3      	ldrh	r3, [r4, #12]
 800e508:	059b      	lsls	r3, r3, #22
 800e50a:	d4e1      	bmi.n	800e4d0 <_fflush_r+0xc>
 800e50c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e50e:	f7fd fde9 	bl	800c0e4 <__retarget_lock_release_recursive>
 800e512:	e7dd      	b.n	800e4d0 <_fflush_r+0xc>

0800e514 <fiprintf>:
 800e514:	b40e      	push	{r1, r2, r3}
 800e516:	b503      	push	{r0, r1, lr}
 800e518:	4601      	mov	r1, r0
 800e51a:	ab03      	add	r3, sp, #12
 800e51c:	4805      	ldr	r0, [pc, #20]	@ (800e534 <fiprintf+0x20>)
 800e51e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e522:	6800      	ldr	r0, [r0, #0]
 800e524:	9301      	str	r3, [sp, #4]
 800e526:	f000 f8a3 	bl	800e670 <_vfiprintf_r>
 800e52a:	b002      	add	sp, #8
 800e52c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e530:	b003      	add	sp, #12
 800e532:	4770      	bx	lr
 800e534:	20000384 	.word	0x20000384

0800e538 <memmove>:
 800e538:	4288      	cmp	r0, r1
 800e53a:	b510      	push	{r4, lr}
 800e53c:	eb01 0402 	add.w	r4, r1, r2
 800e540:	d902      	bls.n	800e548 <memmove+0x10>
 800e542:	4284      	cmp	r4, r0
 800e544:	4623      	mov	r3, r4
 800e546:	d807      	bhi.n	800e558 <memmove+0x20>
 800e548:	1e43      	subs	r3, r0, #1
 800e54a:	42a1      	cmp	r1, r4
 800e54c:	d008      	beq.n	800e560 <memmove+0x28>
 800e54e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e552:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e556:	e7f8      	b.n	800e54a <memmove+0x12>
 800e558:	4402      	add	r2, r0
 800e55a:	4601      	mov	r1, r0
 800e55c:	428a      	cmp	r2, r1
 800e55e:	d100      	bne.n	800e562 <memmove+0x2a>
 800e560:	bd10      	pop	{r4, pc}
 800e562:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e566:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e56a:	e7f7      	b.n	800e55c <memmove+0x24>

0800e56c <_sbrk_r>:
 800e56c:	b538      	push	{r3, r4, r5, lr}
 800e56e:	4d06      	ldr	r5, [pc, #24]	@ (800e588 <_sbrk_r+0x1c>)
 800e570:	2300      	movs	r3, #0
 800e572:	4604      	mov	r4, r0
 800e574:	4608      	mov	r0, r1
 800e576:	602b      	str	r3, [r5, #0]
 800e578:	f7f5 fd46 	bl	8004008 <_sbrk>
 800e57c:	1c43      	adds	r3, r0, #1
 800e57e:	d102      	bne.n	800e586 <_sbrk_r+0x1a>
 800e580:	682b      	ldr	r3, [r5, #0]
 800e582:	b103      	cbz	r3, 800e586 <_sbrk_r+0x1a>
 800e584:	6023      	str	r3, [r4, #0]
 800e586:	bd38      	pop	{r3, r4, r5, pc}
 800e588:	20000bc0 	.word	0x20000bc0

0800e58c <abort>:
 800e58c:	b508      	push	{r3, lr}
 800e58e:	2006      	movs	r0, #6
 800e590:	f000 fa42 	bl	800ea18 <raise>
 800e594:	2001      	movs	r0, #1
 800e596:	f7f5 fcbf 	bl	8003f18 <_exit>

0800e59a <_calloc_r>:
 800e59a:	b570      	push	{r4, r5, r6, lr}
 800e59c:	fba1 5402 	umull	r5, r4, r1, r2
 800e5a0:	b934      	cbnz	r4, 800e5b0 <_calloc_r+0x16>
 800e5a2:	4629      	mov	r1, r5
 800e5a4:	f7fe ffe2 	bl	800d56c <_malloc_r>
 800e5a8:	4606      	mov	r6, r0
 800e5aa:	b928      	cbnz	r0, 800e5b8 <_calloc_r+0x1e>
 800e5ac:	4630      	mov	r0, r6
 800e5ae:	bd70      	pop	{r4, r5, r6, pc}
 800e5b0:	220c      	movs	r2, #12
 800e5b2:	6002      	str	r2, [r0, #0]
 800e5b4:	2600      	movs	r6, #0
 800e5b6:	e7f9      	b.n	800e5ac <_calloc_r+0x12>
 800e5b8:	462a      	mov	r2, r5
 800e5ba:	4621      	mov	r1, r4
 800e5bc:	f7fd fc93 	bl	800bee6 <memset>
 800e5c0:	e7f4      	b.n	800e5ac <_calloc_r+0x12>

0800e5c2 <_realloc_r>:
 800e5c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5c6:	4607      	mov	r7, r0
 800e5c8:	4614      	mov	r4, r2
 800e5ca:	460d      	mov	r5, r1
 800e5cc:	b921      	cbnz	r1, 800e5d8 <_realloc_r+0x16>
 800e5ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e5d2:	4611      	mov	r1, r2
 800e5d4:	f7fe bfca 	b.w	800d56c <_malloc_r>
 800e5d8:	b92a      	cbnz	r2, 800e5e6 <_realloc_r+0x24>
 800e5da:	f7fe fc19 	bl	800ce10 <_free_r>
 800e5de:	4625      	mov	r5, r4
 800e5e0:	4628      	mov	r0, r5
 800e5e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5e6:	f000 fa33 	bl	800ea50 <_malloc_usable_size_r>
 800e5ea:	4284      	cmp	r4, r0
 800e5ec:	4606      	mov	r6, r0
 800e5ee:	d802      	bhi.n	800e5f6 <_realloc_r+0x34>
 800e5f0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e5f4:	d8f4      	bhi.n	800e5e0 <_realloc_r+0x1e>
 800e5f6:	4621      	mov	r1, r4
 800e5f8:	4638      	mov	r0, r7
 800e5fa:	f7fe ffb7 	bl	800d56c <_malloc_r>
 800e5fe:	4680      	mov	r8, r0
 800e600:	b908      	cbnz	r0, 800e606 <_realloc_r+0x44>
 800e602:	4645      	mov	r5, r8
 800e604:	e7ec      	b.n	800e5e0 <_realloc_r+0x1e>
 800e606:	42b4      	cmp	r4, r6
 800e608:	4622      	mov	r2, r4
 800e60a:	4629      	mov	r1, r5
 800e60c:	bf28      	it	cs
 800e60e:	4632      	movcs	r2, r6
 800e610:	f7fd fd69 	bl	800c0e6 <memcpy>
 800e614:	4629      	mov	r1, r5
 800e616:	4638      	mov	r0, r7
 800e618:	f7fe fbfa 	bl	800ce10 <_free_r>
 800e61c:	e7f1      	b.n	800e602 <_realloc_r+0x40>

0800e61e <__sfputc_r>:
 800e61e:	6893      	ldr	r3, [r2, #8]
 800e620:	3b01      	subs	r3, #1
 800e622:	2b00      	cmp	r3, #0
 800e624:	b410      	push	{r4}
 800e626:	6093      	str	r3, [r2, #8]
 800e628:	da08      	bge.n	800e63c <__sfputc_r+0x1e>
 800e62a:	6994      	ldr	r4, [r2, #24]
 800e62c:	42a3      	cmp	r3, r4
 800e62e:	db01      	blt.n	800e634 <__sfputc_r+0x16>
 800e630:	290a      	cmp	r1, #10
 800e632:	d103      	bne.n	800e63c <__sfputc_r+0x1e>
 800e634:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e638:	f000 b932 	b.w	800e8a0 <__swbuf_r>
 800e63c:	6813      	ldr	r3, [r2, #0]
 800e63e:	1c58      	adds	r0, r3, #1
 800e640:	6010      	str	r0, [r2, #0]
 800e642:	7019      	strb	r1, [r3, #0]
 800e644:	4608      	mov	r0, r1
 800e646:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e64a:	4770      	bx	lr

0800e64c <__sfputs_r>:
 800e64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e64e:	4606      	mov	r6, r0
 800e650:	460f      	mov	r7, r1
 800e652:	4614      	mov	r4, r2
 800e654:	18d5      	adds	r5, r2, r3
 800e656:	42ac      	cmp	r4, r5
 800e658:	d101      	bne.n	800e65e <__sfputs_r+0x12>
 800e65a:	2000      	movs	r0, #0
 800e65c:	e007      	b.n	800e66e <__sfputs_r+0x22>
 800e65e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e662:	463a      	mov	r2, r7
 800e664:	4630      	mov	r0, r6
 800e666:	f7ff ffda 	bl	800e61e <__sfputc_r>
 800e66a:	1c43      	adds	r3, r0, #1
 800e66c:	d1f3      	bne.n	800e656 <__sfputs_r+0xa>
 800e66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e670 <_vfiprintf_r>:
 800e670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e674:	460d      	mov	r5, r1
 800e676:	b09d      	sub	sp, #116	@ 0x74
 800e678:	4614      	mov	r4, r2
 800e67a:	4698      	mov	r8, r3
 800e67c:	4606      	mov	r6, r0
 800e67e:	b118      	cbz	r0, 800e688 <_vfiprintf_r+0x18>
 800e680:	6a03      	ldr	r3, [r0, #32]
 800e682:	b90b      	cbnz	r3, 800e688 <_vfiprintf_r+0x18>
 800e684:	f7fd fb5e 	bl	800bd44 <__sinit>
 800e688:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e68a:	07d9      	lsls	r1, r3, #31
 800e68c:	d405      	bmi.n	800e69a <_vfiprintf_r+0x2a>
 800e68e:	89ab      	ldrh	r3, [r5, #12]
 800e690:	059a      	lsls	r2, r3, #22
 800e692:	d402      	bmi.n	800e69a <_vfiprintf_r+0x2a>
 800e694:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e696:	f7fd fd24 	bl	800c0e2 <__retarget_lock_acquire_recursive>
 800e69a:	89ab      	ldrh	r3, [r5, #12]
 800e69c:	071b      	lsls	r3, r3, #28
 800e69e:	d501      	bpl.n	800e6a4 <_vfiprintf_r+0x34>
 800e6a0:	692b      	ldr	r3, [r5, #16]
 800e6a2:	b99b      	cbnz	r3, 800e6cc <_vfiprintf_r+0x5c>
 800e6a4:	4629      	mov	r1, r5
 800e6a6:	4630      	mov	r0, r6
 800e6a8:	f000 f938 	bl	800e91c <__swsetup_r>
 800e6ac:	b170      	cbz	r0, 800e6cc <_vfiprintf_r+0x5c>
 800e6ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e6b0:	07dc      	lsls	r4, r3, #31
 800e6b2:	d504      	bpl.n	800e6be <_vfiprintf_r+0x4e>
 800e6b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e6b8:	b01d      	add	sp, #116	@ 0x74
 800e6ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6be:	89ab      	ldrh	r3, [r5, #12]
 800e6c0:	0598      	lsls	r0, r3, #22
 800e6c2:	d4f7      	bmi.n	800e6b4 <_vfiprintf_r+0x44>
 800e6c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e6c6:	f7fd fd0d 	bl	800c0e4 <__retarget_lock_release_recursive>
 800e6ca:	e7f3      	b.n	800e6b4 <_vfiprintf_r+0x44>
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6d0:	2320      	movs	r3, #32
 800e6d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e6d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800e6da:	2330      	movs	r3, #48	@ 0x30
 800e6dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e88c <_vfiprintf_r+0x21c>
 800e6e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e6e4:	f04f 0901 	mov.w	r9, #1
 800e6e8:	4623      	mov	r3, r4
 800e6ea:	469a      	mov	sl, r3
 800e6ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e6f0:	b10a      	cbz	r2, 800e6f6 <_vfiprintf_r+0x86>
 800e6f2:	2a25      	cmp	r2, #37	@ 0x25
 800e6f4:	d1f9      	bne.n	800e6ea <_vfiprintf_r+0x7a>
 800e6f6:	ebba 0b04 	subs.w	fp, sl, r4
 800e6fa:	d00b      	beq.n	800e714 <_vfiprintf_r+0xa4>
 800e6fc:	465b      	mov	r3, fp
 800e6fe:	4622      	mov	r2, r4
 800e700:	4629      	mov	r1, r5
 800e702:	4630      	mov	r0, r6
 800e704:	f7ff ffa2 	bl	800e64c <__sfputs_r>
 800e708:	3001      	adds	r0, #1
 800e70a:	f000 80a7 	beq.w	800e85c <_vfiprintf_r+0x1ec>
 800e70e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e710:	445a      	add	r2, fp
 800e712:	9209      	str	r2, [sp, #36]	@ 0x24
 800e714:	f89a 3000 	ldrb.w	r3, [sl]
 800e718:	2b00      	cmp	r3, #0
 800e71a:	f000 809f 	beq.w	800e85c <_vfiprintf_r+0x1ec>
 800e71e:	2300      	movs	r3, #0
 800e720:	f04f 32ff 	mov.w	r2, #4294967295
 800e724:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e728:	f10a 0a01 	add.w	sl, sl, #1
 800e72c:	9304      	str	r3, [sp, #16]
 800e72e:	9307      	str	r3, [sp, #28]
 800e730:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e734:	931a      	str	r3, [sp, #104]	@ 0x68
 800e736:	4654      	mov	r4, sl
 800e738:	2205      	movs	r2, #5
 800e73a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e73e:	4853      	ldr	r0, [pc, #332]	@ (800e88c <_vfiprintf_r+0x21c>)
 800e740:	f7f1 fd5e 	bl	8000200 <memchr>
 800e744:	9a04      	ldr	r2, [sp, #16]
 800e746:	b9d8      	cbnz	r0, 800e780 <_vfiprintf_r+0x110>
 800e748:	06d1      	lsls	r1, r2, #27
 800e74a:	bf44      	itt	mi
 800e74c:	2320      	movmi	r3, #32
 800e74e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e752:	0713      	lsls	r3, r2, #28
 800e754:	bf44      	itt	mi
 800e756:	232b      	movmi	r3, #43	@ 0x2b
 800e758:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e75c:	f89a 3000 	ldrb.w	r3, [sl]
 800e760:	2b2a      	cmp	r3, #42	@ 0x2a
 800e762:	d015      	beq.n	800e790 <_vfiprintf_r+0x120>
 800e764:	9a07      	ldr	r2, [sp, #28]
 800e766:	4654      	mov	r4, sl
 800e768:	2000      	movs	r0, #0
 800e76a:	f04f 0c0a 	mov.w	ip, #10
 800e76e:	4621      	mov	r1, r4
 800e770:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e774:	3b30      	subs	r3, #48	@ 0x30
 800e776:	2b09      	cmp	r3, #9
 800e778:	d94b      	bls.n	800e812 <_vfiprintf_r+0x1a2>
 800e77a:	b1b0      	cbz	r0, 800e7aa <_vfiprintf_r+0x13a>
 800e77c:	9207      	str	r2, [sp, #28]
 800e77e:	e014      	b.n	800e7aa <_vfiprintf_r+0x13a>
 800e780:	eba0 0308 	sub.w	r3, r0, r8
 800e784:	fa09 f303 	lsl.w	r3, r9, r3
 800e788:	4313      	orrs	r3, r2
 800e78a:	9304      	str	r3, [sp, #16]
 800e78c:	46a2      	mov	sl, r4
 800e78e:	e7d2      	b.n	800e736 <_vfiprintf_r+0xc6>
 800e790:	9b03      	ldr	r3, [sp, #12]
 800e792:	1d19      	adds	r1, r3, #4
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	9103      	str	r1, [sp, #12]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	bfbb      	ittet	lt
 800e79c:	425b      	neglt	r3, r3
 800e79e:	f042 0202 	orrlt.w	r2, r2, #2
 800e7a2:	9307      	strge	r3, [sp, #28]
 800e7a4:	9307      	strlt	r3, [sp, #28]
 800e7a6:	bfb8      	it	lt
 800e7a8:	9204      	strlt	r2, [sp, #16]
 800e7aa:	7823      	ldrb	r3, [r4, #0]
 800e7ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800e7ae:	d10a      	bne.n	800e7c6 <_vfiprintf_r+0x156>
 800e7b0:	7863      	ldrb	r3, [r4, #1]
 800e7b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7b4:	d132      	bne.n	800e81c <_vfiprintf_r+0x1ac>
 800e7b6:	9b03      	ldr	r3, [sp, #12]
 800e7b8:	1d1a      	adds	r2, r3, #4
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	9203      	str	r2, [sp, #12]
 800e7be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e7c2:	3402      	adds	r4, #2
 800e7c4:	9305      	str	r3, [sp, #20]
 800e7c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e89c <_vfiprintf_r+0x22c>
 800e7ca:	7821      	ldrb	r1, [r4, #0]
 800e7cc:	2203      	movs	r2, #3
 800e7ce:	4650      	mov	r0, sl
 800e7d0:	f7f1 fd16 	bl	8000200 <memchr>
 800e7d4:	b138      	cbz	r0, 800e7e6 <_vfiprintf_r+0x176>
 800e7d6:	9b04      	ldr	r3, [sp, #16]
 800e7d8:	eba0 000a 	sub.w	r0, r0, sl
 800e7dc:	2240      	movs	r2, #64	@ 0x40
 800e7de:	4082      	lsls	r2, r0
 800e7e0:	4313      	orrs	r3, r2
 800e7e2:	3401      	adds	r4, #1
 800e7e4:	9304      	str	r3, [sp, #16]
 800e7e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7ea:	4829      	ldr	r0, [pc, #164]	@ (800e890 <_vfiprintf_r+0x220>)
 800e7ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e7f0:	2206      	movs	r2, #6
 800e7f2:	f7f1 fd05 	bl	8000200 <memchr>
 800e7f6:	2800      	cmp	r0, #0
 800e7f8:	d03f      	beq.n	800e87a <_vfiprintf_r+0x20a>
 800e7fa:	4b26      	ldr	r3, [pc, #152]	@ (800e894 <_vfiprintf_r+0x224>)
 800e7fc:	bb1b      	cbnz	r3, 800e846 <_vfiprintf_r+0x1d6>
 800e7fe:	9b03      	ldr	r3, [sp, #12]
 800e800:	3307      	adds	r3, #7
 800e802:	f023 0307 	bic.w	r3, r3, #7
 800e806:	3308      	adds	r3, #8
 800e808:	9303      	str	r3, [sp, #12]
 800e80a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e80c:	443b      	add	r3, r7
 800e80e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e810:	e76a      	b.n	800e6e8 <_vfiprintf_r+0x78>
 800e812:	fb0c 3202 	mla	r2, ip, r2, r3
 800e816:	460c      	mov	r4, r1
 800e818:	2001      	movs	r0, #1
 800e81a:	e7a8      	b.n	800e76e <_vfiprintf_r+0xfe>
 800e81c:	2300      	movs	r3, #0
 800e81e:	3401      	adds	r4, #1
 800e820:	9305      	str	r3, [sp, #20]
 800e822:	4619      	mov	r1, r3
 800e824:	f04f 0c0a 	mov.w	ip, #10
 800e828:	4620      	mov	r0, r4
 800e82a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e82e:	3a30      	subs	r2, #48	@ 0x30
 800e830:	2a09      	cmp	r2, #9
 800e832:	d903      	bls.n	800e83c <_vfiprintf_r+0x1cc>
 800e834:	2b00      	cmp	r3, #0
 800e836:	d0c6      	beq.n	800e7c6 <_vfiprintf_r+0x156>
 800e838:	9105      	str	r1, [sp, #20]
 800e83a:	e7c4      	b.n	800e7c6 <_vfiprintf_r+0x156>
 800e83c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e840:	4604      	mov	r4, r0
 800e842:	2301      	movs	r3, #1
 800e844:	e7f0      	b.n	800e828 <_vfiprintf_r+0x1b8>
 800e846:	ab03      	add	r3, sp, #12
 800e848:	9300      	str	r3, [sp, #0]
 800e84a:	462a      	mov	r2, r5
 800e84c:	4b12      	ldr	r3, [pc, #72]	@ (800e898 <_vfiprintf_r+0x228>)
 800e84e:	a904      	add	r1, sp, #16
 800e850:	4630      	mov	r0, r6
 800e852:	f7fc fc27 	bl	800b0a4 <_printf_float>
 800e856:	4607      	mov	r7, r0
 800e858:	1c78      	adds	r0, r7, #1
 800e85a:	d1d6      	bne.n	800e80a <_vfiprintf_r+0x19a>
 800e85c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e85e:	07d9      	lsls	r1, r3, #31
 800e860:	d405      	bmi.n	800e86e <_vfiprintf_r+0x1fe>
 800e862:	89ab      	ldrh	r3, [r5, #12]
 800e864:	059a      	lsls	r2, r3, #22
 800e866:	d402      	bmi.n	800e86e <_vfiprintf_r+0x1fe>
 800e868:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e86a:	f7fd fc3b 	bl	800c0e4 <__retarget_lock_release_recursive>
 800e86e:	89ab      	ldrh	r3, [r5, #12]
 800e870:	065b      	lsls	r3, r3, #25
 800e872:	f53f af1f 	bmi.w	800e6b4 <_vfiprintf_r+0x44>
 800e876:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e878:	e71e      	b.n	800e6b8 <_vfiprintf_r+0x48>
 800e87a:	ab03      	add	r3, sp, #12
 800e87c:	9300      	str	r3, [sp, #0]
 800e87e:	462a      	mov	r2, r5
 800e880:	4b05      	ldr	r3, [pc, #20]	@ (800e898 <_vfiprintf_r+0x228>)
 800e882:	a904      	add	r1, sp, #16
 800e884:	4630      	mov	r0, r6
 800e886:	f7fc fea5 	bl	800b5d4 <_printf_i>
 800e88a:	e7e4      	b.n	800e856 <_vfiprintf_r+0x1e6>
 800e88c:	0800fe4f 	.word	0x0800fe4f
 800e890:	0800fe59 	.word	0x0800fe59
 800e894:	0800b0a5 	.word	0x0800b0a5
 800e898:	0800e64d 	.word	0x0800e64d
 800e89c:	0800fe55 	.word	0x0800fe55

0800e8a0 <__swbuf_r>:
 800e8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8a2:	460e      	mov	r6, r1
 800e8a4:	4614      	mov	r4, r2
 800e8a6:	4605      	mov	r5, r0
 800e8a8:	b118      	cbz	r0, 800e8b2 <__swbuf_r+0x12>
 800e8aa:	6a03      	ldr	r3, [r0, #32]
 800e8ac:	b90b      	cbnz	r3, 800e8b2 <__swbuf_r+0x12>
 800e8ae:	f7fd fa49 	bl	800bd44 <__sinit>
 800e8b2:	69a3      	ldr	r3, [r4, #24]
 800e8b4:	60a3      	str	r3, [r4, #8]
 800e8b6:	89a3      	ldrh	r3, [r4, #12]
 800e8b8:	071a      	lsls	r2, r3, #28
 800e8ba:	d501      	bpl.n	800e8c0 <__swbuf_r+0x20>
 800e8bc:	6923      	ldr	r3, [r4, #16]
 800e8be:	b943      	cbnz	r3, 800e8d2 <__swbuf_r+0x32>
 800e8c0:	4621      	mov	r1, r4
 800e8c2:	4628      	mov	r0, r5
 800e8c4:	f000 f82a 	bl	800e91c <__swsetup_r>
 800e8c8:	b118      	cbz	r0, 800e8d2 <__swbuf_r+0x32>
 800e8ca:	f04f 37ff 	mov.w	r7, #4294967295
 800e8ce:	4638      	mov	r0, r7
 800e8d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8d2:	6823      	ldr	r3, [r4, #0]
 800e8d4:	6922      	ldr	r2, [r4, #16]
 800e8d6:	1a98      	subs	r0, r3, r2
 800e8d8:	6963      	ldr	r3, [r4, #20]
 800e8da:	b2f6      	uxtb	r6, r6
 800e8dc:	4283      	cmp	r3, r0
 800e8de:	4637      	mov	r7, r6
 800e8e0:	dc05      	bgt.n	800e8ee <__swbuf_r+0x4e>
 800e8e2:	4621      	mov	r1, r4
 800e8e4:	4628      	mov	r0, r5
 800e8e6:	f7ff fded 	bl	800e4c4 <_fflush_r>
 800e8ea:	2800      	cmp	r0, #0
 800e8ec:	d1ed      	bne.n	800e8ca <__swbuf_r+0x2a>
 800e8ee:	68a3      	ldr	r3, [r4, #8]
 800e8f0:	3b01      	subs	r3, #1
 800e8f2:	60a3      	str	r3, [r4, #8]
 800e8f4:	6823      	ldr	r3, [r4, #0]
 800e8f6:	1c5a      	adds	r2, r3, #1
 800e8f8:	6022      	str	r2, [r4, #0]
 800e8fa:	701e      	strb	r6, [r3, #0]
 800e8fc:	6962      	ldr	r2, [r4, #20]
 800e8fe:	1c43      	adds	r3, r0, #1
 800e900:	429a      	cmp	r2, r3
 800e902:	d004      	beq.n	800e90e <__swbuf_r+0x6e>
 800e904:	89a3      	ldrh	r3, [r4, #12]
 800e906:	07db      	lsls	r3, r3, #31
 800e908:	d5e1      	bpl.n	800e8ce <__swbuf_r+0x2e>
 800e90a:	2e0a      	cmp	r6, #10
 800e90c:	d1df      	bne.n	800e8ce <__swbuf_r+0x2e>
 800e90e:	4621      	mov	r1, r4
 800e910:	4628      	mov	r0, r5
 800e912:	f7ff fdd7 	bl	800e4c4 <_fflush_r>
 800e916:	2800      	cmp	r0, #0
 800e918:	d0d9      	beq.n	800e8ce <__swbuf_r+0x2e>
 800e91a:	e7d6      	b.n	800e8ca <__swbuf_r+0x2a>

0800e91c <__swsetup_r>:
 800e91c:	b538      	push	{r3, r4, r5, lr}
 800e91e:	4b29      	ldr	r3, [pc, #164]	@ (800e9c4 <__swsetup_r+0xa8>)
 800e920:	4605      	mov	r5, r0
 800e922:	6818      	ldr	r0, [r3, #0]
 800e924:	460c      	mov	r4, r1
 800e926:	b118      	cbz	r0, 800e930 <__swsetup_r+0x14>
 800e928:	6a03      	ldr	r3, [r0, #32]
 800e92a:	b90b      	cbnz	r3, 800e930 <__swsetup_r+0x14>
 800e92c:	f7fd fa0a 	bl	800bd44 <__sinit>
 800e930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e934:	0719      	lsls	r1, r3, #28
 800e936:	d422      	bmi.n	800e97e <__swsetup_r+0x62>
 800e938:	06da      	lsls	r2, r3, #27
 800e93a:	d407      	bmi.n	800e94c <__swsetup_r+0x30>
 800e93c:	2209      	movs	r2, #9
 800e93e:	602a      	str	r2, [r5, #0]
 800e940:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e944:	81a3      	strh	r3, [r4, #12]
 800e946:	f04f 30ff 	mov.w	r0, #4294967295
 800e94a:	e033      	b.n	800e9b4 <__swsetup_r+0x98>
 800e94c:	0758      	lsls	r0, r3, #29
 800e94e:	d512      	bpl.n	800e976 <__swsetup_r+0x5a>
 800e950:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e952:	b141      	cbz	r1, 800e966 <__swsetup_r+0x4a>
 800e954:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e958:	4299      	cmp	r1, r3
 800e95a:	d002      	beq.n	800e962 <__swsetup_r+0x46>
 800e95c:	4628      	mov	r0, r5
 800e95e:	f7fe fa57 	bl	800ce10 <_free_r>
 800e962:	2300      	movs	r3, #0
 800e964:	6363      	str	r3, [r4, #52]	@ 0x34
 800e966:	89a3      	ldrh	r3, [r4, #12]
 800e968:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e96c:	81a3      	strh	r3, [r4, #12]
 800e96e:	2300      	movs	r3, #0
 800e970:	6063      	str	r3, [r4, #4]
 800e972:	6923      	ldr	r3, [r4, #16]
 800e974:	6023      	str	r3, [r4, #0]
 800e976:	89a3      	ldrh	r3, [r4, #12]
 800e978:	f043 0308 	orr.w	r3, r3, #8
 800e97c:	81a3      	strh	r3, [r4, #12]
 800e97e:	6923      	ldr	r3, [r4, #16]
 800e980:	b94b      	cbnz	r3, 800e996 <__swsetup_r+0x7a>
 800e982:	89a3      	ldrh	r3, [r4, #12]
 800e984:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e98c:	d003      	beq.n	800e996 <__swsetup_r+0x7a>
 800e98e:	4621      	mov	r1, r4
 800e990:	4628      	mov	r0, r5
 800e992:	f000 f88b 	bl	800eaac <__smakebuf_r>
 800e996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e99a:	f013 0201 	ands.w	r2, r3, #1
 800e99e:	d00a      	beq.n	800e9b6 <__swsetup_r+0x9a>
 800e9a0:	2200      	movs	r2, #0
 800e9a2:	60a2      	str	r2, [r4, #8]
 800e9a4:	6962      	ldr	r2, [r4, #20]
 800e9a6:	4252      	negs	r2, r2
 800e9a8:	61a2      	str	r2, [r4, #24]
 800e9aa:	6922      	ldr	r2, [r4, #16]
 800e9ac:	b942      	cbnz	r2, 800e9c0 <__swsetup_r+0xa4>
 800e9ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e9b2:	d1c5      	bne.n	800e940 <__swsetup_r+0x24>
 800e9b4:	bd38      	pop	{r3, r4, r5, pc}
 800e9b6:	0799      	lsls	r1, r3, #30
 800e9b8:	bf58      	it	pl
 800e9ba:	6962      	ldrpl	r2, [r4, #20]
 800e9bc:	60a2      	str	r2, [r4, #8]
 800e9be:	e7f4      	b.n	800e9aa <__swsetup_r+0x8e>
 800e9c0:	2000      	movs	r0, #0
 800e9c2:	e7f7      	b.n	800e9b4 <__swsetup_r+0x98>
 800e9c4:	20000384 	.word	0x20000384

0800e9c8 <_raise_r>:
 800e9c8:	291f      	cmp	r1, #31
 800e9ca:	b538      	push	{r3, r4, r5, lr}
 800e9cc:	4605      	mov	r5, r0
 800e9ce:	460c      	mov	r4, r1
 800e9d0:	d904      	bls.n	800e9dc <_raise_r+0x14>
 800e9d2:	2316      	movs	r3, #22
 800e9d4:	6003      	str	r3, [r0, #0]
 800e9d6:	f04f 30ff 	mov.w	r0, #4294967295
 800e9da:	bd38      	pop	{r3, r4, r5, pc}
 800e9dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e9de:	b112      	cbz	r2, 800e9e6 <_raise_r+0x1e>
 800e9e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e9e4:	b94b      	cbnz	r3, 800e9fa <_raise_r+0x32>
 800e9e6:	4628      	mov	r0, r5
 800e9e8:	f000 f830 	bl	800ea4c <_getpid_r>
 800e9ec:	4622      	mov	r2, r4
 800e9ee:	4601      	mov	r1, r0
 800e9f0:	4628      	mov	r0, r5
 800e9f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9f6:	f000 b817 	b.w	800ea28 <_kill_r>
 800e9fa:	2b01      	cmp	r3, #1
 800e9fc:	d00a      	beq.n	800ea14 <_raise_r+0x4c>
 800e9fe:	1c59      	adds	r1, r3, #1
 800ea00:	d103      	bne.n	800ea0a <_raise_r+0x42>
 800ea02:	2316      	movs	r3, #22
 800ea04:	6003      	str	r3, [r0, #0]
 800ea06:	2001      	movs	r0, #1
 800ea08:	e7e7      	b.n	800e9da <_raise_r+0x12>
 800ea0a:	2100      	movs	r1, #0
 800ea0c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ea10:	4620      	mov	r0, r4
 800ea12:	4798      	blx	r3
 800ea14:	2000      	movs	r0, #0
 800ea16:	e7e0      	b.n	800e9da <_raise_r+0x12>

0800ea18 <raise>:
 800ea18:	4b02      	ldr	r3, [pc, #8]	@ (800ea24 <raise+0xc>)
 800ea1a:	4601      	mov	r1, r0
 800ea1c:	6818      	ldr	r0, [r3, #0]
 800ea1e:	f7ff bfd3 	b.w	800e9c8 <_raise_r>
 800ea22:	bf00      	nop
 800ea24:	20000384 	.word	0x20000384

0800ea28 <_kill_r>:
 800ea28:	b538      	push	{r3, r4, r5, lr}
 800ea2a:	4d07      	ldr	r5, [pc, #28]	@ (800ea48 <_kill_r+0x20>)
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	4604      	mov	r4, r0
 800ea30:	4608      	mov	r0, r1
 800ea32:	4611      	mov	r1, r2
 800ea34:	602b      	str	r3, [r5, #0]
 800ea36:	f7f5 fa5f 	bl	8003ef8 <_kill>
 800ea3a:	1c43      	adds	r3, r0, #1
 800ea3c:	d102      	bne.n	800ea44 <_kill_r+0x1c>
 800ea3e:	682b      	ldr	r3, [r5, #0]
 800ea40:	b103      	cbz	r3, 800ea44 <_kill_r+0x1c>
 800ea42:	6023      	str	r3, [r4, #0]
 800ea44:	bd38      	pop	{r3, r4, r5, pc}
 800ea46:	bf00      	nop
 800ea48:	20000bc0 	.word	0x20000bc0

0800ea4c <_getpid_r>:
 800ea4c:	f7f5 ba4c 	b.w	8003ee8 <_getpid>

0800ea50 <_malloc_usable_size_r>:
 800ea50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea54:	1f18      	subs	r0, r3, #4
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	bfbc      	itt	lt
 800ea5a:	580b      	ldrlt	r3, [r1, r0]
 800ea5c:	18c0      	addlt	r0, r0, r3
 800ea5e:	4770      	bx	lr

0800ea60 <__swhatbuf_r>:
 800ea60:	b570      	push	{r4, r5, r6, lr}
 800ea62:	460c      	mov	r4, r1
 800ea64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea68:	2900      	cmp	r1, #0
 800ea6a:	b096      	sub	sp, #88	@ 0x58
 800ea6c:	4615      	mov	r5, r2
 800ea6e:	461e      	mov	r6, r3
 800ea70:	da0d      	bge.n	800ea8e <__swhatbuf_r+0x2e>
 800ea72:	89a3      	ldrh	r3, [r4, #12]
 800ea74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ea78:	f04f 0100 	mov.w	r1, #0
 800ea7c:	bf14      	ite	ne
 800ea7e:	2340      	movne	r3, #64	@ 0x40
 800ea80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ea84:	2000      	movs	r0, #0
 800ea86:	6031      	str	r1, [r6, #0]
 800ea88:	602b      	str	r3, [r5, #0]
 800ea8a:	b016      	add	sp, #88	@ 0x58
 800ea8c:	bd70      	pop	{r4, r5, r6, pc}
 800ea8e:	466a      	mov	r2, sp
 800ea90:	f000 f848 	bl	800eb24 <_fstat_r>
 800ea94:	2800      	cmp	r0, #0
 800ea96:	dbec      	blt.n	800ea72 <__swhatbuf_r+0x12>
 800ea98:	9901      	ldr	r1, [sp, #4]
 800ea9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ea9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eaa2:	4259      	negs	r1, r3
 800eaa4:	4159      	adcs	r1, r3
 800eaa6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eaaa:	e7eb      	b.n	800ea84 <__swhatbuf_r+0x24>

0800eaac <__smakebuf_r>:
 800eaac:	898b      	ldrh	r3, [r1, #12]
 800eaae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eab0:	079d      	lsls	r5, r3, #30
 800eab2:	4606      	mov	r6, r0
 800eab4:	460c      	mov	r4, r1
 800eab6:	d507      	bpl.n	800eac8 <__smakebuf_r+0x1c>
 800eab8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eabc:	6023      	str	r3, [r4, #0]
 800eabe:	6123      	str	r3, [r4, #16]
 800eac0:	2301      	movs	r3, #1
 800eac2:	6163      	str	r3, [r4, #20]
 800eac4:	b003      	add	sp, #12
 800eac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eac8:	ab01      	add	r3, sp, #4
 800eaca:	466a      	mov	r2, sp
 800eacc:	f7ff ffc8 	bl	800ea60 <__swhatbuf_r>
 800ead0:	9f00      	ldr	r7, [sp, #0]
 800ead2:	4605      	mov	r5, r0
 800ead4:	4639      	mov	r1, r7
 800ead6:	4630      	mov	r0, r6
 800ead8:	f7fe fd48 	bl	800d56c <_malloc_r>
 800eadc:	b948      	cbnz	r0, 800eaf2 <__smakebuf_r+0x46>
 800eade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eae2:	059a      	lsls	r2, r3, #22
 800eae4:	d4ee      	bmi.n	800eac4 <__smakebuf_r+0x18>
 800eae6:	f023 0303 	bic.w	r3, r3, #3
 800eaea:	f043 0302 	orr.w	r3, r3, #2
 800eaee:	81a3      	strh	r3, [r4, #12]
 800eaf0:	e7e2      	b.n	800eab8 <__smakebuf_r+0xc>
 800eaf2:	89a3      	ldrh	r3, [r4, #12]
 800eaf4:	6020      	str	r0, [r4, #0]
 800eaf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eafa:	81a3      	strh	r3, [r4, #12]
 800eafc:	9b01      	ldr	r3, [sp, #4]
 800eafe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eb02:	b15b      	cbz	r3, 800eb1c <__smakebuf_r+0x70>
 800eb04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb08:	4630      	mov	r0, r6
 800eb0a:	f000 f81d 	bl	800eb48 <_isatty_r>
 800eb0e:	b128      	cbz	r0, 800eb1c <__smakebuf_r+0x70>
 800eb10:	89a3      	ldrh	r3, [r4, #12]
 800eb12:	f023 0303 	bic.w	r3, r3, #3
 800eb16:	f043 0301 	orr.w	r3, r3, #1
 800eb1a:	81a3      	strh	r3, [r4, #12]
 800eb1c:	89a3      	ldrh	r3, [r4, #12]
 800eb1e:	431d      	orrs	r5, r3
 800eb20:	81a5      	strh	r5, [r4, #12]
 800eb22:	e7cf      	b.n	800eac4 <__smakebuf_r+0x18>

0800eb24 <_fstat_r>:
 800eb24:	b538      	push	{r3, r4, r5, lr}
 800eb26:	4d07      	ldr	r5, [pc, #28]	@ (800eb44 <_fstat_r+0x20>)
 800eb28:	2300      	movs	r3, #0
 800eb2a:	4604      	mov	r4, r0
 800eb2c:	4608      	mov	r0, r1
 800eb2e:	4611      	mov	r1, r2
 800eb30:	602b      	str	r3, [r5, #0]
 800eb32:	f7f5 fa41 	bl	8003fb8 <_fstat>
 800eb36:	1c43      	adds	r3, r0, #1
 800eb38:	d102      	bne.n	800eb40 <_fstat_r+0x1c>
 800eb3a:	682b      	ldr	r3, [r5, #0]
 800eb3c:	b103      	cbz	r3, 800eb40 <_fstat_r+0x1c>
 800eb3e:	6023      	str	r3, [r4, #0]
 800eb40:	bd38      	pop	{r3, r4, r5, pc}
 800eb42:	bf00      	nop
 800eb44:	20000bc0 	.word	0x20000bc0

0800eb48 <_isatty_r>:
 800eb48:	b538      	push	{r3, r4, r5, lr}
 800eb4a:	4d06      	ldr	r5, [pc, #24]	@ (800eb64 <_isatty_r+0x1c>)
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	4604      	mov	r4, r0
 800eb50:	4608      	mov	r0, r1
 800eb52:	602b      	str	r3, [r5, #0]
 800eb54:	f7f5 fa40 	bl	8003fd8 <_isatty>
 800eb58:	1c43      	adds	r3, r0, #1
 800eb5a:	d102      	bne.n	800eb62 <_isatty_r+0x1a>
 800eb5c:	682b      	ldr	r3, [r5, #0]
 800eb5e:	b103      	cbz	r3, 800eb62 <_isatty_r+0x1a>
 800eb60:	6023      	str	r3, [r4, #0]
 800eb62:	bd38      	pop	{r3, r4, r5, pc}
 800eb64:	20000bc0 	.word	0x20000bc0

0800eb68 <atan2f>:
 800eb68:	f000 ba58 	b.w	800f01c <__ieee754_atan2f>

0800eb6c <sqrtf>:
 800eb6c:	b508      	push	{r3, lr}
 800eb6e:	ed2d 8b02 	vpush	{d8}
 800eb72:	eeb0 8a40 	vmov.f32	s16, s0
 800eb76:	f000 f8cd 	bl	800ed14 <__ieee754_sqrtf>
 800eb7a:	eeb4 8a48 	vcmp.f32	s16, s16
 800eb7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb82:	d60c      	bvs.n	800eb9e <sqrtf+0x32>
 800eb84:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800eba4 <sqrtf+0x38>
 800eb88:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800eb8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb90:	d505      	bpl.n	800eb9e <sqrtf+0x32>
 800eb92:	f7fd fa7b 	bl	800c08c <__errno>
 800eb96:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800eb9a:	2321      	movs	r3, #33	@ 0x21
 800eb9c:	6003      	str	r3, [r0, #0]
 800eb9e:	ecbd 8b02 	vpop	{d8}
 800eba2:	bd08      	pop	{r3, pc}
 800eba4:	00000000 	.word	0x00000000

0800eba8 <cosf>:
 800eba8:	ee10 3a10 	vmov	r3, s0
 800ebac:	b507      	push	{r0, r1, r2, lr}
 800ebae:	4a1e      	ldr	r2, [pc, #120]	@ (800ec28 <cosf+0x80>)
 800ebb0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ebb4:	4293      	cmp	r3, r2
 800ebb6:	d806      	bhi.n	800ebc6 <cosf+0x1e>
 800ebb8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800ec2c <cosf+0x84>
 800ebbc:	b003      	add	sp, #12
 800ebbe:	f85d eb04 	ldr.w	lr, [sp], #4
 800ebc2:	f000 b8ab 	b.w	800ed1c <__kernel_cosf>
 800ebc6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ebca:	d304      	bcc.n	800ebd6 <cosf+0x2e>
 800ebcc:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ebd0:	b003      	add	sp, #12
 800ebd2:	f85d fb04 	ldr.w	pc, [sp], #4
 800ebd6:	4668      	mov	r0, sp
 800ebd8:	f000 fac0 	bl	800f15c <__ieee754_rem_pio2f>
 800ebdc:	f000 0003 	and.w	r0, r0, #3
 800ebe0:	2801      	cmp	r0, #1
 800ebe2:	d009      	beq.n	800ebf8 <cosf+0x50>
 800ebe4:	2802      	cmp	r0, #2
 800ebe6:	d010      	beq.n	800ec0a <cosf+0x62>
 800ebe8:	b9b0      	cbnz	r0, 800ec18 <cosf+0x70>
 800ebea:	eddd 0a01 	vldr	s1, [sp, #4]
 800ebee:	ed9d 0a00 	vldr	s0, [sp]
 800ebf2:	f000 f893 	bl	800ed1c <__kernel_cosf>
 800ebf6:	e7eb      	b.n	800ebd0 <cosf+0x28>
 800ebf8:	eddd 0a01 	vldr	s1, [sp, #4]
 800ebfc:	ed9d 0a00 	vldr	s0, [sp]
 800ec00:	f000 f8e4 	bl	800edcc <__kernel_sinf>
 800ec04:	eeb1 0a40 	vneg.f32	s0, s0
 800ec08:	e7e2      	b.n	800ebd0 <cosf+0x28>
 800ec0a:	eddd 0a01 	vldr	s1, [sp, #4]
 800ec0e:	ed9d 0a00 	vldr	s0, [sp]
 800ec12:	f000 f883 	bl	800ed1c <__kernel_cosf>
 800ec16:	e7f5      	b.n	800ec04 <cosf+0x5c>
 800ec18:	eddd 0a01 	vldr	s1, [sp, #4]
 800ec1c:	ed9d 0a00 	vldr	s0, [sp]
 800ec20:	2001      	movs	r0, #1
 800ec22:	f000 f8d3 	bl	800edcc <__kernel_sinf>
 800ec26:	e7d3      	b.n	800ebd0 <cosf+0x28>
 800ec28:	3f490fd8 	.word	0x3f490fd8
 800ec2c:	00000000 	.word	0x00000000

0800ec30 <sinf>:
 800ec30:	ee10 3a10 	vmov	r3, s0
 800ec34:	b507      	push	{r0, r1, r2, lr}
 800ec36:	4a1f      	ldr	r2, [pc, #124]	@ (800ecb4 <sinf+0x84>)
 800ec38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ec3c:	4293      	cmp	r3, r2
 800ec3e:	d807      	bhi.n	800ec50 <sinf+0x20>
 800ec40:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800ecb8 <sinf+0x88>
 800ec44:	2000      	movs	r0, #0
 800ec46:	b003      	add	sp, #12
 800ec48:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec4c:	f000 b8be 	b.w	800edcc <__kernel_sinf>
 800ec50:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ec54:	d304      	bcc.n	800ec60 <sinf+0x30>
 800ec56:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ec5a:	b003      	add	sp, #12
 800ec5c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ec60:	4668      	mov	r0, sp
 800ec62:	f000 fa7b 	bl	800f15c <__ieee754_rem_pio2f>
 800ec66:	f000 0003 	and.w	r0, r0, #3
 800ec6a:	2801      	cmp	r0, #1
 800ec6c:	d00a      	beq.n	800ec84 <sinf+0x54>
 800ec6e:	2802      	cmp	r0, #2
 800ec70:	d00f      	beq.n	800ec92 <sinf+0x62>
 800ec72:	b9c0      	cbnz	r0, 800eca6 <sinf+0x76>
 800ec74:	eddd 0a01 	vldr	s1, [sp, #4]
 800ec78:	ed9d 0a00 	vldr	s0, [sp]
 800ec7c:	2001      	movs	r0, #1
 800ec7e:	f000 f8a5 	bl	800edcc <__kernel_sinf>
 800ec82:	e7ea      	b.n	800ec5a <sinf+0x2a>
 800ec84:	eddd 0a01 	vldr	s1, [sp, #4]
 800ec88:	ed9d 0a00 	vldr	s0, [sp]
 800ec8c:	f000 f846 	bl	800ed1c <__kernel_cosf>
 800ec90:	e7e3      	b.n	800ec5a <sinf+0x2a>
 800ec92:	eddd 0a01 	vldr	s1, [sp, #4]
 800ec96:	ed9d 0a00 	vldr	s0, [sp]
 800ec9a:	2001      	movs	r0, #1
 800ec9c:	f000 f896 	bl	800edcc <__kernel_sinf>
 800eca0:	eeb1 0a40 	vneg.f32	s0, s0
 800eca4:	e7d9      	b.n	800ec5a <sinf+0x2a>
 800eca6:	eddd 0a01 	vldr	s1, [sp, #4]
 800ecaa:	ed9d 0a00 	vldr	s0, [sp]
 800ecae:	f000 f835 	bl	800ed1c <__kernel_cosf>
 800ecb2:	e7f5      	b.n	800eca0 <sinf+0x70>
 800ecb4:	3f490fd8 	.word	0x3f490fd8
 800ecb8:	00000000 	.word	0x00000000

0800ecbc <tanf>:
 800ecbc:	ee10 3a10 	vmov	r3, s0
 800ecc0:	b507      	push	{r0, r1, r2, lr}
 800ecc2:	4a12      	ldr	r2, [pc, #72]	@ (800ed0c <tanf+0x50>)
 800ecc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ecc8:	4293      	cmp	r3, r2
 800ecca:	d807      	bhi.n	800ecdc <tanf+0x20>
 800eccc:	eddf 0a10 	vldr	s1, [pc, #64]	@ 800ed10 <tanf+0x54>
 800ecd0:	2001      	movs	r0, #1
 800ecd2:	b003      	add	sp, #12
 800ecd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ecd8:	f000 b8c0 	b.w	800ee5c <__kernel_tanf>
 800ecdc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ece0:	d304      	bcc.n	800ecec <tanf+0x30>
 800ece2:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ece6:	b003      	add	sp, #12
 800ece8:	f85d fb04 	ldr.w	pc, [sp], #4
 800ecec:	4668      	mov	r0, sp
 800ecee:	f000 fa35 	bl	800f15c <__ieee754_rem_pio2f>
 800ecf2:	0040      	lsls	r0, r0, #1
 800ecf4:	f000 0002 	and.w	r0, r0, #2
 800ecf8:	eddd 0a01 	vldr	s1, [sp, #4]
 800ecfc:	ed9d 0a00 	vldr	s0, [sp]
 800ed00:	f1c0 0001 	rsb	r0, r0, #1
 800ed04:	f000 f8aa 	bl	800ee5c <__kernel_tanf>
 800ed08:	e7ed      	b.n	800ece6 <tanf+0x2a>
 800ed0a:	bf00      	nop
 800ed0c:	3f490fda 	.word	0x3f490fda
 800ed10:	00000000 	.word	0x00000000

0800ed14 <__ieee754_sqrtf>:
 800ed14:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ed18:	4770      	bx	lr
	...

0800ed1c <__kernel_cosf>:
 800ed1c:	ee10 3a10 	vmov	r3, s0
 800ed20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ed24:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ed28:	eef0 6a40 	vmov.f32	s13, s0
 800ed2c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ed30:	d204      	bcs.n	800ed3c <__kernel_cosf+0x20>
 800ed32:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800ed36:	ee17 2a90 	vmov	r2, s15
 800ed3a:	b342      	cbz	r2, 800ed8e <__kernel_cosf+0x72>
 800ed3c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800ed40:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800edac <__kernel_cosf+0x90>
 800ed44:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800edb0 <__kernel_cosf+0x94>
 800ed48:	4a1a      	ldr	r2, [pc, #104]	@ (800edb4 <__kernel_cosf+0x98>)
 800ed4a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ed4e:	4293      	cmp	r3, r2
 800ed50:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800edb8 <__kernel_cosf+0x9c>
 800ed54:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ed58:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800edbc <__kernel_cosf+0xa0>
 800ed5c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ed60:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800edc0 <__kernel_cosf+0xa4>
 800ed64:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ed68:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800edc4 <__kernel_cosf+0xa8>
 800ed6c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ed70:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800ed74:	ee26 6a07 	vmul.f32	s12, s12, s14
 800ed78:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ed7c:	eee7 0a06 	vfma.f32	s1, s14, s12
 800ed80:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed84:	d804      	bhi.n	800ed90 <__kernel_cosf+0x74>
 800ed86:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ed8a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ed8e:	4770      	bx	lr
 800ed90:	4a0d      	ldr	r2, [pc, #52]	@ (800edc8 <__kernel_cosf+0xac>)
 800ed92:	4293      	cmp	r3, r2
 800ed94:	bf9a      	itte	ls
 800ed96:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800ed9a:	ee07 3a10 	vmovls	s14, r3
 800ed9e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800eda2:	ee30 0a47 	vsub.f32	s0, s0, s14
 800eda6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edaa:	e7ec      	b.n	800ed86 <__kernel_cosf+0x6a>
 800edac:	ad47d74e 	.word	0xad47d74e
 800edb0:	310f74f6 	.word	0x310f74f6
 800edb4:	3e999999 	.word	0x3e999999
 800edb8:	b493f27c 	.word	0xb493f27c
 800edbc:	37d00d01 	.word	0x37d00d01
 800edc0:	bab60b61 	.word	0xbab60b61
 800edc4:	3d2aaaab 	.word	0x3d2aaaab
 800edc8:	3f480000 	.word	0x3f480000

0800edcc <__kernel_sinf>:
 800edcc:	ee10 3a10 	vmov	r3, s0
 800edd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800edd4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800edd8:	d204      	bcs.n	800ede4 <__kernel_sinf+0x18>
 800edda:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800edde:	ee17 3a90 	vmov	r3, s15
 800ede2:	b35b      	cbz	r3, 800ee3c <__kernel_sinf+0x70>
 800ede4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ede8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ee40 <__kernel_sinf+0x74>
 800edec:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800ee44 <__kernel_sinf+0x78>
 800edf0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800edf4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800ee48 <__kernel_sinf+0x7c>
 800edf8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800edfc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800ee4c <__kernel_sinf+0x80>
 800ee00:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ee04:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800ee50 <__kernel_sinf+0x84>
 800ee08:	ee60 6a07 	vmul.f32	s13, s0, s14
 800ee0c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ee10:	b930      	cbnz	r0, 800ee20 <__kernel_sinf+0x54>
 800ee12:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800ee54 <__kernel_sinf+0x88>
 800ee16:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ee1a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ee1e:	4770      	bx	lr
 800ee20:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ee24:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800ee28:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ee2c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ee30:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ee58 <__kernel_sinf+0x8c>
 800ee34:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ee38:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ee3c:	4770      	bx	lr
 800ee3e:	bf00      	nop
 800ee40:	2f2ec9d3 	.word	0x2f2ec9d3
 800ee44:	b2d72f34 	.word	0xb2d72f34
 800ee48:	3638ef1b 	.word	0x3638ef1b
 800ee4c:	b9500d01 	.word	0xb9500d01
 800ee50:	3c088889 	.word	0x3c088889
 800ee54:	be2aaaab 	.word	0xbe2aaaab
 800ee58:	3e2aaaab 	.word	0x3e2aaaab

0800ee5c <__kernel_tanf>:
 800ee5c:	b508      	push	{r3, lr}
 800ee5e:	ee10 3a10 	vmov	r3, s0
 800ee62:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ee66:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 800ee6a:	eef0 7a40 	vmov.f32	s15, s0
 800ee6e:	d217      	bcs.n	800eea0 <__kernel_tanf+0x44>
 800ee70:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 800ee74:	ee17 1a10 	vmov	r1, s14
 800ee78:	bb41      	cbnz	r1, 800eecc <__kernel_tanf+0x70>
 800ee7a:	1c43      	adds	r3, r0, #1
 800ee7c:	4313      	orrs	r3, r2
 800ee7e:	d108      	bne.n	800ee92 <__kernel_tanf+0x36>
 800ee80:	f000 fb70 	bl	800f564 <fabsf>
 800ee84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ee88:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ee8c:	eeb0 0a67 	vmov.f32	s0, s15
 800ee90:	bd08      	pop	{r3, pc}
 800ee92:	2801      	cmp	r0, #1
 800ee94:	d0fa      	beq.n	800ee8c <__kernel_tanf+0x30>
 800ee96:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ee9a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ee9e:	e7f5      	b.n	800ee8c <__kernel_tanf+0x30>
 800eea0:	494c      	ldr	r1, [pc, #304]	@ (800efd4 <__kernel_tanf+0x178>)
 800eea2:	428a      	cmp	r2, r1
 800eea4:	d312      	bcc.n	800eecc <__kernel_tanf+0x70>
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800efd8 <__kernel_tanf+0x17c>
 800eeac:	bfb8      	it	lt
 800eeae:	eef1 7a40 	vneglt.f32	s15, s0
 800eeb2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800eeb6:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800efdc <__kernel_tanf+0x180>
 800eeba:	bfb8      	it	lt
 800eebc:	eef1 0a60 	vneglt.f32	s1, s1
 800eec0:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800eec4:	eddf 0a46 	vldr	s1, [pc, #280]	@ 800efe0 <__kernel_tanf+0x184>
 800eec8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eecc:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800eed0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800efe4 <__kernel_tanf+0x188>
 800eed4:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 800efe8 <__kernel_tanf+0x18c>
 800eed8:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 800efec <__kernel_tanf+0x190>
 800eedc:	493d      	ldr	r1, [pc, #244]	@ (800efd4 <__kernel_tanf+0x178>)
 800eede:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800eee2:	428a      	cmp	r2, r1
 800eee4:	eea7 6a25 	vfma.f32	s12, s14, s11
 800eee8:	eddf 5a41 	vldr	s11, [pc, #260]	@ 800eff0 <__kernel_tanf+0x194>
 800eeec:	eee6 5a07 	vfma.f32	s11, s12, s14
 800eef0:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 800eff4 <__kernel_tanf+0x198>
 800eef4:	eea5 6a87 	vfma.f32	s12, s11, s14
 800eef8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800eff8 <__kernel_tanf+0x19c>
 800eefc:	eee6 5a07 	vfma.f32	s11, s12, s14
 800ef00:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 800effc <__kernel_tanf+0x1a0>
 800ef04:	eea5 6a87 	vfma.f32	s12, s11, s14
 800ef08:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 800f000 <__kernel_tanf+0x1a4>
 800ef0c:	eee7 5a05 	vfma.f32	s11, s14, s10
 800ef10:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800f004 <__kernel_tanf+0x1a8>
 800ef14:	eea5 5a87 	vfma.f32	s10, s11, s14
 800ef18:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800f008 <__kernel_tanf+0x1ac>
 800ef1c:	eee5 5a07 	vfma.f32	s11, s10, s14
 800ef20:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800f00c <__kernel_tanf+0x1b0>
 800ef24:	eea5 5a87 	vfma.f32	s10, s11, s14
 800ef28:	eddf 5a39 	vldr	s11, [pc, #228]	@ 800f010 <__kernel_tanf+0x1b4>
 800ef2c:	eee5 5a07 	vfma.f32	s11, s10, s14
 800ef30:	eeb0 7a46 	vmov.f32	s14, s12
 800ef34:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ef38:	ee27 5aa6 	vmul.f32	s10, s15, s13
 800ef3c:	eeb0 6a60 	vmov.f32	s12, s1
 800ef40:	eea7 6a05 	vfma.f32	s12, s14, s10
 800ef44:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800f014 <__kernel_tanf+0x1b8>
 800ef48:	eee6 0a26 	vfma.f32	s1, s12, s13
 800ef4c:	eee5 0a07 	vfma.f32	s1, s10, s14
 800ef50:	ee37 6aa0 	vadd.f32	s12, s15, s1
 800ef54:	d31d      	bcc.n	800ef92 <__kernel_tanf+0x136>
 800ef56:	ee07 0a10 	vmov	s14, r0
 800ef5a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ef5e:	ee26 5a06 	vmul.f32	s10, s12, s12
 800ef62:	ee36 6a07 	vadd.f32	s12, s12, s14
 800ef66:	179b      	asrs	r3, r3, #30
 800ef68:	eec5 5a06 	vdiv.f32	s11, s10, s12
 800ef6c:	f003 0302 	and.w	r3, r3, #2
 800ef70:	f1c3 0301 	rsb	r3, r3, #1
 800ef74:	ee06 3a90 	vmov	s13, r3
 800ef78:	ee35 6ae0 	vsub.f32	s12, s11, s1
 800ef7c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800ef80:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ef84:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800ef88:	eea7 7ac6 	vfms.f32	s14, s15, s12
 800ef8c:	ee66 7a87 	vmul.f32	s15, s13, s14
 800ef90:	e77c      	b.n	800ee8c <__kernel_tanf+0x30>
 800ef92:	2801      	cmp	r0, #1
 800ef94:	d01b      	beq.n	800efce <__kernel_tanf+0x172>
 800ef96:	4b20      	ldr	r3, [pc, #128]	@ (800f018 <__kernel_tanf+0x1bc>)
 800ef98:	ee16 2a10 	vmov	r2, s12
 800ef9c:	401a      	ands	r2, r3
 800ef9e:	ee05 2a90 	vmov	s11, r2
 800efa2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800efa6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800efaa:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800efae:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 800efb2:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800efb6:	ee16 2a90 	vmov	r2, s13
 800efba:	4013      	ands	r3, r2
 800efbc:	ee07 3a90 	vmov	s15, r3
 800efc0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800efc4:	eea0 7aa7 	vfma.f32	s14, s1, s15
 800efc8:	eee7 7a26 	vfma.f32	s15, s14, s13
 800efcc:	e75e      	b.n	800ee8c <__kernel_tanf+0x30>
 800efce:	eef0 7a46 	vmov.f32	s15, s12
 800efd2:	e75b      	b.n	800ee8c <__kernel_tanf+0x30>
 800efd4:	3f2ca140 	.word	0x3f2ca140
 800efd8:	3f490fda 	.word	0x3f490fda
 800efdc:	33222168 	.word	0x33222168
 800efe0:	00000000 	.word	0x00000000
 800efe4:	b79bae5f 	.word	0xb79bae5f
 800efe8:	38a3f445 	.word	0x38a3f445
 800efec:	37d95384 	.word	0x37d95384
 800eff0:	3a1a26c8 	.word	0x3a1a26c8
 800eff4:	3b6b6916 	.word	0x3b6b6916
 800eff8:	3cb327a4 	.word	0x3cb327a4
 800effc:	3e088889 	.word	0x3e088889
 800f000:	3895c07a 	.word	0x3895c07a
 800f004:	398137b9 	.word	0x398137b9
 800f008:	3abede48 	.word	0x3abede48
 800f00c:	3c11371f 	.word	0x3c11371f
 800f010:	3d5d0dd1 	.word	0x3d5d0dd1
 800f014:	3eaaaaab 	.word	0x3eaaaaab
 800f018:	fffff000 	.word	0xfffff000

0800f01c <__ieee754_atan2f>:
 800f01c:	ee10 2a90 	vmov	r2, s1
 800f020:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800f024:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f028:	b510      	push	{r4, lr}
 800f02a:	eef0 7a40 	vmov.f32	s15, s0
 800f02e:	d806      	bhi.n	800f03e <__ieee754_atan2f+0x22>
 800f030:	ee10 0a10 	vmov	r0, s0
 800f034:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800f038:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f03c:	d904      	bls.n	800f048 <__ieee754_atan2f+0x2c>
 800f03e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800f042:	eeb0 0a67 	vmov.f32	s0, s15
 800f046:	bd10      	pop	{r4, pc}
 800f048:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800f04c:	d103      	bne.n	800f056 <__ieee754_atan2f+0x3a>
 800f04e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f052:	f000 b9b3 	b.w	800f3bc <atanf>
 800f056:	1794      	asrs	r4, r2, #30
 800f058:	f004 0402 	and.w	r4, r4, #2
 800f05c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800f060:	b943      	cbnz	r3, 800f074 <__ieee754_atan2f+0x58>
 800f062:	2c02      	cmp	r4, #2
 800f064:	d05e      	beq.n	800f124 <__ieee754_atan2f+0x108>
 800f066:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800f138 <__ieee754_atan2f+0x11c>
 800f06a:	2c03      	cmp	r4, #3
 800f06c:	bf08      	it	eq
 800f06e:	eef0 7a47 	vmoveq.f32	s15, s14
 800f072:	e7e6      	b.n	800f042 <__ieee754_atan2f+0x26>
 800f074:	b941      	cbnz	r1, 800f088 <__ieee754_atan2f+0x6c>
 800f076:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800f13c <__ieee754_atan2f+0x120>
 800f07a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800f140 <__ieee754_atan2f+0x124>
 800f07e:	2800      	cmp	r0, #0
 800f080:	bfa8      	it	ge
 800f082:	eef0 7a47 	vmovge.f32	s15, s14
 800f086:	e7dc      	b.n	800f042 <__ieee754_atan2f+0x26>
 800f088:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f08c:	d110      	bne.n	800f0b0 <__ieee754_atan2f+0x94>
 800f08e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f092:	f104 34ff 	add.w	r4, r4, #4294967295
 800f096:	d107      	bne.n	800f0a8 <__ieee754_atan2f+0x8c>
 800f098:	2c02      	cmp	r4, #2
 800f09a:	d846      	bhi.n	800f12a <__ieee754_atan2f+0x10e>
 800f09c:	4b29      	ldr	r3, [pc, #164]	@ (800f144 <__ieee754_atan2f+0x128>)
 800f09e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f0a2:	edd3 7a00 	vldr	s15, [r3]
 800f0a6:	e7cc      	b.n	800f042 <__ieee754_atan2f+0x26>
 800f0a8:	2c02      	cmp	r4, #2
 800f0aa:	d841      	bhi.n	800f130 <__ieee754_atan2f+0x114>
 800f0ac:	4b26      	ldr	r3, [pc, #152]	@ (800f148 <__ieee754_atan2f+0x12c>)
 800f0ae:	e7f6      	b.n	800f09e <__ieee754_atan2f+0x82>
 800f0b0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f0b4:	d0df      	beq.n	800f076 <__ieee754_atan2f+0x5a>
 800f0b6:	1a5b      	subs	r3, r3, r1
 800f0b8:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800f0bc:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800f0c0:	da1a      	bge.n	800f0f8 <__ieee754_atan2f+0xdc>
 800f0c2:	2a00      	cmp	r2, #0
 800f0c4:	da01      	bge.n	800f0ca <__ieee754_atan2f+0xae>
 800f0c6:	313c      	adds	r1, #60	@ 0x3c
 800f0c8:	db19      	blt.n	800f0fe <__ieee754_atan2f+0xe2>
 800f0ca:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800f0ce:	f000 fa49 	bl	800f564 <fabsf>
 800f0d2:	f000 f973 	bl	800f3bc <atanf>
 800f0d6:	eef0 7a40 	vmov.f32	s15, s0
 800f0da:	2c01      	cmp	r4, #1
 800f0dc:	d012      	beq.n	800f104 <__ieee754_atan2f+0xe8>
 800f0de:	2c02      	cmp	r4, #2
 800f0e0:	d017      	beq.n	800f112 <__ieee754_atan2f+0xf6>
 800f0e2:	2c00      	cmp	r4, #0
 800f0e4:	d0ad      	beq.n	800f042 <__ieee754_atan2f+0x26>
 800f0e6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800f14c <__ieee754_atan2f+0x130>
 800f0ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f0ee:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800f150 <__ieee754_atan2f+0x134>
 800f0f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f0f6:	e7a4      	b.n	800f042 <__ieee754_atan2f+0x26>
 800f0f8:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800f140 <__ieee754_atan2f+0x124>
 800f0fc:	e7ed      	b.n	800f0da <__ieee754_atan2f+0xbe>
 800f0fe:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800f154 <__ieee754_atan2f+0x138>
 800f102:	e7ea      	b.n	800f0da <__ieee754_atan2f+0xbe>
 800f104:	ee17 3a90 	vmov	r3, s15
 800f108:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800f10c:	ee07 3a90 	vmov	s15, r3
 800f110:	e797      	b.n	800f042 <__ieee754_atan2f+0x26>
 800f112:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800f14c <__ieee754_atan2f+0x130>
 800f116:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f11a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800f150 <__ieee754_atan2f+0x134>
 800f11e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f122:	e78e      	b.n	800f042 <__ieee754_atan2f+0x26>
 800f124:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800f150 <__ieee754_atan2f+0x134>
 800f128:	e78b      	b.n	800f042 <__ieee754_atan2f+0x26>
 800f12a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800f158 <__ieee754_atan2f+0x13c>
 800f12e:	e788      	b.n	800f042 <__ieee754_atan2f+0x26>
 800f130:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800f154 <__ieee754_atan2f+0x138>
 800f134:	e785      	b.n	800f042 <__ieee754_atan2f+0x26>
 800f136:	bf00      	nop
 800f138:	c0490fdb 	.word	0xc0490fdb
 800f13c:	bfc90fdb 	.word	0xbfc90fdb
 800f140:	3fc90fdb 	.word	0x3fc90fdb
 800f144:	080100c0 	.word	0x080100c0
 800f148:	080100b4 	.word	0x080100b4
 800f14c:	33bbbd2e 	.word	0x33bbbd2e
 800f150:	40490fdb 	.word	0x40490fdb
 800f154:	00000000 	.word	0x00000000
 800f158:	3f490fdb 	.word	0x3f490fdb

0800f15c <__ieee754_rem_pio2f>:
 800f15c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f15e:	ee10 6a10 	vmov	r6, s0
 800f162:	4b88      	ldr	r3, [pc, #544]	@ (800f384 <__ieee754_rem_pio2f+0x228>)
 800f164:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800f168:	429d      	cmp	r5, r3
 800f16a:	b087      	sub	sp, #28
 800f16c:	4604      	mov	r4, r0
 800f16e:	d805      	bhi.n	800f17c <__ieee754_rem_pio2f+0x20>
 800f170:	2300      	movs	r3, #0
 800f172:	ed80 0a00 	vstr	s0, [r0]
 800f176:	6043      	str	r3, [r0, #4]
 800f178:	2000      	movs	r0, #0
 800f17a:	e022      	b.n	800f1c2 <__ieee754_rem_pio2f+0x66>
 800f17c:	4b82      	ldr	r3, [pc, #520]	@ (800f388 <__ieee754_rem_pio2f+0x22c>)
 800f17e:	429d      	cmp	r5, r3
 800f180:	d83a      	bhi.n	800f1f8 <__ieee754_rem_pio2f+0x9c>
 800f182:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800f186:	2e00      	cmp	r6, #0
 800f188:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800f38c <__ieee754_rem_pio2f+0x230>
 800f18c:	4a80      	ldr	r2, [pc, #512]	@ (800f390 <__ieee754_rem_pio2f+0x234>)
 800f18e:	f023 030f 	bic.w	r3, r3, #15
 800f192:	dd18      	ble.n	800f1c6 <__ieee754_rem_pio2f+0x6a>
 800f194:	4293      	cmp	r3, r2
 800f196:	ee70 7a47 	vsub.f32	s15, s0, s14
 800f19a:	bf09      	itett	eq
 800f19c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800f394 <__ieee754_rem_pio2f+0x238>
 800f1a0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800f398 <__ieee754_rem_pio2f+0x23c>
 800f1a4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800f39c <__ieee754_rem_pio2f+0x240>
 800f1a8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800f1ac:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800f1b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f1b4:	ed80 7a00 	vstr	s14, [r0]
 800f1b8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f1bc:	edc0 7a01 	vstr	s15, [r0, #4]
 800f1c0:	2001      	movs	r0, #1
 800f1c2:	b007      	add	sp, #28
 800f1c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1c6:	4293      	cmp	r3, r2
 800f1c8:	ee70 7a07 	vadd.f32	s15, s0, s14
 800f1cc:	bf09      	itett	eq
 800f1ce:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800f394 <__ieee754_rem_pio2f+0x238>
 800f1d2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800f398 <__ieee754_rem_pio2f+0x23c>
 800f1d6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800f39c <__ieee754_rem_pio2f+0x240>
 800f1da:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800f1de:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f1e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f1e6:	ed80 7a00 	vstr	s14, [r0]
 800f1ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f1ee:	edc0 7a01 	vstr	s15, [r0, #4]
 800f1f2:	f04f 30ff 	mov.w	r0, #4294967295
 800f1f6:	e7e4      	b.n	800f1c2 <__ieee754_rem_pio2f+0x66>
 800f1f8:	4b69      	ldr	r3, [pc, #420]	@ (800f3a0 <__ieee754_rem_pio2f+0x244>)
 800f1fa:	429d      	cmp	r5, r3
 800f1fc:	d873      	bhi.n	800f2e6 <__ieee754_rem_pio2f+0x18a>
 800f1fe:	f000 f9b1 	bl	800f564 <fabsf>
 800f202:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800f3a4 <__ieee754_rem_pio2f+0x248>
 800f206:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f20a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f20e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f212:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f216:	ee17 0a90 	vmov	r0, s15
 800f21a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800f38c <__ieee754_rem_pio2f+0x230>
 800f21e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800f222:	281f      	cmp	r0, #31
 800f224:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800f398 <__ieee754_rem_pio2f+0x23c>
 800f228:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f22c:	eeb1 6a47 	vneg.f32	s12, s14
 800f230:	ee70 6a67 	vsub.f32	s13, s0, s15
 800f234:	ee16 1a90 	vmov	r1, s13
 800f238:	dc09      	bgt.n	800f24e <__ieee754_rem_pio2f+0xf2>
 800f23a:	4a5b      	ldr	r2, [pc, #364]	@ (800f3a8 <__ieee754_rem_pio2f+0x24c>)
 800f23c:	1e47      	subs	r7, r0, #1
 800f23e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800f242:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800f246:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800f24a:	4293      	cmp	r3, r2
 800f24c:	d107      	bne.n	800f25e <__ieee754_rem_pio2f+0x102>
 800f24e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800f252:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800f256:	2a08      	cmp	r2, #8
 800f258:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800f25c:	dc14      	bgt.n	800f288 <__ieee754_rem_pio2f+0x12c>
 800f25e:	6021      	str	r1, [r4, #0]
 800f260:	ed94 7a00 	vldr	s14, [r4]
 800f264:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f268:	2e00      	cmp	r6, #0
 800f26a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f26e:	ed84 0a01 	vstr	s0, [r4, #4]
 800f272:	daa6      	bge.n	800f1c2 <__ieee754_rem_pio2f+0x66>
 800f274:	eeb1 7a47 	vneg.f32	s14, s14
 800f278:	eeb1 0a40 	vneg.f32	s0, s0
 800f27c:	ed84 7a00 	vstr	s14, [r4]
 800f280:	ed84 0a01 	vstr	s0, [r4, #4]
 800f284:	4240      	negs	r0, r0
 800f286:	e79c      	b.n	800f1c2 <__ieee754_rem_pio2f+0x66>
 800f288:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800f394 <__ieee754_rem_pio2f+0x238>
 800f28c:	eef0 6a40 	vmov.f32	s13, s0
 800f290:	eee6 6a25 	vfma.f32	s13, s12, s11
 800f294:	ee70 7a66 	vsub.f32	s15, s0, s13
 800f298:	eee6 7a25 	vfma.f32	s15, s12, s11
 800f29c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f39c <__ieee754_rem_pio2f+0x240>
 800f2a0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800f2a4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800f2a8:	ee15 2a90 	vmov	r2, s11
 800f2ac:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800f2b0:	1a5b      	subs	r3, r3, r1
 800f2b2:	2b19      	cmp	r3, #25
 800f2b4:	dc04      	bgt.n	800f2c0 <__ieee754_rem_pio2f+0x164>
 800f2b6:	edc4 5a00 	vstr	s11, [r4]
 800f2ba:	eeb0 0a66 	vmov.f32	s0, s13
 800f2be:	e7cf      	b.n	800f260 <__ieee754_rem_pio2f+0x104>
 800f2c0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800f3ac <__ieee754_rem_pio2f+0x250>
 800f2c4:	eeb0 0a66 	vmov.f32	s0, s13
 800f2c8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800f2cc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800f2d0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800f3b0 <__ieee754_rem_pio2f+0x254>
 800f2d4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800f2d8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800f2dc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800f2e0:	ed84 7a00 	vstr	s14, [r4]
 800f2e4:	e7bc      	b.n	800f260 <__ieee754_rem_pio2f+0x104>
 800f2e6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800f2ea:	d306      	bcc.n	800f2fa <__ieee754_rem_pio2f+0x19e>
 800f2ec:	ee70 7a40 	vsub.f32	s15, s0, s0
 800f2f0:	edc0 7a01 	vstr	s15, [r0, #4]
 800f2f4:	edc0 7a00 	vstr	s15, [r0]
 800f2f8:	e73e      	b.n	800f178 <__ieee754_rem_pio2f+0x1c>
 800f2fa:	15ea      	asrs	r2, r5, #23
 800f2fc:	3a86      	subs	r2, #134	@ 0x86
 800f2fe:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800f302:	ee07 3a90 	vmov	s15, r3
 800f306:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800f30a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800f3b4 <__ieee754_rem_pio2f+0x258>
 800f30e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f312:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f316:	ed8d 7a03 	vstr	s14, [sp, #12]
 800f31a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f31e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800f322:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f326:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f32a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800f32e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f332:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f33a:	edcd 7a05 	vstr	s15, [sp, #20]
 800f33e:	d11e      	bne.n	800f37e <__ieee754_rem_pio2f+0x222>
 800f340:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800f344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f348:	bf0c      	ite	eq
 800f34a:	2301      	moveq	r3, #1
 800f34c:	2302      	movne	r3, #2
 800f34e:	491a      	ldr	r1, [pc, #104]	@ (800f3b8 <__ieee754_rem_pio2f+0x25c>)
 800f350:	9101      	str	r1, [sp, #4]
 800f352:	2102      	movs	r1, #2
 800f354:	9100      	str	r1, [sp, #0]
 800f356:	a803      	add	r0, sp, #12
 800f358:	4621      	mov	r1, r4
 800f35a:	f000 f90b 	bl	800f574 <__kernel_rem_pio2f>
 800f35e:	2e00      	cmp	r6, #0
 800f360:	f6bf af2f 	bge.w	800f1c2 <__ieee754_rem_pio2f+0x66>
 800f364:	edd4 7a00 	vldr	s15, [r4]
 800f368:	eef1 7a67 	vneg.f32	s15, s15
 800f36c:	edc4 7a00 	vstr	s15, [r4]
 800f370:	edd4 7a01 	vldr	s15, [r4, #4]
 800f374:	eef1 7a67 	vneg.f32	s15, s15
 800f378:	edc4 7a01 	vstr	s15, [r4, #4]
 800f37c:	e782      	b.n	800f284 <__ieee754_rem_pio2f+0x128>
 800f37e:	2303      	movs	r3, #3
 800f380:	e7e5      	b.n	800f34e <__ieee754_rem_pio2f+0x1f2>
 800f382:	bf00      	nop
 800f384:	3f490fd8 	.word	0x3f490fd8
 800f388:	4016cbe3 	.word	0x4016cbe3
 800f38c:	3fc90f80 	.word	0x3fc90f80
 800f390:	3fc90fd0 	.word	0x3fc90fd0
 800f394:	37354400 	.word	0x37354400
 800f398:	37354443 	.word	0x37354443
 800f39c:	2e85a308 	.word	0x2e85a308
 800f3a0:	43490f80 	.word	0x43490f80
 800f3a4:	3f22f984 	.word	0x3f22f984
 800f3a8:	080100cc 	.word	0x080100cc
 800f3ac:	2e85a300 	.word	0x2e85a300
 800f3b0:	248d3132 	.word	0x248d3132
 800f3b4:	43800000 	.word	0x43800000
 800f3b8:	0801014c 	.word	0x0801014c

0800f3bc <atanf>:
 800f3bc:	b538      	push	{r3, r4, r5, lr}
 800f3be:	ee10 5a10 	vmov	r5, s0
 800f3c2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800f3c6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800f3ca:	eef0 7a40 	vmov.f32	s15, s0
 800f3ce:	d310      	bcc.n	800f3f2 <atanf+0x36>
 800f3d0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800f3d4:	d904      	bls.n	800f3e0 <atanf+0x24>
 800f3d6:	ee70 7a00 	vadd.f32	s15, s0, s0
 800f3da:	eeb0 0a67 	vmov.f32	s0, s15
 800f3de:	bd38      	pop	{r3, r4, r5, pc}
 800f3e0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800f518 <atanf+0x15c>
 800f3e4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800f51c <atanf+0x160>
 800f3e8:	2d00      	cmp	r5, #0
 800f3ea:	bfc8      	it	gt
 800f3ec:	eef0 7a47 	vmovgt.f32	s15, s14
 800f3f0:	e7f3      	b.n	800f3da <atanf+0x1e>
 800f3f2:	4b4b      	ldr	r3, [pc, #300]	@ (800f520 <atanf+0x164>)
 800f3f4:	429c      	cmp	r4, r3
 800f3f6:	d810      	bhi.n	800f41a <atanf+0x5e>
 800f3f8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800f3fc:	d20a      	bcs.n	800f414 <atanf+0x58>
 800f3fe:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800f524 <atanf+0x168>
 800f402:	ee30 7a07 	vadd.f32	s14, s0, s14
 800f406:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f40a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800f40e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f412:	dce2      	bgt.n	800f3da <atanf+0x1e>
 800f414:	f04f 33ff 	mov.w	r3, #4294967295
 800f418:	e013      	b.n	800f442 <atanf+0x86>
 800f41a:	f000 f8a3 	bl	800f564 <fabsf>
 800f41e:	4b42      	ldr	r3, [pc, #264]	@ (800f528 <atanf+0x16c>)
 800f420:	429c      	cmp	r4, r3
 800f422:	d84f      	bhi.n	800f4c4 <atanf+0x108>
 800f424:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800f428:	429c      	cmp	r4, r3
 800f42a:	d841      	bhi.n	800f4b0 <atanf+0xf4>
 800f42c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800f430:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800f434:	eea0 7a27 	vfma.f32	s14, s0, s15
 800f438:	2300      	movs	r3, #0
 800f43a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f43e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800f442:	1c5a      	adds	r2, r3, #1
 800f444:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800f448:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800f52c <atanf+0x170>
 800f44c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800f530 <atanf+0x174>
 800f450:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800f534 <atanf+0x178>
 800f454:	ee66 6a06 	vmul.f32	s13, s12, s12
 800f458:	eee6 5a87 	vfma.f32	s11, s13, s14
 800f45c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800f538 <atanf+0x17c>
 800f460:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800f464:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800f53c <atanf+0x180>
 800f468:	eee7 5a26 	vfma.f32	s11, s14, s13
 800f46c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800f540 <atanf+0x184>
 800f470:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800f474:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800f544 <atanf+0x188>
 800f478:	eee7 5a26 	vfma.f32	s11, s14, s13
 800f47c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800f548 <atanf+0x18c>
 800f480:	eea6 5a87 	vfma.f32	s10, s13, s14
 800f484:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800f54c <atanf+0x190>
 800f488:	eea5 7a26 	vfma.f32	s14, s10, s13
 800f48c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800f550 <atanf+0x194>
 800f490:	eea7 5a26 	vfma.f32	s10, s14, s13
 800f494:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800f554 <atanf+0x198>
 800f498:	eea5 7a26 	vfma.f32	s14, s10, s13
 800f49c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f4a0:	eea5 7a86 	vfma.f32	s14, s11, s12
 800f4a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f4a8:	d121      	bne.n	800f4ee <atanf+0x132>
 800f4aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f4ae:	e794      	b.n	800f3da <atanf+0x1e>
 800f4b0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f4b4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800f4b8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f4bc:	2301      	movs	r3, #1
 800f4be:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800f4c2:	e7be      	b.n	800f442 <atanf+0x86>
 800f4c4:	4b24      	ldr	r3, [pc, #144]	@ (800f558 <atanf+0x19c>)
 800f4c6:	429c      	cmp	r4, r3
 800f4c8:	d80b      	bhi.n	800f4e2 <atanf+0x126>
 800f4ca:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800f4ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f4d2:	eea0 7a27 	vfma.f32	s14, s0, s15
 800f4d6:	2302      	movs	r3, #2
 800f4d8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800f4dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f4e0:	e7af      	b.n	800f442 <atanf+0x86>
 800f4e2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800f4e6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800f4ea:	2303      	movs	r3, #3
 800f4ec:	e7a9      	b.n	800f442 <atanf+0x86>
 800f4ee:	4a1b      	ldr	r2, [pc, #108]	@ (800f55c <atanf+0x1a0>)
 800f4f0:	491b      	ldr	r1, [pc, #108]	@ (800f560 <atanf+0x1a4>)
 800f4f2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f4f6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800f4fa:	edd3 6a00 	vldr	s13, [r3]
 800f4fe:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f502:	2d00      	cmp	r5, #0
 800f504:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f508:	edd2 7a00 	vldr	s15, [r2]
 800f50c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f510:	bfb8      	it	lt
 800f512:	eef1 7a67 	vneglt.f32	s15, s15
 800f516:	e760      	b.n	800f3da <atanf+0x1e>
 800f518:	bfc90fdb 	.word	0xbfc90fdb
 800f51c:	3fc90fdb 	.word	0x3fc90fdb
 800f520:	3edfffff 	.word	0x3edfffff
 800f524:	7149f2ca 	.word	0x7149f2ca
 800f528:	3f97ffff 	.word	0x3f97ffff
 800f52c:	3c8569d7 	.word	0x3c8569d7
 800f530:	3d4bda59 	.word	0x3d4bda59
 800f534:	bd6ef16b 	.word	0xbd6ef16b
 800f538:	3d886b35 	.word	0x3d886b35
 800f53c:	3dba2e6e 	.word	0x3dba2e6e
 800f540:	3e124925 	.word	0x3e124925
 800f544:	3eaaaaab 	.word	0x3eaaaaab
 800f548:	bd15a221 	.word	0xbd15a221
 800f54c:	bd9d8795 	.word	0xbd9d8795
 800f550:	bde38e38 	.word	0xbde38e38
 800f554:	be4ccccd 	.word	0xbe4ccccd
 800f558:	401bffff 	.word	0x401bffff
 800f55c:	08010474 	.word	0x08010474
 800f560:	08010464 	.word	0x08010464

0800f564 <fabsf>:
 800f564:	ee10 3a10 	vmov	r3, s0
 800f568:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f56c:	ee00 3a10 	vmov	s0, r3
 800f570:	4770      	bx	lr
	...

0800f574 <__kernel_rem_pio2f>:
 800f574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f578:	ed2d 8b04 	vpush	{d8-d9}
 800f57c:	b0d9      	sub	sp, #356	@ 0x164
 800f57e:	4690      	mov	r8, r2
 800f580:	9001      	str	r0, [sp, #4]
 800f582:	4ab6      	ldr	r2, [pc, #728]	@ (800f85c <__kernel_rem_pio2f+0x2e8>)
 800f584:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800f586:	f118 0f04 	cmn.w	r8, #4
 800f58a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800f58e:	460f      	mov	r7, r1
 800f590:	f103 3bff 	add.w	fp, r3, #4294967295
 800f594:	db26      	blt.n	800f5e4 <__kernel_rem_pio2f+0x70>
 800f596:	f1b8 0203 	subs.w	r2, r8, #3
 800f59a:	bf48      	it	mi
 800f59c:	f108 0204 	addmi.w	r2, r8, #4
 800f5a0:	10d2      	asrs	r2, r2, #3
 800f5a2:	1c55      	adds	r5, r2, #1
 800f5a4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f5a6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800f86c <__kernel_rem_pio2f+0x2f8>
 800f5aa:	00e8      	lsls	r0, r5, #3
 800f5ac:	eba2 060b 	sub.w	r6, r2, fp
 800f5b0:	9002      	str	r0, [sp, #8]
 800f5b2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800f5b6:	eb0a 0c0b 	add.w	ip, sl, fp
 800f5ba:	ac1c      	add	r4, sp, #112	@ 0x70
 800f5bc:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800f5c0:	2000      	movs	r0, #0
 800f5c2:	4560      	cmp	r0, ip
 800f5c4:	dd10      	ble.n	800f5e8 <__kernel_rem_pio2f+0x74>
 800f5c6:	a91c      	add	r1, sp, #112	@ 0x70
 800f5c8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800f5cc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800f5d0:	2600      	movs	r6, #0
 800f5d2:	4556      	cmp	r6, sl
 800f5d4:	dc24      	bgt.n	800f620 <__kernel_rem_pio2f+0xac>
 800f5d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f5da:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800f86c <__kernel_rem_pio2f+0x2f8>
 800f5de:	4684      	mov	ip, r0
 800f5e0:	2400      	movs	r4, #0
 800f5e2:	e016      	b.n	800f612 <__kernel_rem_pio2f+0x9e>
 800f5e4:	2200      	movs	r2, #0
 800f5e6:	e7dc      	b.n	800f5a2 <__kernel_rem_pio2f+0x2e>
 800f5e8:	42c6      	cmn	r6, r0
 800f5ea:	bf5d      	ittte	pl
 800f5ec:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800f5f0:	ee07 1a90 	vmovpl	s15, r1
 800f5f4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800f5f8:	eef0 7a47 	vmovmi.f32	s15, s14
 800f5fc:	ece4 7a01 	vstmia	r4!, {s15}
 800f600:	3001      	adds	r0, #1
 800f602:	e7de      	b.n	800f5c2 <__kernel_rem_pio2f+0x4e>
 800f604:	ecfe 6a01 	vldmia	lr!, {s13}
 800f608:	ed3c 7a01 	vldmdb	ip!, {s14}
 800f60c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f610:	3401      	adds	r4, #1
 800f612:	455c      	cmp	r4, fp
 800f614:	ddf6      	ble.n	800f604 <__kernel_rem_pio2f+0x90>
 800f616:	ece9 7a01 	vstmia	r9!, {s15}
 800f61a:	3601      	adds	r6, #1
 800f61c:	3004      	adds	r0, #4
 800f61e:	e7d8      	b.n	800f5d2 <__kernel_rem_pio2f+0x5e>
 800f620:	a908      	add	r1, sp, #32
 800f622:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f626:	9104      	str	r1, [sp, #16]
 800f628:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f62a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800f868 <__kernel_rem_pio2f+0x2f4>
 800f62e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800f864 <__kernel_rem_pio2f+0x2f0>
 800f632:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800f636:	9203      	str	r2, [sp, #12]
 800f638:	4654      	mov	r4, sl
 800f63a:	00a2      	lsls	r2, r4, #2
 800f63c:	9205      	str	r2, [sp, #20]
 800f63e:	aa58      	add	r2, sp, #352	@ 0x160
 800f640:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800f644:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800f648:	a944      	add	r1, sp, #272	@ 0x110
 800f64a:	aa08      	add	r2, sp, #32
 800f64c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800f650:	4694      	mov	ip, r2
 800f652:	4626      	mov	r6, r4
 800f654:	2e00      	cmp	r6, #0
 800f656:	dc4c      	bgt.n	800f6f2 <__kernel_rem_pio2f+0x17e>
 800f658:	4628      	mov	r0, r5
 800f65a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f65e:	f000 f9f1 	bl	800fa44 <scalbnf>
 800f662:	eeb0 8a40 	vmov.f32	s16, s0
 800f666:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800f66a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800f66e:	f000 fa4f 	bl	800fb10 <floorf>
 800f672:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800f676:	eea0 8a67 	vfms.f32	s16, s0, s15
 800f67a:	2d00      	cmp	r5, #0
 800f67c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f680:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800f684:	ee17 9a90 	vmov	r9, s15
 800f688:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f68c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f690:	dd41      	ble.n	800f716 <__kernel_rem_pio2f+0x1a2>
 800f692:	f104 3cff 	add.w	ip, r4, #4294967295
 800f696:	a908      	add	r1, sp, #32
 800f698:	f1c5 0e08 	rsb	lr, r5, #8
 800f69c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800f6a0:	fa46 f00e 	asr.w	r0, r6, lr
 800f6a4:	4481      	add	r9, r0
 800f6a6:	fa00 f00e 	lsl.w	r0, r0, lr
 800f6aa:	1a36      	subs	r6, r6, r0
 800f6ac:	f1c5 0007 	rsb	r0, r5, #7
 800f6b0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800f6b4:	4106      	asrs	r6, r0
 800f6b6:	2e00      	cmp	r6, #0
 800f6b8:	dd3c      	ble.n	800f734 <__kernel_rem_pio2f+0x1c0>
 800f6ba:	f04f 0e00 	mov.w	lr, #0
 800f6be:	f109 0901 	add.w	r9, r9, #1
 800f6c2:	4670      	mov	r0, lr
 800f6c4:	4574      	cmp	r4, lr
 800f6c6:	dc68      	bgt.n	800f79a <__kernel_rem_pio2f+0x226>
 800f6c8:	2d00      	cmp	r5, #0
 800f6ca:	dd03      	ble.n	800f6d4 <__kernel_rem_pio2f+0x160>
 800f6cc:	2d01      	cmp	r5, #1
 800f6ce:	d074      	beq.n	800f7ba <__kernel_rem_pio2f+0x246>
 800f6d0:	2d02      	cmp	r5, #2
 800f6d2:	d07d      	beq.n	800f7d0 <__kernel_rem_pio2f+0x25c>
 800f6d4:	2e02      	cmp	r6, #2
 800f6d6:	d12d      	bne.n	800f734 <__kernel_rem_pio2f+0x1c0>
 800f6d8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f6dc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800f6e0:	b340      	cbz	r0, 800f734 <__kernel_rem_pio2f+0x1c0>
 800f6e2:	4628      	mov	r0, r5
 800f6e4:	9306      	str	r3, [sp, #24]
 800f6e6:	f000 f9ad 	bl	800fa44 <scalbnf>
 800f6ea:	9b06      	ldr	r3, [sp, #24]
 800f6ec:	ee38 8a40 	vsub.f32	s16, s16, s0
 800f6f0:	e020      	b.n	800f734 <__kernel_rem_pio2f+0x1c0>
 800f6f2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800f6f6:	3e01      	subs	r6, #1
 800f6f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f6fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f700:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800f704:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f708:	ecac 0a01 	vstmia	ip!, {s0}
 800f70c:	ed30 0a01 	vldmdb	r0!, {s0}
 800f710:	ee37 0a80 	vadd.f32	s0, s15, s0
 800f714:	e79e      	b.n	800f654 <__kernel_rem_pio2f+0xe0>
 800f716:	d105      	bne.n	800f724 <__kernel_rem_pio2f+0x1b0>
 800f718:	1e60      	subs	r0, r4, #1
 800f71a:	a908      	add	r1, sp, #32
 800f71c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800f720:	11f6      	asrs	r6, r6, #7
 800f722:	e7c8      	b.n	800f6b6 <__kernel_rem_pio2f+0x142>
 800f724:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f728:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f72c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f730:	da31      	bge.n	800f796 <__kernel_rem_pio2f+0x222>
 800f732:	2600      	movs	r6, #0
 800f734:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f73c:	f040 8098 	bne.w	800f870 <__kernel_rem_pio2f+0x2fc>
 800f740:	1e60      	subs	r0, r4, #1
 800f742:	2200      	movs	r2, #0
 800f744:	4550      	cmp	r0, sl
 800f746:	da4b      	bge.n	800f7e0 <__kernel_rem_pio2f+0x26c>
 800f748:	2a00      	cmp	r2, #0
 800f74a:	d065      	beq.n	800f818 <__kernel_rem_pio2f+0x2a4>
 800f74c:	3c01      	subs	r4, #1
 800f74e:	ab08      	add	r3, sp, #32
 800f750:	3d08      	subs	r5, #8
 800f752:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f756:	2b00      	cmp	r3, #0
 800f758:	d0f8      	beq.n	800f74c <__kernel_rem_pio2f+0x1d8>
 800f75a:	4628      	mov	r0, r5
 800f75c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f760:	f000 f970 	bl	800fa44 <scalbnf>
 800f764:	1c63      	adds	r3, r4, #1
 800f766:	aa44      	add	r2, sp, #272	@ 0x110
 800f768:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f868 <__kernel_rem_pio2f+0x2f4>
 800f76c:	0099      	lsls	r1, r3, #2
 800f76e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f772:	4623      	mov	r3, r4
 800f774:	2b00      	cmp	r3, #0
 800f776:	f280 80a9 	bge.w	800f8cc <__kernel_rem_pio2f+0x358>
 800f77a:	4623      	mov	r3, r4
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	f2c0 80c7 	blt.w	800f910 <__kernel_rem_pio2f+0x39c>
 800f782:	aa44      	add	r2, sp, #272	@ 0x110
 800f784:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800f788:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800f860 <__kernel_rem_pio2f+0x2ec>
 800f78c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800f86c <__kernel_rem_pio2f+0x2f8>
 800f790:	2000      	movs	r0, #0
 800f792:	1ae2      	subs	r2, r4, r3
 800f794:	e0b1      	b.n	800f8fa <__kernel_rem_pio2f+0x386>
 800f796:	2602      	movs	r6, #2
 800f798:	e78f      	b.n	800f6ba <__kernel_rem_pio2f+0x146>
 800f79a:	f852 1b04 	ldr.w	r1, [r2], #4
 800f79e:	b948      	cbnz	r0, 800f7b4 <__kernel_rem_pio2f+0x240>
 800f7a0:	b121      	cbz	r1, 800f7ac <__kernel_rem_pio2f+0x238>
 800f7a2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800f7a6:	f842 1c04 	str.w	r1, [r2, #-4]
 800f7aa:	2101      	movs	r1, #1
 800f7ac:	f10e 0e01 	add.w	lr, lr, #1
 800f7b0:	4608      	mov	r0, r1
 800f7b2:	e787      	b.n	800f6c4 <__kernel_rem_pio2f+0x150>
 800f7b4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800f7b8:	e7f5      	b.n	800f7a6 <__kernel_rem_pio2f+0x232>
 800f7ba:	f104 3cff 	add.w	ip, r4, #4294967295
 800f7be:	aa08      	add	r2, sp, #32
 800f7c0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f7c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f7c8:	a908      	add	r1, sp, #32
 800f7ca:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800f7ce:	e781      	b.n	800f6d4 <__kernel_rem_pio2f+0x160>
 800f7d0:	f104 3cff 	add.w	ip, r4, #4294967295
 800f7d4:	aa08      	add	r2, sp, #32
 800f7d6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f7da:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800f7de:	e7f3      	b.n	800f7c8 <__kernel_rem_pio2f+0x254>
 800f7e0:	a908      	add	r1, sp, #32
 800f7e2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800f7e6:	3801      	subs	r0, #1
 800f7e8:	430a      	orrs	r2, r1
 800f7ea:	e7ab      	b.n	800f744 <__kernel_rem_pio2f+0x1d0>
 800f7ec:	3201      	adds	r2, #1
 800f7ee:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800f7f2:	2e00      	cmp	r6, #0
 800f7f4:	d0fa      	beq.n	800f7ec <__kernel_rem_pio2f+0x278>
 800f7f6:	9905      	ldr	r1, [sp, #20]
 800f7f8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800f7fc:	eb0d 0001 	add.w	r0, sp, r1
 800f800:	18e6      	adds	r6, r4, r3
 800f802:	a91c      	add	r1, sp, #112	@ 0x70
 800f804:	f104 0c01 	add.w	ip, r4, #1
 800f808:	384c      	subs	r0, #76	@ 0x4c
 800f80a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800f80e:	4422      	add	r2, r4
 800f810:	4562      	cmp	r2, ip
 800f812:	da04      	bge.n	800f81e <__kernel_rem_pio2f+0x2aa>
 800f814:	4614      	mov	r4, r2
 800f816:	e710      	b.n	800f63a <__kernel_rem_pio2f+0xc6>
 800f818:	9804      	ldr	r0, [sp, #16]
 800f81a:	2201      	movs	r2, #1
 800f81c:	e7e7      	b.n	800f7ee <__kernel_rem_pio2f+0x27a>
 800f81e:	9903      	ldr	r1, [sp, #12]
 800f820:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f824:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800f828:	9105      	str	r1, [sp, #20]
 800f82a:	ee07 1a90 	vmov	s15, r1
 800f82e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f832:	2400      	movs	r4, #0
 800f834:	ece6 7a01 	vstmia	r6!, {s15}
 800f838:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800f86c <__kernel_rem_pio2f+0x2f8>
 800f83c:	46b1      	mov	r9, r6
 800f83e:	455c      	cmp	r4, fp
 800f840:	dd04      	ble.n	800f84c <__kernel_rem_pio2f+0x2d8>
 800f842:	ece0 7a01 	vstmia	r0!, {s15}
 800f846:	f10c 0c01 	add.w	ip, ip, #1
 800f84a:	e7e1      	b.n	800f810 <__kernel_rem_pio2f+0x29c>
 800f84c:	ecfe 6a01 	vldmia	lr!, {s13}
 800f850:	ed39 7a01 	vldmdb	r9!, {s14}
 800f854:	3401      	adds	r4, #1
 800f856:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f85a:	e7f0      	b.n	800f83e <__kernel_rem_pio2f+0x2ca>
 800f85c:	080104b0 	.word	0x080104b0
 800f860:	08010484 	.word	0x08010484
 800f864:	43800000 	.word	0x43800000
 800f868:	3b800000 	.word	0x3b800000
 800f86c:	00000000 	.word	0x00000000
 800f870:	9b02      	ldr	r3, [sp, #8]
 800f872:	eeb0 0a48 	vmov.f32	s0, s16
 800f876:	eba3 0008 	sub.w	r0, r3, r8
 800f87a:	f000 f8e3 	bl	800fa44 <scalbnf>
 800f87e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800f864 <__kernel_rem_pio2f+0x2f0>
 800f882:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f88a:	db19      	blt.n	800f8c0 <__kernel_rem_pio2f+0x34c>
 800f88c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f868 <__kernel_rem_pio2f+0x2f4>
 800f890:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f894:	aa08      	add	r2, sp, #32
 800f896:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f89a:	3508      	adds	r5, #8
 800f89c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f8a0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f8a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f8a8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f8ac:	ee10 3a10 	vmov	r3, s0
 800f8b0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f8b4:	ee17 3a90 	vmov	r3, s15
 800f8b8:	3401      	adds	r4, #1
 800f8ba:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f8be:	e74c      	b.n	800f75a <__kernel_rem_pio2f+0x1e6>
 800f8c0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f8c4:	aa08      	add	r2, sp, #32
 800f8c6:	ee10 3a10 	vmov	r3, s0
 800f8ca:	e7f6      	b.n	800f8ba <__kernel_rem_pio2f+0x346>
 800f8cc:	a808      	add	r0, sp, #32
 800f8ce:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f8d2:	9001      	str	r0, [sp, #4]
 800f8d4:	ee07 0a90 	vmov	s15, r0
 800f8d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f8dc:	3b01      	subs	r3, #1
 800f8de:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f8e2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f8e6:	ed62 7a01 	vstmdb	r2!, {s15}
 800f8ea:	e743      	b.n	800f774 <__kernel_rem_pio2f+0x200>
 800f8ec:	ecfc 6a01 	vldmia	ip!, {s13}
 800f8f0:	ecb5 7a01 	vldmia	r5!, {s14}
 800f8f4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f8f8:	3001      	adds	r0, #1
 800f8fa:	4550      	cmp	r0, sl
 800f8fc:	dc01      	bgt.n	800f902 <__kernel_rem_pio2f+0x38e>
 800f8fe:	4290      	cmp	r0, r2
 800f900:	ddf4      	ble.n	800f8ec <__kernel_rem_pio2f+0x378>
 800f902:	a858      	add	r0, sp, #352	@ 0x160
 800f904:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f908:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800f90c:	3b01      	subs	r3, #1
 800f90e:	e735      	b.n	800f77c <__kernel_rem_pio2f+0x208>
 800f910:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f912:	2b02      	cmp	r3, #2
 800f914:	dc09      	bgt.n	800f92a <__kernel_rem_pio2f+0x3b6>
 800f916:	2b00      	cmp	r3, #0
 800f918:	dc27      	bgt.n	800f96a <__kernel_rem_pio2f+0x3f6>
 800f91a:	d040      	beq.n	800f99e <__kernel_rem_pio2f+0x42a>
 800f91c:	f009 0007 	and.w	r0, r9, #7
 800f920:	b059      	add	sp, #356	@ 0x164
 800f922:	ecbd 8b04 	vpop	{d8-d9}
 800f926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f92a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f92c:	2b03      	cmp	r3, #3
 800f92e:	d1f5      	bne.n	800f91c <__kernel_rem_pio2f+0x3a8>
 800f930:	aa30      	add	r2, sp, #192	@ 0xc0
 800f932:	1f0b      	subs	r3, r1, #4
 800f934:	4413      	add	r3, r2
 800f936:	461a      	mov	r2, r3
 800f938:	4620      	mov	r0, r4
 800f93a:	2800      	cmp	r0, #0
 800f93c:	dc50      	bgt.n	800f9e0 <__kernel_rem_pio2f+0x46c>
 800f93e:	4622      	mov	r2, r4
 800f940:	2a01      	cmp	r2, #1
 800f942:	dc5d      	bgt.n	800fa00 <__kernel_rem_pio2f+0x48c>
 800f944:	ab30      	add	r3, sp, #192	@ 0xc0
 800f946:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800f86c <__kernel_rem_pio2f+0x2f8>
 800f94a:	440b      	add	r3, r1
 800f94c:	2c01      	cmp	r4, #1
 800f94e:	dc67      	bgt.n	800fa20 <__kernel_rem_pio2f+0x4ac>
 800f950:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800f954:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800f958:	2e00      	cmp	r6, #0
 800f95a:	d167      	bne.n	800fa2c <__kernel_rem_pio2f+0x4b8>
 800f95c:	edc7 6a00 	vstr	s13, [r7]
 800f960:	ed87 7a01 	vstr	s14, [r7, #4]
 800f964:	edc7 7a02 	vstr	s15, [r7, #8]
 800f968:	e7d8      	b.n	800f91c <__kernel_rem_pio2f+0x3a8>
 800f96a:	ab30      	add	r3, sp, #192	@ 0xc0
 800f96c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800f86c <__kernel_rem_pio2f+0x2f8>
 800f970:	440b      	add	r3, r1
 800f972:	4622      	mov	r2, r4
 800f974:	2a00      	cmp	r2, #0
 800f976:	da24      	bge.n	800f9c2 <__kernel_rem_pio2f+0x44e>
 800f978:	b34e      	cbz	r6, 800f9ce <__kernel_rem_pio2f+0x45a>
 800f97a:	eef1 7a47 	vneg.f32	s15, s14
 800f97e:	edc7 7a00 	vstr	s15, [r7]
 800f982:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800f986:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f98a:	aa31      	add	r2, sp, #196	@ 0xc4
 800f98c:	2301      	movs	r3, #1
 800f98e:	429c      	cmp	r4, r3
 800f990:	da20      	bge.n	800f9d4 <__kernel_rem_pio2f+0x460>
 800f992:	b10e      	cbz	r6, 800f998 <__kernel_rem_pio2f+0x424>
 800f994:	eef1 7a67 	vneg.f32	s15, s15
 800f998:	edc7 7a01 	vstr	s15, [r7, #4]
 800f99c:	e7be      	b.n	800f91c <__kernel_rem_pio2f+0x3a8>
 800f99e:	ab30      	add	r3, sp, #192	@ 0xc0
 800f9a0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800f86c <__kernel_rem_pio2f+0x2f8>
 800f9a4:	440b      	add	r3, r1
 800f9a6:	2c00      	cmp	r4, #0
 800f9a8:	da05      	bge.n	800f9b6 <__kernel_rem_pio2f+0x442>
 800f9aa:	b10e      	cbz	r6, 800f9b0 <__kernel_rem_pio2f+0x43c>
 800f9ac:	eef1 7a67 	vneg.f32	s15, s15
 800f9b0:	edc7 7a00 	vstr	s15, [r7]
 800f9b4:	e7b2      	b.n	800f91c <__kernel_rem_pio2f+0x3a8>
 800f9b6:	ed33 7a01 	vldmdb	r3!, {s14}
 800f9ba:	3c01      	subs	r4, #1
 800f9bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f9c0:	e7f1      	b.n	800f9a6 <__kernel_rem_pio2f+0x432>
 800f9c2:	ed73 7a01 	vldmdb	r3!, {s15}
 800f9c6:	3a01      	subs	r2, #1
 800f9c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f9cc:	e7d2      	b.n	800f974 <__kernel_rem_pio2f+0x400>
 800f9ce:	eef0 7a47 	vmov.f32	s15, s14
 800f9d2:	e7d4      	b.n	800f97e <__kernel_rem_pio2f+0x40a>
 800f9d4:	ecb2 7a01 	vldmia	r2!, {s14}
 800f9d8:	3301      	adds	r3, #1
 800f9da:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f9de:	e7d6      	b.n	800f98e <__kernel_rem_pio2f+0x41a>
 800f9e0:	ed72 7a01 	vldmdb	r2!, {s15}
 800f9e4:	edd2 6a01 	vldr	s13, [r2, #4]
 800f9e8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f9ec:	3801      	subs	r0, #1
 800f9ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f9f2:	ed82 7a00 	vstr	s14, [r2]
 800f9f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f9fa:	edc2 7a01 	vstr	s15, [r2, #4]
 800f9fe:	e79c      	b.n	800f93a <__kernel_rem_pio2f+0x3c6>
 800fa00:	ed73 7a01 	vldmdb	r3!, {s15}
 800fa04:	edd3 6a01 	vldr	s13, [r3, #4]
 800fa08:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800fa0c:	3a01      	subs	r2, #1
 800fa0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fa12:	ed83 7a00 	vstr	s14, [r3]
 800fa16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fa1a:	edc3 7a01 	vstr	s15, [r3, #4]
 800fa1e:	e78f      	b.n	800f940 <__kernel_rem_pio2f+0x3cc>
 800fa20:	ed33 7a01 	vldmdb	r3!, {s14}
 800fa24:	3c01      	subs	r4, #1
 800fa26:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fa2a:	e78f      	b.n	800f94c <__kernel_rem_pio2f+0x3d8>
 800fa2c:	eef1 6a66 	vneg.f32	s13, s13
 800fa30:	eeb1 7a47 	vneg.f32	s14, s14
 800fa34:	edc7 6a00 	vstr	s13, [r7]
 800fa38:	ed87 7a01 	vstr	s14, [r7, #4]
 800fa3c:	eef1 7a67 	vneg.f32	s15, s15
 800fa40:	e790      	b.n	800f964 <__kernel_rem_pio2f+0x3f0>
 800fa42:	bf00      	nop

0800fa44 <scalbnf>:
 800fa44:	ee10 3a10 	vmov	r3, s0
 800fa48:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800fa4c:	d02b      	beq.n	800faa6 <scalbnf+0x62>
 800fa4e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800fa52:	d302      	bcc.n	800fa5a <scalbnf+0x16>
 800fa54:	ee30 0a00 	vadd.f32	s0, s0, s0
 800fa58:	4770      	bx	lr
 800fa5a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800fa5e:	d123      	bne.n	800faa8 <scalbnf+0x64>
 800fa60:	4b24      	ldr	r3, [pc, #144]	@ (800faf4 <scalbnf+0xb0>)
 800fa62:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800faf8 <scalbnf+0xb4>
 800fa66:	4298      	cmp	r0, r3
 800fa68:	ee20 0a27 	vmul.f32	s0, s0, s15
 800fa6c:	db17      	blt.n	800fa9e <scalbnf+0x5a>
 800fa6e:	ee10 3a10 	vmov	r3, s0
 800fa72:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800fa76:	3a19      	subs	r2, #25
 800fa78:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800fa7c:	4288      	cmp	r0, r1
 800fa7e:	dd15      	ble.n	800faac <scalbnf+0x68>
 800fa80:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800fafc <scalbnf+0xb8>
 800fa84:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800fb00 <scalbnf+0xbc>
 800fa88:	ee10 3a10 	vmov	r3, s0
 800fa8c:	eeb0 7a67 	vmov.f32	s14, s15
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	bfb8      	it	lt
 800fa94:	eef0 7a66 	vmovlt.f32	s15, s13
 800fa98:	ee27 0a87 	vmul.f32	s0, s15, s14
 800fa9c:	4770      	bx	lr
 800fa9e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800fb04 <scalbnf+0xc0>
 800faa2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800faa6:	4770      	bx	lr
 800faa8:	0dd2      	lsrs	r2, r2, #23
 800faaa:	e7e5      	b.n	800fa78 <scalbnf+0x34>
 800faac:	4410      	add	r0, r2
 800faae:	28fe      	cmp	r0, #254	@ 0xfe
 800fab0:	dce6      	bgt.n	800fa80 <scalbnf+0x3c>
 800fab2:	2800      	cmp	r0, #0
 800fab4:	dd06      	ble.n	800fac4 <scalbnf+0x80>
 800fab6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800faba:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800fabe:	ee00 3a10 	vmov	s0, r3
 800fac2:	4770      	bx	lr
 800fac4:	f110 0f16 	cmn.w	r0, #22
 800fac8:	da09      	bge.n	800fade <scalbnf+0x9a>
 800faca:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800fb04 <scalbnf+0xc0>
 800face:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800fb08 <scalbnf+0xc4>
 800fad2:	ee10 3a10 	vmov	r3, s0
 800fad6:	eeb0 7a67 	vmov.f32	s14, s15
 800fada:	2b00      	cmp	r3, #0
 800fadc:	e7d9      	b.n	800fa92 <scalbnf+0x4e>
 800fade:	3019      	adds	r0, #25
 800fae0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800fae4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800fae8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800fb0c <scalbnf+0xc8>
 800faec:	ee07 3a90 	vmov	s15, r3
 800faf0:	e7d7      	b.n	800faa2 <scalbnf+0x5e>
 800faf2:	bf00      	nop
 800faf4:	ffff3cb0 	.word	0xffff3cb0
 800faf8:	4c000000 	.word	0x4c000000
 800fafc:	7149f2ca 	.word	0x7149f2ca
 800fb00:	f149f2ca 	.word	0xf149f2ca
 800fb04:	0da24260 	.word	0x0da24260
 800fb08:	8da24260 	.word	0x8da24260
 800fb0c:	33000000 	.word	0x33000000

0800fb10 <floorf>:
 800fb10:	ee10 3a10 	vmov	r3, s0
 800fb14:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800fb18:	3a7f      	subs	r2, #127	@ 0x7f
 800fb1a:	2a16      	cmp	r2, #22
 800fb1c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800fb20:	dc2b      	bgt.n	800fb7a <floorf+0x6a>
 800fb22:	2a00      	cmp	r2, #0
 800fb24:	da12      	bge.n	800fb4c <floorf+0x3c>
 800fb26:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800fb8c <floorf+0x7c>
 800fb2a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fb2e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fb32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb36:	dd06      	ble.n	800fb46 <floorf+0x36>
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	da24      	bge.n	800fb86 <floorf+0x76>
 800fb3c:	2900      	cmp	r1, #0
 800fb3e:	4b14      	ldr	r3, [pc, #80]	@ (800fb90 <floorf+0x80>)
 800fb40:	bf08      	it	eq
 800fb42:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800fb46:	ee00 3a10 	vmov	s0, r3
 800fb4a:	4770      	bx	lr
 800fb4c:	4911      	ldr	r1, [pc, #68]	@ (800fb94 <floorf+0x84>)
 800fb4e:	4111      	asrs	r1, r2
 800fb50:	420b      	tst	r3, r1
 800fb52:	d0fa      	beq.n	800fb4a <floorf+0x3a>
 800fb54:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800fb8c <floorf+0x7c>
 800fb58:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fb5c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fb60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb64:	ddef      	ble.n	800fb46 <floorf+0x36>
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	bfbe      	ittt	lt
 800fb6a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800fb6e:	fa40 f202 	asrlt.w	r2, r0, r2
 800fb72:	189b      	addlt	r3, r3, r2
 800fb74:	ea23 0301 	bic.w	r3, r3, r1
 800fb78:	e7e5      	b.n	800fb46 <floorf+0x36>
 800fb7a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800fb7e:	d3e4      	bcc.n	800fb4a <floorf+0x3a>
 800fb80:	ee30 0a00 	vadd.f32	s0, s0, s0
 800fb84:	4770      	bx	lr
 800fb86:	2300      	movs	r3, #0
 800fb88:	e7dd      	b.n	800fb46 <floorf+0x36>
 800fb8a:	bf00      	nop
 800fb8c:	7149f2ca 	.word	0x7149f2ca
 800fb90:	bf800000 	.word	0xbf800000
 800fb94:	007fffff 	.word	0x007fffff

0800fb98 <_init>:
 800fb98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb9a:	bf00      	nop
 800fb9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb9e:	bc08      	pop	{r3}
 800fba0:	469e      	mov	lr, r3
 800fba2:	4770      	bx	lr

0800fba4 <_fini>:
 800fba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fba6:	bf00      	nop
 800fba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbaa:	bc08      	pop	{r3}
 800fbac:	469e      	mov	lr, r3
 800fbae:	4770      	bx	lr
