{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572403451924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572403451932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 11:44:11 2019 " "Processing started: Wed Oct 30 11:44:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572403451932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403451932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_encode -c uart_encode " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_encode -c uart_encode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403451932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572403452582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572403452582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_dp.v(16) " "Verilog HDL warning at tx_eight_ten_dp.v(16): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_dp.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462573 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_dp.v(18) " "Verilog HDL warning at tx_eight_ten_dp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_dp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten_dp " "Found entity 1: tx_eight_ten_dp" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462573 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(18) " "Verilog HDL warning at tx_eight_ten_cp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462577 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(20) " "Verilog HDL warning at tx_eight_ten_cp.v(20): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462577 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_eight_ten_cp.v(22) " "Verilog HDL warning at tx_eight_ten_cp.v(22): extended using \"x\" or \"z\"" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten_cp " "Found entity 1: tx_eight_ten_cp" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_eight_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_eight_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_eight_ten " "Found entity 1: tx_eight_ten" {  } { { "tx_eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ten_eight.v 1 1 " "Found 1 design units, including 1 entities, in source file ten_eight.v" { { "Info" "ISGN_ENTITY_NAME" "1 ten_eight " "Found entity 1: ten_eight" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462581 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_dp.v(27) " "Verilog HDL warning at rx_ten_eight_dp.v(27): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462581 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_dp.v(29) " "Verilog HDL warning at rx_ten_eight_dp.v(29): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462581 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_dp.v(31) " "Verilog HDL warning at rx_ten_eight_dp.v(31): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_ten_eight_dp.v(25) " "Verilog HDL information at rx_ten_eight_dp.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572403462585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ten_eight_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ten_eight_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ten_eight_dp " "Found entity 1: rx_ten_eight_dp" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462585 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_cp.v(17) " "Verilog HDL warning at rx_ten_eight_cp.v(17): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462585 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_cp.v(19) " "Verilog HDL warning at rx_ten_eight_cp.v(19): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462585 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_ten_eight_cp.v(21) " "Verilog HDL warning at rx_ten_eight_cp.v(21): extended using \"x\" or \"z\"" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ten_eight_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ten_eight_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ten_eight_cp " "Found entity 1: rx_ten_eight_cp" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_ten_eight.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_ten_eight.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_ten_eight " "Found entity 1: rx_ten_eight" {  } { { "rx_ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_ten " "Found entity 1: eight_ten" {  } { { "eight_ten.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/eight_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462597 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462597 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462597 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462597 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462597 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_encode " "Found entity 1: uart_encode" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_cp.v(19) " "Verilog HDL warning at uart_encode_cp.v(19): extended using \"x\" or \"z\"" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_cp.v(21) " "Verilog HDL warning at uart_encode_cp.v(21): extended using \"x\" or \"z\"" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_encode_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_encode_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_encode_cp " "Found entity 1: uart_encode_cp" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_dp.v(62) " "Verilog HDL warning at uart_encode_dp.v(62): extended using \"x\" or \"z\"" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_dp.v(65) " "Verilog HDL warning at uart_encode_dp.v(65): extended using \"x\" or \"z\"" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_dp.v(67) " "Verilog HDL warning at uart_encode_dp.v(67): extended using \"x\" or \"z\"" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_encode_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_encode_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_encode_dp " "Found entity 1: uart_encode_dp" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(143) " "Verilog HDL warning at uart_encode_tb.v(143): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(144) " "Verilog HDL warning at uart_encode_tb.v(144): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(148) " "Verilog HDL warning at uart_encode_tb.v(148): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(149) " "Verilog HDL warning at uart_encode_tb.v(149): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(182) " "Verilog HDL warning at uart_encode_tb.v(182): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(183) " "Verilog HDL warning at uart_encode_tb.v(183): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(187) " "Verilog HDL warning at uart_encode_tb.v(187): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(188) " "Verilog HDL warning at uart_encode_tb.v(188): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(201) " "Verilog HDL warning at uart_encode_tb.v(201): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(213) " "Verilog HDL warning at uart_encode_tb.v(213): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 213 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(221) " "Verilog HDL warning at uart_encode_tb.v(221): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 221 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(222) " "Verilog HDL warning at uart_encode_tb.v(222): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 222 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(226) " "Verilog HDL warning at uart_encode_tb.v(226): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 226 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(227) " "Verilog HDL warning at uart_encode_tb.v(227): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(260) " "Verilog HDL warning at uart_encode_tb.v(260): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 260 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(261) " "Verilog HDL warning at uart_encode_tb.v(261): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(265) " "Verilog HDL warning at uart_encode_tb.v(265): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 265 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(266) " "Verilog HDL warning at uart_encode_tb.v(266): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 266 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(299) " "Verilog HDL warning at uart_encode_tb.v(299): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 299 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(300) " "Verilog HDL warning at uart_encode_tb.v(300): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(304) " "Verilog HDL warning at uart_encode_tb.v(304): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(305) " "Verilog HDL warning at uart_encode_tb.v(305): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 305 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(313) " "Verilog HDL warning at uart_encode_tb.v(313): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 313 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(325) " "Verilog HDL warning at uart_encode_tb.v(325): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 325 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(339) " "Verilog HDL warning at uart_encode_tb.v(339): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(340) " "Verilog HDL warning at uart_encode_tb.v(340): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 340 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(344) " "Verilog HDL warning at uart_encode_tb.v(344): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462609 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_encode_tb.v(345) " "Verilog HDL warning at uart_encode_tb.v(345): extended using \"x\" or \"z\"" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 345 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572403462609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_encode_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_encode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_encode_tb " "Found entity 1: uart_encode_tb" {  } { { "uart_encode_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572403462609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_encode " "Elaborating entity \"uart_encode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572403462668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_encode_cp uart_encode_cp:uart_encode_cp " "Elaborating entity \"uart_encode_cp\" for hierarchy \"uart_encode_cp:uart_encode_cp\"" {  } { { "uart_encode.v" "uart_encode_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_encode_cp.v(17) " "Verilog HDL Case Statement warning at uart_encode_cp.v(17): incomplete case statement has no default case item" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_tr uart_encode_cp.v(17) " "Verilog HDL Always Construct warning at uart_encode_cp.v(17): inferring latch(es) for variable \"sel_tr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_ctrl uart_encode_cp.v(17) " "Verilog HDL Always Construct warning at uart_encode_cp.v(17): inferring latch(es) for variable \"sel_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_baud uart_encode_cp.v(17) " "Verilog HDL Always Construct warning at uart_encode_cp.v(17): inferring latch(es) for variable \"sel_baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready uart_encode_cp.v(17) " "Verilog HDL Always Construct warning at uart_encode_cp.v(17): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready uart_encode_cp.v(17) " "Inferred latch for \"ready\" at uart_encode_cp.v(17)" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_baud uart_encode_cp.v(17) " "Inferred latch for \"sel_baud\" at uart_encode_cp.v(17)" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ctrl uart_encode_cp.v(17) " "Inferred latch for \"sel_ctrl\" at uart_encode_cp.v(17)" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_tr uart_encode_cp.v(17) " "Inferred latch for \"sel_tr\" at uart_encode_cp.v(17)" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 "|uart_encode|uart_encode_cp:uart_encode_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_encode_dp uart_encode_dp:uart_encode_dp " "Elaborating entity \"uart_encode_dp\" for hierarchy \"uart_encode_dp:uart_encode_dp\"" {  } { { "uart_encode.v" "uart_encode_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462676 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_t uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"sel_t\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_r uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"sel_r\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"din\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tr_ctrl uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"tr_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "baud uart_encode_dp.v(59) " "Verilog HDL Always Construct warning at uart_encode_dp.v(59): inferring latch(es) for variable \"baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[0\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[0\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[1\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[1\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[2\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[2\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[3\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[3\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[4\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[4\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[5\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[5\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[6\] uart_encode_dp.v(74) " "Inferred latch for \"tr_ctrl\[6\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_r uart_encode_dp.v(74) " "Inferred latch for \"sel_r\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462680 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_t uart_encode_dp.v(74) " "Inferred latch for \"sel_t\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[0\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[0\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[1\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[1\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[2\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[2\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[3\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[3\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[4\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[4\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[5\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[5\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[6\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[6\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[7\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[7\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[8\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[8\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[9\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[9\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[10\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[10\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[11\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[11\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[12\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[12\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[13\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[13\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[14\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[14\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[15\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[15\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[16\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[16\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[17\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[17\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[18\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[18\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[19\] uart_encode_dp.v(74) " "Inferred latch for \"baud\[19\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[0\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[1\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[2\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[3\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[4\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[5\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[6\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[7\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[8\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[9\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[10\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[11\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[12\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[13\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[14\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[15\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[16\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[16\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[17\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[17\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[18\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[18\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[19\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[19\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[20\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[20\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[21\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[21\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[22\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[22\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[23\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[23\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[24\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[24\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[25\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[25\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[26\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[26\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[27\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[27\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[28\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[28\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[29\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[29\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[30\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[30\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[31\] uart_encode_dp.v(74) " "Inferred latch for \"data_in\[31\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[0\] uart_encode_dp.v(74) " "Inferred latch for \"din\[0\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[1\] uart_encode_dp.v(74) " "Inferred latch for \"din\[1\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[2\] uart_encode_dp.v(74) " "Inferred latch for \"din\[2\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[3\] uart_encode_dp.v(74) " "Inferred latch for \"din\[3\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[4\] uart_encode_dp.v(74) " "Inferred latch for \"din\[4\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[5\] uart_encode_dp.v(74) " "Inferred latch for \"din\[5\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[6\] uart_encode_dp.v(74) " "Inferred latch for \"din\[6\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[7\] uart_encode_dp.v(74) " "Inferred latch for \"din\[7\]\" at uart_encode_dp.v(74)" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462684 "|uart_encode|uart_encode_dp:uart_encode_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_eight_ten uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten " "Elaborating entity \"tx_eight_ten\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\"" {  } { { "uart_encode_dp.v" "tx_eight_ten" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_eight_ten_cp uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp " "Elaborating entity \"tx_eight_ten_cp\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\"" {  } { { "tx_eight_ten.v" "tx_eight_ten_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_eight_ten_cp.v(16) " "Verilog HDL Case Statement warning at tx_eight_ten_cp.v(16): incomplete case statement has no default case item" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en tx_eight_ten_cp.v(16) " "Verilog HDL Always Construct warning at tx_eight_ten_cp.v(16): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn tx_eight_ten_cp.v(16) " "Verilog HDL Always Construct warning at tx_eight_ten_cp.v(16): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[0\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[1\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[2\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[3\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[4\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[5\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[6\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[7\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[8\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] tx_eight_ten_cp.v(16) " "Inferred latch for \"bit_cntn\[9\]\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en tx_eight_ten_cp.v(16) " "Inferred latch for \"tx_en\" at tx_eight_ten_cp.v(16)" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462688 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_cp:tx_eight_ten_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_eight_ten_dp uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_dp:tx_eight_ten_dp " "Elaborating entity \"tx_eight_ten_dp\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_dp:tx_eight_ten_dp\"" {  } { { "tx_eight_ten.v" "tx_eight_ten_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462692 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_eight_ten_dp.v(14) " "Verilog HDL Case Statement warning at tx_eight_ten_dp.v(14): incomplete case statement has no default case item" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572403462692 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_out tx_eight_ten_dp.v(14) " "Verilog HDL Always Construct warning at tx_eight_ten_dp.v(14): inferring latch(es) for variable \"tx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462692 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_out tx_eight_ten_dp.v(14) " "Inferred latch for \"tx_out\" at tx_eight_ten_dp.v(14)" {  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_dp.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462692 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|tx_eight_ten_dp:tx_eight_ten_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_ten uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|eight_ten:eight_ten " "Elaborating entity \"eight_ten\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|eight_ten:eight_ten\"" {  } { { "tx_eight_ten.v" "eight_ten" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|baud_counter:baud_counter\"" {  } { { "tx_eight_ten.v" "baud_counter" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572403462696 "|uart_encode|uart_encode_dp:uart_encode_dp|tx_eight_ten:tx_eight_ten|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|PipeReg:bit_cnt\"" {  } { { "tx_eight_ten.v" "bit_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|PipeReg:baud_cnt\"" {  } { { "tx_eight_ten.v" "baud_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ten_eight uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight " "Elaborating entity \"rx_ten_eight\" for hierarchy \"uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\"" {  } { { "uart_encode_dp.v" "rx_ten_eight" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ten_eight_cp uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp " "Elaborating entity \"rx_ten_eight_cp\" for hierarchy \"uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\"" {  } { { "rx_ten_eight.v" "rx_ten_eight_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462700 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_ten_eight_cp.v(15) " "Verilog HDL Case Statement warning at rx_ten_eight_cp.v(15): incomplete case statement has no default case item" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572403462700 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn rx_ten_eight_cp.v(15) " "Verilog HDL Always Construct warning at rx_ten_eight_cp.v(15): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462700 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[0\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462700 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[1\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462700 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[2\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462700 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[3\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462700 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[4\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462700 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[5\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462700 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[6\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[7\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[8\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] rx_ten_eight_cp.v(15) " "Inferred latch for \"bit_cntn\[9\]\" at rx_ten_eight_cp.v(15)" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_cp:rx_ten_eight_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_ten_eight_dp uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_dp:rx_ten_eight_dp " "Elaborating entity \"rx_ten_eight_dp\" for hierarchy \"uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_dp:rx_ten_eight_dp\"" {  } { { "rx_ten_eight.v" "rx_ten_eight_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rx_ten_eight_dp.v(27) " "Verilog HDL Case Statement warning at rx_ten_eight_dp.v(27): case item expression never matches the case expression" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_ten_eight_dp.v(25) " "Verilog HDL Case Statement warning at rx_ten_eight_dp.v(25): incomplete case statement has no default case item" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d0 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d0\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d2\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d3\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d4\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d5 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d5\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d6 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d6\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d7 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d7\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d8 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d8\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d9 rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"d9\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o rx_ten_eight_dp.v(25) " "Verilog HDL Always Construct warning at rx_ten_eight_dp.v(25): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[0\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[1\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[2\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[3\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[4\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[5\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[6\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[7\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[8\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] rx_ten_eight_dp.v(25) " "Inferred latch for \"data_o\[9\]\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d9 rx_ten_eight_dp.v(25) " "Inferred latch for \"d9\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8 rx_ten_eight_dp.v(25) " "Inferred latch for \"d8\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7 rx_ten_eight_dp.v(25) " "Inferred latch for \"d7\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6 rx_ten_eight_dp.v(25) " "Inferred latch for \"d6\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5 rx_ten_eight_dp.v(25) " "Inferred latch for \"d5\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4 rx_ten_eight_dp.v(25) " "Inferred latch for \"d4\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3 rx_ten_eight_dp.v(25) " "Inferred latch for \"d3\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2 rx_ten_eight_dp.v(25) " "Inferred latch for \"d2\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1 rx_ten_eight_dp.v(25) " "Inferred latch for \"d1\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0 rx_ten_eight_dp.v(25) " "Inferred latch for \"d0\" at rx_ten_eight_dp.v(25)" {  } { { "rx_ten_eight_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_dp.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462704 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|rx_ten_eight_dp:rx_ten_eight_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ten_eight uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight " "Elaborating entity \"ten_eight\" for hierarchy \"uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\"" {  } { { "rx_ten_eight.v" "ten_eight" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ten_eight.v(20) " "Verilog HDL Case Statement warning at ten_eight.v(20): incomplete case statement has no default case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ten_eight.v(118) " "Verilog HDL Case Statement warning at ten_eight.v(118): case item expression covers a value already covered by a previous case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 118 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ten_eight.v(41) " "Verilog HDL Case Statement warning at ten_eight.v(41): incomplete case statement has no default case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ten_eight.v(123) " "Verilog HDL Case Statement warning at ten_eight.v(123): incomplete case statement has no default case item" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 123 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "six_lsb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"six_lsb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "four_msb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"four_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "five_lsb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"five_lsb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "three_msb ten_eight.v(20) " "Verilog HDL Always Construct warning at ten_eight.v(20): inferring latch(es) for variable \"three_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_msb\[0\] ten_eight.v(20) " "Inferred latch for \"three_msb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_msb\[1\] ten_eight.v(20) " "Inferred latch for \"three_msb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "three_msb\[2\] ten_eight.v(20) " "Inferred latch for \"three_msb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[0\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[1\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[2\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[3\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[3\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "five_lsb\[4\] ten_eight.v(20) " "Inferred latch for \"five_lsb\[4\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[0\] ten_eight.v(20) " "Inferred latch for \"four_msb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[1\] ten_eight.v(20) " "Inferred latch for \"four_msb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[2\] ten_eight.v(20) " "Inferred latch for \"four_msb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "four_msb\[3\] ten_eight.v(20) " "Inferred latch for \"four_msb\[3\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[0\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[0\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[1\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[1\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[2\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[2\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[3\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[3\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[4\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[4\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "six_lsb\[5\] ten_eight.v(20) " "Inferred latch for \"six_lsb\[5\]\" at ten_eight.v(20)" {  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403462708 "|uart_encode|uart_encode_dp:uart_encode_dp|rx_ten_eight:rx_ten_eight|ten_eight:ten_eight"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_cp:uart_encode_cp\|ready " "Latch uart_encode_cp:uart_encode_cp\|ready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_cp:uart_encode_cp\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal uart_encode_cp:uart_encode_cp\|WideNor0" {  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_dp:tx_eight_ten_dp\|tx_out " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_dp:tx_eight_ten_dp\|tx_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "tx_eight_ten_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_dp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|tx_en " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[0\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_cp:uart_encode_cp\|sel_tr " "Latch uart_encode_cp:uart_encode_cp\|sel_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[1\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[2\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[3\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[4\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|five_lsb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[0\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[1\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[2\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|ten_eight:ten_eight\|three_msb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|PipeReg:bit_cnt\|Q\[0\]" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 117 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "ten_eight.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/ten_eight.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|sel_t " "Latch uart_encode_dp:uart_encode_dp\|sel_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|tr_ctrl\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|tr_ctrl\[0\]" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[0\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|sel_r " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|sel_r" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[1\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|sel_r " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|sel_r" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[2\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|WideNor2" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[3\] " "Latch uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|rx_ten_eight:rx_ten_eight\|rx_ten_eight_cp:rx_ten_eight_cp\|WideNor2" {  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "rx_ten_eight_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/rx_ten_eight_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_cp:uart_encode_cp\|sel_ctrl " "Latch uart_encode_cp:uart_encode_cp\|sel_ctrl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[0\] " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[1\] " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[2\] " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[3\] " "Latch uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|tx_eight_ten:tx_eight_ten\|tx_eight_ten_cp:tx_eight_ten_cp\|WideNor2" {  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463687 ""}  } { { "tx_eight_ten_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/tx_eight_ten_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_dp:uart_encode_dp\|sel_r " "Latch uart_encode_dp:uart_encode_dp\|sel_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_encode_dp:uart_encode_dp\|tr_ctrl\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_encode_dp:uart_encode_dp\|tr_ctrl\[0\]" {  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 74 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463691 ""}  } { { "uart_encode_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_dp.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_encode_cp:uart_encode_cp\|sel_baud " "Latch uart_encode_cp:uart_encode_cp\|sel_baud has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572403463691 ""}  } { { "uart_encode_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode_cp.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572403463691 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[8\] GND " "Pin \"data_in\[8\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[9\] GND " "Pin \"data_in\[9\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[10\] GND " "Pin \"data_in\[10\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[11\] GND " "Pin \"data_in\[11\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[12\] GND " "Pin \"data_in\[12\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[13\] GND " "Pin \"data_in\[13\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[14\] GND " "Pin \"data_in\[14\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[15\] GND " "Pin \"data_in\[15\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[16\] GND " "Pin \"data_in\[16\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[17\] GND " "Pin \"data_in\[17\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[18\] GND " "Pin \"data_in\[18\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[19\] GND " "Pin \"data_in\[19\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[20\] GND " "Pin \"data_in\[20\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[21\] GND " "Pin \"data_in\[21\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[22\] GND " "Pin \"data_in\[22\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[23\] GND " "Pin \"data_in\[23\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[24\] GND " "Pin \"data_in\[24\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[25\] GND " "Pin \"data_in\[25\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[26\] GND " "Pin \"data_in\[26\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[27\] GND " "Pin \"data_in\[27\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[28\] GND " "Pin \"data_in\[28\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[29\] GND " "Pin \"data_in\[29\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[30\] GND " "Pin \"data_in\[30\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[31\] GND " "Pin \"data_in\[31\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[4\] GND " "Pin \"bit_cnt\[4\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|bit_cnt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[5\] GND " "Pin \"bit_cnt\[5\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|bit_cnt[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[6\] GND " "Pin \"bit_cnt\[6\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|bit_cnt[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[7\] GND " "Pin \"bit_cnt\[7\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|bit_cnt[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[8\] GND " "Pin \"bit_cnt\[8\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|bit_cnt[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[9\] GND " "Pin \"bit_cnt\[9\]\" is stuck at GND" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572403464096 "|uart_encode|bit_cnt[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572403464096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572403464240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/uart_convert/output_files/uart_encode.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/uart_convert/output_files/uart_encode.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403465044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572403465171 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572403465171 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[20\] " "No output dependent on input pin \"data_out\[20\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[21\] " "No output dependent on input pin \"data_out\[21\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[22\] " "No output dependent on input pin \"data_out\[22\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[23\] " "No output dependent on input pin \"data_out\[23\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[24\] " "No output dependent on input pin \"data_out\[24\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[25\] " "No output dependent on input pin \"data_out\[25\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[26\] " "No output dependent on input pin \"data_out\[26\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[27\] " "No output dependent on input pin \"data_out\[27\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[28\] " "No output dependent on input pin \"data_out\[28\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[29\] " "No output dependent on input pin \"data_out\[29\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[30\] " "No output dependent on input pin \"data_out\[30\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[31\] " "No output dependent on input pin \"data_out\[31\]\"" {  } { { "uart_encode.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_convert/uart_encode.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572403465227 "|uart_encode|data_out[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572403465227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "506 " "Implemented 506 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572403465227 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572403465227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Implemented 394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572403465227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572403465227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572403465255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 11:44:25 2019 " "Processing ended: Wed Oct 30 11:44:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572403465255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572403465255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572403465255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572403465255 ""}
