<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TCR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">TCR_EL2, Translation Control Register (EL2)</h1><p>The TCR_EL2 characteristics are:</p><h2>Purpose</h2>
          <p>The control register for stage 1 of the EL2, or EL2&amp;0, translation regime:</p>
        
          <ul>
            <li>
              When the <span class="xref">Effective value</span> of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 0, this register controls stage 1 of the EL2 translation regime, that supports a single VA range, translated using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.
            </li>
            <li>
              When the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, this register controls stage 1 of the EL2&amp;0 translation regime, that supports both: <ul><li>A lower VA range, translated using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</li><li>A higher VA range, translated using <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>.</li></ul>
            </li>
          </ul>
        <p>This 
        register
       is part of:</p><ul><li>The Virtualization registers functional group.</li><li>The Virtual memory control registers functional group.</li></ul><h2>Configuration</h2><p>AArch64 System register TCR_EL2
                is architecturally mapped to
              AArch32 System register <a href="AArch32-htcr.html">HTCR</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>TCR_EL2 is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The TCR_EL2 bit assignments are:</p><h3>When HCR_EL2.E2H==0:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr><tr class="firstrow"><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H0_HPD">HPD</a></td><td class="lr">1</td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H0_HD">HD</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H0_HA">HA</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H0_TBI">TBI</a></td><td class="lr">0</td><td class="lr" colspan="3"><a href="#HCR_EL2.E2H0_PS">PS</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H0_TG0">TG0</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H0_SH0">SH0</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H0_ORGN0">ORGN0</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H0_IRGN0">IRGN0</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="6"><a href="#HCR_EL2.E2H0_T0SZ">T0SZ</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
            <p>Any of the bits in TCR_EL2 are permitted to be cached in a TLB.</p>
            <p>This format applies in Secure state, and in all ARMv8.0 implementations.</p>
          </div><h4 id="HCR_EL2.E2H0_0">
                Bits [63:32]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H0_1">
                Bit [31]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="HCR_EL2.E2H0_0">
                Bits [30:25]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H0_HPD">HPD, bit [24]
              <font style="font-size:smaller;"><br />
            In 
            ARMv8.1:</font></h4>
              <p>Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
            
              <p>Defined values are:</p>
            <table class="valuetable"><tr><th>HPD</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Hierarchical permissions are enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Hierarchical permissions are disabled.</p>
                
                  <div class="note"><span class="note-header">Note</span>
                    <p>In this case bit[61] (APTable[0]) and bit[59] (PXNTable) of the next level descriptor attributes are required to be ignored by the PE, and are no longer reserved, allowing them to be used by software.</p>
                  </div>
                </td></tr></table>
              <p>When disabled, the permissions are treated as if the bits are zero.</p>
            
              <p>This bit is <span class="arm-defined-word">RES0</span> if <span class="xref">ARMv8.1-HPD</span> is not implemented.</p>
            <h4 id="HCR_EL2.E2H0_0"><font style="font-size:smaller;"><br />
            In 
            ARMv8.0:</font></h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H0_1">
                Bit [23]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="HCR_EL2.E2H0_HD">HD, bit [22]
              <font style="font-size:smaller;"><br />
            In 
            ARMv8.1:</font></h4>
              <p>Hardware management of dirty state in stage 1 translations from EL2.</p>
            
              <p>Defined values are:</p>
            <table class="valuetable"><tr><th>HD</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Stage 1 hardware management of dirty state disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1.</p>
                </td></tr></table>
              <p>This bit is <span class="arm-defined-word">RES0</span> if <span class="xref">ARMv8.1-TTHM</span> is not implemented.</p>
            <h4 id="HCR_EL2.E2H0_0"><font style="font-size:smaller;"><br />
            In 
            ARMv8.0:</font></h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H0_HA">HA, bit [21]
              <font style="font-size:smaller;"><br />
            In 
            ARMv8.1:</font></h4>
              <p>Hardware Access flag update in stage 1 translations from EL2.</p>
            
              <p>Defined values are:</p>
            <table class="valuetable"><tr><th>HA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Stage 1 Access flag update disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Stage 1 Access flag update enabled.</p>
                </td></tr></table>
              <p>This bit is <span class="arm-defined-word">RES0</span> if <span class="xref">ARMv8.1-TTHM</span> is not implemented.</p>
            <h4 id="HCR_EL2.E2H0_0"><font style="font-size:smaller;"><br />
            In 
            ARMv8.0:</font></h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H0_TBI">TBI, bit [20]
              </h4>
              <p>Additionally, this affects changes to the program counter, when TBI is 1, caused by:</p>
            
              <ul>
                <li>
                  A branch or procedure return within EL2.
                </li>
                <li>
                  An exception taken to EL2.
                </li>
                <li>
                  An exception return to EL2.
                </li>
              </ul>
            
              <p>In these cases bits [63:56] of the address are set to 0 before it is stored in the PC.</p>
            
              <p>This affects addresses generated in EL2 using AArch64 where the address would be translated by tables pointed to by <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>. It has an effect whether the EL2, or EL2&amp;0, translation regime is enabled or not.</p>
            <h4 id="HCR_EL2.E2H0_0">
                Bit [19]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H0_PS">PS, bits [18:16]
                  </h4>
              <p>Physical Address Size.</p>
            <table class="valuetable"><tr><th>PS</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>32 bits, 4GB.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>36 bits, 64GB.</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>40 bits, 1TB.</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>42 bits, 4TB.</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>44 bits, 16TB.</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>48 bits, 256TB.</p>
                </td></tr></table>
              <p>Other values are reserved.</p>
            
              <p>The reserved values behave in the same way as the <span class="binarynumber">101</span> encoding, but software must not rely on this property as the behavior of the reserved values might change in a future revision of the architecture.</p>
            
              <p>In an implementation that supports 52-bit PAs, if the value of this field is not <span class="binarynumber">110</span>, then bits[51:48] of every translation table base address for the stage of translation controlled by TCR_EL2 are <span class="binarynumber">0000</span>.</p>
            <h4 id="HCR_EL2.E2H0_TG0">TG0, bits [15:14]
                  </h4>
              <p>Granule size for the <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
            <table class="valuetable"><tr><th>TG0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>4KB</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>64KB</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>16KB</p>
                </td></tr></table>
              <p>Other values are reserved.</p>
            
              <p>If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of the sizes that has been implemented for all purposes other than the value read back from this register.</p>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the value read back is the value programmed or the value that corresponds to the size chosen.</p>
            <h4 id="HCR_EL2.E2H0_SH0">SH0, bits [13:12]
                  </h4>
              <p>Shareability attribute for memory associated with translation table walks using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
            <table class="valuetable"><tr><th>SH0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Non-shareable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Outer Shareable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Inner Shareable</p>
                </td></tr></table>
              <p>Other values are reserved. The effect of programming this field to a Reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Reserved values in AArch64 System registers and translation table entries' in the ARM ARM, section K1.2.2</span>.</p>
            <h4 id="HCR_EL2.E2H0_ORGN0">ORGN0, bits [11:10]
                  </h4>
              <p>Outer cacheability attribute for memory associated with translation table walks using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
            <table class="valuetable"><tr><th>ORGN0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Normal memory, Outer Non-cacheable</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr></table><h4 id="HCR_EL2.E2H0_IRGN0">IRGN0, bits [9:8]
                  </h4>
              <p>Inner cacheability attribute for memory associated with translation table walks using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
            <table class="valuetable"><tr><th>IRGN0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Normal memory, Inner Non-cacheable</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr></table><h4 id="HCR_EL2.E2H0_0">
                Bits [7:6]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H0_T0SZ">T0SZ, bits [5:0]
                  </h4>
              <p>The size offset of the memory region addressed by <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>. The region size is 2<sup>(64-T0SZ)</sup> bytes.</p>
            
              <p>The maximum and minimum possible values for T0SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.</p>
            <h3>When HCR_EL2.E2H==1:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H1_HPD1">HPD1</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H1_HPD0">HPD0</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H1_HD">HD</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H1_HA">HA</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H1_TBI1">TBI1</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H1_TBI0">TBI0</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H1_AS">AS</a></td><td class="lr">0</td><td class="lr" colspan="3"><a href="#HCR_EL2.E2H1_IPS">IPS</a></td></tr><tr class="firstrow"><td class="lr" colspan="2"><a href="#HCR_EL2.E2H1_TG1">TG1</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H1_SH1">SH1</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H1_ORGN1">ORGN1</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H1_IRGN1">IRGN1</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H1_EPD1">EPD1</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H1_A1">A1</a></td><td class="lr" colspan="6"><a href="#HCR_EL2.E2H1_T1SZ">T1SZ</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H1_TG0">TG0</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H1_SH0">SH0</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H1_ORGN0">ORGN0</a></td><td class="lr" colspan="2"><a href="#HCR_EL2.E2H1_IRGN0">IRGN0</a></td><td class="lr" colspan="1"><a href="#HCR_EL2.E2H1_EPD0">EPD0</a></td><td class="lr">0</td><td class="lr" colspan="6"><a href="#HCR_EL2.E2H1_T0SZ">T0SZ</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
            <p>Any of the bits in TCR_EL2 are permitted to be cached in a TLB.</p>
            <p>This view of the register is only valid from ARMv8.1, in Non-secure state, when HCR_EL2.E2H is 1.</p>
          </div><h4 id="HCR_EL2.E2H1_0">
                Bits [63:43]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H1_HPD1">HPD1, bit [42]
              </h4>
              <p>Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>.</p>
            
              <p>Defined values are:</p>
            <table class="valuetable"><tr><th>HPD1</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Hierarchical permissions are enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Hierarchical permissions are disabled.</p>
                </td></tr></table>
              <p>When disabled, the permissions are treated as if the bits are zero.</p>
            
              <p>This bit is <span class="arm-defined-word">RES0</span> if <span class="xref">ARMv8.1-HPD</span> is not implemented.</p>
            <h4 id="HCR_EL2.E2H1_HPD0">HPD0, bit [41]
              </h4>
              <p>Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
            
              <p>Defined values are:</p>
            <table class="valuetable"><tr><th>HPD0</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Hierarchical permissions are enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Hierarchical permissions are disabled.</p>
                </td></tr></table>
              <p>When disabled, the permissions are treated as if the bits are zero.</p>
            
              <p>This bit is <span class="arm-defined-word">RES0</span> if <span class="xref">ARMv8.1-HPD</span> is not implemented.</p>
            <h4 id="HCR_EL2.E2H1_HD">HD, bit [40]
              </h4>
              <p>Hardware management of dirty state in stage 1 translations from EL2.</p>
            
              <p>Defined values are:</p>
            <table class="valuetable"><tr><th>HD</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Stage 1 hardware management of dirty state disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1.</p>
                </td></tr></table>
              <p>This bit is <span class="arm-defined-word">RES0</span> if <span class="xref">ARMv8.1-TTHM</span> is not implemented.</p>
            <h4 id="HCR_EL2.E2H1_HA">HA, bit [39]
              </h4>
              <p>Hardware Access flag update in stage 1 translations from EL2.</p>
            
              <p>Defined values are:</p>
            <table class="valuetable"><tr><th>HA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Stage 1 Access flag update disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Stage 1 Access flag update enabled.</p>
                </td></tr></table>
              <p>This bit is <span class="arm-defined-word">RES0</span> if <span class="xref">ARMv8.1-TTHM</span> is not implemented.</p>
            <h4 id="HCR_EL2.E2H1_TBI1">TBI1, bit [38]
              </h4>
              <p>Additionally, this affects changes to the program counter, when TBI1 is 1 and bit [55] of the target address is 1, caused by:</p>
            
              <ul>
                <li>
                  A branch or procedure return within EL0 or EL1.
                </li>
                <li>
                  An exception taken to EL1.
                </li>
                <li>
                  An exception return to EL0 or EL1.
                </li>
              </ul>
            
              <p>In these cases bits [63:56] of the address are also set to 1 before it is stored in the PC.</p>
            
              <p>This affects addresses generated in EL0 and EL2 using AArch64 where the address would be translated by tables pointed to by <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>. It has an effect whether the EL2, or EL2&amp;0, translation regime is enabled or not.</p>
            <h4 id="HCR_EL2.E2H1_TBI0">TBI0, bit [37]
              </h4>
              <p>Additionally, this affects changes to the program counter, when TBI0 is 1 and bit [55] of the target address is 0, caused by:</p>
            
              <ul>
                <li>
                  A branch or procedure return within EL0 or EL1.
                </li>
                <li>
                  An exception taken to EL1.
                </li>
                <li>
                  An exception return to EL0 or EL1.
                </li>
              </ul>
            
              <p>In these cases bits [63:56] of the address are also set to 0 before it is stored in the PC.</p>
            
              <p>This affects addresses generated in EL0 and EL2 using AArch64 where the address would be translated by tables pointed to by <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>. It has an effect whether the EL2, or EL2&amp;0, translation regime is enabled or not.</p>
            <h4 id="HCR_EL2.E2H1_AS">AS, bit [36]
              </h4>
              <p>ASID Size. Defined values are:</p>
            <table class="valuetable"><tr><th>AS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>8 bit - the upper 8 bits of <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a> and <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a> are ignored by hardware for every purpose except reading back the register, and are treated as if they are all zeros for when used for allocation and matching entries in the TLB.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>16 bit - the upper 16 bits of <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a> and <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a> are used for allocation and matching in the TLB.</p>
                </td></tr></table>
              <p>If the implementation has only 8 bits of ASID, this field is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H1_0">
                Bit [35]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H1_IPS">IPS, bits [34:32]
                  </h4>
              <p>Intermediate Physical Address Size.</p>
            <table class="valuetable"><tr><th>IPS</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>32 bits, 4GB.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>36 bits, 64GB.</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>40 bits, 1TB.</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>42 bits, 4TB.</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>44 bits, 16TB.</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>48 bits, 256TB.</p>
                </td></tr></table>
              <p>Other values are reserved.</p>
            
              <p>The reserved values behave in the same way as the <span class="binarynumber">101</span> encoding, but software must not rely on this property as the behavior of the reserved values might change in a future revision of the architecture.</p>
            
              <p>In an implementation that supports 52-bit PAs, if the value of this field is not <span class="binarynumber">110</span>, then bits[51:48] of every translation table base address for the stage of translation controlled by TCR_EL2 are <span class="binarynumber">0000</span>.</p>
            <h4 id="HCR_EL2.E2H1_TG1">TG1, bits [31:30]
                  </h4>
              <p>Granule size for the <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>.</p>
            <table class="valuetable"><tr><th>TG1</th><th>Meaning</th></tr><tr><td class="bitfield">01</td><td>
                  <p>16KB</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>4KB</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>64KB</p>
                </td></tr></table>
              <p>Other values are reserved.</p>
            
              <p>If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of the sizes that has been implemented for all purposes other than the value read back from this register.</p>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the value read back is the value programmed or the value that corresponds to the size chosen.</p>
            <h4 id="HCR_EL2.E2H1_SH1">SH1, bits [29:28]
                  </h4>
              <p>Shareability attribute for memory associated with translation table walks using <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>. Defined values are:</p>
            <table class="valuetable"><tr><th>SH1</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Non-shareable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Outer Shareable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Inner Shareable</p>
                </td></tr></table>
              <p>Other values are reserved. The effect of programming this field to a Reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Reserved values in AArch64 System registers and translation table entries' in the ARM ARM, section K1.2.2</span>.</p>
            <h4 id="HCR_EL2.E2H1_ORGN1">ORGN1, bits [27:26]
                  </h4>
              <p>Outer cacheability attribute for memory associated with translation table walks using <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>.</p>
            <table class="valuetable"><tr><th>ORGN1</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Normal memory, Outer Non-cacheable</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr></table><h4 id="HCR_EL2.E2H1_IRGN1">IRGN1, bits [25:24]
                  </h4>
              <p>Inner cacheability attribute for memory associated with translation table walks using <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>.</p>
            <table class="valuetable"><tr><th>IRGN1</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Normal memory, Inner Non-cacheable</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr></table><h4 id="HCR_EL2.E2H1_EPD1">EPD1, bit [23]
              </h4>
              <p>Translation table walk disable for translations using <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>. The encoding of this bit is:</p>
            <table class="valuetable"><tr><th>EPD1</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Perform translation table walks using <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A TLB miss on an address that is translated using <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a> generates a Translation fault. No translation table walk is performed.</p>
                </td></tr></table><h4 id="HCR_EL2.E2H1_A1">A1, bit [22]
              </h4>
              <p>Selects whether <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a> or <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a> defines the ASID. The encoding of this bit is:</p>
            <table class="valuetable"><tr><th>A1</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.ASID defines the ASID.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p><a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>.ASID defines the ASID.</p>
                </td></tr></table><h4 id="HCR_EL2.E2H1_T1SZ">T1SZ, bits [21:16]
                  </h4>
              <p>The size offset of the memory region addressed by <a href="AArch64-ttbr1_el2.html">TTBR1_EL2</a>. The region size is 2<sup>(64-T1SZ)</sup> bytes.</p>
            
              <p>The maximum and minimum possible values for T1SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.</p>
            <h4 id="HCR_EL2.E2H1_TG0">TG0, bits [15:14]
                  </h4>
              <p>Granule size for the <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
            <table class="valuetable"><tr><th>TG0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>4KB</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>64KB</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>16KB</p>
                </td></tr></table>
              <p>Other values are reserved.</p>
            
              <p>If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of the sizes that has been implemented for all purposes other than the value read back from this register.</p>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the value read back is the value programmed or the value that corresponds to the size chosen.</p>
            <h4 id="HCR_EL2.E2H1_SH0">SH0, bits [13:12]
                  </h4>
              <p>Shareability attribute for memory associated with translation table walks using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
            <table class="valuetable"><tr><th>SH0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Non-shareable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Outer Shareable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Inner Shareable</p>
                </td></tr></table>
              <p>Other values are reserved. The effect of programming this field to a Reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Reserved values in AArch64 System registers and translation table entries' in the ARM ARM, section K1.2.2</span>.</p>
            <h4 id="HCR_EL2.E2H1_ORGN0">ORGN0, bits [11:10]
                  </h4>
              <p>Outer cacheability attribute for memory associated with translation table walks using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
            <table class="valuetable"><tr><th>ORGN0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Normal memory, Outer Non-cacheable</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr></table><h4 id="HCR_EL2.E2H1_IRGN0">IRGN0, bits [9:8]
                  </h4>
              <p>Inner cacheability attribute for memory associated with translation table walks using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
            <table class="valuetable"><tr><th>IRGN0</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Normal memory, Inner Non-cacheable</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable</p>
                </td></tr></table><h4 id="HCR_EL2.E2H1_EPD0">EPD0, bit [7]
              </h4>
              <p>Translation table walk disable for translations using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>. The encoding of this bit is:</p>
            <table class="valuetable"><tr><th>EPD0</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Perform translation table walks using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>A TLB miss on an address that is translated using <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a> generates a Translation fault. No translation table walk is performed.</p>
                </td></tr></table><h4 id="HCR_EL2.E2H1_0">
                Bit [6]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="HCR_EL2.E2H1_T0SZ">T0SZ, bits [5:0]
                  </h4>
              <p>The size offset of the memory region addressed by <a href="AArch64-ttbr0_el2.html">TTBR0_EL2</a>. The region size is 2<sup>(64-T0SZ)</sup> bytes.</p>
            
              <p>The maximum and minimum possible values for T0SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.</p>
            <div class="access_mechanisms"><h2>Accessing the TCR_EL2</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>TCR_EL2</td><td>11</td><td>100</td><td>0010</td><td>0000</td><td>010</td></tr><tr><td>TCR_EL1</td><td>11</td><td>000</td><td>0010</td><td>0000</td><td>010</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;systemreg&gt;
      </th><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>TCR_EL2</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr><tr><td>TCR_EL2</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>TCR_EL2</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr><tr><td>TCR_EL2</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>TCR_EL2</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr><tr><td>TCR_EL1</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td><a href="AArch64-tcr_el1.html">
                              TCR_EL1
                              </a></td><td>
        n/a
      </td><td><a href="AArch64-tcr_el1.html">
                              TCR_EL1
                              </a></td></tr><tr><td>TCR_EL1</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td><a href="AArch64-tcr_el1.html">
                              TCR_EL1
                              </a></td><td><a href="AArch64-tcr_el1.html">
                              TCR_EL1
                              </a></td><td><a href="AArch64-tcr_el1.html">
                              TCR_EL1
                              </a></td></tr><tr><td>TCR_EL1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td><a href="AArch64-tcr_el1.html">
                              TCR_EL1
                              </a></td><td><a href="AArch64-tcr_el1.html">
                              TCR_EL1
                              </a></td></tr><tr><td>TCR_EL1</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td><a href="AArch64-tcr_el1.html">
                              TCR_EL1
                              </a></td><td>RW</td><td><a href="AArch64-tcr_el1.html">
                              TCR_EL1
                              </a></td></tr><tr><td>TCR_EL1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td><a href="AArch64-tcr_el1.html">
                              TCR_EL1
                              </a></td></tr></table>
            <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic TCR_EL2 or TCR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.</p>
          </div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
