#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Mar 28 13:55:27 2017
# Process ID: 1748
# Current directory: C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9736 C:\Users\kmd17\Documents\GitHub\Embedded_Systems_lab3_CustomIP\CustomIP.xpr
# Log file: C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/vivado.log
# Journal file: C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.xpr
ipx::edit_ip_in_project -upgrade true -name led_ip_v1_0_v1_0_project -directory C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.tmp/led_ip_v1_0_v1_0_project c:/Users/kmd17/Documents/GitHub/ip_repo/led_ip_1.0/component.xml
close [ open C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/led_user_logic.v w ]
add_files C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/led_user_logic.v
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kmd17/Documents/GitHub/ip_repo/led_ip_1.0
reset_run Cortex_A9_led_ip_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
import_files -norecurse C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/led_user_logic.v
report_ip_status -name ip_status 
open_bd_design {C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/bd/Cortex_A9/Cortex_A9.bd}
delete_bd_objs [get_bd_nets led_ip_LED] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells led_ip]
delete_bd_objs [get_bd_ports LED]
remove_files  C:/Users/kmd17/Documents/GitHub/Embedded_Systems_lab3_CustomIP/CustomIP.srcs/sources_1/imports/Embedded_Systems_lab3_CustomIP/led_user_logic.v
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins led_ip_0/S_AXI]
set_property location {3 831 271} [get_bd_cells led_ip_0]
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /led_ip_0/LED] [get_bd_ports LED]
endgroup
validate_bd_design
set_property name led_ip [get_bd_cells led_ip_0]
