{"vcs1":{"timestamp_begin":1684598677.714816615, "rt":1.55, "ut":0.40, "st":0.22}}
{"vcselab":{"timestamp_begin":1684598679.357091895, "rt":1.26, "ut":0.44, "st":0.19}}
{"link":{"timestamp_begin":1684598680.691655980, "rt":0.49, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684598677.060013371}
{"VCS_COMP_START_TIME": 1684598677.060013371}
{"VCS_COMP_END_TIME": 1684598683.521229407}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330772}}
{"stitch_vcselab": {"peak_mem": 211888}}
