0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab7/lab7_1_5/lab7_1_5.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_1_5/lab7_1_5.srcs/sources_1/new/modified_counter.v,1585098440,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_1_5/lab7_1_5.srcs/sources_1/new/testbench7_1_5.v,,modified_counter,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_1_5/lab7_1_5.srcs/sources_1/new/testbench7_1_5.v,1585097073,verilog,,,,testbench7_1_5,,,,,,,,
