
---------- Begin Simulation Statistics ----------
final_tick                               173092374000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 353643                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708644                       # Number of bytes of host memory used
host_op_rate                                   354349                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   282.77                       # Real time elapsed on the host
host_tick_rate                              612128674                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.173092                       # Number of seconds simulated
sim_ticks                                173092374000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563409                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104423                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113651                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635770                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390433                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66071                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.730924                       # CPI: cycles per instruction
system.cpu.discardedOps                        197034                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629783                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43486461                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11034299                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39674763                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.577726                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        173092374                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133417611                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        424944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2816                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1091096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3484                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2182744                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3486                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              75130                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       161678                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48590                       # Transaction distribution
system.membus.trans_dist::ReadExReq            139546                       # Transaction distribution
system.membus.trans_dist::ReadExResp           139546                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         75130                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       639620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 639620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     48173312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48173312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            214676                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  214676    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              214676                       # Request fanout histogram
system.membus.respLayer1.occupancy         2025498750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1718368000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            685391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1166563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          228                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           406259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          406259                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           528                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       684863                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3273110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3274394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        96768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    268288896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              268385664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          213525                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20694784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1305175                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004832                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069363                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1298871     99.52%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6302      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1305175                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6203196000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5455611998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2640000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               876870                       # number of demand (read+write) hits
system.l2.demand_hits::total                   876972                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              876870                       # number of overall hits
system.l2.overall_hits::total                  876972                       # number of overall hits
system.l2.demand_misses::.cpu.inst                426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             214252                       # number of demand (read+write) misses
system.l2.demand_misses::total                 214678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               426                       # number of overall misses
system.l2.overall_misses::.cpu.data            214252                       # number of overall misses
system.l2.overall_misses::total                214678                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45926000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24437980000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24483906000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45926000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24437980000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24483906000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1091122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1091650                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1091122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1091650                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.806818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.196359                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.196655                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.806818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.196359                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.196655                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107807.511737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114061.852398                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114049.441489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107807.511737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114061.852398                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114049.441489                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              161678                       # number of writebacks
system.l2.writebacks::total                    161678                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        214250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            214676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       214250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           214676                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37406000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20152797000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20190203000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37406000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20152797000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20190203000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.806818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.196358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.196653                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.806818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.196358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.196653                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87807.511737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94062.063011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94049.651568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87807.511737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94062.063011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94049.651568                       # average overall mshr miss latency
system.l2.replacements                         213525                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1004885                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1004885                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1004885                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1004885                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          217                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              217                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          217                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          217                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          229                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           229                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            266713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                266713                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          139546                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              139546                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16132293000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16132293000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        406259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            406259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.343490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.343490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 115605.556591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115605.556591                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       139546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         139546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13341373000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13341373000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.343490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.343490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95605.556591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95605.556591                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45926000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45926000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.806818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107807.511737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107807.511737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37406000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37406000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.806818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.806818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87807.511737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87807.511737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        610157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            610157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        74706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8305687000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8305687000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       684863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        684863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.109082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.109082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111178.312318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111178.312318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        74704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6811424000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6811424000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.109079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.109079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91178.839152                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91178.839152                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4045.804412                       # Cycle average of tags in use
system.l2.tags.total_refs                     2179697                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    217621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.016023                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.887033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.557467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4009.359912                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987745                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4577477                       # Number of tag accesses
system.l2.tags.data_accesses                  4577477                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27424000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27478528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20694784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20694784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          214250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              214676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       161678                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             161678                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            315023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         158435634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158750656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       315023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           315023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      119559190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119559190                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      119559190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           315023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        158435634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            278309846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    323270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    425873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012086729500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18727                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18727                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              828404                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             304929                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     161678                       # Number of write requests accepted
system.mem_ctrls.readBursts                    429352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   323356                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2627                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    86                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             21978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22478                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9213114250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2133625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17214208000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21590.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40340.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   300603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  216352                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                429352                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               323356                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  192652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  202362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       233015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.984885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.653263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.221644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13479      5.78%      5.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       179251     76.93%     82.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17872      7.67%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3002      1.29%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1446      0.62%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1262      0.54%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          995      0.43%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          801      0.34%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14907      6.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       233015                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.785977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.554618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.084979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18496     98.77%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           78      0.42%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           93      0.50%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           16      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.14%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            8      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18727                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.261014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.218841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.219527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8000     42.72%     42.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              435      2.32%     45.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8911     47.58%     92.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              350      1.87%     94.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              927      4.95%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               59      0.32%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.14%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18727                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27310400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  168128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20687808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27478528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20694784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       157.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  173092299000                       # Total gap between requests
system.mem_ctrls.avgGap                     459918.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27255872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20687808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 315022.543974121043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 157464314.401280343533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119518887.643195658922                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       428500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       323356                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28890000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17185318000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4054303939500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33908.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40105.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12538205.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            791726040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            420804780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1477330260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          811892700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13663447200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36894941190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35398047840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89458190010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.823404                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91633852000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5779800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75678722000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            872015340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            463487145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1569486240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          875456640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13663447200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36924625650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35373050400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        89741568615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.460557                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91577081000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5779800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  75735493000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    173092374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8693901                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8693901                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8693901                       # number of overall hits
system.cpu.icache.overall_hits::total         8693901                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          528                       # number of overall misses
system.cpu.icache.overall_misses::total           528                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50915000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50915000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50915000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50915000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8694429                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8694429                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8694429                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8694429                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96429.924242                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96429.924242                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96429.924242                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96429.924242                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          228                       # number of writebacks
system.cpu.icache.writebacks::total               228                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          528                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49859000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49859000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49859000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49859000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94429.924242                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94429.924242                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94429.924242                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94429.924242                       # average overall mshr miss latency
system.cpu.icache.replacements                    228                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8693901                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8693901                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           528                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50915000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50915000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8694429                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8694429                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96429.924242                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96429.924242                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49859000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49859000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94429.924242                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94429.924242                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.350516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8694429                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               528                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16466.721591                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.350516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.498731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.498731                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8694957                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8694957                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51030388                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51030388                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51030913                       # number of overall hits
system.cpu.dcache.overall_hits::total        51030913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1128907                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1128907                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1136801                       # number of overall misses
system.cpu.dcache.overall_misses::total       1136801                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  52069296000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52069296000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  52069296000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52069296000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52159295                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52159295                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52167714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52167714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46123.636402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46123.636402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45803.351686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45803.351686                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1004885                       # number of writebacks
system.cpu.dcache.writebacks::total           1004885                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        41789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        41789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        41789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        41789                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1087118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1087118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1091122                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1091122                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  46570773000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46570773000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  46986797000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  46986797000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020842                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020842                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020916                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020916                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42838.747036                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42838.747036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43062.826155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43062.826155                       # average overall mshr miss latency
system.cpu.dcache.replacements                1090866                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40490300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40490300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       690824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        690824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25153258000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25153258000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41181124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41181124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36410.515558                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36410.515558                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       681423                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       681423                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23288449000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23288449000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016547                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34176.200392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34176.200392                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10540088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10540088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       438083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       438083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26916038000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26916038000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61440.498718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61440.498718                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32388                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       405695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       405695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23282324000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23282324000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036955                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036955                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57388.737845                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57388.737845                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          525                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           525                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7894                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7894                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.937641                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.937641                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4004                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4004                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    416024000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    416024000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.475591                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.475591                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103902.097902                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103902.097902                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.041934                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52122111                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1091122                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.769279                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.041934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992351                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992351                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53258912                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53258912                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 173092374000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
