vendor_name = ModelSim
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM_ROOT.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM_Division.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROMBCD2bin.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM_Bin_to_BCD_uC.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/SevenSegDec.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Reg.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/pc.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/MAR.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/IR.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/DEFS.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Debounce.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/controller.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ALU.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Three_state.vhd
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/db/MIcrocontroller.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/db/altsyncram_5kc1.tdf
source_file = 1, BYPASS
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/db/add_sub_rpi.tdf
source_file = 1, D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/MIcrocontroller.sdc
design_name = microcontroller
instance = comp, U7_apc_val_a2_a, U7|pc_val[2], microcontroller, 1
instance = comp, U1_aaltsyncram_component_aauto_generated_aram_block1a0, U1|altsyncram_component|auto_generated|ram_block1a0, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_aresult_int_a1_a_a2, U3|Add0|auto_generated|result_int[1]~2, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_aresult_int_a2_a_a4, U3|Add0|auto_generated|result_int[2]~4, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_aresult_int_a3_a_a6, U3|Add0|auto_generated|result_int[3]~6, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_aresult_int_a4_a_a8, U3|Add0|auto_generated|result_int[4]~8, microcontroller, 1
instance = comp, U3_aAdd1_a4, U3|Add1~4, microcontroller, 1
instance = comp, U3_aAdd1_a6, U3|Add1~6, microcontroller, 1
instance = comp, U3_aAdd1_a10, U3|Add1~10, microcontroller, 1
instance = comp, U3_aAdd0_a2, U3|Add0~2, microcontroller, 1
instance = comp, U3_aAdd0_a4, U3|Add0~4, microcontroller, 1
instance = comp, U3_aAdd0_a6, U3|Add0~6, microcontroller, 1
instance = comp, U3_aAdd2_a0, U3|Add2~0, microcontroller, 1
instance = comp, U3_aAdd2_a2, U3|Add2~2, microcontroller, 1
instance = comp, U3_aAdd2_a4, U3|Add2~4, microcontroller, 1
instance = comp, U3_aAdd2_a6, U3|Add2~6, microcontroller, 1
instance = comp, U2_acnt_a2_a, U2|cnt[2], microcontroller, 1
instance = comp, U2_acnt_a4_a, U2|cnt[4], microcontroller, 1
instance = comp, U7_aAdd0_a0, U7|Add0~0, microcontroller, 1
instance = comp, U7_aAdd0_a2, U7|Add0~2, microcontroller, 1
instance = comp, U7_aAdd0_a4, U7|Add0~4, microcontroller, 1
instance = comp, U7_aAdd0_a6, U7|Add0~6, microcontroller, 1
instance = comp, U7_apc_val_a2_a_a0, U7|pc_val[2]~0, microcontroller, 1
instance = comp, U3_aAdd2_a8, U3|Add2~8, microcontroller, 1
instance = comp, U3_aAdd2_a10, U3|Add2~10, microcontroller, 1
instance = comp, U3_aAdd2_a12, U3|Add2~12, microcontroller, 1
instance = comp, U3_aAdd2_a14, U3|Add2~14, microcontroller, 1
instance = comp, U3_aAdd0_a8, U3|Add0~8, microcontroller, 1
instance = comp, U3_aAdd0_a10, U3|Add0~10, microcontroller, 1
instance = comp, U3_aAdd0_a12, U3|Add0~12, microcontroller, 1
instance = comp, U3_aAdd0_a14, U3|Add0~14, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_aresult_int_a5_a_a10, U3|Add0|auto_generated|result_int[5]~10, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_aresult_int_a6_a_a12, U3|Add0|auto_generated|result_int[6]~12, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_aresult_int_a7_a_a14, U3|Add0|auto_generated|result_int[7]~14, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_aresult_int_a8_a_a16, U3|Add0|auto_generated|result_int[8]~16, microcontroller, 1
instance = comp, U3_aAdd1_a18, U3|Add1~18, microcontroller, 1
instance = comp, U3_aAdd1_a20, U3|Add1~20, microcontroller, 1
instance = comp, U3_aAdd1_a22, U3|Add1~22, microcontroller, 1
instance = comp, U3_aAdd1_a24, U3|Add1~24, microcontroller, 1
instance = comp, U7_aAdd0_a9, U7|Add0~9, microcontroller, 1
instance = comp, U7_aAdd0_a11, U7|Add0~11, microcontroller, 1
instance = comp, U7_aAdd0_a13, U7|Add0~13, microcontroller, 1
instance = comp, U7_aAdd0_a15, U7|Add0~15, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_aresult_int_a9_a_a18, U3|Add0|auto_generated|result_int[9]~18, microcontroller, 1
instance = comp, U3_aAdd1_a29, U3|Add1~29, microcontroller, 1
instance = comp, U3_aAdd0_a16, U3|Add0~16, microcontroller, 1
instance = comp, U3_aAdd2_a16, U3|Add2~16, microcontroller, 1
instance = comp, U2_acnt_a2_a_a13, U2|cnt[2]~13, microcontroller, 1
instance = comp, U2_acnt_a4_a_a17, U2|cnt[4]~17, microcontroller, 1
instance = comp, U8_acounter_a18_a, U8|counter[18], microcontroller, 1
instance = comp, U8_acounter_a2_a, U8|counter[2], microcontroller, 1
instance = comp, U8_acounter_a6_a, U8|counter[6], microcontroller, 1
instance = comp, U8_acounter_a15_a, U8|counter[15], microcontroller, 1
instance = comp, U8_acounter_a2_a_a24, U8|counter[2]~24, microcontroller, 1
instance = comp, U8_acounter_a6_a_a32, U8|counter[6]~32, microcontroller, 1
instance = comp, U8_acounter_a15_a_a50, U8|counter[15]~50, microcontroller, 1
instance = comp, U8_acounter_a18_a_a57, U8|counter[18]~57, microcontroller, 1
instance = comp, U6_aMux8_a3, U6|Mux8~3, microcontroller, 1
instance = comp, U6_aMux10_a0, U6|Mux10~0, microcontroller, 1
instance = comp, U6_aMux10_a1, U6|Mux10~1, microcontroller, 1
instance = comp, U1_adata_a1_a_a9, U1|data[1]~9, microcontroller, 1
instance = comp, U1_adata_a1_a_a10, U1|data[1]~10, microcontroller, 1
instance = comp, U1_adata_a1_a_a11, U1|data[1]~11, microcontroller, 1
instance = comp, U6_adata_rom_a2_a_a2, U6|data_rom[2]~2, microcontroller, 1
instance = comp, U6_adata_rom_a2_a_a3, U6|data_rom[2]~3, microcontroller, 1
instance = comp, U6_aMux9_a0, U6|Mux9~0, microcontroller, 1
instance = comp, U6_aMux9_a1, U6|Mux9~1, microcontroller, 1
instance = comp, U6_aMux9_a2, U6|Mux9~2, microcontroller, 1
instance = comp, U6_aMux9_a3, U6|Mux9~3, microcontroller, 1
instance = comp, U6_aMux9_a4, U6|Mux9~4, microcontroller, 1
instance = comp, U6_aMux9_a5, U6|Mux9~5, microcontroller, 1
instance = comp, U1_adata_a2_a_a13, U1|data[2]~13, microcontroller, 1
instance = comp, U1_adata_a2_a_a14, U1|data[2]~14, microcontroller, 1
instance = comp, U1_adata_a2_a_a15, U1|data[2]~15, microcontroller, 1
instance = comp, U6_adata_rom_a0_a_a6, U6|data_rom[0]~6, microcontroller, 1
instance = comp, U6_aMux11_a0, U6|Mux11~0, microcontroller, 1
instance = comp, U6_aMux11_a1, U6|Mux11~1, microcontroller, 1
instance = comp, U6_aMux11_a2, U6|Mux11~2, microcontroller, 1
instance = comp, U6_aMux11_a3, U6|Mux11~3, microcontroller, 1
instance = comp, U6_aMux11_a4, U6|Mux11~4, microcontroller, 1
instance = comp, U6_aMux11_a5, U6|Mux11~5, microcontroller, 1
instance = comp, U6_adata_rom_a0_a_a7, U6|data_rom[0]~7, microcontroller, 1
instance = comp, U1_adata_a0_a_a18, U1|data[0]~18, microcontroller, 1
instance = comp, U7_apc_val_a7_a, U7|pc_val[7], microcontroller, 1
instance = comp, U6_adata_rom_a7_a_a9, U6|data_rom[7]~9, microcontroller, 1
instance = comp, U3_aacc_a5_a, U3|acc[5], microcontroller, 1
instance = comp, U6_adata_rom_a5_a_a12, U6|data_rom[5]~12, microcontroller, 1
instance = comp, U6_adata_rom_a5_a_a13, U6|data_rom[5]~13, microcontroller, 1
instance = comp, U6_aMux6_a2, U6|Mux6~2, microcontroller, 1
instance = comp, U6_adata_rom_a5_a_a14, U6|data_rom[5]~14, microcontroller, 1
instance = comp, U13_aDataOUT_a6_a_a0, U13|DataOUT[6]~0, microcontroller, 1
instance = comp, U6_aMux4_a0, U6|Mux4~0, microcontroller, 1
instance = comp, U3_adata_bus_a6_a_a0, U3|data_bus[6]~0, microcontroller, 1
instance = comp, U6_aMux7_a0, U6|Mux7~0, microcontroller, 1
instance = comp, U6_aMux7_a2, U6|Mux7~2, microcontroller, 1
instance = comp, U6_adata_rom_a4_a_a24, U6|data_rom[4]~24, microcontroller, 1
instance = comp, U6_adata_rom_a4_a_a25, U6|data_rom[4]~25, microcontroller, 1
instance = comp, U3_aacc_a3_a_a7, U3|acc[3]~7, microcontroller, 1
instance = comp, U3_aacc_a2_a_a17, U3|acc[2]~17, microcontroller, 1
instance = comp, U3_aMux5_a0, U3|Mux5~0, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_a_a0, U3|Add0|auto_generated|_~0, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_a_a1, U3|Add0|auto_generated|_~1, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_a_a2, U3|Add0|auto_generated|_~2, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_a_a3, U3|Add0|auto_generated|_~3, microcontroller, 1
instance = comp, U3_aacc_a8_a, U3|acc[8], microcontroller, 1
instance = comp, U3_aAdd1_a1, U3|Add1~1, microcontroller, 1
instance = comp, U3_aacc_a2_a_a19, U3|acc[2]~19, microcontroller, 1
instance = comp, U3_aMux5_a1, U3|Mux5~1, microcontroller, 1
instance = comp, U3_aMux5_a2, U3|Mux5~2, microcontroller, 1
instance = comp, U2_anext_state_aI6_a1, U2|next_state.I6~1, microcontroller, 1
instance = comp, U3_aAdd1_a12, U3|Add1~12, microcontroller, 1
instance = comp, U2_aWideOr2_a1, U2|WideOr2~1, microcontroller, 1
instance = comp, U3_aacc_a1_a_a22, U3|acc[1]~22, microcontroller, 1
instance = comp, U3_aMux7_a0, U3|Mux7~0, microcontroller, 1
instance = comp, U3_aMux7_a1, U3|Mux7~1, microcontroller, 1
instance = comp, U3_aMux7_a2, U3|Mux7~2, microcontroller, 1
instance = comp, U7_aMux1_a1, U7|Mux1~1, microcontroller, 1
instance = comp, U3_aMux8_a1, U3|Mux8~1, microcontroller, 1
instance = comp, U3_aMux8_a2, U3|Mux8~2, microcontroller, 1
instance = comp, U3_aAdd1_a15, U3|Add1~15, microcontroller, 1
instance = comp, U3_aAdd1_a16, U3|Add1~16, microcontroller, 1
instance = comp, U3_aacc_a0_a_a35, U3|acc[0]~35, microcontroller, 1
instance = comp, U3_aacc_a7_a_a37, U3|acc[7]~37, microcontroller, 1
instance = comp, U3_aacc_a7_a_a39, U3|acc[7]~39, microcontroller, 1
instance = comp, U3_aacc_a7_a_a40, U3|acc[7]~40, microcontroller, 1
instance = comp, U3_aacc_a7_a_a41, U3|acc[7]~41, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_a_a4, U3|Add0|auto_generated|_~4, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_a_a5, U3|Add0|auto_generated|_~5, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_a_a6, U3|Add0|auto_generated|_~6, microcontroller, 1
instance = comp, U13_aDataOUT_a4_a_a1, U13|DataOUT[4]~1, microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_a_a7, U3|Add0|auto_generated|_~7, microcontroller, 1
instance = comp, U3_aAdd1_a26, U3|Add1~26, microcontroller, 1
instance = comp, U3_aAdd1_a27, U3|Add1~27, microcontroller, 1
instance = comp, U3_aMux1_a1, U3|Mux1~1, microcontroller, 1
instance = comp, U7_aAdd0_a17, U7|Add0~17, microcontroller, 1
instance = comp, U3_aacc_a5_a_a44, U3|acc[5]~44, microcontroller, 1
instance = comp, U3_aMux3_a0, U3|Mux3~0, microcontroller, 1
instance = comp, U3_aMux3_a1, U3|Mux3~1, microcontroller, 1
instance = comp, U3_aMux3_a2, U3|Mux3~2, microcontroller, 1
instance = comp, U3_aacc_a5_a_a45, U3|acc[5]~45, microcontroller, 1
instance = comp, U3_aacc_a5_a_a46, U3|acc[5]~46, microcontroller, 1
instance = comp, U3_aacc_a5_a_a47, U3|acc[5]~47, microcontroller, 1
instance = comp, U3_aacc_a5_a_a48, U3|acc[5]~48, microcontroller, 1
instance = comp, U3_aMux2_a0, U3|Mux2~0, microcontroller, 1
instance = comp, U3_aMux2_a1, U3|Mux2~1, microcontroller, 1
instance = comp, U3_aMux2_a2, U3|Mux2~2, microcontroller, 1
instance = comp, U3_aacc_a4_a_a53, U3|acc[4]~53, microcontroller, 1
instance = comp, U3_aMux4_a0, U3|Mux4~0, microcontroller, 1
instance = comp, U3_aMux4_a1, U3|Mux4~1, microcontroller, 1
instance = comp, U3_aMux4_a2, U3|Mux4~2, microcontroller, 1
instance = comp, U3_aacc_a4_a_a54, U3|acc[4]~54, microcontroller, 1
instance = comp, U1_adata_a14_a_a33, U1|data[14]~33, microcontroller, 1
instance = comp, U1_adata_a14_a_a34, U1|data[14]~34, microcontroller, 1
instance = comp, U6_aMux1_a1, U6|Mux1~1, microcontroller, 1
instance = comp, U1_adata_a14_a_a36, U1|data[14]~36, microcontroller, 1
instance = comp, U6_aMux1_a2, U6|Mux1~2, microcontroller, 1
instance = comp, U6_aMux1_a3, U6|Mux1~3, microcontroller, 1
instance = comp, U1_adata_a14_a_a37, U1|data[14]~37, microcontroller, 1
instance = comp, U1_adata_a14_a_a38, U1|data[14]~38, microcontroller, 1
instance = comp, U6_aMux3_a0, U6|Mux3~0, microcontroller, 1
instance = comp, U6_aMux3_a1, U6|Mux3~1, microcontroller, 1
instance = comp, U6_aMux3_a2, U6|Mux3~2, microcontroller, 1
instance = comp, U6_aMux3_a3, U6|Mux3~3, microcontroller, 1
instance = comp, U6_aMux3_a4, U6|Mux3~4, microcontroller, 1
instance = comp, U6_aMux3_a5, U6|Mux3~5, microcontroller, 1
instance = comp, U1_adata_a12_a_a40, U1|data[12]~40, microcontroller, 1
instance = comp, U6_aMux2_a3, U6|Mux2~3, microcontroller, 1
instance = comp, U6_aMux2_a4, U6|Mux2~4, microcontroller, 1
instance = comp, U6_aMux2_a5, U6|Mux2~5, microcontroller, 1
instance = comp, U6_aMux0_a0, U6|Mux0~0, microcontroller, 1
instance = comp, U1_adata_a15_a_a46, U1|data[15]~46, microcontroller, 1
instance = comp, U3_aacc_a8_a_a57, U3|acc[8]~57, microcontroller, 1
instance = comp, U3_aMux0_a0, U3|Mux0~0, microcontroller, 1
instance = comp, U3_aMux0_a1, U3|Mux0~1, microcontroller, 1
instance = comp, U3_aMux0_a2, U3|Mux0~2, microcontroller, 1
instance = comp, U3_aacc_a8_a_a58, U3|acc[8]~58, microcontroller, 1
instance = comp, U3_aacc_a8_a_a59, U3|acc[8]~59, microcontroller, 1
instance = comp, U3_aacc_a8_a_a60, U3|acc[8]~60, microcontroller, 1
instance = comp, U7_areset_int_req, U7|reset_int_req, microcontroller, 1
instance = comp, U8_aEqual0_a3, U8|Equal0~3, microcontroller, 1
instance = comp, U7_areset_int_req_a0, U7|reset_int_req~0, microcontroller, 1
instance = comp, U6_aMux2_a6, U6|Mux2~6, microcontroller, 1
instance = comp, U3_aMux1_a2, U3|Mux1~2, microcontroller, 1
instance = comp, U3_aMux1_a3, U3|Mux1~3, microcontroller, 1
instance = comp, U6_adata_rom_a0_a_a27, U6|data_rom[0]~27, microcontroller, 1
instance = comp, U6_adata_rom_a0_a_a28, U6|data_rom[0]~28, microcontroller, 1
instance = comp, PORT_IN_a3_a_aI, PORT_IN[3], microcontroller, 1
instance = comp, PORT_IN_a1_a_aI, PORT_IN[1], microcontroller, 1
instance = comp, PORT_IN_a2_a_aI, PORT_IN[2], microcontroller, 1
instance = comp, PORT_IN_a5_a_aI, PORT_IN[5], microcontroller, 1
instance = comp, PORT_IN_a6_a_aI, PORT_IN[6], microcontroller, 1
instance = comp, clk_aclkctrl, clk~clkctrl, microcontroller, 1
instance = comp, U2_acnt_a0_a_a9, U2|cnt[0]~9, microcontroller, 1
instance = comp, U2_acnt_a1_a_a11, U2|cnt[1]~11, microcontroller, 1
instance = comp, reset_aI, reset, microcontroller, 1
instance = comp, U2_acnt_a3_a_a15, U2|cnt[3]~15, microcontroller, 1
instance = comp, U2_acnt_a5_a_a19, U2|cnt[5]~19, microcontroller, 1
instance = comp, U2_acnt_a5_a, U2|cnt[5], microcontroller, 1
instance = comp, U2_acnt_a6_a_a21, U2|cnt[6]~21, microcontroller, 1
instance = comp, U2_acnt_a6_a, U2|cnt[6], microcontroller, 1
instance = comp, U2_acnt_a7_a_a23, U2|cnt[7]~23, microcontroller, 1
instance = comp, U2_acnt_a7_a, U2|cnt[7], microcontroller, 1
instance = comp, U2_aEqual0_a1, U2|Equal0~1, microcontroller, 1
instance = comp, U2_acnt_a8_a_a25, U2|cnt[8]~25, microcontroller, 1
instance = comp, U2_acnt_a8_a, U2|cnt[8], microcontroller, 1
instance = comp, U2_aEqual0_a2, U2|Equal0~2, microcontroller, 1
instance = comp, U2_acnt_a1_a, U2|cnt[1], microcontroller, 1
instance = comp, U2_acnt_a3_a, U2|cnt[3], microcontroller, 1
instance = comp, U2_acnt_a0_a, U2|cnt[0], microcontroller, 1
instance = comp, U2_aEqual0_a0, U2|Equal0~0, microcontroller, 1
instance = comp, U2_anext_state_aR0_a0, U2|next_state.R0~0, microcontroller, 1
instance = comp, U2_apresent_state_aR0, U2|present_state.R0, microcontroller, 1
instance = comp, U2_apresent_state_aR1_a0, U2|present_state.R1~0, microcontroller, 1
instance = comp, U2_apresent_state_aR1, U2|present_state.R1, microcontroller, 1
instance = comp, U2_apresent_state_aI3, U2|present_state.I3, microcontroller, 1
instance = comp, U2_aWideOr0_a1, U2|WideOr0~1, microcontroller, 1
instance = comp, U2_aSelector0_a0, U2|Selector0~0, microcontroller, 1
instance = comp, U2_apresent_state_aI1, U2|present_state.I1, microcontroller, 1
instance = comp, U2_apresent_state_aI2, U2|present_state.I2, microcontroller, 1
instance = comp, U2_aWideOr2_a0, U2|WideOr2~0, microcontroller, 1
instance = comp, clk_aI, clk, microcontroller, 1
instance = comp, U1_aclock, U1|clock, microcontroller, 1
instance = comp, U1_aclock_aclkctrl, U1|clock~clkctrl, microcontroller, 1
instance = comp, U2_aWideOr0_a0, U2|WideOr0~0, microcontroller, 1
instance = comp, U5_aMAR_reg_a0_a, U5|MAR_reg[0], microcontroller, 1
instance = comp, U8_acounter_a0_a_a20, U8|counter[0]~20, microcontroller, 1
instance = comp, U8_acounter_a1_a_a22, U8|counter[1]~22, microcontroller, 1
instance = comp, U8_acounter_a4_a_a28, U8|counter[4]~28, microcontroller, 1
instance = comp, a_aGND, ~GND, microcontroller, 1
instance = comp, U8_acounter_a4_a, U8|counter[4], microcontroller, 1
instance = comp, U8_aEqual0_a2, U8|Equal0~2, microcontroller, 1
instance = comp, U8_acounter_a13_a_a46, U8|counter[13]~46, microcontroller, 1
instance = comp, U8_acounter_a13_a, U8|counter[13], microcontroller, 1
instance = comp, U8_aEqual0_a4, U8|Equal0~4, microcontroller, 1
instance = comp, U8_acounter_a0_a, U8|counter[0], microcontroller, 1
instance = comp, U8_aEqual0_a1, U8|Equal0~1, microcontroller, 1
instance = comp, U8_aEqual0_a5, U8|Equal0~5, microcontroller, 1
instance = comp, U8_acounter_a19_a_a54, U8|counter[19]~54, microcontroller, 1
instance = comp, U8_acounter_a1_a, U8|counter[1], microcontroller, 1
instance = comp, U8_acounter_a3_a_a26, U8|counter[3]~26, microcontroller, 1
instance = comp, U8_acounter_a3_a, U8|counter[3], microcontroller, 1
instance = comp, U8_acounter_a5_a_a30, U8|counter[5]~30, microcontroller, 1
instance = comp, U8_acounter_a5_a, U8|counter[5], microcontroller, 1
instance = comp, U8_acounter_a7_a_a34, U8|counter[7]~34, microcontroller, 1
instance = comp, U8_acounter_a7_a, U8|counter[7], microcontroller, 1
instance = comp, U8_acounter_a8_a_a36, U8|counter[8]~36, microcontroller, 1
instance = comp, U8_acounter_a8_a, U8|counter[8], microcontroller, 1
instance = comp, U8_acounter_a9_a_a38, U8|counter[9]~38, microcontroller, 1
instance = comp, U8_acounter_a9_a, U8|counter[9], microcontroller, 1
instance = comp, U8_acounter_a10_a_a40, U8|counter[10]~40, microcontroller, 1
instance = comp, U8_acounter_a10_a, U8|counter[10], microcontroller, 1
instance = comp, U8_acounter_a11_a_a42, U8|counter[11]~42, microcontroller, 1
instance = comp, U8_acounter_a11_a, U8|counter[11], microcontroller, 1
instance = comp, U8_acounter_a12_a_a44, U8|counter[12]~44, microcontroller, 1
instance = comp, U8_acounter_a12_a, U8|counter[12], microcontroller, 1
instance = comp, U8_acounter_a14_a_a48, U8|counter[14]~48, microcontroller, 1
instance = comp, U8_acounter_a14_a, U8|counter[14], microcontroller, 1
instance = comp, U8_acounter_a16_a_a52, U8|counter[16]~52, microcontroller, 1
instance = comp, U8_acounter_a17_a_a55, U8|counter[17]~55, microcontroller, 1
instance = comp, U8_acounter_a17_a, U8|counter[17], microcontroller, 1
instance = comp, U8_acounter_a19_a_a59, U8|counter[19]~59, microcontroller, 1
instance = comp, U8_acounter_a19_a, U8|counter[19], microcontroller, 1
instance = comp, U8_acounter_a16_a, U8|counter[16], microcontroller, 1
instance = comp, U8_aEqual0_a0, U8|Equal0~0, microcontroller, 1
instance = comp, U8_aEnable_a0, U8|Enable~0, microcontroller, 1
instance = comp, U8_aEnable, U8|Enable, microcontroller, 1
instance = comp, Taster_aI, Taster, microcontroller, 1
instance = comp, U8_aTaster1, U8|Taster1, microcontroller, 1
instance = comp, U8_aTaster2_a0, U8|Taster2~0, microcontroller, 1
instance = comp, U8_aInt_req_a0, U8|Int_req~0, microcontroller, 1
instance = comp, U8_aInt_req, U8|Int_req, microcontroller, 1
instance = comp, PORT_IN_a7_a_aI, PORT_IN[7], microcontroller, 1
instance = comp, U1_adata_a15_a_a35, U1|data[15]~35, microcontroller, 1
instance = comp, U5_aMAR_reg_a3_a, U5|MAR_reg[3], microcontroller, 1
instance = comp, U6_aMux0_a2, U6|Mux0~2, microcontroller, 1
instance = comp, U6_aMux0_a1, U6|Mux0~1, microcontroller, 1
instance = comp, U1_adata_a15_a_a47, U1|data[15]~47, microcontroller, 1
instance = comp, U1_adata_a15_a_a48, U1|data[15]~48, microcontroller, 1
instance = comp, U6_adata_rom_a5_a_a16, U6|data_rom[5]~16, microcontroller, 1
instance = comp, U6_adata_rom_a5_a_a15, U6|data_rom[5]~15, microcontroller, 1
instance = comp, U6_adata_rom_a5_a_a17, U6|data_rom[5]~17, microcontroller, 1
instance = comp, U3_aAdd1_a0, U3|Add1~0, microcontroller, 1
instance = comp, U2_anext_state_aI4_a0, U2|next_state.I4~0, microcontroller, 1
instance = comp, U2_apresent_state_aI4, U2|present_state.I4, microcontroller, 1
instance = comp, U2_aacc_bus, U2|acc_bus, microcontroller, 1
instance = comp, U1_adata_a5_a_a21, U1|data[5]~21, microcontroller, 1
instance = comp, U7_aAdd0_a18, U7|Add0~18, microcontroller, 1
instance = comp, U7_apc_val_a5_a, U7|pc_val[5], microcontroller, 1
instance = comp, U2_apc_data_a2, U2|pc_data~2, microcontroller, 1
instance = comp, U1_adata_a5_a_a22, U1|data[5]~22, microcontroller, 1
instance = comp, U1_adata_a5_a_a23, U1|data[5]~23, microcontroller, 1
instance = comp, U1_adata_a3_a_a6, U1|data[3]~6, microcontroller, 1
instance = comp, U1_adata_a13_a_a44, U1|data[13]~44, microcontroller, 1
instance = comp, U1_adata_a13_a_a45, U1|data[13]~45, microcontroller, 1
instance = comp, U4_aIR_reg_a5_a, U4|IR_reg[5], microcontroller, 1
instance = comp, U3_aacc_a2_a_a5, U3|acc[2]~5, microcontroller, 1
instance = comp, U2_anext_state_aI8_a0, U2|next_state.I8~0, microcontroller, 1
instance = comp, U2_anext_state_aI5_a0, U2|next_state.I5~0, microcontroller, 1
instance = comp, U2_apresent_state_aI5, U2|present_state.I5, microcontroller, 1
instance = comp, U1_adata_a3_a_a5, U1|data[3]~5, microcontroller, 1
instance = comp, U1_adata_a3_a_a7, U1|data[3]~7, microcontroller, 1
instance = comp, U1_adata_a5_a_a24, U1|data[5]~24, microcontroller, 1
instance = comp, U5_aMAR_reg_a5_a, U5|MAR_reg[5], microcontroller, 1
instance = comp, U1_adata_a12_a_a41, U1|data[12]~41, microcontroller, 1
instance = comp, U4_aIR_reg_a4_a, U4|IR_reg[4], microcontroller, 1
instance = comp, U2_aMux6_a0, U2|Mux6~0, microcontroller, 1
instance = comp, U2_anext_state_aI10_a0, U2|next_state.I10~0, microcontroller, 1
instance = comp, U2_apresent_state_aI10, U2|present_state.I10, microcontroller, 1
instance = comp, U1_adata_a15_a_a49, U1|data[15]~49, microcontroller, 1
instance = comp, U4_aIR_reg_a7_a, U4|IR_reg[7], microcontroller, 1
instance = comp, U2_anext_state_aI9_a2, U2|next_state.I9~2, microcontroller, 1
instance = comp, U2_apresent_state_aI9, U2|present_state.I9, microcontroller, 1
instance = comp, U2_amar_data, U2|mar_data, microcontroller, 1
instance = comp, U3_aacc_a0_a_a31, U3|acc[0]~31, microcontroller, 1
instance = comp, U3_aMux1_a0, U3|Mux1~0, microcontroller, 1
instance = comp, U2_aWideOr4_a0, U2|WideOr4~0, microcontroller, 1
instance = comp, U3_aacc_a0_a_a33, U3|acc[0]~33, microcontroller, 1
instance = comp, U3_aacc_a7_a_a42, U3|acc[7]~42, microcontroller, 1
instance = comp, U3_aAdd1_a28, U3|Add1~28, microcontroller, 1
instance = comp, U3_aacc_a7_a_a38, U3|acc[7]~38, microcontroller, 1
instance = comp, U3_aAdd0_a0, U3|Add0~0, microcontroller, 1
instance = comp, U3_aMux8_a0, U3|Mux8~0, microcontroller, 1
instance = comp, U3_aMux8_a3, U3|Mux8~3, microcontroller, 1
instance = comp, U3_aacc_a0_a_a32, U3|acc[0]~32, microcontroller, 1
instance = comp, U3_aAdd1_a17, U3|Add1~17, microcontroller, 1
instance = comp, U3_aacc_a2_a_a9, U3|acc[2]~9, microcontroller, 1
instance = comp, U2_anext_state_aI9_a0, U2|next_state.I9~0, microcontroller, 1
instance = comp, U3_aacc_a2_a_a10, U3|acc[2]~10, microcontroller, 1
instance = comp, U3_aacc_a2_a_a8, U3|acc[2]~8, microcontroller, 1
instance = comp, U3_aacc_a2_a_a4, U3|acc[2]~4, microcontroller, 1
instance = comp, U3_aacc_a2_a_a6, U3|acc[2]~6, microcontroller, 1
instance = comp, U3_aacc_a3_a_a62, U3|acc[3]~62, microcontroller, 1
instance = comp, U3_aacc_a1_a_a23, U3|acc[1]~23, microcontroller, 1
instance = comp, U3_aacc_a3_a_a11, U3|acc[3]~11, microcontroller, 1
instance = comp, U3_aacc_a1_a_a24, U3|acc[1]~24, microcontroller, 1
instance = comp, U3_aacc_a2_a_a14, U3|acc[2]~14, microcontroller, 1
instance = comp, U3_aacc_a3_a_a61, U3|acc[3]~61, microcontroller, 1
instance = comp, U3_aacc_a2_a_a29, U3|acc[2]~29, microcontroller, 1
instance = comp, U3_aacc_a3_a_a13, U3|acc[3]~13, microcontroller, 1
instance = comp, U3_aacc_a3_a_a15, U3|acc[3]~15, microcontroller, 1
instance = comp, U3_aacc_a3_a_a12, U3|acc[3]~12, microcontroller, 1
instance = comp, U3_aacc_a3_a_a20, U3|acc[3]~20, microcontroller, 1
instance = comp, U2_anext_state_aI9_a1, U2|next_state.I9~1, microcontroller, 1
instance = comp, U3_aacc_a6_a_a21, U3|acc[6]~21, microcontroller, 1
instance = comp, U3_aacc_a3_a, U3|acc[3], microcontroller, 1
instance = comp, U3_aacc_a2_a_a27, U3|acc[2]~27, microcontroller, 1
instance = comp, U3_aAdd1_a8, U3|Add1~8, microcontroller, 1
instance = comp, U3_aacc_a2_a_a16, U3|acc[2]~16, microcontroller, 1
instance = comp, U3_aMux6_a0, U3|Mux6~0, microcontroller, 1
instance = comp, U3_aacc_a2_a_a18, U3|acc[2]~18, microcontroller, 1
instance = comp, U3_aMux6_a1, U3|Mux6~1, microcontroller, 1
instance = comp, U3_aMux6_a2, U3|Mux6~2, microcontroller, 1
instance = comp, U3_aacc_a2_a_a28, U3|acc[2]~28, microcontroller, 1
instance = comp, U3_aacc_a2_a_a30, U3|acc[2]~30, microcontroller, 1
instance = comp, U3_aacc_a2_a, U3|acc[2], microcontroller, 1
instance = comp, U3_aacc_a1_a_a25, U3|acc[1]~25, microcontroller, 1
instance = comp, U3_aacc_a1_a_a26, U3|acc[1]~26, microcontroller, 1
instance = comp, U3_aacc_a1_a, U3|acc[1], microcontroller, 1
instance = comp, U3_aAdd1_a14, U3|Add1~14, microcontroller, 1
instance = comp, U3_aMux8_a4, U3|Mux8~4, microcontroller, 1
instance = comp, U3_aAdd1_a13, U3|Add1~13, microcontroller, 1
instance = comp, U3_aMux8_a5, U3|Mux8~5, microcontroller, 1
instance = comp, U3_aacc_a0_a_a34, U3|acc[0]~34, microcontroller, 1
instance = comp, U3_aacc_a0_a_a36, U3|acc[0]~36, microcontroller, 1
instance = comp, U3_aacc_a0_a, U3|acc[0], microcontroller, 1
instance = comp, U3_aAdd0_aauto_generated_aresult_int_a0_a_a1, U3|Add0|auto_generated|result_int[0]~1, microcontroller, 1
instance = comp, U3_aAdd1_a3, U3|Add1~3, microcontroller, 1
instance = comp, U3_aacc_a7_a_a63, U3|acc[7]~63, microcontroller, 1
instance = comp, U3_aacc_a7_a_a64, U3|acc[7]~64, microcontroller, 1
instance = comp, U3_aacc_a7_a_a43, U3|acc[7]~43, microcontroller, 1
instance = comp, U3_aacc_a7_a, U3|acc[7], microcontroller, 1
instance = comp, U6_adata_rom_a7_a_a8, U6|data_rom[7]~8, microcontroller, 1
instance = comp, U6_adata_rom_a7_a_a10, U6|data_rom[7]~10, microcontroller, 1
instance = comp, U6_adata_rom_a7_a_a11, U6|data_rom[7]~11, microcontroller, 1
instance = comp, U5_aMAR_reg_a7_a, U5|MAR_reg[7], microcontroller, 1
instance = comp, U6_adata_rom_a2_a_a4, U6|data_rom[2]~4, microcontroller, 1
instance = comp, U6_aMux8_a1, U6|Mux8~1, microcontroller, 1
instance = comp, U6_adata_rom_a2_a_a5, U6|data_rom[2]~5, microcontroller, 1
instance = comp, U1_adata_a2_a_a16, U1|data[2]~16, microcontroller, 1
instance = comp, U5_aMAR_reg_a2_a, U5|MAR_reg[2], microcontroller, 1
instance = comp, U1_adata_a3_a_a3, U1|data[3]~3, microcontroller, 1
instance = comp, U1_adata_a3_a_a2, U1|data[3]~2, microcontroller, 1
instance = comp, U1_adata_a3_a_a4, U1|data[3]~4, microcontroller, 1
instance = comp, U1_adata_a3_a_a8, U1|data[3]~8, microcontroller, 1
instance = comp, U7_aAdd0_a8, U7|Add0~8, microcontroller, 1
instance = comp, U7_apc_val_a3_a, U7|pc_val[3], microcontroller, 1
instance = comp, U7_apc_val_a1_a_a1, U7|pc_val[1]~1, microcontroller, 1
instance = comp, Int_code_a0_a_aI, Int_code[0], microcontroller, 1
instance = comp, Int_code_a1_a_aI, Int_code[1], microcontroller, 1
instance = comp, U7_aMux1_a0, U7|Mux1~0, microcontroller, 1
instance = comp, U7_apc_val_a1_a, U7|pc_val[1], microcontroller, 1
instance = comp, U7_apc_val_a0_a_a2, U7|pc_val[0]~2, microcontroller, 1
instance = comp, Int_code_a0_a_a_wirecell, Int_code[0]~_wirecell, microcontroller, 1
instance = comp, U7_apc_val_a0_a, U7|pc_val[0], microcontroller, 1
instance = comp, U7_aAdd0_a20, U7|Add0~20, microcontroller, 1
instance = comp, U7_apc_val_a4_a, U7|pc_val[4], microcontroller, 1
instance = comp, U1_adata_a4_a_a29, U1|data[4]~29, microcontroller, 1
instance = comp, U6_aMux10_a3, U6|Mux10~3, microcontroller, 1
instance = comp, U6_adata_rom_a4_a_a22, U6|data_rom[4]~22, microcontroller, 1
instance = comp, U6_aMux7_a1, U6|Mux7~1, microcontroller, 1
instance = comp, U6_adata_rom_a6_a_a21, U6|data_rom[6]~21, microcontroller, 1
instance = comp, U6_adata_rom_a4_a_a23, U6|data_rom[4]~23, microcontroller, 1
instance = comp, U3_aacc_a4_a_a55, U3|acc[4]~55, microcontroller, 1
instance = comp, U3_aacc_a4_a_a56, U3|acc[4]~56, microcontroller, 1
instance = comp, U3_aacc_a4_a, U3|acc[4], microcontroller, 1
instance = comp, U1_adata_a4_a_a28, U1|data[4]~28, microcontroller, 1
instance = comp, U1_adata_a4_a_a30, U1|data[4]~30, microcontroller, 1
instance = comp, PORT_IN_a4_a_aI, PORT_IN[4], microcontroller, 1
instance = comp, U1_adata_a4_a_a31, U1|data[4]~31, microcontroller, 1
instance = comp, U5_aMAR_reg_a4_a, U5|MAR_reg[4], microcontroller, 1
instance = comp, U6_aMux10_a2, U6|Mux10~2, microcontroller, 1
instance = comp, U6_adata_rom_a1_a_a29, U6|data_rom[1]~29, microcontroller, 1
instance = comp, U6_adata_rom_a1_a_a30, U6|data_rom[1]~30, microcontroller, 1
instance = comp, U1_adata_a1_a_a12, U1|data[1]~12, microcontroller, 1
instance = comp, U5_aMAR_reg_a1_a, U5|MAR_reg[1], microcontroller, 1
instance = comp, U6_aMux1_a0, U6|Mux1~0, microcontroller, 1
instance = comp, U1_adata_a14_a_a32, U1|data[14]~32, microcontroller, 1
instance = comp, U1_adata_a14_a_a39, U1|data[14]~39, microcontroller, 1
instance = comp, U4_aIR_reg_a6_a, U4|IR_reg[6], microcontroller, 1
instance = comp, U3_aacc_a6_a_a51, U3|acc[6]~51, microcontroller, 1
instance = comp, U3_aacc_a6_a_a49, U3|acc[6]~49, microcontroller, 1
instance = comp, U3_aacc_a6_a_a50, U3|acc[6]~50, microcontroller, 1
instance = comp, U3_aacc_a6_a_a52, U3|acc[6]~52, microcontroller, 1
instance = comp, U3_aacc_a6_a, U3|acc[6], microcontroller, 1
instance = comp, U2_anext_state_aI6_a0, U2|next_state.I6~0, microcontroller, 1
instance = comp, U2_anext_state_aI6_a2, U2|next_state.I6~2, microcontroller, 1
instance = comp, U2_anext_state_aI6_a3, U2|next_state.I6~3, microcontroller, 1
instance = comp, U2_anext_state_aI6_a4, U2|next_state.I6~4, microcontroller, 1
instance = comp, U2_anext_state_aI6_a5, U2|next_state.I6~5, microcontroller, 1
instance = comp, U2_apresent_state_aI6, U2|present_state.I6, microcontroller, 1
instance = comp, U7_aAdd0_a19, U7|Add0~19, microcontroller, 1
instance = comp, U7_apc_val_a6_a, U7|pc_val[6], microcontroller, 1
instance = comp, U1_adata_a6_a_a25, U1|data[6]~25, microcontroller, 1
instance = comp, U1_adata_a6_a_a26, U1|data[6]~26, microcontroller, 1
instance = comp, U6_aMux8_a2, U6|Mux8~2, microcontroller, 1
instance = comp, U6_adata_rom_a6_a_a19, U6|data_rom[6]~19, microcontroller, 1
instance = comp, U6_adata_rom_a6_a_a18, U6|data_rom[6]~18, microcontroller, 1
instance = comp, U6_adata_rom_a6_a_a20, U6|data_rom[6]~20, microcontroller, 1
instance = comp, U6_adata_rom_a6_a_a26, U6|data_rom[6]~26, microcontroller, 1
instance = comp, U1_adata_a6_a_a27, U1|data[6]~27, microcontroller, 1
instance = comp, U5_aMAR_reg_a6_a, U5|MAR_reg[6], microcontroller, 1
instance = comp, U6_aMux8_a0, U6|Mux8~0, microcontroller, 1
instance = comp, U6_aMux4_a4, U6|Mux4~4, microcontroller, 1
instance = comp, U6_aMux4_a5, U6|Mux4~5, microcontroller, 1
instance = comp, U6_aMux4_a1, U6|Mux4~1, microcontroller, 1
instance = comp, U6_aMux2_a2, U6|Mux2~2, microcontroller, 1
instance = comp, U6_aMux4_a2, U6|Mux4~2, microcontroller, 1
instance = comp, U6_aMux6_a0, U6|Mux6~0, microcontroller, 1
instance = comp, U6_aMux6_a1, U6|Mux6~1, microcontroller, 1
instance = comp, U6_aMux4_a3, U6|Mux4~3, microcontroller, 1
instance = comp, U1_adata_a11_a_a42, U1|data[11]~42, microcontroller, 1
instance = comp, U1_adata_a11_a_a43, U1|data[11]~43, microcontroller, 1
instance = comp, U4_aIR_reg_a3_a, U4|IR_reg[3], microcontroller, 1
instance = comp, U2_anext_state_aI8_a1, U2|next_state.I8~1, microcontroller, 1
instance = comp, U2_apresent_state_aI8, U2|present_state.I8, microcontroller, 1
instance = comp, U1_adata_a0_a_a17, U1|data[0]~17, microcontroller, 1
instance = comp, PORT_IN_a0_a_aI, PORT_IN[0], microcontroller, 1
instance = comp, U1_adata_a0_a_a19, U1|data[0]~19, microcontroller, 1
instance = comp, U1_adata_a0_a_a20, U1|data[0]~20, microcontroller, 1
instance = comp, U12_aQ_a0_a, U12|Q[0], microcontroller, 1
instance = comp, U12_aQ_a3_a, U12|Q[3], microcontroller, 1
instance = comp, U12_aQ_a2_a, U12|Q[2], microcontroller, 1
instance = comp, U12_aQ_a1_a, U12|Q[1], microcontroller, 1
instance = comp, U10_apom1_a7_a_a9, U10|pom1[7]~9, microcontroller, 1
instance = comp, U10_apom1_a6_a_a14, U10|pom1[6]~14, microcontroller, 1
instance = comp, U10_apom1_a5_a_a15, U10|pom1[5]~15, microcontroller, 1
instance = comp, U10_apom1_a4_a_a10, U10|pom1[4]~10, microcontroller, 1
instance = comp, U10_apom1_a3_a_a11, U10|pom1[3]~11, microcontroller, 1
instance = comp, U10_apom1_a2_a_a12, U10|pom1[2]~12, microcontroller, 1
instance = comp, U10_apom1_a1_a_a13, U10|pom1[1]~13, microcontroller, 1
instance = comp, U12_aQ_a4_a, U12|Q[4], microcontroller, 1
instance = comp, U12_aQ_a5_a, U12|Q[5], microcontroller, 1
instance = comp, U12_aQ_a7_a, U12|Q[7], microcontroller, 1
instance = comp, U12_aQ_a6_a, U12|Q[6], microcontroller, 1
instance = comp, U10_apom2_a7_a_a9, U10|pom2[7]~9, microcontroller, 1
instance = comp, U10_apom2_a6_a_a14, U10|pom2[6]~14, microcontroller, 1
instance = comp, U10_apom2_a5_a_a15, U10|pom2[5]~15, microcontroller, 1
instance = comp, U10_apom2_a4_a_a10, U10|pom2[4]~10, microcontroller, 1
instance = comp, U10_apom2_a3_a_a11, U10|pom2[3]~11, microcontroller, 1
instance = comp, U10_apom2_a2_a_a12, U10|pom2[2]~12, microcontroller, 1
instance = comp, U10_apom2_a1_a_a13, U10|pom2[1]~13, microcontroller, 1
instance = comp, U11_aQ_a0_a, U11|Q[0], microcontroller, 1
instance = comp, U11_aQ_a1_a, U11|Q[1], microcontroller, 1
instance = comp, U11_aQ_a3_a, U11|Q[3], microcontroller, 1
instance = comp, U11_aQ_a2_a, U11|Q[2], microcontroller, 1
instance = comp, U9_apom1_a7_a_a9, U9|pom1[7]~9, microcontroller, 1
instance = comp, U9_apom1_a6_a_a14, U9|pom1[6]~14, microcontroller, 1
instance = comp, U9_apom1_a5_a_a15, U9|pom1[5]~15, microcontroller, 1
instance = comp, U9_apom1_a4_a_a10, U9|pom1[4]~10, microcontroller, 1
instance = comp, U9_apom1_a3_a_a11, U9|pom1[3]~11, microcontroller, 1
instance = comp, U9_apom1_a2_a_a12, U9|pom1[2]~12, microcontroller, 1
instance = comp, U9_apom1_a1_a_a13, U9|pom1[1]~13, microcontroller, 1
instance = comp, U11_aQ_a5_a, U11|Q[5], microcontroller, 1
instance = comp, U11_aQ_a7_a, U11|Q[7], microcontroller, 1
instance = comp, U11_aQ_a4_a, U11|Q[4], microcontroller, 1
instance = comp, U11_aQ_a6_a, U11|Q[6], microcontroller, 1
instance = comp, U9_apom2_a7_a_a9, U9|pom2[7]~9, microcontroller, 1
instance = comp, U9_apom2_a6_a_a14, U9|pom2[6]~14, microcontroller, 1
instance = comp, U9_apom2_a5_a_a15, U9|pom2[5]~15, microcontroller, 1
instance = comp, U9_apom2_a4_a_a10, U9|pom2[4]~10, microcontroller, 1
instance = comp, U9_apom2_a3_a_a11, U9|pom2[3]~11, microcontroller, 1
instance = comp, U9_apom2_a2_a_a12, U9|pom2[2]~12, microcontroller, 1
instance = comp, U9_apom2_a1_a_a13, U9|pom2[1]~13, microcontroller, 1
instance = comp, Seg0_a0_a_aI, Seg0[0], microcontroller, 1
instance = comp, Seg0_a1_a_aI, Seg0[1], microcontroller, 1
instance = comp, Seg0_a2_a_aI, Seg0[2], microcontroller, 1
instance = comp, Seg0_a3_a_aI, Seg0[3], microcontroller, 1
instance = comp, Seg0_a4_a_aI, Seg0[4], microcontroller, 1
instance = comp, Seg0_a5_a_aI, Seg0[5], microcontroller, 1
instance = comp, Seg0_a6_a_aI, Seg0[6], microcontroller, 1
instance = comp, Seg0_a7_a_aI, Seg0[7], microcontroller, 1
instance = comp, Seg1_a0_a_aI, Seg1[0], microcontroller, 1
instance = comp, Seg1_a1_a_aI, Seg1[1], microcontroller, 1
instance = comp, Seg1_a2_a_aI, Seg1[2], microcontroller, 1
instance = comp, Seg1_a3_a_aI, Seg1[3], microcontroller, 1
instance = comp, Seg1_a4_a_aI, Seg1[4], microcontroller, 1
instance = comp, Seg1_a5_a_aI, Seg1[5], microcontroller, 1
instance = comp, Seg1_a6_a_aI, Seg1[6], microcontroller, 1
instance = comp, Seg1_a7_a_aI, Seg1[7], microcontroller, 1
instance = comp, Seg2_a0_a_aI, Seg2[0], microcontroller, 1
instance = comp, Seg2_a1_a_aI, Seg2[1], microcontroller, 1
instance = comp, Seg2_a2_a_aI, Seg2[2], microcontroller, 1
instance = comp, Seg2_a3_a_aI, Seg2[3], microcontroller, 1
instance = comp, Seg2_a4_a_aI, Seg2[4], microcontroller, 1
instance = comp, Seg2_a5_a_aI, Seg2[5], microcontroller, 1
instance = comp, Seg2_a6_a_aI, Seg2[6], microcontroller, 1
instance = comp, Seg2_a7_a_aI, Seg2[7], microcontroller, 1
instance = comp, Seg3_a0_a_aI, Seg3[0], microcontroller, 1
instance = comp, Seg3_a1_a_aI, Seg3[1], microcontroller, 1
instance = comp, Seg3_a2_a_aI, Seg3[2], microcontroller, 1
instance = comp, Seg3_a3_a_aI, Seg3[3], microcontroller, 1
instance = comp, Seg3_a4_a_aI, Seg3[4], microcontroller, 1
instance = comp, Seg3_a5_a_aI, Seg3[5], microcontroller, 1
instance = comp, Seg3_a6_a_aI, Seg3[6], microcontroller, 1
instance = comp, Seg3_a7_a_aI, Seg3[7], microcontroller, 1
