<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/c1_MacroAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_LIRAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="globals_aarch64.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/c1_MacroAssembler_aarch64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 1999, 2018, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2014, Red Hat Inc. All rights reserved.
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
</pre>
<hr />
<pre>
360 }
361 
362 void C1_MacroAssembler::verified_value_entry() {
363   if (C1Breakpoint || VerifyFPU || !UseStackBanging) {
364     // Verified Entry first instruction should be 5 bytes long for correct
365     // patching by patch_verified_entry().
366     //
367     // C1Breakpoint and VerifyFPU have one byte first instruction.
368     // Also first instruction will be one byte &quot;push(rbp)&quot; if stack banging
369     // code is not generated (see build_frame() above).
370     // For all these cases generate long instruction first.
371     nop();
372   }
373 
374   nop();
375   // build frame
376   // verify_FPU(0, &quot;method_entry&quot;);
377 }
378 
379 int C1_MacroAssembler::scalarized_entry(const CompiledEntrySignature *ces, int frame_size_in_bytes, int bang_size_in_bytes, Label&amp; verified_value_entry_label, bool is_value_ro_entry) {
<span class="line-modified">380   // This function required to support for ValueTypePassFieldsAsArgs</span>
381   if (C1Breakpoint || VerifyFPU || !UseStackBanging) {
382     // Verified Entry first instruction should be 5 bytes long for correct
383     // patching by patch_verified_entry().
384     //
385     // C1Breakpoint and VerifyFPU have one byte first instruction.
386     // Also first instruction will be one byte &quot;push(rbp)&quot; if stack banging
387     // code is not generated (see build_frame() above).
388     // For all these cases generate long instruction first.
389     nop();
390   }
391 
392   nop();
393   // verify_FPU(0, &quot;method_entry&quot;);
394 
<span class="line-modified">395   assert(ValueTypePassFieldsAsArgs, &quot;sanity&quot;);</span>
396 
397   GrowableArray&lt;SigEntry&gt;* sig   = &amp;ces-&gt;sig();
398   GrowableArray&lt;SigEntry&gt;* sig_cc = is_value_ro_entry ? &amp;ces-&gt;sig_cc_ro() : &amp;ces-&gt;sig_cc();
399   VMRegPair* regs      = ces-&gt;regs();
400   VMRegPair* regs_cc   = is_value_ro_entry ? ces-&gt;regs_cc_ro() : ces-&gt;regs_cc();
401   int args_on_stack    = ces-&gt;args_on_stack();
402   int args_on_stack_cc = is_value_ro_entry ? ces-&gt;args_on_stack_cc_ro() : ces-&gt;args_on_stack_cc();
403 
404   assert(sig-&gt;length() &lt;= sig_cc-&gt;length(), &quot;Zero-sized value class not allowed!&quot;);
405   BasicType* sig_bt = NEW_RESOURCE_ARRAY(BasicType, sig_cc-&gt;length());
406   int args_passed = sig-&gt;length();
407   int args_passed_cc = SigEntry::fill_sig_bt(sig_cc, sig_bt);
408 
409   int extra_stack_offset = wordSize; // tos is return address.
410 
411   // Create a temp frame so we can call into runtime. It must be properly set up to accomodate GC.
412   int sp_inc = (args_on_stack - args_on_stack_cc) * VMRegImpl::stack_slot_size;
413   if (sp_inc &gt; 0) {
414     sp_inc = align_up(sp_inc, StackAlignmentInBytes);
415     sub(sp, sp, sp_inc);
</pre>
</td>
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 1999, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2014, Red Hat Inc. All rights reserved.
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
</pre>
<hr />
<pre>
360 }
361 
362 void C1_MacroAssembler::verified_value_entry() {
363   if (C1Breakpoint || VerifyFPU || !UseStackBanging) {
364     // Verified Entry first instruction should be 5 bytes long for correct
365     // patching by patch_verified_entry().
366     //
367     // C1Breakpoint and VerifyFPU have one byte first instruction.
368     // Also first instruction will be one byte &quot;push(rbp)&quot; if stack banging
369     // code is not generated (see build_frame() above).
370     // For all these cases generate long instruction first.
371     nop();
372   }
373 
374   nop();
375   // build frame
376   // verify_FPU(0, &quot;method_entry&quot;);
377 }
378 
379 int C1_MacroAssembler::scalarized_entry(const CompiledEntrySignature *ces, int frame_size_in_bytes, int bang_size_in_bytes, Label&amp; verified_value_entry_label, bool is_value_ro_entry) {
<span class="line-modified">380   // This function required to support for InlineTypePassFieldsAsArgs</span>
381   if (C1Breakpoint || VerifyFPU || !UseStackBanging) {
382     // Verified Entry first instruction should be 5 bytes long for correct
383     // patching by patch_verified_entry().
384     //
385     // C1Breakpoint and VerifyFPU have one byte first instruction.
386     // Also first instruction will be one byte &quot;push(rbp)&quot; if stack banging
387     // code is not generated (see build_frame() above).
388     // For all these cases generate long instruction first.
389     nop();
390   }
391 
392   nop();
393   // verify_FPU(0, &quot;method_entry&quot;);
394 
<span class="line-modified">395   assert(InlineTypePassFieldsAsArgs, &quot;sanity&quot;);</span>
396 
397   GrowableArray&lt;SigEntry&gt;* sig   = &amp;ces-&gt;sig();
398   GrowableArray&lt;SigEntry&gt;* sig_cc = is_value_ro_entry ? &amp;ces-&gt;sig_cc_ro() : &amp;ces-&gt;sig_cc();
399   VMRegPair* regs      = ces-&gt;regs();
400   VMRegPair* regs_cc   = is_value_ro_entry ? ces-&gt;regs_cc_ro() : ces-&gt;regs_cc();
401   int args_on_stack    = ces-&gt;args_on_stack();
402   int args_on_stack_cc = is_value_ro_entry ? ces-&gt;args_on_stack_cc_ro() : ces-&gt;args_on_stack_cc();
403 
404   assert(sig-&gt;length() &lt;= sig_cc-&gt;length(), &quot;Zero-sized value class not allowed!&quot;);
405   BasicType* sig_bt = NEW_RESOURCE_ARRAY(BasicType, sig_cc-&gt;length());
406   int args_passed = sig-&gt;length();
407   int args_passed_cc = SigEntry::fill_sig_bt(sig_cc, sig_bt);
408 
409   int extra_stack_offset = wordSize; // tos is return address.
410 
411   // Create a temp frame so we can call into runtime. It must be properly set up to accomodate GC.
412   int sp_inc = (args_on_stack - args_on_stack_cc) * VMRegImpl::stack_slot_size;
413   if (sp_inc &gt; 0) {
414     sp_inc = align_up(sp_inc, StackAlignmentInBytes);
415     sub(sp, sp, sp_inc);
</pre>
</td>
</tr>
</table>
<center><a href="c1_LIRAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="globals_aarch64.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>