# Processor Architecture Experiments

`Степанов Арсений Алексеевич - P3318 - 368849`

This repository contains my solutions to the CSA Lab #3, all the solutions and
submissions are located here

## Submissions

- `acc32 - hello_user_pstr`: [Wrench Submission V0.0.3.1](https://wrench.edu.swampbuds.me/report/87233c01-d629-460e-a8a4-cae115dbbcf9)
- `f32a - count_leading_zeros`: [Wrench Submission V0.0.3.1](https://wrench.edu.swampbuds.me/report/065299c8-1a6f-4333-92fe-8cc70f52bd6b)
- `risc-iv-32 - sum_n`: [Wrench Submission V0.0.3.1](https://wrench.edu.swampbuds.me/report/74f0faec-4412-4d87-9415-8f6920296343)
- `m68k - rle_decompress_bytes`: [Wrench Submission V0.0.3.1](https://wrench.edu.swampbuds.me/report/1718060c-87b3-4867-b768-3f3ff204a0d3)

## Schema

### Datapath

<center>
  <img src="./schema/datapath.png" alt="Datapath Schema" width="600"/>
</center>

### Control Unit

<center>
  <img src="./schema/control_unit.png" alt="Datapath Schema" width="600"/>
</center>
