#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Nov 24 21:16:10 2017
# Process ID: 336
# Log file: D:/14.7/ISE_DS/5-Example/vga/planAhead_run_1/planAhead.log
# Journal file: D:/14.7/ISE_DS/5-Example/vga/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/14.7/ISE_DS/5-Example/vga/pa.fromNetlist.tcl
# create_project -name vga -dir "D:/14.7/ISE_DS/5-Example/vga/planAhead_run_1" -part xc6slx9tqg144-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/14.7/ISE_DS/5-Example/vga/top_sdram.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/14.7/ISE_DS/5-Example/vga} {ipcore_dir} }
# set_property target_constrs_file "top_sdram.ucf" [current_fileset -constrset]
Adding file 'D:/14.7/ISE_DS/5-Example/vga/top_sdram.ucf' to fileset 'constrs_1'
# add_files [list {top_sdram.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_sdram.ngc ...
WARNING:NetListWriters:298 - No output is written to top_sdram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus contr/command<5 : 0> on block top_sdram
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus contr/command_nxt<5 : 0> on block
   top_sdram is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_sdram.edif ...
ngc2edif: Total memory usage is 79100 kilobytes

Parsing EDIF File [./planAhead_run_1/vga.data/cache/top_sdram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/vga.data/cache/top_sdram_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/14.7/ISE_DS/5-Example/vga/top_sdram.ucf]
Finished Parsing UCF File [D:/14.7/ISE_DS/5-Example/vga/top_sdram.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances

Phase 0 | Netlist Checksum: b356bfce
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 683.000 ; gain = 182.359
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/14.7/ISE_DS/5-Example/vga\planAhead_pid336.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 24 21:16:57 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
