design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/Users/marwan/work/i2s_mini_test/openlane/user_project_wrapper_mini4,user_project_wrapper_mini4,24_11_18_18_02,flow completed,0h29m54s0ms,0h9m7s0ms,9214.423076923076,2.08,4607.211538461538,2.2,-1,3215.39,3455,0,0,0,0,0,0,0,2,2,0,-1,-1,254504,55088,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,105500338.0,0.0,3.6,3.91,0.48,0.28,-1,2451,3982,166,1669,0,0,0,3170,35,17,57,90,274,178,81,819,858,1130,19,139316,28809,2140,31044,9583,210892,2033400.192,-1,-1,-1,0.00472,0.00204,1.47e-07,-1,-1,-1,9.440000000000001,40.0,25.0,40,1,50,153.18,60,0.3,1,10,0.24,1,sky130_fd_sc_hd,AREA 0
