// -------------------------------------------------------------
// 
// File Name: hdlsrc\pemancar_bpsk\pemancar_bpsk.v
// Created: 2023-04-04 14:54:53
// 
// Generated by MATLAB 9.12 and HDL Coder 3.20
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 0.001
// Target subsystem base rate: 1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: pemancar_bpsk
// Source Path: pemancar_bpsk
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module pemancar_bpsk;




  // All logic inside the DUT 'pemancar_bpsk' was detected to be redundant by HDL Coder. Consider connecting output 
  // ports to the design in order to preserve logic for code generation


endmodule  // pemancar_bpsk

