Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Apr 06 23:18:09 2018
| Host         : DESKTOP-URB8A7L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             173 |           61 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           15 |
| Yes          | No                    | No                     |             376 |          116 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------+-------------------------------+------------------+----------------+
|      Clock Signal      |                Enable Signal               |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------------+-------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG         |                                            |                               |                1 |              1 |
|  clk_50M_BUFG          | rx1/tickgen/baud_clk                       |                               |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF    |                                            |                               |                1 |              2 |
|  u2/J_DA2_Pin4_OBUF    | u2/shiftCounter[3]_i_1_n_0                 | u2/temp1[15]_i_1_n_0          |                1 |              4 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                                   | u2/temp1[15]_i_1_n_0          |                1 |              4 |
|  clk_50M_BUFG          | buf2/filt1/FSM_sequential_state[3]_i_1_n_0 |                               |                2 |              4 |
|  clk_50M_BUFG          | rx1/__0_n_0                                |                               |                2 |              4 |
|  clk_50M_BUFG          | buf2/filt1/mult1/multi_out__1_0            | buf2/filt1/f1_val[31]_i_1_n_0 |                4 |              6 |
|  rx1/E[0]              |                                            |                               |                4 |              8 |
|  clk_50M_BUFG          | rx1/tickgen/E[0]                           |                               |                3 |              8 |
|  clk_50M_BUFG          | rx1/E[0]                                   |                               |                4 |             10 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                                   |                               |                5 |             12 |
| ~u1/J_MIC3_Pin4_OBUF   |                                            |                               |                6 |             12 |
|  CLK_IBUF_BUFG         |                                            | J_MIC3_Pin1_OBUF_BUFG         |                3 |             12 |
|  clk_50M_BUFG          | buf2/filt1/x_n_1                           |                               |                4 |             12 |
|  clk_50M_BUFG          | buf2/filt1/mult1/multi_out__1_0            |                               |               12 |             17 |
|  CLK_IBUF_BUFG         |                                            | clk_50M_BUFG                  |                6 |             21 |
|  clk_50M_BUFG          |                                            | clkgen1/cnt[0]_i_1_n_0        |                6 |             21 |
|  J_MIC3_Pin1_OBUF_BUFG | nolabel_line66/rd_ptr_reg[31][0]           |                               |               18 |             32 |
|  clk_50M_BUFG          | buf2/filt1/mult1/multi_out__1_0            | buf2/filt1/f1_old[31]_i_1_n_0 |                8 |             32 |
|  clk_50M_BUFG          |                                            |                               |               16 |             39 |
|  J_MIC3_Pin1_OBUF_BUFG |                                            |                               |               33 |            111 |
|  clk_50M_BUFG          | buf2/filt1/x_n1                            |                               |               65 |            276 |
+------------------------+--------------------------------------------+-------------------------------+------------------+----------------+


