
---------- Begin Simulation Statistics ----------
final_tick                               22915103244500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219729                       # Simulator instruction rate (inst/s)
host_mem_usage                                4546436                       # Number of bytes of host memory used
host_op_rate                                   308863                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30050.56                       # Real time elapsed on the host
host_tick_rate                              762551580                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6602984266                       # Number of instructions simulated
sim_ops                                    9281492067                       # Number of ops (including micro ops) simulated
sim_seconds                                 22.915103                       # Number of seconds simulated
sim_ticks                                22915103244500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                 243                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect              125                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              375                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                21                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            243                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             222                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    375                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           88                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   53143514                       # Number of instructions committed
system.cpu0.committedOps                     96594012                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.323214                       # CPI: cycles per instruction
system.cpu0.discardedOps                     22936486                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                   18575396                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       102715                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7150819                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        12307                       # TLB misses on write requests
system.cpu0.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu0.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu0.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu0.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       21243166                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.300913                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   22576399                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          588                       # TLB misses on write requests
system.cpu0.numCycles                       176607285                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             955527      0.99%      0.99% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               66802966     69.16%     70.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 28338      0.03%     70.18% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 180688      0.19%     70.36% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              2844057      2.94%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2560      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 29022      0.03%     73.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     73.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu               1924906      1.99%     75.33% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  7668      0.01%     75.34% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                110496      0.11%     75.46% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               174137      0.18%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6473      0.01%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd           513465      0.53%     76.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     76.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp            34194      0.04%     76.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt          2007728      2.08%     78.29% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv            77415      0.08%     78.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     78.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult          631084      0.65%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::MemRead               9678988     10.02%     89.04% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              4823744      4.99%     94.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          4158453      4.31%     98.34% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1602103      1.66%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                96594012                       # Class of committed instruction
system.cpu0.tickCycles                      155364119                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                  125                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                 383                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              371                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              434                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               304                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            383                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              79                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    434                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          346                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                 6549840752                       # Number of instructions committed
system.cpu1.committedOps                   9184898055                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.997148                       # CPI: cycles per instruction
system.cpu1.discardedOps                    205518825                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                 1459693174                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      1464053                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  842012058                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                      3167804                       # TLB misses on write requests
system.cpu1.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu1.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu1.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu1.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                    30203914779                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.142915                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  698617275                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          209                       # TLB misses on write requests
system.cpu1.numCycles                     45830206489                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              81604      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu             2129941603     23.19%     23.19% # Class of committed instruction
system.cpu1.op_class_0::IntMult               1200145      0.01%     23.20% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1555      0.00%     23.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd           1105304389     12.03%     35.24% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     35.24% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     35.24% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     35.24% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     35.24% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     35.24% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     35.24% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     35.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1198      0.00%     35.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     35.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu              65326489      0.71%     35.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     35.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  2120      0.00%     35.95% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               401631      0.00%     35.95% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     35.95% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     35.95% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 449      0.00%     35.95% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     35.95% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     35.95% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     35.95% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd       2273240080     24.75%     60.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     60.70% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp          8406240      0.09%     60.79% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt           400026      0.00%     60.80% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv         51296720      0.56%     61.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     61.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult      1273446080     13.86%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               4      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     75.22% # Class of committed instruction
system.cpu1.op_class_0::MemRead              48047192      0.52%     75.74% # Class of committed instruction
system.cpu1.op_class_0::MemWrite             11582934      0.13%     75.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead       1385790416     15.09%     90.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite       830426998      9.04%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total              9184898055                       # Class of committed instruction
system.cpu1.tickCycles                    15626291710                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                  372                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    303387266                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     606808427                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          165                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    454713215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     38193292                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    909428467                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       38193298                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           81178934                       # Transaction distribution
system.membus.trans_dist::WritebackDirty    223214918                       # Transaction distribution
system.membus.trans_dist::CleanEvict         80172190                       # Transaction distribution
system.membus.trans_dist::ReadExReq         222242385                       # Transaction distribution
system.membus.trans_dist::ReadExResp        222242385                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      81178934                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    910229746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    910229746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              910229746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  33704719168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  33704719168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             33704719168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         303421319                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               303421319    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           303421319                       # Request fanout histogram
system.membus.reqLayer4.occupancy        1588284998500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy       1630801611500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON   22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22474126                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22474126                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22474126                       # number of overall hits
system.cpu0.icache.overall_hits::total       22474126                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       102273                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        102273                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       102273                       # number of overall misses
system.cpu0.icache.overall_misses::total       102273                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1734275000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1734275000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1734275000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1734275000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22576399                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22576399                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22576399                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22576399                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004530                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004530                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004530                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004530                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16957.310336                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16957.310336                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16957.310336                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16957.310336                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       101761                       # number of writebacks
system.cpu0.icache.writebacks::total           101761                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       102273                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       102273                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       102273                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       102273                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1632002000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1632002000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1632002000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1632002000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004530                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004530                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004530                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004530                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 15957.310336                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15957.310336                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 15957.310336                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15957.310336                       # average overall mshr miss latency
system.cpu0.icache.replacements                101761                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22474126                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22474126                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       102273                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       102273                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1734275000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1734275000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22576399                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22576399                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004530                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004530                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16957.310336                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16957.310336                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       102273                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       102273                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1632002000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1632002000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004530                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004530                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 15957.310336                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15957.310336                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.999054                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22576399                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           102273                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           220.746424                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.999054                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        180713465                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       180713465                       # Number of data accesses
system.cpu0.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23051054                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23051054                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23064565                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23064565                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1212068                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1212068                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1225361                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1225361                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  18497982997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18497982997                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  18497982997                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18497982997                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24263122                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24263122                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24289926                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24289926                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.049955                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.049955                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.050447                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.050447                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 15261.505953                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15261.505953                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 15095.945601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15095.945601                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2212                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.783784                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1045172                       # number of writebacks
system.cpu0.dcache.writebacks::total          1045172                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       147875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       147875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       147875                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       147875                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1064193                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1064193                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1076632                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1076632                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  14685141000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14685141000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  14924289000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14924289000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043861                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043861                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044324                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044324                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 13799.321176                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13799.321176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 13862.015062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13862.015062                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1076120                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     17021477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       17021477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       814497                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       814497                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  11338329999                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11338329999                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     17835974                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17835974                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.045666                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045666                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 13920.652868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13920.652868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        20469                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        20469                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       794028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       794028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  10246377000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10246377000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.044518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12904.301863                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12904.301863                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6029577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6029577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       397571                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       397571                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7159652998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7159652998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6427148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6427148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 18008.489045                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18008.489045                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       127406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       127406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270165                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270165                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4438764000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4438764000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 16429.826217                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16429.826217                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data        13511                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        13511                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data        13293                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        13293                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data        26804                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        26804                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.495933                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.495933                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data        12439                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        12439                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    239148000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    239148000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.464073                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.464073                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 19225.661227                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 19225.661227                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.998809                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           24141197                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1076632                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.422886                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   511.998809                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        195396040                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       195396040                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON   22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    698614803                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       698614803                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    698614803                       # number of overall hits
system.cpu1.icache.overall_hits::total      698614803                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2472                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2472                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2472                       # number of overall misses
system.cpu1.icache.overall_misses::total         2472                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    179348500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    179348500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    179348500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    179348500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    698617275                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    698617275                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    698617275                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    698617275                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72551.982201                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72551.982201                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72551.982201                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72551.982201                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1959                       # number of writebacks
system.cpu1.icache.writebacks::total             1959                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2472                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2472                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2472                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2472                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    176877500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    176877500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    176877500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    176877500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71552.386731                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71552.386731                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71552.386731                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71552.386731                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1959                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    698614803                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      698614803                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2472                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2472                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    179348500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    179348500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    698617275                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    698617275                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72551.982201                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72551.982201                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2472                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2472                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    176877500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    176877500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71552.386731                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71552.386731                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.999103                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          698617274                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2471                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         282726.537434                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.999103                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       5588940671                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      5588940671                       # Number of data accesses
system.cpu1.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data   1816175892                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1816175892                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data   1816175892                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1816175892                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    484991560                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     484991560                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    484991560                       # number of overall misses
system.cpu1.dcache.overall_misses::total    484991560                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 31656603064000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 31656603064000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 31656603064000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 31656603064000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data   2301167452                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2301167452                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data   2301167452                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2301167452                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210759                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210759                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210759                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210759                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65272.482399                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65272.482399                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65272.482399                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65272.482399                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    373287348                       # number of writebacks
system.cpu1.dcache.writebacks::total        373287348                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     31457679                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     31457679                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     31457679                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     31457679                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    453533881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    453533881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    453533881                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    453533881                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 28869875652500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 28869875652500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 28869875652500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 28869875652500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.197089                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.197089                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.197089                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.197089                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 63655.389072                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63655.389072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 63655.389072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63655.389072                       # average overall mshr miss latency
system.cpu1.dcache.replacements             453533369                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data   1350796936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1350796936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    108360572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    108360572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 9092258201000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 9092258201000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data   1459157508                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1459157508                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.074262                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.074262                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83907.440070                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83907.440070                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     26720572                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     26720572                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     81640000                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     81640000                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6853097813000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6853097813000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055950                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83942.893349                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83942.893349                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    465378956                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     465378956                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data    376630988                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total    376630988                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 22564344863000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 22564344863000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    842009944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    842009944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.447300                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.447300                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59911.015243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59911.015243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4737107                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4737107                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data    371893881                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total    371893881                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 22016777839500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 22016777839500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.441674                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.441674                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 59201.774926                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59201.774926                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.998805                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         2269709773                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        453533881                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.004499                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   511.998805                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999998                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      18862873497                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     18862873497                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               96944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1050534                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data           150146130                       # number of demand (read+write) hits
system.l2.demand_hits::total                151293938                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              96944                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1050534                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                330                       # number of overall hits
system.l2.overall_hits::.cpu1.data          150146130                       # number of overall hits
system.l2.overall_hits::total               151293938                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              5329                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             26098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2142                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         303387751                       # number of demand (read+write) misses
system.l2.demand_misses::total              303421320                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             5329                       # number of overall misses
system.l2.overall_misses::.cpu0.data            26098                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2142                       # number of overall misses
system.l2.overall_misses::.cpu1.data        303387751                       # number of overall misses
system.l2.overall_misses::total             303421320                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    455820000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2237768500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    169676500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 26596734657000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     26599597922000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    455820000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2237768500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    169676500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 26596734657000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    26599597922000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          102273                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1076632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       453533881                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            454715258                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         102273                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1076632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      453533881                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           454715258                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.052106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.024240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.866505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.668942                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667278                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.052106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.024240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.866505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.668942                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667278                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85535.747795                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85744.827190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79214.052288                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87665.815674                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87665.553370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85535.747795                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85744.827190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79214.052288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87665.815674                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87665.553370                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks           223214919                       # number of writebacks
system.l2.writebacks::total                 223214919                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         5329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        26098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    303387751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         303421320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         5329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        26098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    303387751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        303421320                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    402530000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1976788500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    148266500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 23562857147000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 23565384732000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    402530000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1976788500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    148266500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 23562857147000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 23565384732000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.052106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.024240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.866505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.668942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.667278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.052106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.024240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.866505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.668942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.667278                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75535.747795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75744.827190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69218.720822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77665.815674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77665.553403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75535.747795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75744.827190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69218.720822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77665.815674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77665.553403                       # average overall mshr miss latency
system.l2.replacements                      329463817                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks    374332520                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total        374332520                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks    374332520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total    374332520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       103719                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           103719                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       103719                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       103719                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     12116590                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      12116590                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           254057                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data        149667604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total             149921661                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data      222226277                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total           222242385                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1355093000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 19872804744500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  19874159837500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data    371893881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total         372164046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.059623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.597553                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.597162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84125.465607                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89425.989639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89425.605460                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data    222226277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total      222242385                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1194013000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 17650541974500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 17651735987500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.059623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.597553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.597162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74125.465607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79425.989639                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79425.605460                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         96944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              97274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         5329                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7471                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    455820000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    169676500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    625496500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       102273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         104745                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.052106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.866505                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.071326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85535.747795                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79214.052288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83723.263285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         5329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7471                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    402530000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    148266500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    550796500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.052106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.866505                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.071326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75535.747795                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69218.720822                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73724.601794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       796477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       478526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1275003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         9990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     81161474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        81171464                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    882675500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 6723929912500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6724812588000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       806467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     81640000                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      82446467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.012387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.994139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.984535                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88355.905906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82846.325739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82847.003819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         9990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     81161474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     81171464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    782775500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5912315172500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5913097948000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.012387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.994139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.984535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78355.905906                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72846.325739                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72847.003819                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32736.799216                       # Cycle average of tags in use
system.l2.tags.total_refs                   897311711                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 329496585                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.723281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   27795.392882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      171.680793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      673.783485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     4095.917402                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.848248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.020562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999048                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          834                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28383                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                7604923001                       # Number of tag accesses
system.l2.tags.data_accesses               7604923001                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        341056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1670272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        137024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   19416816064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        19418964416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       341056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       137024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        478080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks  14285754752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total     14285754752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           5329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          26098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      303387751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           303421319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks    223214918                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          223214918                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            14883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data            72890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             5980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        847337054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             847430806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        14883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         5980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      623420920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            623420920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      623420920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           14883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data           72890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            5980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       847337054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1470851726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples 223214896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      5329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     26097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 303387610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.758980554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds     13770365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds     13770365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           803181309                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState          209748980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   303421319                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  223214918                       # Number of write requests accepted
system.mem_ctrls.readBursts                 303421319                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                223214918                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          18956909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          18955580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          18957599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          18958534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          18957946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          18958305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          18958496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          18959630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          19011178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          18959260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         18958851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         18958505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         18992109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         18962138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         18957915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         18958222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0          13951482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1          13950712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2          13951003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3          13950845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4          13950350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5          13949991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6          13949420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7          13949411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8          13952688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9          13950677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10         13950920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11         13950710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12         13950866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13         13951055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14         13952362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15         13952383                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5369517205500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1517105885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11058664274250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17696.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36446.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                192846147                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits               167269115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             303421319                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6            223214918                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0               235461832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                67952845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                1194480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                1275886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                8511179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18               13210985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19               14044991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20               14082337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21               14241400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22               14260423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23               14354072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24               14568564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25               14614537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26               14452603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27               14228999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28               14034286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29               14192547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30               14019530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31               14122521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32               13773416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    166520779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.405400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.000683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.277776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     48232539     28.96%     28.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     68498419     41.14%     70.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     27532252     16.53%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      8809640      5.29%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      7139716      4.29%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2562736      1.54%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1386560      0.83%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       385672      0.23%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1973245      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    166520779                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples     13770365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.034359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.254404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1233.346652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071     13770361    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-262143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3.14573e+06-3.2768e+06            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total      13770365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples     13770365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.209801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.197671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.651609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16         12397108     90.03%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            85487      0.62%     90.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18          1094368      7.95%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19           162344      1.18%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            27520      0.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             3528      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total      13770365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            19418955328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten             14285752000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             19418964416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys          14285754752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       847.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       623.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    847.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    623.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  22915103172000                       # Total gap between requests
system.mem_ctrls.avgGap                      43512.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       341056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1670208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       137024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  19416807040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks  14285752000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14883.459016570612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 72886.776122244934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5979.637034054735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 847336659.705443501472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 623420800.141008138657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         5329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        26098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    303387751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks    223214918                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    183172250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    900077500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     60467500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 11057520557000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 570418871666250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34372.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34488.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28242.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36446.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2555469.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         595140705600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         316324764030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1083553390920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       582612870420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1808898427440.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     9987104797020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     389206132800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       14762841088230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.240653                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 913878399000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 765185460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 21236039385500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         593817735000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         315621592275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1082873812860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       582568777080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1808898427440.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     9955693079130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     415658105760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       14755131529545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.904213                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 982851747750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 765185460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 21167066036750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 22915103244500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          82551211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    597547439                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       103720                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       186525867                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq        372164046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp       372164046                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        104745                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     82446467                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       306307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3229384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side   1360601131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1364143724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13058176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    135795456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       283520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  52916558656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            53065695808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       329463817                       # Total snoops (count)
system.tol2bus.snoopTraffic               14285754816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        784179075                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048705                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.215251                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              745985606     95.13%     95.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1               38193463      4.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          784179075                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       829150473500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy      680305278567                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3706999                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1614950495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         153434949                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
