de DSBR.ADDR 01000
de dsbr.u 1
de ppr.ic 0
de ppr.prr 0
de ppr.psr 0
de ppr.p 1
dpsinit segment table
dpsinit SDWAM

load TestIndirect.oct segment 0 address 0
load TestIndirectA.oct deferred
load TestIndirectB.oct deferred
load TestIndirectC.oct deferred

load UtilsA.oct deferred
load simh_operators.oct deferred

segments lot create
segments create stack 0
segments resolve
segments load deferred
segments lot snap

;set debug stderr
;set cpu debug=trace;regdumpaqi;regdumpidx;addrmod;appending;REGDUMPPR
;set cpu debug=trace;addrmod;appending;REGDUMPPR

g 1 
q

