# veriSynth

A DDS implementation in Verilog, with FSK, PSK, AM capabilities and multiple waveforms.

![block](docs/block.png)
