# ESP32-C5 Device Metadata
#
# Empty [`device.driver`] tables imply `partial` support status.
#
# If you modify a driver support status, run `cargo xtask update-chip-support-table` to
# update the table in the esp-hal README.

[device]
name   = "esp32c5"
arch   = "riscv"
target = "riscv32imac-unknown-none-elf"
cores  = 1
trm    = "https://www.espressif.com/sites/default/files/documentation/esp32-c5_technical_reference_manual_en.pdf"

peripherals = [
    # { name = "AES", interrupts = { peri = "AES" } },
    # { name = "ASSIST_DEBUG", pac = "BUS_MONITOR"},
    { name = "APB_SARADC" },
    # { name = "BITSCRAMBLER" },
    # { name = "CACHE" },
    { name = "CLINT" },
    # { name = "CPU_APM" }, # TODO: verify we need it
    { name = "DMA" },
    { name = "DS" },
    { name = "ECC" },
    { name = "ECDSA" },
    { name = "EFUSE" },
    { name = "ETM", pac = "SOC_ETM" },
    { name = "GPIO" },
    { name = "GPIO_SD", pac = "GPIO_EXT" },
    # { name = "HINF" }, # TODO: add PAC manually later
    { name = "HMAC" },
    { name = "HP_APM" },
    { name = "HP_SYS" },
    { name = "HUK" },
    { name = "I2C_ANA_MST" },
    { name = "I2C0", interrupts = { peri = "I2C" } },
    { name = "I2S0", interrupts = { peri = "I2S0" } },
    # { name = "IEEE802154" }, # TODO: add PAC manually later
    { name = "INTERRUPT_CORE0" },
    # { name = "INTMTX" }, # TODO: verify we need it
    { name = "INTPRI" },
    { name = "IO_MUX" },
    { name = "KEYMNG" },
    # { name = "LEDC" }, # TODO: define later
    { name = "LP_ANA" },
    { name = "LP_AON" },
    # { name = "LP_APM" }, # TODO: add PAC manually later
    { name = "LP_APM0" },
    { name = "LPWR", pac = "LP_CLKRST" }, # TODO: will need more code changes
    # { name = "LP_GPIO" }, # TODO: add PAC manually later
    { name = "LP_I2C0" },
    { name = "LP_I2C_ANA_MST" },
    { name = "LP_IO_MUX" },
    { name = "LP_PERI", pac = "LPPERI" },
    { name = "LP_TEE" },
    { name = "LP_TIMER" },
    { name = "LP_UART" },
    { name = "LP_WDT" },
    { name = "MCPWM0" },
    { name = "MEM_MONITOR" },
    { name = "MODEM_LPCON" },
    { name = "MODEM_SYSCON" },
    # { name = "MODEM0" },
    # { name = "MODEM1" },
    # { name = "MODEM_PWR0" },
    # { name = "MODEM_PWR1" },
    # { name = "OTP_DEBUG" },
    { name = "PARL_IO", interrupts = { peri = "PARL_IO" } },
    { name = "PAU" },
    { name = "PCNT" },
    { name = "PCR" },
    { name = "PMU" },
    # { name = "PSRAM_MEM_MONITOR" },
    { name = "PVT_MONITOR", pac = "PVT" },
    { name = "RMT" },
    { name = "RSA", interrupts = { peri = "RSA" } },
    { name = "SHA", interrupts = { peri = "SHA" } },
    { name = "SLC" },
    # { name = "SLCHOST" }, TODO: add PAC manually later
    # { name = "SPI0" },
    # { name = "SPI1" },
    # { name = "SPI2", interrupts = { peri = "SPI2" } },
    { name = "SYSTEM", pac = "PCR" },
    { name = "SYSTIMER" },
    { name = "TEE" },
    { name = "TIMG0" },
    { name = "TIMG1" },
    { name = "TRACE0", pac = "TRACE" },
    # { name = "TWAI0" }, # TODO: too different from what we know
    # { name = "TWAI1" }, # TODO: too different from what we know
    { name = "UART0", interrupts = { peri = "UART0" } },
    { name = "UART1", interrupts = { peri = "UART1" } },
    { name = "UHCI0" },
    { name = "USB_DEVICE", interrupts = { peri = "USB_DEVICE" } },

    { name = "BT", virtual = true },
    { name = "FLASH", virtual = true },
    { name = "GPIO_DEDICATED", virtual = true },
    { name = "LP_CORE", virtual = true },
    { name = "SW_INTERRUPT", virtual = true },
    { name = "WIFI", virtual = true },
]


symbols = [
    # Additional peripherals defined by us (the developers):
    # "gdma",
    "clic",
    # "lp_core",

    # ROM capabilities
    "rom_crc_le",
    "rom_crc_be",
    "rom_md5_bsd",
]

[device.soc]
cpu_has_csr_pc = true # TODO: VERIFY
cpu_has_prv_mode = true # TODO: VERIFY
rc_fast_clk_default = 17_500_000
rc_slow_clock = 136_000


memory_map = { ranges = [
    { name = "dram", start = 0x4080_0000, end = 0x4086_0000 },
    { name = "dram2_uninit", start = 0, end = 0x4085_E5A0 }, # todo
] }

clocks = { system_clocks = { clock_tree = [
    # High-speed clock sources
    { name = "XTAL_CLK",    type = "source",  values = "40, 48", output = "VALUE * 1_000_000", always_on = true },
    { name = "PLL_CLK",     type = "derived", from = "XTAL_CLK", output = "480_000_000" },
    { name = "RC_FAST_CLK", type = "source",                     output = "20_000_000" },

    # Low-speed clocks
    { name = "XTAL32K_CLK",  type = "source", output = "32768"   },
    { name = "OSC_SLOW_CLK", type = "source", output = "32768"   },
    { name = "RC_SLOW_CLK",  type = "source", output = "130_000" },

    # PLL divider taps (fixed-frequency outputs derived from PLL_CLK)
    { name = "PLL_F22M",  type = "derived", from = "PLL_CLK", output = "22_000_000"  },
    { name = "PLL_F40M",  type = "derived", from = "PLL_CLK", output = "40_000_000"  },
    { name = "PLL_F44M",  type = "derived", from = "PLL_CLK", output = "44_000_000"  },
    { name = "PLL_F48M",  type = "derived", from = "PLL_CLK", output = "48_000_000"  },
    { name = "PLL_F80M",  type = "derived", from = "PLL_CLK", output = "80_000_000"  },
    { name = "PLL_F120M", type = "derived", from = "PLL_CLK", output = "120_000_000" },
    { name = "PLL_F160M", type = "derived", from = "PLL_CLK", output = "160_000_000" },
    { name = "PLL_F240M", type = "derived", from = "PLL_CLK", output = "240_000_000" },

    # SOC clock root (SOC_CLK_SEL: XTAL, RC_FAST, PLL_F160M, PLL_F240M)
    { name = "SOC_ROOT_CLK", type = "mux", variants = [
        { name = "XTAL",      outputs = "XTAL_CLK" },
        { name = "RC_FAST",   outputs = "RC_FAST_CLK" },
        { name = "PLL_F160M", outputs = "PLL_F160M" },
        { name = "PLL_F240M", outputs = "PLL_F240M" },
    ] },
    # CPU_CLK divider: divider = (CPU_DIV_NUM + 1)
    { name = "CPU_CLK", type = "divider", divisors = "0..255", output = "SOC_ROOT_CLK / (DIVISOR + 1)", always_on = true },

    # AHB_CLK divider: divider = (AHB_DIV_NUM + 1)
    { name = "AHB_CLK", type = "divider", divisors = "0..255", output = "SOC_ROOT_CLK / (DIVISOR + 1)", always_on = true },

    # APB_CLK divider: divider = 1, 2, 4 (APB_DIV_NUM = 0, 1, 3)
    { name = "APB_CLK", type = "divider", divisors = "0, 1, 3", output = "AHB_CLK / (DIVISOR + 1)", always_on = true },

    # LP clocks (RTC domain)
    { name = "XTAL_D2_CLK", type = "divider", output = "XTAL_CLK / 2" },
    { name = "LP_FAST_CLK", type = "mux", variants = [
        { name = "RC_FAST",   outputs = "RC_FAST_CLK" },
        { name = "XTAL_D2",   outputs = "XTAL_D2_CLK" },
        { name = "XTAL",      outputs = "XTAL_CLK" },
    ] },
    { name = "LP_SLOW_CLK", type = "mux", variants = [
        { name = "RC_SLOW",     outputs = "RC_SLOW_CLK" },
        { name = "XTAL32K",     outputs = "XTAL32K_CLK" },
        { name = "OSC_SLOW",    outputs = "OSC_SLOW_CLK" },
    ] },

] }, peripheral_clocks = { templates = [
    # templates
    { name = "default_clk_en_template", value = "{{control}}::regs().{{conf_register}}().modify(|_, w| w.{{clk_en_field}}().bit(enable));" },
    { name = "clk_en_template", value = "{{default_clk_en_template}}" },
    { name = "rst_template", value = "{{control}}::regs().{{conf_register}}().modify(|_, w| w.{{rst_field}}().bit(reset));" },
    # substitutions
    { name = "control", value = "crate::peripherals::SYSTEM" },
    { name = "conf_register", value = "{{peripheral}}_conf" },
    { name = "clk_en_field", value = "{{peripheral}}_clk_en" },
    { name = "rst_field", value = "{{peripheral}}_rst_en" },
], peripheral_clocks = [
    # This list mirrors PCR_*_CONF_REG clock gating / reset controls, and adds modeled functional clock muxes where they exist.

    { name = "Uart0", template_params = { conf_register = "uart(0).conf", clk_en_field = "clk_en", rst_field = "rst_en" }, keep_enabled = true, clocks = [
        { name = "FUNCTION_CLOCK", type = "mux", default = "XTAL", variants = [
            { name = "PLL_F80M", outputs = "PLL_F80M" },
            { name = "RC_FAST",  outputs = "RC_FAST_CLK" },
            { name = "XTAL",     outputs = "XTAL_CLK" },
        ] },
        # UART fractional divider (PCR_UART0_SCLK_DIV_NUM/A/B) is not modeled here.
    ] },
    { name = "Uart1", template_params = { conf_register = "uart(1).conf", clk_en_field = "clk_en", rst_field = "rst_en" }, clocks = "Uart0" },

    { name = "I2cExt0", template_params = { peripheral = "i2c0" } },
    { name = "Uhci0",   template_params = { peripheral = "uhci" } },

    { name = "Rmt", template_params = { peripheral = "rmt" }, clocks = [
        { name = "FUNCTION_CLOCK", type = "mux", default = "RC_FAST", variants = [
            { name = "XTAL",     outputs = "XTAL_CLK" },
            { name = "RC_FAST",  outputs = "RC_FAST_CLK" },
            { name = "PLL_F80M", outputs = "PLL_F80M" },
        ] },
        # RMT fractional divider (PCR_RMT_SCLK_DIV_NUM/A/B) is not modeled here.
    ] },

    { name = "Ledc", template_params = { peripheral = "ledc" }, clocks = [
        { name = "FUNCTION_CLOCK", type = "mux", default = "XTAL", variants = [
            { name = "XTAL",     outputs = "XTAL_CLK" },
            { name = "RC_FAST",  outputs = "RC_FAST_CLK" },
            { name = "PLL_F80M", outputs = "PLL_F80M" },
        ] },
    ] },

    { name = "Timg0", template_params = { clk_en_template = "{{default_clk_en_template}} {{peri_clk_template}}", conf_register = "timergroup0_conf", peripheral = "tg0", peri_clk_template = "{{control}}::regs().timergroup0_timer_clk_conf().modify(|_, w| w.tg0_timer_clk_en().bit(enable));" }, keep_enabled = true, clocks = [
        { name = "FUNCTION_CLOCK", type = "mux", default = "XTAL", variants = [
            { name = "XTAL",     outputs = "XTAL_CLK" },
            { name = "RC_FAST",  outputs = "RC_FAST_CLK" },
            { name = "PLL_F48M", outputs = "PLL_F48M" },
        ] },
        { name = "CALIBRATION_CLOCK", type = "mux", default = "XTAL32K", variants = [
            { name = "XTAL32K",  outputs = "XTAL32K_CLK" },
            { name = "OSC_SLOW", outputs = "OSC_SLOW_CLK" },
            { name = "RC_SLOW",  outputs = "RC_SLOW_CLK" },
            { name = "RC_FAST",  outputs = "RC_FAST_CLK" },
        ] },
        { name = "WDT_CLOCK", type = "mux", default = "XTAL", variants = [
            { name = "XTAL",     outputs = "XTAL_CLK" },
            { name = "RC_FAST",  outputs = "RC_FAST_CLK" },
            { name = "PLL_F80M", outputs = "PLL_F80M" },
        ] },
    ] },
    { name = "Timg1", template_params = { clk_en_template = "{{default_clk_en_template}} {{peri_clk_template}}", conf_register = "timergroup1_conf", peripheral = "tg1", peri_clk_template = "{{control}}::regs().timergroup1_timer_clk_conf().modify(|_, w| w.tg1_timer_clk_en().bit(enable));" }, clocks = "Timg0" },

    { name = "Systimer", template_params = { peripheral = "systimer" }, keep_enabled = true, clocks = [
        { name = "FUNCTION_CLOCK", type = "mux", default = "XTAL", variants = [
            { name = "XTAL",    outputs = "XTAL_CLK" },
            { name = "RC_FAST", outputs = "RC_FAST_CLK" },
        ] },
    ] },

    { name = "Twai0", template_params = { peripheral = "twai0" } },
    { name = "Twai1", template_params = { peripheral = "twai1" } },

    { name = "I2s0", template_params = { peripheral = "i2s" } },
    # based on TRM and IDF ?
    # { name = "I2s0", template_params = { peripheral = "i2s" }, clocks = [
    #     { name = "TX_FUNCTION_CLOCK", type = "mux", default = "XTAL", variants = [
    #         { name = "XTAL",      outputs = "XTAL_CLK" },
    #         { name = "PLL_F240M", outputs = "PLL_F240M" },
    #         { name = "PLL_F160M", outputs = "PLL_F160M" },
    #         { name = "MCLK_IN",   outputs = "I2S_MCLK_IN" },
    #     ] },
    #     { name = "RX_FUNCTION_CLOCK", type = "mux", default = "XTAL", variants = [
    #         { name = "XTAL",      outputs = "XTAL_CLK" },
    #         { name = "PLL_F240M", outputs = "PLL_F240M" },
    #         { name = "PLL_F160M", outputs = "PLL_F160M" },
    #         { name = "MCLK_IN",   outputs = "I2S_MCLK_IN" },
    #     ] },
    #     # I2S divider follows: f = f_src / (N + b/a), N is mapped from DIV_NUM; b/a is configured via DIV_X/Y/Z/YN1.
    # ] },

    { name = "ApbSarAdc", template_params = { peripheral = "saradc", clk_en_field = "saradc_reg_clk_en", rst_field = "saradc_reg_rst_en" }, keep_enabled = true, clocks = [
        { name = "FUNCTION_CLOCK", type = "mux", default = "XTAL", variants = [
            { name = "XTAL",     outputs = "XTAL_CLK" },
            { name = "RC_FAST",  outputs = "RC_FAST_CLK" },
            { name = "PLL_F80M", outputs = "PLL_F80M" },
        ] },
        # SARADC divider follows: f = f_src / (N + b/a) (PCR_SARADC_CLKM_DIV_*).
    ] },

    { name = "UsbDevice", keep_enabled = true },
    { name = "Pcnt" },
    { name = "Etm" },

    { name = "Mcpwm0", template_params = { peripheral = "pwm" }, clocks = [
        { name = "FUNCTION_CLOCK", type = "mux", default = "PLL_F160M", variants = [
            { name = "XTAL",      outputs = "XTAL_CLK" },
            { name = "RC_FAST",   outputs = "RC_FAST_CLK" },
            { name = "PLL_F160M", outputs = "PLL_F160M" },
        ] },
    ] },

    # OR LIKE C6? 
    # { name = "ParlIo", template_params = { clk_en_field = "parl_clk_en", rst_field = "parl_rst_en" } },
    { name = "ParlIo", template_params = { clk_en_field = "parl_clk_en", rst_field = "parl_rst_en" }, clocks = [
        { name = "TX_FUNCTION_CLOCK", type = "mux", default = "XTAL", variants = [
            { name = "XTAL",      outputs = "XTAL_CLK" },
            { name = "RC_FAST",   outputs = "RC_FAST_CLK" },
            { name = "PLL_F240M", outputs = "PLL_F240M" },
            # { name = "PIN",       outputs = "PARL_CLK_IN" },
        ] },
        # Parallel IO TX has an integral divisor (PCR_PARL_CLK_TX_DIV_NUM).
    ] },

    { name = "Dma", template_params = { peripheral = "gdma" } },

    # { name = "Spi2", template_params = { peripheral = "spi2" } },

    # Security / crypto clock gates in PCR
    { name = "Aes",  template_params = { peripheral = "aes" } },
    { name = "Sha",  template_params = { peripheral = "sha" } },
    { name = "Rsa",  template_params = { peripheral = "rsa" } },
    { name = "Ecc",  template_params = { peripheral = "ecc" } },
    { name = "Ds",   template_params = { peripheral = "ds" } },
    { name = "Hmac", template_params = { peripheral = "hmac" } },
    # { name = "Sec",  template_params = { peripheral = "sec" } },

    { name = "Trace0", template_params = { peripheral = "trace" } },

] } } 



[device.gpio]
support_status = "supported"
gpio_function = 1
constant_0_input = 0x60
constant_1_input = 0x40
pins = [
    { pin =  0,                                                   analog = { 0 = "XTAL_32K_P" },                 lp = { 0 = "LP_UART_DTRN",    1 = "LP_GPIO0" } },
    { pin =  1,                                                   analog = { 0 = "XTAL_32K_N", 1 = "ADC1_CH0" }, lp = { 0 = "LP_UART_DSRN",    1 = "LP_GPIO1" } },
    { pin =  2,  functions = { 0 = "MTMS",       2 = "FSPIQ" },   analog = {                   1 = "ADC1_CH1" }, lp = { 0 = "LP_UART_RTSN",    1 = "LP_GPIO2", 3 = "LP_I2C_SDA" } },
    { pin =  3,  functions = { 0 = "MTDI" },                      analog = {                   1 = "ADC1_CH2" }, lp = { 0 = "LP_UART_CTSN",    1 = "LP_GPIO3", 3 = "LP_I2C_SCL" } },
    { pin =  4,  functions = { 0 = "MTCK",       2 = "FSPIHD" },  analog = {                   1 = "ADC1_CH3" }, lp = { 0 = "LP_UART_RXD_PAD", 1 = "LP_GPIO4" } },
    { pin =  5,  functions = { 0 = "MTDO",       2 = "FSPIWP" },  analog = {                   1 = "ADC1_CH4" }, lp = { 0 = "LP_UART_TXD_PAD", 1 = "LP_GPIO5" } },
    { pin =  6,  functions = {                   2 = "FSPICLK" }, analog = {                   1 = "ADC1_CH5" }, lp = {                        1 = "LP_GPIO6" } },
    { pin =  7,  functions = { 0 = "SDIO_DATA1", 2 = "FSPID" } },
    { pin =  8,  functions = { 0 = "SDIO_DATA0" },                analog = { 0 = "ZCD0" } },
    { pin =  9,  functions = { 0 = "SDIO_CLK" },                  analog = { 0 = "ZCD1" } },
    { pin =  10, functions = { 0 = "SDIO_CMD",   2 = "FSPICS0" } },
    { pin =  11, functions = { 0 = "U0TXD" } },
    { pin =  12, functions = { 0 = "U0RXD" } },
    { pin =  13, functions = { 0 = "SDIO_DATA3" },                analog = { 0 = "USB_DM" } },
    { pin =  14, functions = { 0 = "SDIO_DATA2" },                analog = { 0 = "USB_DP" } },
    { pin =  23 },
    { pin =  24 },
    { pin =  25 },
    { pin =  26 },
    { pin =  27 },
    { pin =  28 },
]
input_signals = [
    { name = "U0RXD",               id = 6 },
    { name = "U0CTS",               id = 7 },
    { name = "U0DSR",               id = 8 },
    { name = "U1RXD",               id = 9 },
    { name = "U1CTS",               id = 10 },
    { name = "U1DSR",               id = 11 },
    { name = "I2S_MCLK",            id = 12 },
    { name = "I2SO_BCK",            id = 13 },
    { name = "I2SO_WS",             id = 14 },
    { name = "I2SI_SD",             id = 15 },
    { name = "I2SI_BCK",            id = 16 },
    { name = "I2SI_WS",             id = 17 },
    { name = "CPU_GPIO_IN0",        id = 27 },
    { name = "CPU_GPIO_IN1",        id = 28 },
    { name = "CPU_GPIO_IN2",        id = 29 },
    { name = "CPU_GPIO_IN3",        id = 30 },
    { name = "CPU_GPIO_IN4",        id = 31 },
    { name = "CPU_GPIO_IN5",        id = 32 },
    { name = "CPU_GPIO_IN6",        id = 33 },
    { name = "CPU_GPIO_IN7",        id = 34 },
    { name = "USB_JTAG_TDO_BRIDGE", id = 35 },
    { name = "I2CEXT0_SCL",         id = 46 },
    { name = "I2CEXT0_SDA",         id = 47 },
    { name = "PARL_RX_DATA0",       id = 48 },
    { name = "PARL_RX_DATA1",       id = 49 },
    { name = "PARL_RX_DATA2",       id = 50 },
    { name = "PARL_RX_DATA3",       id = 51 },
    { name = "PARL_RX_DATA4",       id = 52 },
    { name = "PARL_RX_DATA5",       id = 53 },
    { name = "PARL_RX_DATA6",       id = 54 },
    { name = "PARL_RX_DATA7",       id = 55 },
    { name = "FSPICLK",             id = 56 },
    { name = "FSPIQ",               id = 57 },
    { name = "FSPID",               id = 58 },
    { name = "FSPIHD",              id = 59 },
    { name = "FSPIWP",              id = 60 },
    { name = "FSPICS0",             id = 61 },
    { name = "PARL_RX_CLK",         id = 62 },
    { name = "PARL_TX_CLK",         id = 63 },
    { name = "RMT_SIG_0",           id = 64 },
    { name = "RMT_SIG_1",           id = 65 },
    { name = "TWAI0_RX",            id = 66 },
    { name = "TWAI1_RX",            id = 70 },
    { name = "PCNT0_RST",           id = 76 },
    { name = "PCNT1_RST",           id = 77 },
    { name = "PCNT2_RST",           id = 78 },
    { name = "PCNT3_RST",           id = 79 },
    { name = "PWM0_SYNC0",          id = 80 },
    { name = "PWM0_SYNC1",          id = 81 },
    { name = "PWM0_SYNC2",          id = 82 },
    { name = "PWM0_F0",             id = 83 },
    { name = "PWM0_F1",             id = 84 },
    { name = "PWM0_F2",             id = 85 },
    { name = "PWM0_CAP0",           id = 86 },
    { name = "PWM0_CAP1",           id = 87 },
    { name = "PWM0_CAP2",           id = 88 },
    { name = "SIG_IN_FUNC97",       id = 97 },
    { name = "SIG_IN_FUNC98",       id = 98 },
    { name = "SIG_IN_FUNC99",       id = 99 },
    { name = "SIG_IN_FUNC100",      id = 100 },
    { name = "PCNT0_SIG_CH0",       id = 101 },
    { name = "PCNT0_SIG_CH1",       id = 102 },
    { name = "PCNT0_CTRL_CH0",      id = 103 },
    { name = "PCNT0_CTRL_CH1",      id = 104 },
    { name = "PCNT1_SIG_CH0",       id = 105 },
    { name = "PCNT1_SIG_CH1",       id = 106 },
    { name = "PCNT1_CTRL_CH0",      id = 107 },
    { name = "PCNT1_CTRL_CH1",      id = 108 },
    { name = "PCNT2_SIG_CH0",       id = 109 },
    { name = "PCNT2_SIG_CH1",       id = 110 },
    { name = "PCNT2_CTRL_CH0",      id = 111 },
    { name = "PCNT2_CTRL_CH1",      id = 112 },
    { name = "PCNT3_SIG_CH0",       id = 113 },
    { name = "PCNT3_SIG_CH1",       id = 114 },
    { name = "PCNT3_CTRL_CH0",      id = 115 },
    { name = "PCNT3_CTRL_CH1",      id = 116 },

    { name = "SDIO_CLK" },
    { name = "SDIO_CMD" },
    { name = "SDIO_DATA0" },
    { name = "SDIO_DATA1" },
    { name = "SDIO_DATA2" },
    { name = "SDIO_DATA3" },

    { name = "MTDI" },
    { name = "MTDO" },
    { name = "MTCK" },
    { name = "MTMS" },
]
output_signals = [
    { name = "LEDC_LS_SIG0",     id = 0 },
    { name = "LEDC_LS_SIG1",     id = 1 },
    { name = "LEDC_LS_SIG2",     id = 2 },
    { name = "LEDC_LS_SIG3",     id = 3 },
    { name = "LEDC_LS_SIG4",     id = 4 },
    { name = "LEDC_LS_SIG5",     id = 5 },
    { name = "U0TXD",            id = 6 },
    { name = "U0RTS",            id = 7 },
    { name = "U0DTR",            id = 8 },
    { name = "U1TXD",            id = 9 },
    { name = "U1RTS",            id = 10 },
    { name = "U1DTR",            id = 11 },
    { name = "I2S_MCLK",         id = 12 },
    { name = "I2SO_BCK",         id = 13 },
    { name = "I2SO_WS",          id = 14 },
    { name = "I2SO_SD",          id = 15 },
    { name = "I2SI_BCK",         id = 16 },
    { name = "I2SI_WS",          id = 17 },
    { name = "I2SO_SD1",         id = 18 },
    { name = "CPU_GPIO_OUT0",    id = 27 },
    { name = "CPU_GPIO_OUT1",    id = 28 },
    { name = "CPU_GPIO_OUT2",    id = 29 },
    { name = "CPU_GPIO_OUT3",    id = 30 },
    { name = "CPU_GPIO_OUT4",    id = 31 },
    { name = "CPU_GPIO_OUT5",    id = 32 },
    { name = "CPU_GPIO_OUT6",    id = 33 },
    { name = "CPU_GPIO_OUT7",    id = 34 },
    { name = "I2CEXT0_SCL",      id = 46 },
    { name = "I2CEXT0_SDA",      id = 47 },
    { name = "PARL_TX_DATA0",    id = 48 },
    { name = "PARL_TX_DATA1",    id = 49 },
    { name = "PARL_TX_DATA2",    id = 50 },
    { name = "PARL_TX_DATA3",    id = 51 },
    { name = "PARL_TX_DATA4",    id = 52 },
    { name = "PARL_TX_DATA5",    id = 53 },
    { name = "PARL_TX_DATA6",    id = 54 },
    { name = "PARL_TX_DATA7",    id = 55 },
    { name = "FSPICLK",          id = 56 },
    { name = "FSPIQ",            id = 57 },
    { name = "FSPID",            id = 58 },
    { name = "FSPIHD",           id = 59 },
    { name = "FSPIWP",           id = 60 },
    { name = "FSPICS0",          id = 61 },
    { name = "PARL_RX_CLK",      id = 62 },
    { name = "PARL_TX_CLK",      id = 63 },
    { name = "RMT_SIG_0",        id = 64 },
    { name = "RMT_SIG_1",        id = 65 },
    { name = "TWAI0_TX",         id = 66 },
    { name = "TWAI0_BUS_OFF_ON", id = 67 },
    { name = "TWAI0_CLKOUT",     id = 68 },
    { name = "TWAI0_STANDBY",    id = 69 },
    { name = "TWAI1_TX",         id = 70 },
    { name = "TWAI1_BUS_OFF_ON", id = 71 },
    { name = "TWAI1_CLKOUT",     id = 72 },
    { name = "TWAI1_STANDBY",    id = 73 },
    { name = "GPIO_SD0",         id = 76 },
    { name = "GPIO_SD1",         id = 77 },
    { name = "GPIO_SD2",         id = 78 },
    { name = "GPIO_SD3",         id = 79 },
    { name = "PWM0_0A",          id = 80 },
    { name = "PWM0_0B",          id = 81 },
    { name = "PWM0_1A",          id = 82 },
    { name = "PWM0_1B",          id = 83 },
    { name = "PWM0_2A",          id = 84 },
    { name = "PWM0_2B",          id = 85 },
    { name = "PARL_TX_CS",       id = 86 },
    { name = "SIG_IN_FUNC97",    id = 97 },
    { name = "SIG_IN_FUNC98",    id = 98 },
    { name = "SIG_IN_FUNC99",    id = 99 },
    { name = "SIG_IN_FUNC100",   id = 100 },
    { name = "FSPICS1",          id = 101 },
    { name = "FSPICS2",          id = 102 },
    { name = "FSPICS3",          id = 103 },
    { name = "FSPICS4",          id = 104 },
    { name = "FSPICS5",          id = 105 },
    { name = "GPIO",             id = 256 }
]

# # TODO: Verify
# [device.i2c_master]
# support_status = "supported"
# instances = [
#     { name = "i2c0", sys_instance = "I2cExt0", scl = "I2CEXT0_SCL", sda = "I2CEXT0_SDA" },
# ]
# has_fsm_timeouts = true
# has_hw_bus_clear = true
# ll_intr_mask = 0x3ffff
# fifo_size = 32
# has_bus_timeout_enable = true
# max_bus_timeout = 0x1F
# can_estimate_nack_reason = true
# has_conf_update = true
# has_reliable_fsm_reset = true
# has_arbitration_en = true
# has_tx_fifo_watermark = true
# bus_timeout_is_exponential = true

# # [device.i2c_slave]
# # support_status = "not_supported"

[device.interrupts]
support_status = "partial"
status_registers = 3 # TODO: Verify
software_interrupt_count = 4
software_interrupt_delay = 14 # TODO: Verify

# # TODO: VERIFY
[device.rmt]
support_status = "partial"
ram_start = 0x60006400
channel_ram_size = 48
channels = ["Tx", "Tx", "Rx", "Rx"]
has_tx_immediate_stop = true
has_tx_loop_count = true
has_tx_loop_auto_stop = true
has_tx_carrier_data_only = true
has_tx_sync = true
has_rx_wrap = true
has_rx_demodulation = true
clock_sources.supported = [ "None", "Pll80MHz", "RcFast", "Xtal" ]
clock_sources.default = "RcFast"

# [device.spi_master]
# support_status = "supported"
# instances = [
#     { name = "spi2", sys_instance = "Spi2", sclk = "FSPICLK", sio = ["FSPID", "FSPIQ", "FSPIWP", "FSPIHD"], cs = ["FSPICS0", "FSPICS1", "FSPICS2", "FSPICS3", "FSPICS4", "FSPICS5"] },
# ]

[device.rsa]
support_status = "partial"
size_increment = 32
memory_size_bytes = 384

[device.sha]
support_status = "partial"
dma = true
algo = { sha1 = 0, sha224 = 1, sha256 = 2 }

# # [device.spi_slave]
# # instances = [
# #     { name = "spi2", sys_instance = "Spi2", sclk = "FSPICLK",  mosi = "FSPID",  miso = "FSPIQ",  cs = "FSPICS0" },
# # ]

# [device.uart]
# support_status = "supported"
# instances = [
#     { name = "uart0", sys_instance = "Uart0", tx = "U0TXD", rx = "U0RXD", cts = "U0CTS", rts = "U0RTS" },
#     { name = "uart1", sys_instance = "Uart1", tx = "U1TXD", rx = "U1RXD", cts = "U1CTS", rts = "U1RTS" },
# ]
# ram_size = 128
# peripheral_controls_mem_clk = true # TODO: VERIFY

# [device.lp_uart]
# support_status = "not_supported"
# ram_size = 32

# ## Miscellaneous
# [device.dma]
# [device.io_mux]
# [device.systimer]