# 
# Copyright 1995-2018 Mentor Graphics Corporation.
# All Rights Reserved.
# 
# THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION 
# WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# 
# THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION
# 552.  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE
# UNDER THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# 
# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019
# 
# log created Tue Dec 17 20:33:40 2019 by hz2619 on cadpc14
# 
# 
# Command: netlist elaborate
# Command arguments:
#     -zdb
#       /homes/user/stud/fall19/hz2619/hanoi43/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
#     -tool propcheck
#     -d move_disk
# 
# 
## Elaborating Design...
# Reading MTI mapping for library mapping
# Writing all MTI mappings to vmap output ...
# 
# Top level modules:
# 	move_disk
# 
# Analyzing design...
# -- Loading module z0in_work.move_disk
# Optimizing 1 design-unit (inlining 0/1 module instances):
# -- Optimizing module z0in_work.move_disk(fast)
# Optimized design name is zi_opt_csl_1442229464_1
# End of log Tue Dec 17 20:33:42 2019
# 
# 
# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019
# 
# log created Tue Dec 17 20:33:42 2019 by hz2619 on cadpc14
# 
# 
# Command: netlist create
# Command arguments:
#     -zdb
#       /homes/user/stud/fall19/hz2619/hanoi43/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
#     -tool propcheck
#     -d move_disk
# 
# 
## Synthesizing netlist...
# Processing module 'move_disk'
# Elaborating module 'move_disk'.
# 
##Time Taken (Synthesis) = 800000.000000 ticks = 0.800000 secs
# 
# End of log Tue Dec 17 20:33:43 2019
# 
# 
# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019
# 
# log created Tue Dec 17 20:33:43 2019 by hz2619 on cadpc14
# 
# 
# Command: formal compile
# Command arguments:
#     -zdb
#       /homes/user/stud/fall19/hz2619/hanoi43/quickstart_propcheck/Output_Results/qcache/DB/zdb_1
#     -d move_disk
# 
# 
## Processing Formal Logic...
# Processing module 'move_disk'
# Restoring module 'move_disk'.
# Flattening design 'move_disk'.
# Info    : Detected reset.  Reset: rst, polarity: synchronous, active: high.  [netlist-12]
# Info    : Detected clock.  Clock: clk, polarity: posedge.  [netlist-11]
# Design is processed for formal verification.  Design 'move_disk'.
# 
# Clocks
# ------------------------------------------------------------------------------
# Port                                   Period         Waveform    Edges
# ------------------------------------------------------------------------------
# clk                                        10              0 5    PE   
# ------------------------------------------------------------------------------
# 
# Blackboxes
# ------------------------------------------------------------------------------
# Module name                                                Reason
# ------------------------------------------------------------------------------
# <no blackboxed modules>
# ------------------------------------------------------------------------------
# 
# Inferred directives
# ------------------------------------------------------------------------------
# <no inferred directives>
# ------------------------------------------------------------------------------
# 
# Design is linked for formal analysis.  Design 'move_disk'.
# Formal model has been created.
# 
# Property Summary
# -------------------------------------------------------------------------------
# Total  Directives :65
# Assert Directives :58
# Assume Directives :0
# Cover  Directives :7
# 
# SVA Summary
# -------------------------------------------------------------------------------
# SVA Directive Type        Directives           Checkers
# -------------------------------------------------------------------------------
# Assert                        58                  58
# Assume                         0                   0
# Cover                          7                   7
# -------------------------------------------------------------------------------
# 
# To see results in the GUI run:
# qverify /homes/user/stud/fall19/hz2619/hanoi43/quickstart_propcheck/Output_Results/formal_compile.db
# 
# 
# Message Summary
# ---------------------------------------------------------------------------
# Count  Type     Message ID         Summary
# ---------------------------------------------------------------------------
#     1  Info     netlist-11         Detected clock.
#     1  Info     netlist-12         Detected reset.
# 
# Final Process Statistics: Max memory 714MB, CPU time 2s, Total time 4s
# End of log Tue Dec 17 20:33:44 2019
# 
# 
# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019
# 
# 
# Command-line arguments:
# 	-jobs 4 \ 
# 	-init qs_files/twoersofhanoi.init \ 
# 	-timeout 5m 
# 
# Warning : Deprecated option to '* verify' command.  Option '-init'. Use 'formal init' directive instead.  [formal-303]
# Info    : Using initialization sequence file to initialize design state.  File '/homes/user/stud/fall19/hz2619/hanoi43/quickstart_propcheck/qs_files/twoersofhanoi.init'.  [formal-205]
# Applying synthesis semantics to design: move_disk
# [00:00:00] Status: Done 0/65, Update 0/65, Proof radius min=0, avg=0.00, Mem=0GB
# [00:00:00] Established connection with process, Hostname=cadpc14, pid=4985.
# [00:00:00] Established connection with process, Hostname=cadpc14, pid=4988.
# [00:00:00] Established connection with process, Hostname=cadpc14, pid=4992.
# [00:00:00] Established connection with process, Hostname=cadpc14, pid=4995.
# [00:00:00] Proven: assert_bigsmall_disk_0_32_32
# [00:00:00] Covered @1: cover_top_disk_1_1
# [00:00:00] Covered @1: cover_top_disk_1_2
# [00:00:00] Covered @1: cover_top_disk_1_3
# [00:00:00] Covered @1: cover_test_rod_0_0
# [00:00:00] Covered @1: cover_test_rod_0_1
# [00:00:00] Covered @1: cover_test_rod_0_2
# [00:00:00] Covered @1: cover_test_rod_0_3
# [00:00:00] Proven: assert_bigsmall_disk_1_32_10
# [00:00:01] Proven: assert_bigsmall_disk_1_32_32
# [00:00:01] Proven: assert_bigsmall_disk_2_32_10
# [00:00:02] Proven: assert_bigsmall_disk_2_41_21
# [00:00:02] Proven: assert_bigsmall_disk_0_21_21
# [00:00:02] Proven: assert_bigsmall_disk_2_32_21
# [00:00:02] Proven: assert_bigsmall_disk_1_21_10
# [00:00:02] Proven: assert_bigsmall_disk_1_21_21
# [00:00:02] Proven: assert_bigsmall_disk_0_31_10
# [00:00:03] Proven: assert_bigsmall_disk_1_21_32
# [00:00:03] Proven: assert_bigsmall_disk_0_42_32
# [00:00:03] Proven: assert_bigsmall_disk_2_21_10
# [00:00:03] Proven: assert_bigsmall_disk_1_42_10
# [00:00:03] Proven: assert_bigsmall_disk_2_21_21
# [00:00:04] Proven: assert_bigsmall_disk_1_42_21
# [00:00:04] Proven: assert_bigsmall_disk_1_31_10
# [00:00:04] Proven: assert_bigsmall_disk_2_21_32
# [00:00:04] Proven: assert_bigsmall_disk_0_32_10
# [00:00:04] Proven: assert_bigsmall_disk_1_31_21
# [00:00:05] Proven: assert_bigsmall_disk_2_43_32
# [00:00:05] Proven: assert_bigsmall_disk_2_31_10
# [00:00:05] Proven: assert_bigsmall_disk_2_42_32
# [00:00:05] Proven: assert_bigsmall_disk_0_43_10
# [00:00:05] Proven: assert_bigsmall_disk_0_43_21
# [00:00:05] Proven: assert_bigsmall_disk_0_43_32
# [00:00:05] Proven: assert_bigsmall_disk_1_43_10
# [00:00:05] Proven: assert_bigsmall_disk_1_43_21
# [00:00:05] Proven: assert_bigsmall_disk_2_31_21
# [00:00:05] Proven: assert_bigsmall_disk_1_43_32
# [00:00:05] Proven: assert_bigsmall_disk_2_43_10
# [00:00:05] Proven: assert_bigsmall_disk_2_31_32
# [00:00:05] Proven: assert_bigsmall_disk_1_41_32
# [00:00:05] Proven: assert_bigsmall_disk_0_41_10
# [00:00:05] Proven: assert_bigsmall_disk_1_41_21
# [00:00:05] Proven: assert_bigsmall_disk_0_41_21
# [00:00:05] Proven: assert_bigsmall_disk_0_41_32
# [00:00:05] Proven: assert_bigsmall_disk_1_41_10
# [00:00:05] Proven: assert_bigsmall_disk_2_32_32
# [00:00:05] Proven: assert_bigsmall_disk_0_31_21
# [00:00:05] Proven: assert_bigsmall_disk_0_21_10
# [00:00:05] Proven: assert_bigsmall_disk_0_21_32
# [00:00:05] Proven: assert_bigsmall_disk_0_31_32
# [00:00:05] Proven: assert_bigsmall_disk_0_32_21
# [00:00:05] Proven: assert_bigsmall_disk_1_31_32
# [00:00:05] Proven: assert_bigsmall_disk_0_42_21
# [00:00:05] Proven: assert_bigsmall_disk_1_42_32
# [00:00:05] Proven: assert_bigsmall_disk_2_42_21
# [00:00:05] Proven: assert_bigsmall_disk_2_42_10
# [00:00:05] Proven: assert_bigsmall_disk_2_43_21
# [00:00:05] Proven: assert_bigsmall_disk_2_41_10
# [00:00:05] Proven: assert_bigsmall_disk_2_41_32
# [00:00:05] Proven: assert_bigsmall_disk_0_42_10
# [00:00:05] Fired @16: my_assert
# [00:00:05] Fired @16: assert_top_disk_1_1
# [00:00:05] Proven: assert_bigsmall_disk_1_32_21
# [00:00:05] Fired @16: assert_top_disk_1_2
# [00:00:05] Fired @16: assert_top_disk_1_3
# [00:00:05] Status: Done 65/65, Update 65/65, Proof radius min=N/A, avg=N/A, Mem=1GB
# 
# ---------------------------------------
# Property Summary                  Count
# ---------------------------------------
# Assumed                               0
# Proven                               54
# Covered                               7
# Inconclusive                          0
# Fired                                 4
# Uncoverable                           0
# ---------------------------------------
# Total                                65
# ---------------------------------------
# 
# 
# --------- Process Statistics ----------
# Elapsed Time                       5 s 
# -------- Orchestration Process --------
# ------------ cadpc14:4976 -------------
# CPU Time                           0 s 
# Peak Memory                      0.4 GB
# ---------- Engine Processes -----------
# ------------ cadpc14:4985 -------------
# CPU Time                           6 s 
# Peak Memory                      0.1 GB
# CPU Utilization                  100 % 
# ------------ cadpc14:4988 -------------
# CPU Time                           6 s 
# Peak Memory                      0.3 GB
# CPU Utilization                  100 % 
# ------------ cadpc14:4992 -------------
# CPU Time                           6 s 
# Peak Memory                      0.1 GB
# CPU Utilization                  100 % 
# ------------ cadpc14:4995 -------------
# CPU Time                           6 s 
# Peak Memory                      0.1 GB
# CPU Utilization                  100 % 
# ---------------------------------------
# 
# 
# Message Summary
# ---------------------------------------------------------------------------
# Count  Type     Message ID         Summary
# ---------------------------------------------------------------------------
#     1  Warning  formal-303         Deprecated option to '* verify' command.
#     1  Info     formal-205         Using initialization sequence file to initialize design state.
# 
# Final Process Statistics: Peak Memory 0.35GB, Cumulative CPU Time 24s, Elapsed Time 5s
# 
# To see results in the GUI run:
# qverify /homes/user/stud/fall19/hz2619/hanoi43/quickstart_propcheck/Output_Results/formal_verify.db
# 
