namespace = "Compile"
expectation = "Pass"
outputs = [[{ compile = [{ initial_ast = "86a0d996309dda9eb9d5d8d1dd58275a442e24a4296e7761207f85ebc97b1ba1", unrolled_ast = "153f96fcbc0c0f45415da3085c406640815c852ad327c76d6e8d8fe3af9f2d09", ssa_ast = "1d04b66f057e99f5076d7e6816b47577f1d7f3407f0797467ab557fceeff6c64", flattened_ast = "3bc8b99426e5a6d95490c818d6cff99a74cd3db9c70187a19e7be759895d864e", destructured_ast = "7ee7756805874849eb37d344a527371984f76ae13165f9cbc9ab33f75cc801fc", inlined_ast = "7ee7756805874849eb37d344a527371984f76ae13165f9cbc9ab33f75cc801fc", dce_ast = "cac2fe278c366bd9ddfc1281b9dd5058c61b5a68c398f1da2bbc8314d2e4d155", bytecode = """
program test.aleo;

function fixed_iteration_interest:
    input r0 as u32.private;
    input r1 as u32.public;
    mul r0 r1 into r2;
    div r2 100u32 into r3;
    add r0 r3 into r4;
    mul r4 r1 into r5;
    div r5 100u32 into r6;
    add r4 r6 into r7;
    mul r7 r1 into r8;
    div r8 100u32 into r9;
    add r7 r9 into r10;
    mul r10 r1 into r11;
    div r11 100u32 into r12;
    add r10 r12 into r13;
    mul r13 r1 into r14;
    div r14 100u32 into r15;
    add r13 r15 into r16;
    mul r16 r1 into r17;
    div r17 100u32 into r18;
    add r16 r18 into r19;
    mul r19 r1 into r20;
    div r20 100u32 into r21;
    add r19 r21 into r22;
    mul r22 r1 into r23;
    div r23 100u32 into r24;
    add r22 r24 into r25;
    mul r25 r1 into r26;
    div r26 100u32 into r27;
    add r25 r27 into r28;
    mul r28 r1 into r29;
    div r29 100u32 into r30;
    add r28 r30 into r31;
    output r31 as u32.private;

function bounded_iteration_interest:
    input r0 as u32.private;
    input r1 as u32.public;
    input r2 as u8.private;
    lte r2 50u8 into r3;
    assert.eq r3 true;
    lt 0u8 r2 into r4;
    mul r0 r1 into r5;
    div r5 100u32 into r6;
    add r0 r6 into r7;
    ternary r4 r7 r0 into r8;
    lt 1u8 r2 into r9;
    mul r8 r1 into r10;
    div r10 100u32 into r11;
    add r8 r11 into r12;
    ternary r9 r12 r8 into r13;
    lt 2u8 r2 into r14;
    mul r13 r1 into r15;
    div r15 100u32 into r16;
    add r13 r16 into r17;
    ternary r14 r17 r13 into r18;
    lt 3u8 r2 into r19;
    mul r18 r1 into r20;
    div r20 100u32 into r21;
    add r18 r21 into r22;
    ternary r19 r22 r18 into r23;
    lt 4u8 r2 into r24;
    mul r23 r1 into r25;
    div r25 100u32 into r26;
    add r23 r26 into r27;
    ternary r24 r27 r23 into r28;
    lt 5u8 r2 into r29;
    mul r28 r1 into r30;
    div r30 100u32 into r31;
    add r28 r31 into r32;
    ternary r29 r32 r28 into r33;
    lt 6u8 r2 into r34;
    mul r33 r1 into r35;
    div r35 100u32 into r36;
    add r33 r36 into r37;
    ternary r34 r37 r33 into r38;
    lt 7u8 r2 into r39;
    mul r38 r1 into r40;
    div r40 100u32 into r41;
    add r38 r41 into r42;
    ternary r39 r42 r38 into r43;
    lt 8u8 r2 into r44;
    mul r43 r1 into r45;
    div r45 100u32 into r46;
    add r43 r46 into r47;
    ternary r44 r47 r43 into r48;
    lt 9u8 r2 into r49;
    mul r48 r1 into r50;
    div r50 100u32 into r51;
    add r48 r51 into r52;
    ternary r49 r52 r48 into r53;
    lt 10u8 r2 into r54;
    mul r53 r1 into r55;
    div r55 100u32 into r56;
    add r53 r56 into r57;
    ternary r54 r57 r53 into r58;
    lt 11u8 r2 into r59;
    mul r58 r1 into r60;
    div r60 100u32 into r61;
    add r58 r61 into r62;
    ternary r59 r62 r58 into r63;
    lt 12u8 r2 into r64;
    mul r63 r1 into r65;
    div r65 100u32 into r66;
    add r63 r66 into r67;
    ternary r64 r67 r63 into r68;
    lt 13u8 r2 into r69;
    mul r68 r1 into r70;
    div r70 100u32 into r71;
    add r68 r71 into r72;
    ternary r69 r72 r68 into r73;
    lt 14u8 r2 into r74;
    mul r73 r1 into r75;
    div r75 100u32 into r76;
    add r73 r76 into r77;
    ternary r74 r77 r73 into r78;
    lt 15u8 r2 into r79;
    mul r78 r1 into r80;
    div r80 100u32 into r81;
    add r78 r81 into r82;
    ternary r79 r82 r78 into r83;
    lt 16u8 r2 into r84;
    mul r83 r1 into r85;
    div r85 100u32 into r86;
    add r83 r86 into r87;
    ternary r84 r87 r83 into r88;
    lt 17u8 r2 into r89;
    mul r88 r1 into r90;
    div r90 100u32 into r91;
    add r88 r91 into r92;
    ternary r89 r92 r88 into r93;
    lt 18u8 r2 into r94;
    mul r93 r1 into r95;
    div r95 100u32 into r96;
    add r93 r96 into r97;
    ternary r94 r97 r93 into r98;
    lt 19u8 r2 into r99;
    mul r98 r1 into r100;
    div r100 100u32 into r101;
    add r98 r101 into r102;
    ternary r99 r102 r98 into r103;
    lt 20u8 r2 into r104;
    mul r103 r1 into r105;
    div r105 100u32 into r106;
    add r103 r106 into r107;
    ternary r104 r107 r103 into r108;
    lt 21u8 r2 into r109;
    mul r108 r1 into r110;
    div r110 100u32 into r111;
    add r108 r111 into r112;
    ternary r109 r112 r108 into r113;
    lt 22u8 r2 into r114;
    mul r113 r1 into r115;
    div r115 100u32 into r116;
    add r113 r116 into r117;
    ternary r114 r117 r113 into r118;
    lt 23u8 r2 into r119;
    mul r118 r1 into r120;
    div r120 100u32 into r121;
    add r118 r121 into r122;
    ternary r119 r122 r118 into r123;
    lt 24u8 r2 into r124;
    mul r123 r1 into r125;
    div r125 100u32 into r126;
    add r123 r126 into r127;
    ternary r124 r127 r123 into r128;
    lt 25u8 r2 into r129;
    mul r128 r1 into r130;
    div r130 100u32 into r131;
    add r128 r131 into r132;
    ternary r129 r132 r128 into r133;
    lt 26u8 r2 into r134;
    mul r133 r1 into r135;
    div r135 100u32 into r136;
    add r133 r136 into r137;
    ternary r134 r137 r133 into r138;
    lt 27u8 r2 into r139;
    mul r138 r1 into r140;
    div r140 100u32 into r141;
    add r138 r141 into r142;
    ternary r139 r142 r138 into r143;
    lt 28u8 r2 into r144;
    mul r143 r1 into r145;
    div r145 100u32 into r146;
    add r143 r146 into r147;
    ternary r144 r147 r143 into r148;
    lt 29u8 r2 into r149;
    mul r148 r1 into r150;
    div r150 100u32 into r151;
    add r148 r151 into r152;
    ternary r149 r152 r148 into r153;
    lt 30u8 r2 into r154;
    mul r153 r1 into r155;
    div r155 100u32 into r156;
    add r153 r156 into r157;
    ternary r154 r157 r153 into r158;
    lt 31u8 r2 into r159;
    mul r158 r1 into r160;
    div r160 100u32 into r161;
    add r158 r161 into r162;
    ternary r159 r162 r158 into r163;
    lt 32u8 r2 into r164;
    mul r163 r1 into r165;
    div r165 100u32 into r166;
    add r163 r166 into r167;
    ternary r164 r167 r163 into r168;
    lt 33u8 r2 into r169;
    mul r168 r1 into r170;
    div r170 100u32 into r171;
    add r168 r171 into r172;
    ternary r169 r172 r168 into r173;
    lt 34u8 r2 into r174;
    mul r173 r1 into r175;
    div r175 100u32 into r176;
    add r173 r176 into r177;
    ternary r174 r177 r173 into r178;
    lt 35u8 r2 into r179;
    mul r178 r1 into r180;
    div r180 100u32 into r181;
    add r178 r181 into r182;
    ternary r179 r182 r178 into r183;
    lt 36u8 r2 into r184;
    mul r183 r1 into r185;
    div r185 100u32 into r186;
    add r183 r186 into r187;
    ternary r184 r187 r183 into r188;
    lt 37u8 r2 into r189;
    mul r188 r1 into r190;
    div r190 100u32 into r191;
    add r188 r191 into r192;
    ternary r189 r192 r188 into r193;
    lt 38u8 r2 into r194;
    mul r193 r1 into r195;
    div r195 100u32 into r196;
    add r193 r196 into r197;
    ternary r194 r197 r193 into r198;
    lt 39u8 r2 into r199;
    mul r198 r1 into r200;
    div r200 100u32 into r201;
    add r198 r201 into r202;
    ternary r199 r202 r198 into r203;
    lt 40u8 r2 into r204;
    mul r203 r1 into r205;
    div r205 100u32 into r206;
    add r203 r206 into r207;
    ternary r204 r207 r203 into r208;
    lt 41u8 r2 into r209;
    mul r208 r1 into r210;
    div r210 100u32 into r211;
    add r208 r211 into r212;
    ternary r209 r212 r208 into r213;
    lt 42u8 r2 into r214;
    mul r213 r1 into r215;
    div r215 100u32 into r216;
    add r213 r216 into r217;
    ternary r214 r217 r213 into r218;
    lt 43u8 r2 into r219;
    mul r218 r1 into r220;
    div r220 100u32 into r221;
    add r218 r221 into r222;
    ternary r219 r222 r218 into r223;
    lt 44u8 r2 into r224;
    mul r223 r1 into r225;
    div r225 100u32 into r226;
    add r223 r226 into r227;
    ternary r224 r227 r223 into r228;
    lt 45u8 r2 into r229;
    mul r228 r1 into r230;
    div r230 100u32 into r231;
    add r228 r231 into r232;
    ternary r229 r232 r228 into r233;
    lt 46u8 r2 into r234;
    mul r233 r1 into r235;
    div r235 100u32 into r236;
    add r233 r236 into r237;
    ternary r234 r237 r233 into r238;
    lt 47u8 r2 into r239;
    mul r238 r1 into r240;
    div r240 100u32 into r241;
    add r238 r241 into r242;
    ternary r239 r242 r238 into r243;
    lt 48u8 r2 into r244;
    mul r243 r1 into r245;
    div r245 100u32 into r246;
    add r243 r246 into r247;
    ternary r244 r247 r243 into r248;
    lt 49u8 r2 into r249;
    mul r248 r1 into r250;
    div r250 100u32 into r251;
    add r248 r251 into r252;
    ternary r249 r252 r248 into r253;
    ternary false r253 r253 into r254;
    ternary false r248 r254 into r255;
    ternary false r243 r255 into r256;
    ternary false r238 r256 into r257;
    ternary false r233 r257 into r258;
    ternary false r228 r258 into r259;
    ternary false r223 r259 into r260;
    ternary false r218 r260 into r261;
    ternary false r213 r261 into r262;
    ternary true r208 r262 into r263;
    ternary false r203 r263 into r264;
    ternary false r198 r264 into r265;
    ternary false r193 r265 into r266;
    ternary false r188 r266 into r267;
    ternary false r183 r267 into r268;
    ternary false r178 r268 into r269;
    ternary false r173 r269 into r270;
    ternary false r168 r270 into r271;
    ternary false r163 r271 into r272;
    ternary false r158 r272 into r273;
    ternary false r153 r273 into r274;
    ternary false r148 r274 into r275;
    ternary false r143 r275 into r276;
    ternary false r138 r276 into r277;
    ternary false r133 r277 into r278;
    ternary false r128 r278 into r279;
    ternary false r123 r279 into r280;
    ternary false r118 r280 into r281;
    ternary false r113 r281 into r282;
    ternary false r108 r282 into r283;
    ternary false r103 r283 into r284;
    ternary false r98 r284 into r285;
    ternary false r93 r285 into r286;
    ternary false r88 r286 into r287;
    ternary false r83 r287 into r288;
    ternary false r78 r288 into r289;
    ternary false r73 r289 into r290;
    ternary false r68 r290 into r291;
    ternary false r63 r291 into r292;
    ternary false r58 r292 into r293;
    ternary false r53 r293 into r294;
    ternary false r48 r294 into r295;
    ternary false r43 r295 into r296;
    ternary false r38 r296 into r297;
    ternary false r33 r297 into r298;
    ternary false r28 r298 into r299;
    ternary false r23 r299 into r300;
    ternary false r18 r300 into r301;
    ternary false r13 r301 into r302;
    ternary false r8 r302 into r303;
    output r303 as u32.private;
""", errors = "", warnings = "" }] }]]
