;redcode
;assert 1
	SPL 0, <-22
	CMP -205, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @27, 0
	DAT <300, #90
	JMN 0, <792
	DJN -1, @-20
	SPL 0, <792
	SLT @130, 9
	JMN 0, <4
	CMP @121, 203
	JMZ 30, 9
	JMN 0, <-22
	JMN 0, <-22
	ADD 30, 9
	JMN 0, <792
	SPL 0, <4
	SUB -100, <-100
	SPL 0, <4
	DJN 0, 29
	DJN 0, 29
	SLT @130, 9
	SLT @130, 9
	CMP -51, <-20
	JMZ 30, 9
	DJN 30, 9
	SUB @13, 0
	SUB 72, 200
	SPL 0, <4
	SPL 0, <4
	JMZ 30, 9
	SLT 446, 17
	JMN @12, #200
	JMN @12, #200
	JMP @250, @1
	JMZ 30, 89
	SUB <5, @1
	JMP @300, 90
	SLT <0, @2
	CMP -205, <-128
	SPL 0, <750
	JMN @12, #200
	JMN <0, 3
	SLT 30, 9
	JMN @12, #200
	ADD 210, 31
	SUB @121, 103
	SUB @121, 103
	JMN @12, #200
