{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596781322156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596781322164 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 07 02:22:02 2020 " "Processing started: Fri Aug 07 02:22:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596781322164 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596781322164 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596781322164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596781322810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596781322810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596781332337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596781332337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596781332344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596781332344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596781332395 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock finalproject.v(11) " "Verilog HDL or VHDL warning at finalproject.v(11): object \"clock\" assigned a value but never read" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596781332403 "|finalproject"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp finalproject.v(12) " "Verilog HDL or VHDL warning at finalproject.v(12): object \"temp\" assigned a value but never read" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596781332403 "|finalproject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 finalproject.v(28) " "Verilog HDL assignment warning at finalproject.v(28): truncated value with size 32 to match size of target (28)" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596781332407 "|finalproject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z finalproject.v(1) " "Output port \"Z\" at finalproject.v(1) has no driver" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1596781332408 "|finalproject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:s5 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:s5\"" {  } { { "finalproject.v" "s5" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596781332436 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1596781332849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Z GND " "Pin \"Z\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|Z"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[0\] GND " "Pin \"H5\[0\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[1\] GND " "Pin \"H5\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[2\] GND " "Pin \"H5\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[3\] GND " "Pin \"H5\[3\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[4\] GND " "Pin \"H5\[4\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[5\] GND " "Pin \"H5\[5\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[6\] VCC " "Pin \"H5\[6\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H5\[7\] VCC " "Pin \"H5\[7\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[0\] GND " "Pin \"H4\[0\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[1\] GND " "Pin \"H4\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[2\] GND " "Pin \"H4\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[3\] GND " "Pin \"H4\[3\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[4\] GND " "Pin \"H4\[4\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[5\] GND " "Pin \"H4\[5\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[6\] VCC " "Pin \"H4\[6\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H4\[7\] VCC " "Pin \"H4\[7\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[0\] GND " "Pin \"H3\[0\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[1\] GND " "Pin \"H3\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[2\] GND " "Pin \"H3\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[3\] GND " "Pin \"H3\[3\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[4\] GND " "Pin \"H3\[4\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[5\] GND " "Pin \"H3\[5\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[6\] VCC " "Pin \"H3\[6\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H3\[7\] VCC " "Pin \"H3\[7\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[0\] GND " "Pin \"H2\[0\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[1\] GND " "Pin \"H2\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[2\] GND " "Pin \"H2\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[3\] GND " "Pin \"H2\[3\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[4\] GND " "Pin \"H2\[4\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[5\] GND " "Pin \"H2\[5\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[6\] VCC " "Pin \"H2\[6\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H2\[7\] VCC " "Pin \"H2\[7\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[0\] GND " "Pin \"H1\[0\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[1\] GND " "Pin \"H1\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[2\] GND " "Pin \"H1\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[3\] GND " "Pin \"H1\[3\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[4\] GND " "Pin \"H1\[4\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[5\] GND " "Pin \"H1\[5\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[6\] VCC " "Pin \"H1\[6\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[7\] VCC " "Pin \"H1\[7\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[0\] VCC " "Pin \"H0\[0\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[1\] GND " "Pin \"H0\[1\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[2\] GND " "Pin \"H0\[2\]\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[3\] VCC " "Pin \"H0\[3\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[4\] VCC " "Pin \"H0\[4\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[5\] VCC " "Pin \"H0\[5\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[6\] VCC " "Pin \"H0\[6\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[7\] VCC " "Pin \"H0\[7\]\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596781332863 "|finalproject|H0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1596781332863 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596781332882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596781333274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596781333274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B " "No output dependent on input pin \"B\"" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596781333378 "|finalproject|B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "No output dependent on input pin \"C\"" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596781333378 "|finalproject|C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D " "No output dependent on input pin \"D\"" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596781333378 "|finalproject|D"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596781333378 "|finalproject|A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "finalproject.v" "" { Text "C:/Users/kearnsm2/OneDrive - Wentworth Institute of Technology/Semester 6/Advanced Digital Circuit Design/FinalProject/finalproject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596781333378 "|finalproject|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1596781333378 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596781333378 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596781333378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596781333378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596781333397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 07 02:22:13 2020 " "Processing ended: Fri Aug 07 02:22:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596781333397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596781333397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596781333397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596781333397 ""}
