#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Nov  4 09:43:39 2021
# Process ID: 6376
# Current directory: C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.runs/synth_1
# Command line: vivado.exe -log Lab10_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab10_1.tcl
# Log file: C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.runs/synth_1/Lab10_1.vds
# Journal file: C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source Lab10_1.tcl -notrace
Command: synth_design -top Lab10_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 417.012 ; gain = 97.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab10_1' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:25]
	Parameter idle_state bound to: 3'b000 
	Parameter load_state bound to: 3'b001 
	Parameter bit_0_state bound to: 3'b010 
	Parameter bit_1_state bound to: 3'b011 
	Parameter bit_2_state bound to: 3'b100 
	Parameter add_state bound to: 3'b101 
	Parameter shift_state bound to: 3'b110 
	Parameter finished_state bound to: 3'b111 
WARNING: [Synth 8-567] referenced signal 'load' should be on the sensitivity list [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:113]
INFO: [Synth 8-6155] done synthesizing module 'controller' (1#1) [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'data_processor' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:169]
INFO: [Synth 8-6157] synthesizing module 'add_product' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:160]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:155]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:155]
INFO: [Synth 8-6155] done synthesizing module 'add_product' (3#1) [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:160]
WARNING: [Synth 8-6090] variable 'product' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:262]
INFO: [Synth 8-6155] done synthesizing module 'data_processor' (4#1) [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:169]
INFO: [Synth 8-6155] done synthesizing module 'Lab10_1' (5#1) [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:3]
WARNING: [Synth 8-3331] design data_processor has unconnected port done
WARNING: [Synth 8-3331] design controller has unconnected port count_done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 471.781 ; gain = 152.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 471.781 ; gain = 152.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 471.781 ; gain = 152.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/constrs_1/new/Lab10_1_const.xdc]
Finished Parsing XDC File [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/constrs_1/new/Lab10_1_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/constrs_1/new/Lab10_1_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab10_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab10_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 814.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 814.344 ; gain = 494.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 814.344 ; gain = 494.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 814.344 ; gain = 494.672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "oldstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:46]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_state |                          0000001 |                              000
             bit_0_state |                          0000010 |                              010
             shift_state |                          0000100 |                              110
             bit_1_state |                          0001000 |                              011
             bit_2_state |                          0010000 |                              100
               add_state |                          0100000 |                              101
          finished_state |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'shift_reg' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'add_reg' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'bit_0_reg' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'bit_1_reg' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'bit_2_reg' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'oldstate_reg' [C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.srcs/sources_1/new/Lab10_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 814.344 ; gain = 494.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 14    
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module data_processor 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (d1/plier_reg_reg[0]) is unused and will be removed from module Lab10_1.
INFO: [Synth 8-3886] merging instance 'd1/sum_reg[0]' (FD) to 'd1/product_reg[0]'
INFO: [Synth 8-3886] merging instance 'd1/sum_reg[1]' (FD) to 'd1/product_reg[1]'
INFO: [Synth 8-3886] merging instance 'd1/sum_reg[2]' (FD) to 'd1/product_reg[2]'
INFO: [Synth 8-3886] merging instance 'd1/sum_reg[3]' (FD) to 'd1/product_reg[3]'
INFO: [Synth 8-3886] merging instance 'd1/sum_reg[4]' (FD) to 'd1/product_reg[4]'
INFO: [Synth 8-3886] merging instance 'd1/sum_reg[5]' (FD) to 'd1/product_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 814.344 ; gain = 494.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 814.344 ; gain = 494.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 814.344 ; gain = 494.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 821.711 ; gain = 502.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 821.711 ; gain = 502.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 821.711 ; gain = 502.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 821.711 ; gain = 502.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 821.711 ; gain = 502.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 821.711 ; gain = 502.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 821.711 ; gain = 502.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     6|
|4     |LUT4 |    10|
|5     |LUT5 |     7|
|6     |LUT6 |     7|
|7     |FDRE |    17|
|8     |LD   |    16|
|9     |IBUF |     8|
|10    |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    84|
|2     |  c1     |controller     |    42|
|3     |  d1     |data_processor |    23|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 821.711 ; gain = 502.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 821.711 ; gain = 159.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 821.711 ; gain = 502.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 831.547 ; gain = 524.750
INFO: [Common 17-1381] The checkpoint 'C:/Users/gte0002/lab10_mod/project_10_1/project_10_1.runs/synth_1/Lab10_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab10_1_utilization_synth.rpt -pb Lab10_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 831.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  4 09:44:18 2021...
