design_1_TX_UART_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_TX_UART_0_0/sim/design_1_TX_UART_0_0.vhd,
design_1_Debugger_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Debugger_0_0/sim/design_1_Debugger_0_0.vhd,
design_1_RX_UART_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_RX_UART_0_0/sim/design_1_RX_UART_0_0.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
