yaml_version: 6

project:
  title:        "ALU 8 BITS"
  author:       "BYRON"
  discord:      ""
  description:  "ALU DE 8 BITS 4 FUNCIONES"
  language:     "Verilog"
  clock_hz:     0
  tiles: "1x1"
  top_module:  "tt_um_byron"
  source_files:
    - "tt_um_byron.v"
    - "alu_8bit.v"
    - "carry_lookahead_adder_8bit.v"
pinout:
  io_in:  "[7:0] sw, btn0, btn1"
  io_out: "[7:0] led"
  clk:    "clk"
  ena:    ""
  rst_n:""
