--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+--------------------+--------+
            |  Setup to  |  Hold to   |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
button3     |    5.535(R)|   -3.087(R)|analyzer3_clock_OBUF|   0.000|
button_enter|    4.353(R)|   -2.470(R)|analyzer3_clock_OBUF|   0.000|
switch<0>   |    5.647(R)|   -3.248(R)|analyzer3_clock_OBUF|   0.000|
switch<1>   |    5.010(R)|   -3.004(R)|analyzer3_clock_OBUF|   0.000|
switch<2>   |    5.534(R)|   -3.844(R)|analyzer3_clock_OBUF|   0.000|
switch<3>   |    6.242(R)|   -3.432(R)|analyzer3_clock_OBUF|   0.000|
user3<20>   |    8.264(R)|   -3.918(R)|analyzer3_clock_OBUF|   0.000|
user3<21>   |    8.645(R)|   -4.299(R)|analyzer3_clock_OBUF|   0.000|
user3<22>   |    9.217(R)|   -4.871(R)|analyzer3_clock_OBUF|   0.000|
user3<23>   |    9.486(R)|   -5.140(R)|analyzer3_clock_OBUF|   0.000|
user3<24>   |   10.316(R)|   -5.970(R)|analyzer3_clock_OBUF|   0.000|
user3<25>   |    9.972(R)|   -5.626(R)|analyzer3_clock_OBUF|   0.000|
user3<26>   |    9.358(R)|   -5.012(R)|analyzer3_clock_OBUF|   0.000|
user3<27>   |    8.329(R)|   -3.983(R)|analyzer3_clock_OBUF|   0.000|
user3<28>   |    7.396(R)|   -3.052(R)|analyzer3_clock_OBUF|   0.000|
user3<29>   |    7.596(R)|   -3.289(R)|analyzer3_clock_OBUF|   0.000|
------------+------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+--------------------+--------+
                | clk (edge) |                    | Clock  |
Destination     |   to PAD   |Internal Clock(s)   | Phase  |
----------------+------------+--------------------+--------+
disp_clock      |   10.623(R)|analyzer3_clock_OBUF|   0.000|
user3<0>        |   14.199(R)|analyzer3_clock_OBUF|   0.000|
user3<1>        |   13.340(R)|analyzer3_clock_OBUF|   0.000|
user3<2>        |   13.573(R)|analyzer3_clock_OBUF|   0.000|
user3<3>        |   13.898(R)|analyzer3_clock_OBUF|   0.000|
user3<4>        |   12.919(R)|analyzer3_clock_OBUF|   0.000|
user3<5>        |   12.123(R)|analyzer3_clock_OBUF|   0.000|
user3<6>        |   12.588(R)|analyzer3_clock_OBUF|   0.000|
user3<7>        |   12.421(R)|analyzer3_clock_OBUF|   0.000|
user3<8>        |   13.678(R)|analyzer3_clock_OBUF|   0.000|
user3<9>        |   14.271(R)|analyzer3_clock_OBUF|   0.000|
user3<10>       |   11.844(R)|analyzer3_clock_OBUF|   0.000|
user3<11>       |   12.886(R)|analyzer3_clock_OBUF|   0.000|
user3<12>       |   12.050(R)|analyzer3_clock_OBUF|   0.000|
user3<13>       |   11.335(R)|analyzer3_clock_OBUF|   0.000|
user3<14>       |   11.048(R)|analyzer3_clock_OBUF|   0.000|
user3<15>       |   10.915(R)|analyzer3_clock_OBUF|   0.000|
user3<16>       |   13.356(R)|analyzer3_clock_OBUF|   0.000|
user3<17>       |   12.968(R)|analyzer3_clock_OBUF|   0.000|
user3<18>       |   13.582(R)|analyzer3_clock_OBUF|   0.000|
user3<19>       |   12.467(R)|analyzer3_clock_OBUF|   0.000|
vga_out_blank_b |   12.652(R)|clock_65mhz         |   0.000|
vga_out_blue<0> |   13.277(R)|clock_65mhz         |   0.000|
vga_out_blue<1> |   13.595(R)|clock_65mhz         |   0.000|
vga_out_blue<2> |   14.816(R)|clock_65mhz         |   0.000|
vga_out_blue<3> |   16.071(R)|clock_65mhz         |   0.000|
vga_out_blue<4> |   15.741(R)|clock_65mhz         |   0.000|
vga_out_blue<5> |   16.038(R)|clock_65mhz         |   0.000|
vga_out_blue<6> |   17.581(R)|clock_65mhz         |   0.000|
vga_out_blue<7> |   17.880(R)|clock_65mhz         |   0.000|
vga_out_green<0>|   12.413(R)|clock_65mhz         |   0.000|
vga_out_green<1>|   15.216(R)|clock_65mhz         |   0.000|
vga_out_green<2>|   13.333(R)|clock_65mhz         |   0.000|
vga_out_green<3>|   12.726(R)|clock_65mhz         |   0.000|
vga_out_green<4>|   16.777(R)|clock_65mhz         |   0.000|
vga_out_green<5>|   15.864(R)|clock_65mhz         |   0.000|
vga_out_green<6>|   16.469(R)|clock_65mhz         |   0.000|
vga_out_green<7>|   15.534(R)|clock_65mhz         |   0.000|
vga_out_hsync   |   12.372(R)|clock_65mhz         |   0.000|
vga_out_red<0>  |   13.512(R)|clock_65mhz         |   0.000|
vga_out_red<1>  |   14.758(R)|clock_65mhz         |   0.000|
vga_out_red<2>  |   13.823(R)|clock_65mhz         |   0.000|
vga_out_red<3>  |   13.816(R)|clock_65mhz         |   0.000|
vga_out_red<4>  |   14.553(R)|clock_65mhz         |   0.000|
vga_out_red<5>  |   14.420(R)|clock_65mhz         |   0.000|
vga_out_red<6>  |   14.843(R)|clock_65mhz         |   0.000|
vga_out_red<7>  |   14.189(R)|clock_65mhz         |   0.000|
vga_out_vsync   |   12.973(R)|clock_65mhz         |   0.000|
----------------+------------+--------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   18.384|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |analyzer3_clock    |    9.905|
clock_27mhz    |vga_out_pixel_clock|   11.472|
---------------+-------------------+---------+


Analysis completed Tue Nov 24 23:28:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



