// Seed: 3046937795
program module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  pmos (id_1 == 1, id_3, 1'd0 >= 1'b0);
  assign module_1.id_2 = 0;
  assign id_2 = id_4;
  assign id_3 = 1;
endprogram
module module_1 (
    input  tri1  id_0,
    inout  logic id_1
    , id_6,
    output logic id_2,
    input  wor   id_3,
    output uwire id_4
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign id_2 = id_1;
  always begin : LABEL_0
    id_1 <= 1;
  end
  wire id_7;
  assign id_4 = 1;
  wire id_8;
endmodule
