// Seed: 450340855
module module_0 (
    input supply0 id_0,
    input wand id_1
);
  assign module_2.id_5 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input tri id_2
    , id_4
);
  assign id_1 = -1 - -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd97
) (
    output wire  id_0,
    input  tri0  id_1,
    input  wor   _id_2,
    output logic id_3,
    input  wire  id_4
    , id_7,
    output uwire id_5
);
  always @(*) begin : LABEL_0
    begin : LABEL_1
      {id_2} += -1 !=? 1 - -1;
      id_3 <= 1;
      id_3 = (id_1);
    end
  end
  assign id_7 = id_2;
  initial assume (-1);
  module_0 modCall_1 (
      id_4,
      id_1
  );
  supply0 id_8 = 'h0;
  wand [1 : id_2] id_9;
  assign id_9 = 1;
endmodule
