Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 29 15:28:16 2019
| Host         : MXGUA05NBC18560 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_uart_timing_summary_routed.rpt -pb TOP_uart_timing_summary_routed.pb -rpx TOP_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_uart
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.430        0.000                      0                  132        0.168        0.000                      0                  132        3.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.430        0.000                      0                  132        0.168        0.000                      0                  132        3.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 TX0/BAUD0/divcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/SHIFTER/shifter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.828ns (25.344%)  route 2.439ns (74.656%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.863     5.937    TX0/BAUD0/CLK
    SLICE_X106Y96        FDRE                                         r  TX0/BAUD0/divcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  TX0/BAUD0/divcounter_reg[1]/Q
                         net (fo=11, routed)          0.942     7.335    TX0/BAUD0/divcounter_reg_n_0_[1]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.124     7.459 r  TX0/BAUD0/shifter[9]_i_4/O
                         net (fo=1, routed)           0.344     7.802    TX0/BAUD0/shifter[9]_i_4_n_0
    SLICE_X107Y96        LUT5 (Prop_lut5_I4_O)        0.124     7.926 r  TX0/BAUD0/shifter[9]_i_3/O
                         net (fo=1, routed)           0.476     8.403    TX0/BAUD0/shifter[9]_i_3_n_0
    SLICE_X109Y96        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  TX0/BAUD0/shifter[9]_i_1/O
                         net (fo=14, routed)          0.677     9.204    TX0/SHIFTER/E[0]
    SLICE_X111Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.686    13.450    TX0/SHIFTER/CLK
    SLICE_X111Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[0]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X111Y95        FDPE (Setup_fdpe_C_CE)      -0.205    13.633    TX0/SHIFTER/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 TX0/BAUD0/divcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/SHIFTER/shifter_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.828ns (25.344%)  route 2.439ns (74.656%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.863     5.937    TX0/BAUD0/CLK
    SLICE_X106Y96        FDRE                                         r  TX0/BAUD0/divcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  TX0/BAUD0/divcounter_reg[1]/Q
                         net (fo=11, routed)          0.942     7.335    TX0/BAUD0/divcounter_reg_n_0_[1]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.124     7.459 r  TX0/BAUD0/shifter[9]_i_4/O
                         net (fo=1, routed)           0.344     7.802    TX0/BAUD0/shifter[9]_i_4_n_0
    SLICE_X107Y96        LUT5 (Prop_lut5_I4_O)        0.124     7.926 r  TX0/BAUD0/shifter[9]_i_3/O
                         net (fo=1, routed)           0.476     8.403    TX0/BAUD0/shifter[9]_i_3_n_0
    SLICE_X109Y96        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  TX0/BAUD0/shifter[9]_i_1/O
                         net (fo=14, routed)          0.677     9.204    TX0/SHIFTER/E[0]
    SLICE_X111Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.686    13.450    TX0/SHIFTER/CLK
    SLICE_X111Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[1]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X111Y95        FDPE (Setup_fdpe_C_CE)      -0.205    13.633    TX0/SHIFTER/shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/SIPO_DATA/r_rgstr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.897ns (28.022%)  route 2.304ns (71.978%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.866     5.940    RX0/baudgen0/CLK
    SLICE_X112Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.478     6.418 f  RX0/baudgen0/divcounter_reg[0]/Q
                         net (fo=11, routed)          0.838     7.256    RX0/baudgen0/divcounter_reg_n_0_[0]
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.295     7.551 r  RX0/baudgen0/r_rgstr[9]_i_2/O
                         net (fo=2, routed)           0.455     8.006    RX0/baudgen0/r_rgstr[9]_i_2_n_0
    SLICE_X111Y97        LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  RX0/baudgen0/r_rgstr[9]_i_1/O
                         net (fo=9, routed)           1.011     9.141    RX0/SIPO_DATA/E[0]
    SLICE_X109Y94        FDCE                                         r  RX0/SIPO_DATA/r_rgstr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.683    13.447    RX0/SIPO_DATA/CLK
    SLICE_X109Y94        FDCE                                         r  RX0/SIPO_DATA/r_rgstr_reg[1]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X109Y94        FDCE (Setup_fdce_C_CE)      -0.205    13.630    RX0/SIPO_DATA/r_rgstr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/SIPO_DATA/r_rgstr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.897ns (28.022%)  route 2.304ns (71.978%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.866     5.940    RX0/baudgen0/CLK
    SLICE_X112Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.478     6.418 f  RX0/baudgen0/divcounter_reg[0]/Q
                         net (fo=11, routed)          0.838     7.256    RX0/baudgen0/divcounter_reg_n_0_[0]
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.295     7.551 r  RX0/baudgen0/r_rgstr[9]_i_2/O
                         net (fo=2, routed)           0.455     8.006    RX0/baudgen0/r_rgstr[9]_i_2_n_0
    SLICE_X111Y97        LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  RX0/baudgen0/r_rgstr[9]_i_1/O
                         net (fo=9, routed)           1.011     9.141    RX0/SIPO_DATA/E[0]
    SLICE_X109Y94        FDCE                                         r  RX0/SIPO_DATA/r_rgstr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.683    13.447    RX0/SIPO_DATA/CLK
    SLICE_X109Y94        FDCE                                         r  RX0/SIPO_DATA/r_rgstr_reg[2]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X109Y94        FDCE (Setup_fdce_C_CE)      -0.205    13.630    RX0/SIPO_DATA/r_rgstr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/SIPO_DATA/r_rgstr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 0.897ns (28.022%)  route 2.304ns (71.978%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.866     5.940    RX0/baudgen0/CLK
    SLICE_X112Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.478     6.418 f  RX0/baudgen0/divcounter_reg[0]/Q
                         net (fo=11, routed)          0.838     7.256    RX0/baudgen0/divcounter_reg_n_0_[0]
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.295     7.551 r  RX0/baudgen0/r_rgstr[9]_i_2/O
                         net (fo=2, routed)           0.455     8.006    RX0/baudgen0/r_rgstr[9]_i_2_n_0
    SLICE_X111Y97        LUT5 (Prop_lut5_I4_O)        0.124     8.130 r  RX0/baudgen0/r_rgstr[9]_i_1/O
                         net (fo=9, routed)           1.011     9.141    RX0/SIPO_DATA/E[0]
    SLICE_X109Y94        FDCE                                         r  RX0/SIPO_DATA/r_rgstr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.683    13.447    RX0/SIPO_DATA/CLK
    SLICE_X109Y94        FDCE                                         r  RX0/SIPO_DATA/r_rgstr_reg[3]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X109Y94        FDCE (Setup_fdce_C_CE)      -0.205    13.630    RX0/SIPO_DATA/r_rgstr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/baudgen0/divcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 1.058ns (31.319%)  route 2.320ns (68.681%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.864     5.938    RX0/baudgen0/CLK
    SLICE_X109Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.456     6.394 f  RX0/baudgen0/divcounter_reg[4]/Q
                         net (fo=6, routed)           0.904     7.298    RX0/baudgen0/divcounter_reg_n_0_[4]
    SLICE_X108Y98        LUT4 (Prop_lut4_I2_O)        0.150     7.448 r  RX0/baudgen0/divcounter[10]_i_3/O
                         net (fo=1, routed)           0.742     8.190    RX0/baudgen0/divcounter[10]_i_3_n_0
    SLICE_X110Y98        LUT6 (Prop_lut6_I0_O)        0.328     8.518 r  RX0/baudgen0/divcounter[10]_i_2/O
                         net (fo=1, routed)           0.674     9.192    RX0/baudgen0/divcounter[10]_i_2_n_0
    SLICE_X110Y98        LUT2 (Prop_lut2_I0_O)        0.124     9.316 r  RX0/baudgen0/divcounter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.316    RX0/baudgen0/divcounter[10]_i_1_n_0
    SLICE_X110Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.687    13.451    RX0/baudgen0/CLK
    SLICE_X110Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[10]/C
                         clock pessimism              0.423    13.875    
                         clock uncertainty           -0.035    13.839    
    SLICE_X110Y98        FDRE (Setup_fdre_C_D)        0.029    13.868    RX0/baudgen0/divcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.868    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 RX0/baudgen0/divcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/baudgen0/divcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 1.050ns (30.539%)  route 2.388ns (69.461%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 13.451 - 8.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.866     5.940    RX0/baudgen0/CLK
    SLICE_X111Y97        FDRE                                         r  RX0/baudgen0/divcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.456     6.396 r  RX0/baudgen0/divcounter_reg[7]/Q
                         net (fo=8, routed)           1.134     7.530    RX0/baudgen0/divcounter_reg_n_0_[7]
    SLICE_X111Y98        LUT5 (Prop_lut5_I2_O)        0.124     7.654 r  RX0/baudgen0/divcounter[5]_i_2/O
                         net (fo=4, routed)           0.431     8.085    RX0/baudgen0/divcounter[5]_i_2_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I0_O)        0.118     8.203 r  RX0/baudgen0/divcounter[4]_i_2/O
                         net (fo=2, routed)           0.823     9.026    RX0/baudgen0/divcounter[4]_i_2_n_0
    SLICE_X110Y98        LUT4 (Prop_lut4_I0_O)        0.352     9.378 r  RX0/baudgen0/divcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.378    RX0/baudgen0/divcounter[3]_i_1_n_0
    SLICE_X110Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.687    13.451    RX0/baudgen0/CLK
    SLICE_X110Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[3]/C
                         clock pessimism              0.463    13.915    
                         clock uncertainty           -0.035    13.879    
    SLICE_X110Y98        FDRE (Setup_fdre_C_D)        0.075    13.954    RX0/baudgen0/divcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 TX0/BAUD0/divcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/SHIFTER/shifter_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.828ns (26.902%)  route 2.250ns (73.097%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.863     5.937    TX0/BAUD0/CLK
    SLICE_X106Y96        FDRE                                         r  TX0/BAUD0/divcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  TX0/BAUD0/divcounter_reg[1]/Q
                         net (fo=11, routed)          0.942     7.335    TX0/BAUD0/divcounter_reg_n_0_[1]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.124     7.459 r  TX0/BAUD0/shifter[9]_i_4/O
                         net (fo=1, routed)           0.344     7.802    TX0/BAUD0/shifter[9]_i_4_n_0
    SLICE_X107Y96        LUT5 (Prop_lut5_I4_O)        0.124     7.926 r  TX0/BAUD0/shifter[9]_i_3/O
                         net (fo=1, routed)           0.476     8.403    TX0/BAUD0/shifter[9]_i_3_n_0
    SLICE_X109Y96        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  TX0/BAUD0/shifter[9]_i_1/O
                         net (fo=14, routed)          0.488     9.014    TX0/SHIFTER/E[0]
    SLICE_X110Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.686    13.450    TX0/SHIFTER/CLK
    SLICE_X110Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[2]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y95        FDPE (Setup_fdpe_C_CE)      -0.205    13.633    TX0/SHIFTER/shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 TX0/BAUD0/divcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/SHIFTER/shifter_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.828ns (26.902%)  route 2.250ns (73.097%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.863     5.937    TX0/BAUD0/CLK
    SLICE_X106Y96        FDRE                                         r  TX0/BAUD0/divcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  TX0/BAUD0/divcounter_reg[1]/Q
                         net (fo=11, routed)          0.942     7.335    TX0/BAUD0/divcounter_reg_n_0_[1]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.124     7.459 r  TX0/BAUD0/shifter[9]_i_4/O
                         net (fo=1, routed)           0.344     7.802    TX0/BAUD0/shifter[9]_i_4_n_0
    SLICE_X107Y96        LUT5 (Prop_lut5_I4_O)        0.124     7.926 r  TX0/BAUD0/shifter[9]_i_3/O
                         net (fo=1, routed)           0.476     8.403    TX0/BAUD0/shifter[9]_i_3_n_0
    SLICE_X109Y96        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  TX0/BAUD0/shifter[9]_i_1/O
                         net (fo=14, routed)          0.488     9.014    TX0/SHIFTER/E[0]
    SLICE_X110Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.686    13.450    TX0/SHIFTER/CLK
    SLICE_X110Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[3]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y95        FDPE (Setup_fdpe_C_CE)      -0.205    13.633    TX0/SHIFTER/shifter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 TX0/BAUD0/divcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/SHIFTER/shifter_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.828ns (26.902%)  route 2.250ns (73.097%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.863     5.937    TX0/BAUD0/CLK
    SLICE_X106Y96        FDRE                                         r  TX0/BAUD0/divcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96        FDRE (Prop_fdre_C_Q)         0.456     6.393 f  TX0/BAUD0/divcounter_reg[1]/Q
                         net (fo=11, routed)          0.942     7.335    TX0/BAUD0/divcounter_reg_n_0_[1]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.124     7.459 r  TX0/BAUD0/shifter[9]_i_4/O
                         net (fo=1, routed)           0.344     7.802    TX0/BAUD0/shifter[9]_i_4_n_0
    SLICE_X107Y96        LUT5 (Prop_lut5_I4_O)        0.124     7.926 r  TX0/BAUD0/shifter[9]_i_3/O
                         net (fo=1, routed)           0.476     8.403    TX0/BAUD0/shifter[9]_i_3_n_0
    SLICE_X109Y96        LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  TX0/BAUD0/shifter[9]_i_1/O
                         net (fo=14, routed)          0.488     9.014    TX0/SHIFTER/E[0]
    SLICE_X110Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.686    13.450    TX0/SHIFTER/CLK
    SLICE_X110Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[4]/C
                         clock pessimism              0.423    13.874    
                         clock uncertainty           -0.035    13.838    
    SLICE_X110Y95        FDPE (Setup_fdpe_C_CE)      -0.205    13.633    TX0/SHIFTER/shifter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  4.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 TX0/SHIFTER/shifter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/SHIFTER/shifter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.636     1.722    TX0/SHIFTER/CLK
    SLICE_X110Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDPE (Prop_fdpe_C_Q)         0.141     1.863 r  TX0/SHIFTER/shifter_reg[2]/Q
                         net (fo=1, routed)           0.086     1.949    TX0/SHIFTER/shifter[2]
    SLICE_X111Y95        LUT2 (Prop_lut2_I0_O)        0.045     1.994 r  TX0/SHIFTER/shifter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.994    TX0/SHIFTER/p_1_in[1]
    SLICE_X111Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.908     2.250    TX0/SHIFTER/CLK
    SLICE_X111Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[1]/C
                         clock pessimism             -0.515     1.735    
    SLICE_X111Y95        FDPE (Hold_fdpe_C_D)         0.091     1.826    TX0/SHIFTER/shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 TX0/SHIFTER/shifter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/REG_RX/o_val_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.636     1.722    TX0/SHIFTER/CLK
    SLICE_X111Y95        FDPE                                         r  TX0/SHIFTER/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDPE (Prop_fdpe_C_Q)         0.141     1.863 r  TX0/SHIFTER/shifter_reg[0]/Q
                         net (fo=1, routed)           0.110     1.973    TX0/REG_RX/Q[0]
    SLICE_X111Y94        FDCE                                         r  TX0/REG_RX/o_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.908     2.250    TX0/REG_RX/CLK
    SLICE_X111Y94        FDCE                                         r  TX0/REG_RX/o_val_reg[0]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X111Y94        FDCE (Hold_fdce_C_D)         0.066     1.804    TX0/REG_RX/o_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TX0/CONTROL/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/BAUD0/divcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.914%)  route 0.172ns (48.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.636     1.722    TX0/CONTROL/CLK
    SLICE_X110Y96        FDCE                                         r  TX0/CONTROL/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDCE (Prop_fdce_C_Q)         0.141     1.863 f  TX0/CONTROL/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.172     2.035    TX0/BAUD0/out[1]
    SLICE_X108Y96        LUT3 (Prop_lut3_I1_O)        0.045     2.080 r  TX0/BAUD0/divcounter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.080    TX0/BAUD0/divcounter[10]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  TX0/BAUD0/divcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.905     2.247    TX0/BAUD0/CLK
    SLICE_X108Y96        FDRE                                         r  TX0/BAUD0/divcounter_reg[10]/C
                         clock pessimism             -0.490     1.757    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.120     1.877    TX0/BAUD0/divcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 RX0/REG_DATA/o_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/REG_DATA/o_val_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    RX0/REG_DATA/CLK
    SLICE_X108Y95        FDCE                                         r  RX0/REG_DATA/o_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  RX0/REG_DATA/o_val_reg[0]/Q
                         net (fo=1, routed)           0.105     1.990    TX0/REG_DATA/o_val_reg[7]_0[0]
    SLICE_X109Y95        FDCE                                         r  TX0/REG_DATA/o_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.905     2.247    TX0/REG_DATA/CLK
    SLICE_X109Y95        FDCE                                         r  TX0/REG_DATA/o_val_reg[0]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X109Y95        FDCE (Hold_fdce_C_D)         0.046     1.780    TX0/REG_DATA/o_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 RX0/REG_DATA/o_val_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/REG_DATA/o_val_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    RX0/REG_DATA/CLK
    SLICE_X108Y95        FDCE                                         r  RX0/REG_DATA/o_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  RX0/REG_DATA/o_val_reg[3]/Q
                         net (fo=1, routed)           0.108     1.993    TX0/REG_DATA/o_val_reg[7]_0[3]
    SLICE_X109Y95        FDCE                                         r  TX0/REG_DATA/o_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.905     2.247    TX0/REG_DATA/CLK
    SLICE_X109Y95        FDCE                                         r  TX0/REG_DATA/o_val_reg[3]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X109Y95        FDCE (Hold_fdce_C_D)         0.047     1.781    TX0/REG_DATA/o_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 RX0/SIPO_DATA/r_rgstr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/REG_DATA/o_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    RX0/SIPO_DATA/CLK
    SLICE_X108Y94        FDCE                                         r  RX0/SIPO_DATA/r_rgstr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDCE (Prop_fdce_C_Q)         0.164     1.885 r  RX0/SIPO_DATA/r_rgstr_reg[6]/Q
                         net (fo=2, routed)           0.122     2.007    RX0/REG_DATA/r_rgstr_reg[8][5]
    SLICE_X108Y95        FDCE                                         r  RX0/REG_DATA/o_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.905     2.247    RX0/REG_DATA/CLK
    SLICE_X108Y95        FDCE                                         r  RX0/REG_DATA/o_val_reg[5]/C
                         clock pessimism             -0.510     1.737    
    SLICE_X108Y95        FDCE (Hold_fdce_C_D)         0.053     1.790    RX0/REG_DATA/o_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 RX0/REG_DATA/o_val_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/REG_DATA/o_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    RX0/REG_DATA/CLK
    SLICE_X108Y95        FDCE                                         r  RX0/REG_DATA/o_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDCE (Prop_fdce_C_Q)         0.148     1.869 r  RX0/REG_DATA/o_val_reg[7]/Q
                         net (fo=1, routed)           0.114     1.983    TX0/REG_DATA/o_val_reg[7]_0[7]
    SLICE_X109Y95        FDCE                                         r  TX0/REG_DATA/o_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.905     2.247    TX0/REG_DATA/CLK
    SLICE_X109Y95        FDCE                                         r  TX0/REG_DATA/o_val_reg[7]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X109Y95        FDCE (Hold_fdce_C_D)         0.025     1.759    TX0/REG_DATA/o_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 RX0/CONTROL/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/CONTROL/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.326%)  route 0.144ns (43.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.636     1.722    RX0/CONTROL/CLK
    SLICE_X111Y96        FDCE                                         r  RX0/CONTROL/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDCE (Prop_fdce_C_Q)         0.141     1.863 f  RX0/CONTROL/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.144     2.007    TX0/CONTROL/FSM_onehot_state_reg[3][0]
    SLICE_X110Y96        LUT5 (Prop_lut5_I2_O)        0.045     2.052 r  TX0/CONTROL/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.052    TX0/CONTROL/FSM_onehot_state[2]_i_1_n_0
    SLICE_X110Y96        FDCE                                         r  TX0/CONTROL/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.908     2.250    TX0/CONTROL/CLK
    SLICE_X110Y96        FDCE                                         r  TX0/CONTROL/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.515     1.735    
    SLICE_X110Y96        FDCE (Hold_fdce_C_D)         0.092     1.827    TX0/CONTROL/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 RX0/REG_DATA/o_val_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX0/REG_DATA/o_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (55.965%)  route 0.116ns (44.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.635     1.721    RX0/REG_DATA/CLK
    SLICE_X108Y95        FDCE                                         r  RX0/REG_DATA/o_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDCE (Prop_fdce_C_Q)         0.148     1.869 r  RX0/REG_DATA/o_val_reg[4]/Q
                         net (fo=1, routed)           0.116     1.986    TX0/REG_DATA/o_val_reg[7]_0[4]
    SLICE_X109Y95        FDCE                                         r  TX0/REG_DATA/o_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.905     2.247    TX0/REG_DATA/CLK
    SLICE_X109Y95        FDCE                                         r  TX0/REG_DATA/o_val_reg[4]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X109Y95        FDCE (Hold_fdce_C_D)         0.022     1.756    TX0/REG_DATA/o_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 RX0/baudgen0/divcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RX0/baudgen0/divcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.637     1.723    RX0/baudgen0/CLK
    SLICE_X111Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  RX0/baudgen0/divcounter_reg[5]/Q
                         net (fo=7, routed)           0.135     2.000    RX0/baudgen0/divcounter_reg_n_0_[5]
    SLICE_X111Y98        LUT6 (Prop_lut6_I3_O)        0.045     2.045 r  RX0/baudgen0/divcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.045    RX0/baudgen0/divcounter[5]_i_1_n_0
    SLICE_X111Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.909     2.251    RX0/baudgen0/CLK
    SLICE_X111Y98        FDRE                                         r  RX0/baudgen0/divcounter_reg[5]/C
                         clock pessimism             -0.528     1.723    
    SLICE_X111Y98        FDRE (Hold_fdre_C_D)         0.091     1.814    RX0/baudgen0/divcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97   RX0/COUNT/r_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97   RX0/COUNT/r_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97   RX0/COUNT/r_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y97   RX0/COUNT/r_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y95   RX0/REG_DATA/o_val_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   RX0/COUNT/r_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   RX0/COUNT/r_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   RX0/COUNT/r_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   RX0/COUNT/r_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   RX0/baudgen0/divcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y98   RX0/baudgen0/divcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y98   RX0/baudgen0/divcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y98   RX0/baudgen0/divcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y98   RX0/baudgen0/divcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y97   RX0/baudgen0/divcounter_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y96   RX0/CONTROL/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   RX0/COUNT/r_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y97   RX0/COUNT/r_count_reg[1]/C



