{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583267093118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583267093123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 15:24:52 2020 " "Processing started: Tue Mar 03 15:24:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583267093123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267093123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cinnabon_fpga -c cinnabon_fpga " "Command: quartus_sta cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267093123 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1583267093211 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add 3 " "Ignored 3 assignments for entity \"add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583267093878 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583267093878 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583267093878 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267093878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267094016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267094016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267094062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267094062 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583267095201 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583267095201 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583267095201 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095201 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga.SDC " "Reading SDC File: 'cinnabon_fpga.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095267 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_100\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1583267095277 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095278 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095285 ""}
{ "Info" "ISTA_SDC_FOUND" "cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583267095432 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583267095437 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583267095441 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095441 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1583267095441 ""}  } { { "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095441 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~24\|combout " "Node \"uuu\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095477 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~24\|datad " "Node \"uuu\|Add0~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095477 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095477 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~22\|combout " "Node \"uuu\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095477 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~22\|dataa " "Node \"uuu\|Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095477 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095477 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~20\|combout " "Node \"uuu\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~20\|datab " "Node \"uuu\|Add0~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095479 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~18\|combout " "Node \"uuu\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~18\|datab " "Node \"uuu\|Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095479 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~16\|datab " "Node \"uuu\|Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~16\|combout " "Node \"uuu\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095479 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~14\|datab " "Node \"uuu\|Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~14\|combout " "Node \"uuu\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095479 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~12\|dataa " "Node \"uuu\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~12\|combout " "Node \"uuu\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095479 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~10\|dataa " "Node \"uuu\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~10\|combout " "Node \"uuu\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095479 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095479 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~8\|datab " "Node \"uuu\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~8\|combout " "Node \"uuu\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095480 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~6\|dataa " "Node \"uuu\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~6\|combout " "Node \"uuu\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095480 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~4\|datab " "Node \"uuu\|Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~4\|combout " "Node \"uuu\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095480 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~2\|datab " "Node \"uuu\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~2\|combout " "Node \"uuu\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095480 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~0\|datab " "Node \"uuu\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|Add0~0\|combout " "Node \"uuu\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095480 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uuu\|rw_buffed_address~2\|combout " "Node \"uuu\|rw_buffed_address~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""} { "Warning" "WSTA_SCC_NODE" "uuu\|rw_buffed_address~2\|datad " "Node \"uuu\|rw_buffed_address~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583267095480 ""}  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095480 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267095493 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095493 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095493 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095493 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095493 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095493 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267095493 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095493 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095493 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267095493 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095493 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267095494 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095547 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267095565 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267095565 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267095565 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267095565 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095565 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1583267095567 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1583267095606 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1583267095663 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.268 " "Worst-case setup slack is -0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -1.206 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.268              -1.206 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.472               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.472               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.724               0.000 CLOCK_50  " "   13.724               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.654               0.000 altera_reserved_tck  " "   43.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.309               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.314               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 altera_reserved_tck  " "    0.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 CLOCK_50  " "    0.396               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.251 " "Worst-case recovery slack is 94.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.251               0.000 altera_reserved_tck  " "   94.251               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.984 " "Worst-case removal slack is 0.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 altera_reserved_tck  " "    0.984               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.307 " "Worst-case minimum pulse width slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.307               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.619               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.619               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.666               0.000 CLOCK_50  " "    9.666               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.719               0.000 altera_reserved_tck  " "   49.719               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267095706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095706 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267095898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267095898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267095898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267095898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.977 ns " "Worst Case Available Settling Time: 5.977 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267095898 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267095898 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095898 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1583267095909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267095960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097376 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267097859 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097859 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097860 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097860 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097860 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097860 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267097860 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097860 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097860 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267097860 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097860 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267097860 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097868 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267097883 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267097883 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267097883 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267097883 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.112 " "Worst-case setup slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.112               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.235               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.235               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.292               0.000 CLOCK_50  " "   14.292               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.100               0.000 altera_reserved_tck  " "   44.100               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.315 " "Worst-case hold slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.315               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.318               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 altera_reserved_tck  " "    0.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.746 " "Worst-case recovery slack is 94.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.746               0.000 altera_reserved_tck  " "   94.746               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.888 " "Worst-case removal slack is 0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.888               0.000 altera_reserved_tck  " "    0.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.351 " "Worst-case minimum pulse width slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.351               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.624               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.624               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.651               0.000 CLOCK_50  " "    9.651               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.715               0.000 altera_reserved_tck  " "   49.715               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267097969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267097969 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.505 ns " "Worst Case Available Settling Time: 6.505 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098169 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098169 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098169 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1583267098182 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267098530 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098530 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098530 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pma0\|clockout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098530 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|transmit_pcs0\|hiptxclkout.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098530 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "Ignoring clock spec: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout Reason: Clock derived from ignored clock: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098530 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267098530 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098530 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "Ignoring clock spec: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|receive_pma0\|clockout Reason: Clock derived from ignored clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098530 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267098530 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098530 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1583267098530 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098539 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267098553 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267098553 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267098553 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|pcie_ip\|altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583267098553 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.827 " "Worst-case setup slack is 1.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.827               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.827               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.240               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.240               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.515               0.000 CLOCK_50  " "   16.515               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.173               0.000 altera_reserved_tck  " "   47.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.122               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.123               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 altera_reserved_tck  " "    0.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.904 " "Worst-case recovery slack is 96.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.904               0.000 altera_reserved_tck  " "   96.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.481 " "Worst-case removal slack is 0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 altera_reserved_tck  " "    0.481               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.729 " "Worst-case minimum pulse width slack is 1.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.729               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.729               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.729               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.729               0.000 pll_100\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.251               0.000 CLOCK_50  " "    9.251               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.415               0.000 altera_reserved_tck  " "   49.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583267098628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098628 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.941 ns " "Worst Case Available Settling Time: 8.941 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583267098847 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267098847 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267099622 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267099624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 110 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5074 " "Peak virtual memory: 5074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583267099957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 15:24:59 2020 " "Processing ended: Tue Mar 03 15:24:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583267099957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583267099957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583267099957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1583267099957 ""}
