# Generated by Yosys 0.39 (git sha1 00338082b00, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)
autoidx 2
attribute \DesignAttr:ENABLE_AIE_NETLIST_VIEW 1
attribute \DesignAttr:ENABLE_NOC_NETLIST_VIEW 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "d859d9e8"
attribute \hdlname "top"
attribute \top 1
attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:70.1-152.10"
module \top
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:78.8-78.17"
  wire \<const1>
  attribute \hdlname "CD <const1>"
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:25.8-25.17"
  wire \CD.<const1>
  attribute \hdlname "CD clk_IBUF_BUFG"
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:22.9-22.22"
  wire \CD.clk_IBUF_BUFG
  attribute \hdlname "CD count"
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:27.8-27.13"
  wire \CD.count
  attribute \hdlname "CD new_clk"
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:21.10-21.17"
  wire \CD.new_clk
  attribute \hdlname "CD new_clk_i_1_n_0"
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:29.8-29.23"
  wire \CD.new_clk_i_1_n_0
  attribute \hdlname "CD p_0_in"
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:30.8-30.14"
  wire \CD.p_0_in
  attribute \hdlname "CD reset_IBUF"
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:23.9-23.19"
  wire \CD.reset_IBUF
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:79.8-79.13"
  wire \VCC_2
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:80.8-80.9"
  wire \a
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:81.8-81.17"
  wire \a_i_1_n_0
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:82.8-82.9"
  wire \b
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:83.8-83.17"
  wire \b_i_1_n_0
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:74.9-74.12"
  wire input 1 \clk
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:85.8-85.16"
  wire \clk_IBUF
  attribute \MAX_PROG_DELAY "0"
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:86.35-86.48"
  wire \clk_IBUF_BUFG
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:137.8-139.22|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:31.9-31.10"
  wire \clk_IBUF_inst.A
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:137.8-139.22|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.29-29.30"
  wire \clk_IBUF_inst.I
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:137.8-139.22|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.20-29.21"
  wire \clk_IBUF_inst.O
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:87.8-87.15"
  wire \new_clk
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:76.10-76.11"
  wire output 3 \q
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:89.8-89.14"
  wire \q_OBUF
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:75.9-75.14"
  wire input 2 \reset
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:91.8-91.18"
  wire \reset_IBUF
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:149.8-151.24|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:31.9-31.10"
  wire \reset_IBUF_inst.A
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:149.8-151.24|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.29-29.30"
  wire \reset_IBUF_inst.I
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:149.8-151.24|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.20-29.21"
  wire \reset_IBUF_inst.O
  attribute \cell_module_not_derived 1
  attribute \cell_src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:93.17-96.33"
  attribute \module "clock_divider"
  attribute \module_hdlname "clock_divider"
  attribute \module_src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:17.1-64.10"
  cell $scopeinfo \CD
    parameter \TYPE "module"
  end
  attribute \hdlname "CD VCC"
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:33.7-34.24"
  cell \VCC \CD.VCC
    connect \P \CD.<const1>
  end
  attribute \SOFT_HLUTNM "soft_lutpair0"
  attribute \hdlname "CD count[0]_i_1"
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:38.5-40.20"
  cell \LUT1 \CD.count[0]_i_1
    parameter \INIT 2'01
    connect \I0 \CD.count
    connect \O \CD.p_0_in
  end
  attribute \hdlname "CD count_reg[0]"
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:43.5-48.19"
  cell \FDCE \CD.count_reg[0]
    parameter \INIT 1'0
    connect \C \CD.clk_IBUF_BUFG
    connect \CE \CD.<const1>
    connect \CLR \CD.reset_IBUF
    connect \D \CD.p_0_in
    connect \Q \CD.count
  end
  attribute \SOFT_HLUTNM "soft_lutpair0"
  attribute \hdlname "CD new_clk_i_1"
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:52.5-55.29"
  cell \LUT2 \CD.new_clk_i_1
    parameter \INIT 4'0110
    connect \I0 \CD.count
    connect \I1 \CD.new_clk
    connect \O \CD.new_clk_i_1_n_0
  end
  attribute \hdlname "CD new_clk_reg"
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:58.5-63.21"
  cell \FDCE \CD.new_clk_reg
    parameter \INIT 1'0
    connect \C \CD.clk_IBUF_BUFG
    connect \CE \CD.<const1>
    connect \CLR \CD.reset_IBUF
    connect \D \CD.new_clk_i_1_n_0
    connect \Q \CD.new_clk
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:97.7-98.24"
  cell \VCC \VCC
    connect \P \<const1>
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:99.7-100.19"
  cell \VCC \VCC_1
    connect \P \VCC_2
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:103.5-105.23"
  cell \LUT1 \a_i_1
    parameter \INIT 2'01
    connect \I0 \a
    connect \O \a_i_1_n_0
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:108.5-113.15"
  cell \FDCE \a_reg
    parameter \INIT 1'0
    connect \C \clk_IBUF_BUFG
    connect \CE \<const1>
    connect \CLR \reset_IBUF
    connect \D \a_i_1_n_0
    connect \Q \a
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:116.5-118.23"
  cell \LUT1 \b_i_1
    parameter \INIT 2'01
    connect \I0 \b
    connect \O \b_i_1_n_0
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:121.5-126.15"
  cell \FDCE \b_reg
    parameter \INIT 1'0
    connect \C \new_clk
    connect \CE \<const1>
    connect \CLR \reset_IBUF
    connect \D \b_i_1_n_0
    connect \Q \b
  end
  attribute \XILINX_LEGACY_PRIM "BUFG"
  attribute \XILINX_TRANSFORM_PINMAP "VCC:CE"
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:133.5-136.27"
  cell \BUFGCE \clk_IBUF_BUFG_inst
    parameter \CE_TYPE "ASYNC"
    parameter \SIM_DEVICE "ULTRASCALE_PLUS"
    parameter \STARTUP_SYNC "FALSE"
    connect \CE \VCC_2
    connect \I \clk_IBUF
    connect \O \clk_IBUF_BUFG
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:137.8-139.22|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:34.13-35.13"
  cell \IBUFCTRL \clk_IBUF_inst.IBUFCTRL_INST
    connect \I \clk_IBUF_inst.A
    connect \O \clk_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:137.8-139.22|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:32.10-33.14"
  cell \INBUF \clk_IBUF_inst.INBUF_INST
    connect \O \clk_IBUF_inst.A
    connect \PAD \clk
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:140.8-142.15"
  cell \OBUF \q_OBUF_inst
    connect \I \q_OBUF
    connect \O \q
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:145.5-148.20"
  cell \LUT2 \q_OBUF_inst_i_1
    parameter \INIT 4'1000
    connect \I0 \a
    connect \I1 \b
    connect \O \q_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:149.8-151.24|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:34.13-35.13"
  cell \IBUFCTRL \reset_IBUF_inst.IBUFCTRL_INST
    connect \I \reset_IBUF_inst.A
    connect \O \reset_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:149.8-151.24|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:32.10-33.14"
  cell \INBUF \reset_IBUF_inst.INBUF_INST
    connect \O \reset_IBUF_inst.A
    connect \PAD \reset
  end
  connect \CD.reset_IBUF \reset_IBUF
  connect \new_clk \CD.new_clk
  connect \CD.clk_IBUF_BUFG \clk_IBUF_BUFG
end
