Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 28 17:02:06 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.156        0.000                      0                  133        0.237        0.000                      0                  133        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.156        0.000                      0                  133        0.237        0.000                      0                  133        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 board_x_pos_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.915ns (43.275%)  route 3.821ns (56.725%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X30Y61         FDSE                                         r  board_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDSE (Prop_fdse_C_Q)         0.518     5.589 r  board_x_pos_reg[3]/Q
                         net (fo=8, routed)           0.692     6.281    board_x_pos_reg_n_0_[3]
    SLICE_X33Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.788 r  pixel_data_reg[15]_i_322/CO[3]
                         net (fo=1, routed)           0.000     6.788    pixel_data_reg[15]_i_322_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  pixel_data_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.902    pixel_data_reg[15]_i_257_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  pixel_data_reg[15]_i_161/O[1]
                         net (fo=1, routed)           0.594     7.830    pixel_data3[11]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.303     8.133 r  pixel_data[15]_i_320/O
                         net (fo=1, routed)           0.000     8.133    oled/S[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.666 r  oled/pixel_data_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.666    oled/pixel_data_reg[15]_i_256_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  oled/pixel_data_reg[15]_i_160/CO[3]
                         net (fo=1, routed)           0.000     8.783    oled/pixel_data_reg[15]_i_160_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.930     9.830    oled/pixel_data2166_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.954 r  oled/pixel_data[15]_i_30/O
                         net (fo=1, routed)           0.431    10.385    oled/pixel_data[15]_i_30_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.124    10.509 r  oled/pixel_data[15]_i_8/O
                         net (fo=16, routed)          1.174    11.683    oled/pixel_data[15]_i_8_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    11.807 r  oled/pixel_data[0]_i_1/O
                         net (fo=1, routed)           0.000    11.807    oled_n_86
    SLICE_X37Y49         FDRE                                         r  pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.446    14.787    CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  pixel_data_reg[0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.031    14.963    pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 board_x_pos_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 2.915ns (43.544%)  route 3.779ns (56.456%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X30Y61         FDSE                                         r  board_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDSE (Prop_fdse_C_Q)         0.518     5.589 r  board_x_pos_reg[3]/Q
                         net (fo=8, routed)           0.692     6.281    board_x_pos_reg_n_0_[3]
    SLICE_X33Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.788 r  pixel_data_reg[15]_i_322/CO[3]
                         net (fo=1, routed)           0.000     6.788    pixel_data_reg[15]_i_322_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  pixel_data_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.902    pixel_data_reg[15]_i_257_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  pixel_data_reg[15]_i_161/O[1]
                         net (fo=1, routed)           0.594     7.830    pixel_data3[11]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.303     8.133 r  pixel_data[15]_i_320/O
                         net (fo=1, routed)           0.000     8.133    oled/S[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.666 r  oled/pixel_data_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.666    oled/pixel_data_reg[15]_i_256_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  oled/pixel_data_reg[15]_i_160/CO[3]
                         net (fo=1, routed)           0.000     8.783    oled/pixel_data_reg[15]_i_160_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.930     9.830    oled/pixel_data2166_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.954 r  oled/pixel_data[15]_i_30/O
                         net (fo=1, routed)           0.431    10.385    oled/pixel_data[15]_i_30_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.124    10.509 r  oled/pixel_data[15]_i_8/O
                         net (fo=16, routed)          1.133    11.641    oled/pixel_data[15]_i_8_n_0
    SLICE_X35Y53         LUT3 (Prop_lut3_I2_O)        0.124    11.765 r  oled/pixel_data[12]_i_1/O
                         net (fo=1, routed)           0.000    11.765    oled_n_74
    SLICE_X35Y53         FDRE                                         r  pixel_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.434    14.775    CLK_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  pixel_data_reg[12]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)        0.029    15.027    pixel_data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 board_x_pos_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 2.915ns (45.124%)  route 3.545ns (54.876%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X30Y61         FDSE                                         r  board_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDSE (Prop_fdse_C_Q)         0.518     5.589 r  board_x_pos_reg[3]/Q
                         net (fo=8, routed)           0.692     6.281    board_x_pos_reg_n_0_[3]
    SLICE_X33Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.788 r  pixel_data_reg[15]_i_322/CO[3]
                         net (fo=1, routed)           0.000     6.788    pixel_data_reg[15]_i_322_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  pixel_data_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.902    pixel_data_reg[15]_i_257_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  pixel_data_reg[15]_i_161/O[1]
                         net (fo=1, routed)           0.594     7.830    pixel_data3[11]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.303     8.133 r  pixel_data[15]_i_320/O
                         net (fo=1, routed)           0.000     8.133    oled/S[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.666 r  oled/pixel_data_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.666    oled/pixel_data_reg[15]_i_256_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  oled/pixel_data_reg[15]_i_160/CO[3]
                         net (fo=1, routed)           0.000     8.783    oled/pixel_data_reg[15]_i_160_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.930     9.830    oled/pixel_data2166_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.954 r  oled/pixel_data[15]_i_30/O
                         net (fo=1, routed)           0.431    10.385    oled/pixel_data[15]_i_30_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.124    10.509 r  oled/pixel_data[15]_i_8/O
                         net (fo=16, routed)          0.898    11.407    oled/pixel_data[15]_i_8_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    11.531 r  oled/pixel_data[1]_i_1/O
                         net (fo=1, routed)           0.000    11.531    oled_n_85
    SLICE_X37Y49         FDRE                                         r  pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.446    14.787    CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  pixel_data_reg[1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.029    14.961    pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 board_x_pos_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 2.915ns (45.145%)  route 3.542ns (54.855%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X30Y61         FDSE                                         r  board_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDSE (Prop_fdse_C_Q)         0.518     5.589 r  board_x_pos_reg[3]/Q
                         net (fo=8, routed)           0.692     6.281    board_x_pos_reg_n_0_[3]
    SLICE_X33Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.788 r  pixel_data_reg[15]_i_322/CO[3]
                         net (fo=1, routed)           0.000     6.788    pixel_data_reg[15]_i_322_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  pixel_data_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.902    pixel_data_reg[15]_i_257_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  pixel_data_reg[15]_i_161/O[1]
                         net (fo=1, routed)           0.594     7.830    pixel_data3[11]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.303     8.133 r  pixel_data[15]_i_320/O
                         net (fo=1, routed)           0.000     8.133    oled/S[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.666 r  oled/pixel_data_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.666    oled/pixel_data_reg[15]_i_256_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  oled/pixel_data_reg[15]_i_160/CO[3]
                         net (fo=1, routed)           0.000     8.783    oled/pixel_data_reg[15]_i_160_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.930     9.830    oled/pixel_data2166_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.954 r  oled/pixel_data[15]_i_30/O
                         net (fo=1, routed)           0.431    10.385    oled/pixel_data[15]_i_30_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.124    10.509 r  oled/pixel_data[15]_i_8/O
                         net (fo=16, routed)          0.895    11.404    oled/pixel_data[15]_i_8_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    11.528 r  oled/pixel_data[2]_i_1/O
                         net (fo=1, routed)           0.000    11.528    oled_n_84
    SLICE_X37Y49         FDRE                                         r  pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.446    14.787    CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  pixel_data_reg[2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.031    14.963    pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 board_x_pos_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 2.915ns (45.467%)  route 3.496ns (54.533%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X30Y61         FDSE                                         r  board_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDSE (Prop_fdse_C_Q)         0.518     5.589 r  board_x_pos_reg[3]/Q
                         net (fo=8, routed)           0.692     6.281    board_x_pos_reg_n_0_[3]
    SLICE_X33Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.788 r  pixel_data_reg[15]_i_322/CO[3]
                         net (fo=1, routed)           0.000     6.788    pixel_data_reg[15]_i_322_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  pixel_data_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.902    pixel_data_reg[15]_i_257_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  pixel_data_reg[15]_i_161/O[1]
                         net (fo=1, routed)           0.594     7.830    pixel_data3[11]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.303     8.133 r  pixel_data[15]_i_320/O
                         net (fo=1, routed)           0.000     8.133    oled/S[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.666 r  oled/pixel_data_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.666    oled/pixel_data_reg[15]_i_256_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  oled/pixel_data_reg[15]_i_160/CO[3]
                         net (fo=1, routed)           0.000     8.783    oled/pixel_data_reg[15]_i_160_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.930     9.830    oled/pixel_data2166_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.954 r  oled/pixel_data[15]_i_30/O
                         net (fo=1, routed)           0.431    10.385    oled/pixel_data[15]_i_30_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.124    10.509 r  oled/pixel_data[15]_i_8/O
                         net (fo=16, routed)          0.849    11.358    oled/pixel_data[15]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    11.482 r  oled/pixel_data[5]_i_1/O
                         net (fo=1, routed)           0.000    11.482    oled_n_81
    SLICE_X39Y53         FDSE                                         r  pixel_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.435    14.776    CLK_IBUF_BUFG
    SLICE_X39Y53         FDSE                                         r  pixel_data_reg[5]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X39Y53         FDSE (Setup_fdse_C_D)        0.029    14.956    pixel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 board_x_pos_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 2.915ns (45.489%)  route 3.493ns (54.511%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X30Y61         FDSE                                         r  board_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDSE (Prop_fdse_C_Q)         0.518     5.589 r  board_x_pos_reg[3]/Q
                         net (fo=8, routed)           0.692     6.281    board_x_pos_reg_n_0_[3]
    SLICE_X33Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.788 r  pixel_data_reg[15]_i_322/CO[3]
                         net (fo=1, routed)           0.000     6.788    pixel_data_reg[15]_i_322_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  pixel_data_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.902    pixel_data_reg[15]_i_257_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  pixel_data_reg[15]_i_161/O[1]
                         net (fo=1, routed)           0.594     7.830    pixel_data3[11]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.303     8.133 r  pixel_data[15]_i_320/O
                         net (fo=1, routed)           0.000     8.133    oled/S[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.666 r  oled/pixel_data_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.666    oled/pixel_data_reg[15]_i_256_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  oled/pixel_data_reg[15]_i_160/CO[3]
                         net (fo=1, routed)           0.000     8.783    oled/pixel_data_reg[15]_i_160_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.930     9.830    oled/pixel_data2166_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.954 r  oled/pixel_data[15]_i_30/O
                         net (fo=1, routed)           0.431    10.385    oled/pixel_data[15]_i_30_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.124    10.509 r  oled/pixel_data[15]_i_8/O
                         net (fo=16, routed)          0.846    11.355    oled/pixel_data[15]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124    11.479 r  oled/pixel_data[8]_i_1/O
                         net (fo=1, routed)           0.000    11.479    oled_n_78
    SLICE_X39Y53         FDSE                                         r  pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.435    14.776    CLK_IBUF_BUFG
    SLICE_X39Y53         FDSE                                         r  pixel_data_reg[8]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X39Y53         FDSE (Setup_fdse_C_D)        0.031    14.958    pixel_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 board_x_pos_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.915ns (45.607%)  route 3.477ns (54.393%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X30Y61         FDSE                                         r  board_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDSE (Prop_fdse_C_Q)         0.518     5.589 r  board_x_pos_reg[3]/Q
                         net (fo=8, routed)           0.692     6.281    board_x_pos_reg_n_0_[3]
    SLICE_X33Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.788 r  pixel_data_reg[15]_i_322/CO[3]
                         net (fo=1, routed)           0.000     6.788    pixel_data_reg[15]_i_322_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  pixel_data_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.902    pixel_data_reg[15]_i_257_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  pixel_data_reg[15]_i_161/O[1]
                         net (fo=1, routed)           0.594     7.830    pixel_data3[11]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.303     8.133 r  pixel_data[15]_i_320/O
                         net (fo=1, routed)           0.000     8.133    oled/S[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.666 r  oled/pixel_data_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.666    oled/pixel_data_reg[15]_i_256_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  oled/pixel_data_reg[15]_i_160/CO[3]
                         net (fo=1, routed)           0.000     8.783    oled/pixel_data_reg[15]_i_160_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.930     9.830    oled/pixel_data2166_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.954 r  oled/pixel_data[15]_i_30/O
                         net (fo=1, routed)           0.431    10.385    oled/pixel_data[15]_i_30_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.124    10.509 r  oled/pixel_data[15]_i_8/O
                         net (fo=16, routed)          0.830    11.338    oled/pixel_data[15]_i_8_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    11.462 r  oled/pixel_data[15]_i_2/O
                         net (fo=1, routed)           0.000    11.462    oled_n_71
    SLICE_X37Y58         FDRE                                         r  pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.434    14.775    CLK_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  pixel_data_reg[15]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X37Y58         FDRE (Setup_fdre_C_D)        0.031    14.957    pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 board_x_pos_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 2.915ns (45.589%)  route 3.479ns (54.411%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X30Y61         FDSE                                         r  board_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDSE (Prop_fdse_C_Q)         0.518     5.589 r  board_x_pos_reg[3]/Q
                         net (fo=8, routed)           0.692     6.281    board_x_pos_reg_n_0_[3]
    SLICE_X33Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.788 r  pixel_data_reg[15]_i_322/CO[3]
                         net (fo=1, routed)           0.000     6.788    pixel_data_reg[15]_i_322_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  pixel_data_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.902    pixel_data_reg[15]_i_257_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  pixel_data_reg[15]_i_161/O[1]
                         net (fo=1, routed)           0.594     7.830    pixel_data3[11]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.303     8.133 r  pixel_data[15]_i_320/O
                         net (fo=1, routed)           0.000     8.133    oled/S[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.666 r  oled/pixel_data_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.666    oled/pixel_data_reg[15]_i_256_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  oled/pixel_data_reg[15]_i_160/CO[3]
                         net (fo=1, routed)           0.000     8.783    oled/pixel_data_reg[15]_i_160_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.930     9.830    oled/pixel_data2166_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.954 r  oled/pixel_data[15]_i_30/O
                         net (fo=1, routed)           0.431    10.385    oled/pixel_data[15]_i_30_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.124    10.509 r  oled/pixel_data[15]_i_8/O
                         net (fo=16, routed)          0.832    11.341    oled/pixel_data[15]_i_8_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    11.465 r  oled/pixel_data[3]_i_1/O
                         net (fo=1, routed)           0.000    11.465    oled_n_83
    SLICE_X35Y49         FDRE                                         r  pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  pixel_data_reg[3]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)        0.029    14.960    pixel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 board_x_pos_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 2.915ns (45.562%)  route 3.483ns (54.438%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X30Y61         FDSE                                         r  board_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDSE (Prop_fdse_C_Q)         0.518     5.589 r  board_x_pos_reg[3]/Q
                         net (fo=8, routed)           0.692     6.281    board_x_pos_reg_n_0_[3]
    SLICE_X33Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.788 r  pixel_data_reg[15]_i_322/CO[3]
                         net (fo=1, routed)           0.000     6.788    pixel_data_reg[15]_i_322_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  pixel_data_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.902    pixel_data_reg[15]_i_257_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  pixel_data_reg[15]_i_161/O[1]
                         net (fo=1, routed)           0.594     7.830    pixel_data3[11]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.303     8.133 r  pixel_data[15]_i_320/O
                         net (fo=1, routed)           0.000     8.133    oled/S[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.666 r  oled/pixel_data_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.666    oled/pixel_data_reg[15]_i_256_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  oled/pixel_data_reg[15]_i_160/CO[3]
                         net (fo=1, routed)           0.000     8.783    oled/pixel_data_reg[15]_i_160_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.930     9.830    oled/pixel_data2166_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.954 r  oled/pixel_data[15]_i_30/O
                         net (fo=1, routed)           0.431    10.385    oled/pixel_data[15]_i_30_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.124    10.509 r  oled/pixel_data[15]_i_8/O
                         net (fo=16, routed)          0.836    11.345    oled/pixel_data[15]_i_8_n_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I5_O)        0.124    11.469 r  oled/pixel_data[4]_i_1/O
                         net (fo=1, routed)           0.000    11.469    oled_n_82
    SLICE_X33Y50         FDRE                                         r  pixel_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.436    14.777    CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  pixel_data_reg[4]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)        0.029    15.044    pixel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 board_x_pos_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.915ns (46.661%)  route 3.332ns (53.339%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.550     5.071    CLK_IBUF_BUFG
    SLICE_X30Y61         FDSE                                         r  board_x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDSE (Prop_fdse_C_Q)         0.518     5.589 r  board_x_pos_reg[3]/Q
                         net (fo=8, routed)           0.692     6.281    board_x_pos_reg_n_0_[3]
    SLICE_X33Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.788 r  pixel_data_reg[15]_i_322/CO[3]
                         net (fo=1, routed)           0.000     6.788    pixel_data_reg[15]_i_322_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.902 r  pixel_data_reg[15]_i_257/CO[3]
                         net (fo=1, routed)           0.000     6.902    pixel_data_reg[15]_i_257_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.236 f  pixel_data_reg[15]_i_161/O[1]
                         net (fo=1, routed)           0.594     7.830    pixel_data3[11]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.303     8.133 r  pixel_data[15]_i_320/O
                         net (fo=1, routed)           0.000     8.133    oled/S[1]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.666 r  oled/pixel_data_reg[15]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.666    oled/pixel_data_reg[15]_i_256_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.783 r  oled/pixel_data_reg[15]_i_160/CO[3]
                         net (fo=1, routed)           0.000     8.783    oled/pixel_data_reg[15]_i_160_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.900 r  oled/pixel_data_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.930     9.830    oled/pixel_data2166_in
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.124     9.954 r  oled/pixel_data[15]_i_30/O
                         net (fo=1, routed)           0.431    10.385    oled/pixel_data[15]_i_30_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.124    10.509 r  oled/pixel_data[15]_i_8/O
                         net (fo=16, routed)          0.686    11.194    oled/pixel_data[15]_i_8_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  oled/pixel_data[6]_i_1/O
                         net (fo=1, routed)           0.000    11.318    oled_n_80
    SLICE_X39Y58         FDSE                                         r  pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.434    14.775    CLK_IBUF_BUFG
    SLICE_X39Y58         FDSE                                         r  pixel_data_reg[6]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X39Y58         FDSE (Setup_fdse_C_D)        0.031    14.957    pixel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                  3.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bounce_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bounce_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  bounce_counter_reg[28]/Q
                         net (fo=3, routed)           0.078     1.676    bounce_counter_reg[28]
    SLICE_X30Y72         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.805 r  bounce_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.805    bounce_counter_reg[28]_i_1_n_6
    SLICE_X30Y72         FDRE                                         r  bounce_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.816     1.944    CLK_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bounce_counter_reg[29]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.134     1.568    bounce_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bounce_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bounce_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  bounce_counter_reg[30]/Q
                         net (fo=3, routed)           0.078     1.676    bounce_counter_reg[30]
    SLICE_X30Y72         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.805 r  bounce_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    bounce_counter_reg[28]_i_1_n_4
    SLICE_X30Y72         FDRE                                         r  bounce_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.816     1.944    CLK_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  bounce_counter_reg[31]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.134     1.568    bounce_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.557     1.440    CLK_IBUF_BUFG
    SLICE_X30Y65         FDRE                                         r  bounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  bounce_counter_reg[2]/Q
                         net (fo=3, routed)           0.078     1.682    bounce_counter_reg[2]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.811 r  bounce_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    bounce_counter_reg[0]_i_1_n_4
    SLICE_X30Y65         FDRE                                         r  bounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.823     1.951    CLK_IBUF_BUFG
    SLICE_X30Y65         FDRE                                         r  bounce_counter_reg[3]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.134     1.574    bounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bounce_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.556     1.439    CLK_IBUF_BUFG
    SLICE_X30Y66         FDRE                                         r  bounce_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  bounce_counter_reg[4]/Q
                         net (fo=4, routed)           0.078     1.681    bounce_counter_reg[4]
    SLICE_X30Y66         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.810 r  bounce_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.810    bounce_counter_reg[4]_i_1_n_6
    SLICE_X30Y66         FDRE                                         r  bounce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.822     1.950    CLK_IBUF_BUFG
    SLICE_X30Y66         FDRE                                         r  bounce_counter_reg[5]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.134     1.573    bounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.557     1.440    CLK_IBUF_BUFG
    SLICE_X30Y65         FDRE                                         r  bounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  bounce_counter_reg[0]/Q
                         net (fo=5, routed)           0.079     1.683    bounce_counter_reg[0]
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.812 r  bounce_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.812    bounce_counter_reg[0]_i_1_n_6
    SLICE_X30Y65         FDRE                                         r  bounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.823     1.951    CLK_IBUF_BUFG
    SLICE_X30Y65         FDRE                                         r  bounce_counter_reg[1]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.134     1.574    bounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.552     1.435    CLK_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  bounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  bounce_counter_reg[20]/Q
                         net (fo=4, routed)           0.079     1.678    bounce_counter_reg[20]
    SLICE_X30Y70         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.807 r  bounce_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.807    bounce_counter_reg[20]_i_1_n_6
    SLICE_X30Y70         FDRE                                         r  bounce_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.818     1.946    CLK_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  bounce_counter_reg[21]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.134     1.569    bounce_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  bounce_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  bounce_counter_reg[26]/Q
                         net (fo=4, routed)           0.079     1.677    bounce_counter_reg[26]
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.806 r  bounce_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    bounce_counter_reg[24]_i_1_n_4
    SLICE_X30Y71         FDRE                                         r  bounce_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     1.945    CLK_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  bounce_counter_reg[27]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.134     1.568    bounce_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.551     1.434    CLK_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  bounce_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  bounce_counter_reg[24]/Q
                         net (fo=4, routed)           0.079     1.677    bounce_counter_reg[24]
    SLICE_X30Y71         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.806 r  bounce_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.806    bounce_counter_reg[24]_i_1_n_6
    SLICE_X30Y71         FDRE                                         r  bounce_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     1.945    CLK_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  bounce_counter_reg[25]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.134     1.568    bounce_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 unlock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unlock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.561     1.444    CLK_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  unlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  unlock_reg/Q
                         net (fo=53, routed)          0.168     1.754    unlock
    SLICE_X29Y55         LUT2 (Prop_lut2_I0_O)        0.042     1.796 r  unlock_i_1/O
                         net (fo=1, routed)           0.000     1.796    unlock_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  unlock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  unlock_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.105     1.549    unlock_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.293ns (76.701%)  route 0.089ns (23.299%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.554     1.437    CLK_IBUF_BUFG
    SLICE_X30Y68         FDRE                                         r  bounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  bounce_counter_reg[12]/Q
                         net (fo=4, routed)           0.089     1.690    bounce_counter_reg[12]
    SLICE_X30Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.819 r  bounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.819    bounce_counter_reg[12]_i_1_n_6
    SLICE_X30Y68         FDRE                                         r  bounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.820     1.948    CLK_IBUF_BUFG
    SLICE_X30Y68         FDRE                                         r  bounce_counter_reg[13]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.134     1.571    bounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y67   bounce_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y67   bounce_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y68   bounce_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y68   bounce_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y68   bounce_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y68   bounce_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y69   bounce_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y69   bounce_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y69   bounce_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68   bounce_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68   bounce_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68   bounce_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68   bounce_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   bounce_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   bounce_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   bounce_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   bounce_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70   bounce_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70   bounce_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   bounce_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   bounce_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   bounce_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y67   bounce_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y65   bounce_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y72   bounce_counter_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y72   bounce_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y72   bounce_counter_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y72   bounce_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y65   bounce_counter_reg[2]/C



