// Seed: 2995480732
`define pp_12 0
`timescale 1ps / 1ps
`define pp_13 0
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  input id_11;
  output id_10;
  input id_9;
  inout id_8;
  input id_7;
  inout id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  always @(posedge id_7 or posedge id_3) id_6 <= !1;
endmodule
