$date
	Wed Nov 15 14:09:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dmem_tb $end
$var wire 32 ! rdata [31:0] $end
$var reg 32 " alu_result [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 32 % wdata [31:0] $end
$var reg 1 & wr $end
$scope module uut $end
$var wire 32 ' alu_result [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 32 ( wdata [31:0] $end
$var wire 1 & wr $end
$var wire 32 ) rdata [31:0] $end
$scope module dram $end
$var wire 32 * addr [31:0] $end
$var wire 1 # clk $end
$var wire 32 + rdata [31:0] $end
$var wire 1 $ rst $end
$var wire 32 , wdata [31:0] $end
$var wire 1 & write $end
$scope begin $ivl_for_loop0 $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000000 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
b0 %
1$
0#
b0 "
b0 !
$end
#5000
b10000000000 -
1#
#10000
0#
#15000
b10000000000 -
1#
#20000
0#
#25000
b10000000000 -
1#
#30000
0#
#35000
b10000000000 -
1#
#40000
0#
#45000
b10000000000 -
1#
#50000
0#
#55000
b10000000000 -
1#
#60000
0#
#65000
b10000000000 -
1#
#70000
0#
#75000
b10000000000 -
1#
#80000
0#
#85000
b10000000000 -
1#
#90000
0#
#95000
b10000000000 -
1#
#100000
0#
0$
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
1&
b10100101101001011010010110100101 %
b10100101101001011010010110100101 (
b10100101101001011010010110100101 ,
b1010 "
b1010 '
b1010 *
#205000
b10100101101001011010010110100101 !
b10100101101001011010010110100101 )
b10100101101001011010010110100101 +
1#
#210000
0#
0&
#215000
1#
#220000
0#
