# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9.srcs/sources_1/new/instruction_decoder.vhd" \
"../../../../Lab 9.srcs/sim_1/new/ID_Sim.vhd" \

# Do not sort compile order
nosort
