/**
 * \file
 * \brief Generated by ifgen (3.3.0).
 */
#pragma once

#include <cstdint>
#include <cstring>

namespace MIMXRT1176::CM7
{

enum class IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE : uint8_t
{
    _0_src_BOOT_MODE0 /*!< Select mux mode: ALT0 mux port: SRC_BOOT_MODE00 of
                         instance: SRC */
        ,
    _1_lpspi5_SCK = 1 /*!< Select mux mode: ALT1 mux port: LPSPI5_SCK of
                         instance: LPSPI5 */
        ,
    _2_sai4_TX_DATA = 2 /*!< Select mux mode: ALT2 mux port: SAI4_TX_DATA of
                           instance: SAI4 */
        ,
    _3_mqs_RIGHT =
        3 /*!< Select mux mode: ALT3 mux port: MQS_RIGHT of instance: MQS */,
    _5_gpio_mux6_IO2 = 5 /*!< Select mux mode: ALT5 mux port: GPIO_MUX6_IO02 of
                            instance: GPIO_MUX6 */
        ,
    _10_gpio12_IO2 = 10 /*!< Select mux mode: ALT10 mux port: GPIO12_IO02 of
                           instance: GPIO12 */
};
static_assert(sizeof(IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE) == 1);

/**
 * Converts IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE to a C string.
 *
 * \param[in] instance Value to convert.
 * \return             A C string representation of the value.
 */
inline const char *to_string(
    IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE instance)
{
    const char *result =
        "UNKNOWN IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE";

    switch (instance)
    {
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_0_src_BOOT_MODE0:
        result = "_0_src_BOOT_MODE0";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_1_lpspi5_SCK:
        result = "_1_lpspi5_SCK";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_2_sai4_TX_DATA:
        result = "_2_sai4_TX_DATA";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_3_mqs_RIGHT:
        result = "_3_mqs_RIGHT";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_5_gpio_mux6_IO2:
        result = "_5_gpio_mux6_IO2";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_10_gpio12_IO2:
        result = "_10_gpio12_IO2";
        break;
    }

    return result;
}

/**
 * Converts a C string to IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE.
 *
 * \param[in]  data   A C string to convert.
 * \param[out] output The enumeration element to write.
 * \return            Whether or not the output was written.
 */
inline bool from_string(
    const char *data, IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE &output)
{
    bool result = false;

    if ((result = !strncmp(data, "_0_src_BOOT_MODE0", 17)))
    {
        output = IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::
            _0_src_BOOT_MODE0;
    }
    else if ((result = !strncmp(data, "_1_lpspi5_SCK", 13)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_1_lpspi5_SCK;
    }
    else if ((result = !strncmp(data, "_2_sai4_TX_DATA", 15)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_2_sai4_TX_DATA;
    }
    else if ((result = !strncmp(data, "_3_mqs_RIGHT", 12)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_3_mqs_RIGHT;
    }
    else if ((result = !strncmp(data, "_5_gpio_mux6_IO2", 16)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_5_gpio_mux6_IO2;
    }
    else if ((result = !strncmp(data, "_10_gpio12_IO2", 14)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_02_MUX_MODE::_10_gpio12_IO2;
    }

    return result;
}

}; // namespace MIMXRT1176::CM7
