{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 11:41:45 2020 " "Info: Processing started: Thu Jul 02 11:41:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.v 10 10 " "Info: Found 10 design units, including 10 entities, in source file lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Info: Found entity 1: lab6" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 key_seg7_6dig " "Info: Found entity 2: key_seg7_6dig" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 key_code_mux " "Info: Found entity 3: key_code_mux" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 debounce_ctl " "Info: Found entity 4: debounce_ctl" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 key_decode " "Info: Found entity 5: key_decode" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 key_led " "Info: Found entity 6: key_led" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 109 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 key_buf6 " "Info: Found entity 7: key_buf6" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 freq_div " "Info: Found entity 8: freq_div" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 141 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 count6 " "Info: Found entity 9: count6" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 bcd_to_seg7 " "Info: Found entity 10: bcd_to_seg7" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 174 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "press_valid lab6.v(120) " "Warning (10236): Verilog HDL Implicit Net warning at lab6.v(120): created implicit net for \"press_valid\"" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "display_code lab6.v(120) " "Warning (10236): Verilog HDL Implicit Net warning at lab6.v(120): created implicit net for \"display_code\"" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(10): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(26) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(26): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(27): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(28): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(29) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(29): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(30): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(11): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(12): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(118) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(118): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(119) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(119): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6.v(120) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(120): instance has no name" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Info: Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_4 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_4\"" {  } { { "lab6.v" "comb_4" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab6.v(151) " "Warning (10240): Verilog HDL Always Construct warning at lab6.v(151): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_seg7_6dig key_seg7_6dig:comb_5 " "Info: Elaborating entity \"key_seg7_6dig\" for hierarchy \"key_seg7_6dig:comb_5\"" {  } { { "lab6.v" "comb_5" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count6 key_seg7_6dig:comb_5\|count6:comb_4 " "Info: Elaborating entity \"count6\" for hierarchy \"key_seg7_6dig:comb_5\|count6:comb_4\"" {  } { { "lab6.v" "comb_4" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_decode key_seg7_6dig:comb_5\|key_decode:comb_5 " "Info: Elaborating entity \"key_decode\" for hierarchy \"key_seg7_6dig:comb_5\|key_decode:comb_5\"" {  } { { "lab6.v" "comb_5" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_ctl key_seg7_6dig:comb_5\|debounce_ctl:comb_6 " "Info: Elaborating entity \"debounce_ctl\" for hierarchy \"key_seg7_6dig:comb_5\|debounce_ctl:comb_6\"" {  } { { "lab6.v" "comb_6" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 lab6.v(61) " "Warning (10230): Verilog HDL assignment warning at lab6.v(61): truncated value with size 7 to match size of target (6)" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_buf6 key_seg7_6dig:comb_5\|key_buf6:comb_7 " "Info: Elaborating entity \"key_buf6\" for hierarchy \"key_seg7_6dig:comb_5\|key_buf6:comb_7\"" {  } { { "lab6.v" "comb_7" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_code_mux key_seg7_6dig:comb_5\|key_code_mux:comb_8 " "Info: Elaborating entity \"key_code_mux\" for hierarchy \"key_seg7_6dig:comb_5\|key_code_mux:comb_8\"" {  } { { "lab6.v" "comb_8" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7 bcd_to_seg7:comb_6 " "Info: Elaborating entity \"bcd_to_seg7\" for hierarchy \"bcd_to_seg7:comb_6\"" {  } { { "lab6.v" "comb_6" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_4\|divider\[0\]~0 13 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=13) from the following logic: \"freq_div:comb_4\|divider\[0\]~0\"" {  } { { "lab6.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 157 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_4\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_4\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_4\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:comb_4\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_4\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:comb_4\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_4\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_4\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab6.v" "" { Text "C:/altera/90sp2/quartus/lab6/lab6.v" 136 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Info: Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Info: Implemented 84 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 11:41:47 2020 " "Info: Processing ended: Thu Jul 02 11:41:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
