# Copyright 2020-2024 Datum Technology Corporation
# All rights reserved.
#######################################################################################################################
[logic_simulation]
root_path="sim"
regression_directory_name="regr"
results_directory_name="results"
logs_directory="logs"
test_result_path_template="{{ ip }}_{{ test }}_{{ seed }}{% if args %}_{% for arg in args %}{{ arg }}_{% endfor %}{% endif %}"
uvm_version="1.2"
timescale="1ns/1ps"
metrics_dsim_default_compilation_sv_arguments=[
    "-suppress MultiBlockWrite:ReadingOutputModport:UndefinedMacro"
]
xilinx_vivado_default_compilation_sv_arguments=[
    "--incr"
]
synopsys_vcs_default_compilation_sv_arguments=[]
siemens_questa_default_compilation_sv_arguments=[]
cadence_xcelium_default_compilation_sv_arguments=[]
aldec_riviera_pro_default_compilation_sv_arguments=[]
metrics_dsim_default_compilation_vhdl_arguments=[]
xilinx_vivado_default_compilation_vhdl_arguments=[]
synopsys_vcs_default_compilation_vhdl_arguments=[]
siemens_questa_default_compilation_vhdl_arguments=[]
cadence_xcelium_default_compilation_vhdl_arguments=[]
aldec_riviera_pro_default_compilation_vhdl_arguments=[]
metrics_dsim_default_elaboration_arguments=[
    "+acc+b",
    "-suppress DupModuleDefn"
]
xilinx_vivado_default_elaboration_arguments=[
    "--incr",
    "-relax",
    "--O0",
    "-v 0",
    "-dup_entity_as_module"
]
synopsys_vcs_default_elaboration_arguments=[]
siemens_questa_default_elaboration_arguments=[]
cadence_xcelium_default_elaboration_arguments=[]
aldec_riviera_pro_default_elaboration_arguments=[]
metrics_dsim_default_compilation_and_elaboration_arguments=[
    "+acc+b",
    "-suppress MultiBlockWrite:ReadingOutputModport",
    "-warn UndefinedMacro:DupModuleDefn"
]
xilinx_vivado_default_compilation_and_elaboration_arguments=[
    "--incr",
    "-relax",
    "--O0",
    "-v 0",
    "-dup_entity_as_module"
]
synopsys_vcs_default_compilation_and_elaboration_arguments=[]
siemens_questa_default_compilation_and_elaboration_arguments=[]
cadence_xcelium_default_compilation_and_elaboration_arguments=[]
aldec_riviera_pro_default_compilation_and_elaboration_arguments=[]
metrics_dsim_default_simulation_arguments=[

]
xilinx_vivado_default_simulation_arguments=[
    "--stats"
]
synopsys_vcs_default_simulation_arguments=[]
siemens_questa_default_simulation_arguments=[]
cadence_xcelium_default_simulation_arguments=[]
aldec_riviera_pro_default_simulation_arguments=[]

[synthesis]
root_path="syn"

[lint]
root_path="lint"

[ip]
global_paths=[]
local_paths=[]

[docs]
root_path="docs"

[encryption]


[authentication]
offline=false
