# ASIC Design of Systolic Array for Matrix Multiplication

## Abstract

This project implements a **64×64 systolic array accelerator** for
high-performance matrix multiplication using a fully parallel processing
architecture optimized for throughput and scalability. The complete ASIC
design flow is covered, including **RTL design, functional verification,
synthesis using the Nangate 45 nm library, logic equivalence checking
(LEC), physical implementation (PnR), and power analysis**. The final 
deliverables include **benchmarking, timing, power, area reports and GDSII layout** generated using industry-standard EDA tools.

------------------------------------------------------------------------

## Table of Contents

1.  Introduction
2.  Repository Structure
3.  Systolic Array RTL to GDS Flow
4.  Prerequisite Tools
5.  Getting Started
6.  Verification & Simulation
7.  Synthesis
8.  Logic Equivalence Checking
9.  Physical Design (PnR)
10. Power Analysis
11. Full Report
12. Contributors

------------------------------------------------------------------------

## 1. Introduction

The systolic array architecture is a highly scalable and efficient
structure for accelerating matrix operations such as **matrix
multiplication**, a fundamental computation used in **machine learning,
signal processing, and HPC workloads**.

This project implements a **64×64 systolic array composed of 4096
Processing Elements (PEs)** arranged in a regular 2D mesh. Each PE
performs **multiply-accumulate (MAC)** operations and passes partial
sums to its neighboring PEs in a rhythmic pipelined fashion.

A centralized **controller module** manages: - Input data flow\
- Weight loading
- Computation sequencing
- Output collection

This project covers the **complete RTL-to-GDS ASIC flow**, enabling a
real silicon-ready implementation.

------------------------------------------------------------------------

## 2. Repository Structure

    ├── src/                # RTL design and testbench folders
    │   ├── modules/        # Controller, PE, FP32 MAC, Systolic Array Design files
    │   ├── include/        # Include files
    │   └── testbench/      # Testbenche files
    │
    ├── synthesis/          # Cadence Genus synthesis flow
    │   ├── constraints.sdc # SDC Constraints file
    │   ├── synthesis_flow.tcl  # Synthesis flow script
    │   ├── reports/        # PPA reports
    │   └── outputs/        # Synthesised netlist outputs
    │
    ├── lec/                # Cadence Conformal LEC flow
    │   ├── top_lec.tcl     # script generated by synthesis flow for lec
    │   ├── fv/             # conformal FV generated by synthesis flow
    │   └── run_lec         # to run logic equivalence checking
    │
    ├── layout/             # Cadence Innovus PnR flow
    │   ├── layout_flow.tcl # Layout flow script
    │   ├── outputs/        # GDSII and final layout
    │   ├── reports/        # Post-route timing, power, area
    │   └── savedDesign/    # Saved Layout Innovus Database 
    │
    ├── power_analysis/     # Joules power analysis scripts
    ├── xcelium_run/        # Cadence Xcelium wave/dump scripts
    ├── waveforms/          # Simulation waveform setup
    ├── mat_test.py         # Python verification for matrix ops
    ├── Makefile
    ├── global_variables.tcl# Gloabl variable for backend scripts
    └── README.md           # This README

------------------------------------------------------------------------

## 3. Systolic Array RTL to GDS Flow

### 1. RTL Design

**Location:** `src/modules/`

Key files: - `controller.sv` - `fp32_add.sv` - `fp32_mul.sv` -
`fp32_mac.sv` - `processing_element.sv` - `systolic_array.sv` -
`systolic_array_top.sv` - `top.sv`

------------------------------------------------------------------------

### 2. Pre-Synthesis Simulation

**Location:** `src/testbench/`\
**Tool:** Cadence Xcelium\
Used for **functional verification of RTL before synthesis**.

------------------------------------------------------------------------

### 3. Synthesis

**Location:** `synthesis/`\
**Tool:** Cadence Genus (45 nm Nangate Library)

Outputs: - `top_netlist.sv` - Area, Power, Timing & QoR
reports in:

    synthesis/reports/
    synthesis/outputs/

------------------------------------------------------------------------

### 4. Logic Equivalence Checking (LEC)

**Location:** `lec/`\
**Tool:** Cadence Conformal

Ensures **RTL and synthesized netlist are functionally identical**.

------------------------------------------------------------------------

### 5. Physical Design (PnR)

**Location:** `layout/`\
**Tool:** Cadence Innovus

Includes: 
- Floorplanning\
- Power Planning\
- Placement\
- Clock Tree Synthesis (CTS)\
- Routing\
- DRC\
- GDSII Generation

Final GDSII output:

    layout/outputs/top.gds

------------------------------------------------------------------------

### 6. joules Power Analysis

**Location:** `power_analysis/`\
**Tool:** Cadence Joules

Used for **post-synthesis switching-activity-based power estimation**.

------------------------------------------------------------------------

## 4. Prerequisite Tools

### Cadence EDA Tools

-   **Xcelium 23.x** -- RTL Simulation and Wave Dump\
-   **Genus 25.x** -- Logic Synthesis\
-   **Innovus 25.x** -- Physical Design & Routing\
-   **Conformal 24.x** -- Logic Equivalence Checking\
-   **Joules 25.x** -- Power Analysis

### Technology

-   **Nangate 45 nm Standard Cell Library**

------------------------------------------------------------------------

## 5. Getting Started

### Clone the Repository

``` bash
git clone https://github.com/vishalkevat007/systolic_array_I2I.git
cd systolic_array_I2I
```

------------------------------------------------------------------------

## 6. Verification & Simulation

### Using Cadence Xcelium

``` bash
cd xcelium_run
make build      # To build the src
make run        # To run the testbench
make shm        # To dump the waves in .shm
```

------------------------------------------------------------------------

## 7. Synthesis

``` bash
cd synthesis
./run_synthesis
OR
genus -f synthesis_flow.tcl
```

PPA Reports generated in:

    synthesis/reports/

------------------------------------------------------------------------

## 8. Logic Equivalence Checking

``` bash
cd lec
./run_lec
```

------------------------------------------------------------------------

## 9. Physical Design (PnR)

``` bash
cd layout
innovus -stylus
source layout_flow.tcl
```

Final layout:

    layout/outputs/top.gds

------------------------------------------------------------------------

## 10. Power Analysis

``` bash
cd power_analysis
./run_power
```

------------------------------------------------------------------------

## 11. Full Report

For complete benchmarking methodology, refer to the **project report PDF**.

------------------------------------------------------------------------

## 12. Contributors

-   **Vinay Jagan**
-   **Vishal Kevat**
-   **Harshini Jaiganesh**
-   **Riya Gautam**
-   **Balaji Gopalakrishnan**
