-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is FIRModule4x16_TopLevel_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity FIRModule4x16_TopLevel_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		Clock : in std_logic;
		Reset : in std_logic;
		iCOEF_V : in std_logic;
		iCOEFF : in unsigned (15 downto 0);
		iDO : in unsigned (3 downto 0);
		iIQ_V : in std_logic;
		iIQ_i : in unsigned (15 downto 0);
		iIQ_q : in unsigned (15 downto 0);
		oCOEF_NUM : out signed (15 downto 0);
		oCOEF_CNT : out unsigned (15 downto 0);
		oCOEF_RDY : out std_logic;
		oIQ_V : out std_logic;
		oIQ_i : out unsigned (23 downto 0);
		oIQ_q : out unsigned (23 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of FIRModule4x16_TopLevel_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant State_coeff_coef_ram_wr_addrDefault : unsigned(8 downto 0) := "000000000";
	constant State_coeff_coef_ram_wr_dataDefault : unsigned(15 downto 0) := "0000000000000000";
	constant State_main_main_c_rd_addrDefault : unsigned(8 downto 0) := "000000000";
	constant State_main_main_d_addrDefault : unsigned(9 downto 0) := "0000000000";
	constant State_filo_fir_dregDefault : unsigned(31 downto 0) := "00000000000000000000000000000000";
	constant State_dsp48_dsp48_opmodeDefault : unsigned(13 downto 0) := "00000000000000";
	constant State_dsp48_dsp48_bDefault : unsigned(35 downto 0) := "000000000000000000000000000000000000";
	constant State_dsp48_dsp48_dDefault : unsigned(49 downto 0) := "00000000000000000000000000000000000000000000000000";
	constant State_dsp48_dsp48_aDefault : unsigned(59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
	constant State_dsp48_dsp48_pcinDefault : unsigned(95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	constant State_dsp48_dsp48_resultDefault : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	constant State_dsp48_dsp48_srlDefault : unsigned(31 downto 0) := "00000000000000000000000000000000";
	constant State_fir_fir_areg1Default : unsigned(49 downto 0) := "00000000000000000000000000000000000000000000000000";
	constant State_fir_fir_areg2Default : unsigned(49 downto 0) := "00000000000000000000000000000000000000000000000000";
	constant State_fir_fir_adregDefault : unsigned(49 downto 0) := "00000000000000000000000000000000000000000000000000";
	constant State_fir_fir_bregDefault : unsigned(35 downto 0) := "000000000000000000000000000000000000";
	constant State_fir_fir_mregDefault : unsigned(85 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	constant State_fir_fir_pregDefault : unsigned(95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
	constant firParams_Order : unsigned(2 downto 0) := "100";
	constant firParams_DOSize : unsigned(2 downto 0) := "100";
	constant firParams_IQSizeIn : unsigned(4 downto 0) := "10000";
	constant firParams_IQSizeOut : unsigned(4 downto 0) := "11000";
	constant firParams_CoeffSize : unsigned(4 downto 0) := "10000";
	constant firParams_SumSize : unsigned(4 downto 0) := "10001";
	constant firParams_MultSize : unsigned(5 downto 0) := "100001";
	constant firParams_AccumSize : unsigned(5 downto 0) := "100001";
	constant firParams_CoeffRamAddrBits : unsigned(1 downto 0) := "10";
	constant firParams_DataRamAddrBits : unsigned(3 downto 0) := "1000";
	constant c_nofc : unsigned(9 downto 0) := "1000000000";
	constant c_srls_length : unsigned(10 downto 0) := "10000000000";
	constant c_out_lsb : unsigned(2 downto 0) := "100";
	constant FIRModule_L139F25T44_Expr : unsigned(1 downto 0) := "10";
	constant FIRModule_L137F44T49_Expr : std_logic := '0';
	constant FIRModule_L159F13L170T14_0_FIRModule_L163F26T30_Expr : std_logic := '1';
	constant FIRModule_L159F13L170T14_1_FIRModule_L163F26T30_Expr : std_logic := '1';
	constant FIRModule_L159F13L170T14_2_FIRModule_L163F26T30_Expr : std_logic := '1';
	constant FIRModule_L159F13L170T14_3_FIRModule_L163F26T30_Expr : std_logic := '1';
	constant FIRModule_L180F13L183T14_1_FIRModule_L182F41T46_Expr : std_logic := '0';
	constant FIRModule_L180F13L183T14_2_FIRModule_L182F41T46_Expr : std_logic := '1';
	constant FIRModule_L180F13L183T14_3_FIRModule_L182F41T46_Expr : unsigned(1 downto 0) := "10";
	constant FIRModule_L185F13L196T14_0_FIRModule_L189F26T30_Expr : std_logic := '1';
	constant FIRModule_L185F13L196T14_1_FIRModule_L189F26T30_Expr : std_logic := '1';
	constant FIRModule_L185F13L196T14_2_FIRModule_L189F26T30_Expr : std_logic := '1';
	constant FIRModule_L185F13L196T14_3_FIRModule_L189F26T30_Expr : std_logic := '1';
	constant FIRModule_L198F13L209T14_0_FIRModule_L202F26T30_Expr : std_logic := '1';
	constant FIRModule_L198F13L209T14_1_FIRModule_L202F26T30_Expr : std_logic := '1';
	constant FIRModule_L198F13L209T14_2_FIRModule_L202F26T30_Expr : std_logic := '1';
	constant FIRModule_L198F13L209T14_3_FIRModule_L202F26T30_Expr : std_logic := '1';
	constant FIRModule_L215F22T26_Expr : std_logic := '1';
	constant FIRModule_L225F22T26_Expr : std_logic := '1';
	constant FIRModule_L234F13L257T14_0_FIRModule_L239F27T32_Expr : std_logic := '0';
	constant FIRModule_L234F13L257T14_0_FIRModule_L250F27T32_Expr : std_logic := '0';
	constant FIRModule_L234F13L257T14_1_FIRModule_L239F27T32_Expr : std_logic := '0';
	constant FIRModule_L234F13L257T14_1_FIRModule_L250F27T32_Expr : std_logic := '0';
	constant FIRModule_L234F13L257T14_2_FIRModule_L239F27T32_Expr : std_logic := '0';
	constant FIRModule_L234F13L257T14_2_FIRModule_L250F27T32_Expr : std_logic := '0';
	constant FIRModule_L234F13L257T14_3_FIRModule_L239F27T32_Expr : std_logic := '0';
	constant FIRModule_L234F13L257T14_3_FIRModule_L250F27T32_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L300F56T57_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F94T95_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F56T79_Expr : unsigned(2 downto 0) := "111";
	constant FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L303F21L305T22_FIRModule_L304F59T60_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F89T90_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F87T88_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T46_Expr : unsigned(1 downto 0) := "10";
	constant FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F66T67_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L334F13L336T14_FIRModule_L335F41T45_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L338F13L340T14_FIRModule_L339F41T46_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F69T70_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L358F17L360T18_FIRModule_L359F62T66_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L362F17L364T18_FIRModule_L363F62T67_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F37T38_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F57T58_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L384F21L386T22_FIRModule_L385F57T61_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L388F21L390T22_FIRModule_L389F57T62_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L394F17L396T18_FIRModule_L395F49T50_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F73T74_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F81T82_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F81T82_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F44T49_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F53T54_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F37T38_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L433F50T51_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F102T111_Expr : unsigned(6 downto 0) := "0000000";
	constant FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F131T140_Expr : unsigned(6 downto 0) := "0100000";
	constant FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L522F58T59_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L524F13L531T14_FIRModule_L527F106T115_Expr : unsigned(6 downto 0) := "0010000";
	constant FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L524F13L531T14_FIRModule_L527F135T144_Expr : unsigned(6 downto 0) := "0100000";
	constant FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F102T111_Expr : unsigned(6 downto 0) := "0000000";
	constant FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F131T140_Expr : unsigned(6 downto 0) := "0100000";
	constant FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L537F58T59_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L539F13L546T14_FIRModule_L542F106T115_Expr : unsigned(6 downto 0) := "0010000";
	constant FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L539F13L546T14_FIRModule_L542F135T144_Expr : unsigned(6 downto 0) := "0100000";
	constant FIRModule_L580F9L589T10_FIRModule_L588F13T29_FIRModule_L550F9L577T10_FIRModule_L552F13L567T14_FIRModule_L560F17L562T18_FIRModule_L561F41T45_Expr : std_logic := '1';
	constant FIRModule_L580F9L589T10_FIRModule_L588F13T29_FIRModule_L550F9L577T10_FIRModule_L552F13L567T14_FIRModule_L564F17L566T18_FIRModule_L565F41T46_Expr : std_logic := '0';
	constant FIRModule_L580F9L589T10_FIRModule_L588F13T29_FIRModule_L550F9L577T10_FIRModule_L569F13L571T14_FIRModule_L570F37T42_Expr : std_logic := '0';
	constant State_set_do_muxDefault : unsigned(3 downto 0) := "0000";
	constant FIRModule_L146F57T58_Expr : unsigned(1 downto 0) := "10";
	constant FIRModule_L146F78T79_Expr : std_logic := '0';
	signal Inputs_iCOEF_V : std_logic := '0';
	signal Inputs_iCOEFF : unsigned(15 downto 0) := (others => '0');
	signal Inputs_iDO : unsigned(3 downto 0) := (others => '0');
	signal Inputs_iIQ_V : std_logic := '0';
	signal Inputs_iIQ_i : unsigned(15 downto 0) := (others => '0');
	signal Inputs_iIQ_q : unsigned(15 downto 0) := (others => '0');
	signal NextState_set_do : unsigned(3 downto 0) := (others => '0');
	signal NextState_set_coef_mask : unsigned(8 downto 0) := (others => '0');
	signal NextState_set_data_mask : unsigned(9 downto 0) := (others => '0');
	signal NextState_coeff_coef_wr_cnt_cell : unsigned(7 downto 0) := (others => '0');
	signal NextState_coeff_coef_wr_cnt_ram : unsigned(1 downto 0) := (others => '0');
	signal NextState_coeff_coef_ram_wr : unsigned(3 downto 0) := (others => '0');
	signal NextState_coeff_coef_ram_cnt : unsigned(15 downto 0) := (others => '0');
	signal NextState_main_main_c_cnt : unsigned(8 downto 0) := (others => '0');
	signal NextState_main_main_c_cnt_masked : unsigned(8 downto 0) := (others => '0');
	signal NextState_main_main_c_rd_addr_cmn : unsigned(8 downto 0) := (others => '0');
	signal NextState_main_main_d_cnt : unsigned(9 downto 0) := (others => '0');
	signal NextState_main_main_d_cnt_masked : unsigned(9 downto 0) := (others => '0');
	signal NextState_main_main_d_cnt_rst : std_logic := '0';
	signal NextState_mult_reset_mult_reset : unsigned(3 downto 0) := (others => '0');
	signal NextState_mult_reset_mult_reset_dsp : unsigned(3 downto 0) := (others => '0');
	signal NextState_mult_reset_mult_reset_common : std_logic := '0';
	signal NextState_mult_reset_mult_reset_common_p : std_logic := '0';
	signal NextState_mult_reset_mult_reset_common_p1 : std_logic := '0';
	signal NextState_mult_reset_mult_reset_common_p2 : std_logic := '0';
	signal NextState_mult_reset_mult_reset_common_p3 : std_logic := '0';
	signal NextState_filo_filo_way : std_logic := '0';
	signal NextState_filo_filo_counter_inc : unsigned(8 downto 0) := (others => '0');
	signal NextState_filo_filo_counter_dec : unsigned(8 downto 0) := (others => '0');
	signal NextState_filo_filo_addr_inc : unsigned(8 downto 0) := (others => '0');
	signal NextState_filo_filo_addr_dec : unsigned(8 downto 0) := (others => '0');
	signal NextState_filo_filo_addr_p : unsigned(8 downto 0) := (others => '0');
	signal NextState_filo_filo_addr_p1 : unsigned(8 downto 0) := (others => '0');
	signal NextState_ob_coef_rdy : std_logic := '0';
	signal NextState_ob_iq_v : std_logic := '0';
	signal NextState_ob_iq_i : unsigned(23 downto 0) := (others => '0');
	signal NextState_ob_iq_q : unsigned(23 downto 0) := (others => '0');
	signal ib_coef_v : std_logic := '0';
	signal ib_coef : unsigned(15 downto 0) := (others => '0');
	signal ib_do : unsigned(3 downto 0) := (others => '0');
	signal ib_iq_v : std_logic := '0';
	signal ib_iq_i : unsigned(15 downto 0) := (others => '0');
	signal ib_iq_q : unsigned(15 downto 0) := (others => '0');
	signal ramf_din_i : unsigned(15 downto 0) := (others => '0');
	signal ramf_din_q : unsigned(15 downto 0) := (others => '0');
	signal ramf_dout_i : unsigned(15 downto 0) := (others => '0');
	signal ramf_dout_q : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef0_CE : std_logic := '0';
	signal u_ram_coef0_WR : std_logic := '0';
	signal u_ram_coef0_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef0_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef0_RD : std_logic := '0';
	signal u_ram_coef0_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef0_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef1_CE : std_logic := '0';
	signal u_ram_coef1_WR : std_logic := '0';
	signal u_ram_coef1_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef1_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef1_RD : std_logic := '0';
	signal u_ram_coef1_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef1_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef2_CE : std_logic := '0';
	signal u_ram_coef2_WR : std_logic := '0';
	signal u_ram_coef2_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef2_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef2_RD : std_logic := '0';
	signal u_ram_coef2_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef2_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef3_CE : std_logic := '0';
	signal u_ram_coef3_WR : std_logic := '0';
	signal u_ram_coef3_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef3_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_coef3_RD : std_logic := '0';
	signal u_ram_coef3_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_coef3_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i0_CE : std_logic := '0';
	signal u_ram_srls_i0_WR : std_logic := '0';
	signal u_ram_srls_i0_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i0_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i0_RD : std_logic := '0';
	signal u_ram_srls_i0_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i0_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i1_CE : std_logic := '0';
	signal u_ram_srls_i1_WR : std_logic := '0';
	signal u_ram_srls_i1_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i1_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i1_RD : std_logic := '0';
	signal u_ram_srls_i1_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i1_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i2_CE : std_logic := '0';
	signal u_ram_srls_i2_WR : std_logic := '0';
	signal u_ram_srls_i2_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i2_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i2_RD : std_logic := '0';
	signal u_ram_srls_i2_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i2_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i3_CE : std_logic := '0';
	signal u_ram_srls_i3_WR : std_logic := '0';
	signal u_ram_srls_i3_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i3_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_i3_RD : std_logic := '0';
	signal u_ram_srls_i3_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_i3_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q0_CE : std_logic := '0';
	signal u_ram_srls_q0_WR : std_logic := '0';
	signal u_ram_srls_q0_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q0_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q0_RD : std_logic := '0';
	signal u_ram_srls_q0_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q0_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q1_CE : std_logic := '0';
	signal u_ram_srls_q1_WR : std_logic := '0';
	signal u_ram_srls_q1_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q1_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q1_RD : std_logic := '0';
	signal u_ram_srls_q1_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q1_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q2_CE : std_logic := '0';
	signal u_ram_srls_q2_WR : std_logic := '0';
	signal u_ram_srls_q2_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q2_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q2_RD : std_logic := '0';
	signal u_ram_srls_q2_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q2_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q3_CE : std_logic := '0';
	signal u_ram_srls_q3_WR : std_logic := '0';
	signal u_ram_srls_q3_WR_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q3_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_srls_q3_RD : std_logic := '0';
	signal u_ram_srls_q3_RD_ADDR : unsigned(9 downto 0) := (others => '0');
	signal u_ram_srls_q3_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_filo_i_CE : std_logic := '0';
	signal u_ram_filo_i_WR : std_logic := '0';
	signal u_ram_filo_i_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_filo_i_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_filo_i_RD : std_logic := '0';
	signal u_ram_filo_i_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_filo_i_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_ram_filo_q_CE : std_logic := '0';
	signal u_ram_filo_q_WR : std_logic := '0';
	signal u_ram_filo_q_WR_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_filo_q_DIN : unsigned(15 downto 0) := (others => '0');
	signal u_ram_filo_q_RD : std_logic := '0';
	signal u_ram_filo_q_RD_ADDR : unsigned(8 downto 0) := (others => '0');
	signal u_ram_filo_q_DOUT : unsigned(15 downto 0) := (others => '0');
	signal u_dsp48_i0_CE : std_logic := '0';
	signal u_dsp48_i0_RST : std_logic := '0';
	signal u_dsp48_i0_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_i0_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_i0_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_i0_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i0_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_i0_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i0_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i1_CE : std_logic := '0';
	signal u_dsp48_i1_RST : std_logic := '0';
	signal u_dsp48_i1_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_i1_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_i1_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_i1_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i1_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_i1_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i1_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i2_CE : std_logic := '0';
	signal u_dsp48_i2_RST : std_logic := '0';
	signal u_dsp48_i2_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_i2_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_i2_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_i2_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i2_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_i2_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i2_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i3_CE : std_logic := '0';
	signal u_dsp48_i3_RST : std_logic := '0';
	signal u_dsp48_i3_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_i3_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_i3_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_i3_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i3_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_i3_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_i3_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q0_CE : std_logic := '0';
	signal u_dsp48_q0_RST : std_logic := '0';
	signal u_dsp48_q0_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_q0_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_q0_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_q0_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q0_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_q0_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q0_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q1_CE : std_logic := '0';
	signal u_dsp48_q1_RST : std_logic := '0';
	signal u_dsp48_q1_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_q1_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_q1_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_q1_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q1_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_q1_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q1_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q2_CE : std_logic := '0';
	signal u_dsp48_q2_RST : std_logic := '0';
	signal u_dsp48_q2_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_q2_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_q2_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_q2_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q2_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_q2_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q2_P : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q3_CE : std_logic := '0';
	signal u_dsp48_q3_RST : std_logic := '0';
	signal u_dsp48_q3_A : unsigned(29 downto 0) := (others => '0');
	signal u_dsp48_q3_B : unsigned(17 downto 0) := (others => '0');
	signal u_dsp48_q3_D : unsigned(24 downto 0) := (others => '0');
	signal u_dsp48_q3_PCIN : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q3_OPMODE : unsigned(2 downto 0) := (others => '0');
	signal u_dsp48_q3_PCOUT : unsigned(47 downto 0) := (others => '0');
	signal u_dsp48_q3_P : unsigned(47 downto 0) := (others => '0');
	signal FIRModule_L137F28L139T45_Ternary_i : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L137F28L139T45_Ternary_q : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L138F15T61_WhenTrue_i : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L138F15T61_WhenTrue_q : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L139F15T45_WhenFalse_i : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L139F15T45_WhenFalse_q : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L139F15T45_Index : unsigned(31 downto 0) := (others => '0');
	signal FIRModule_L180F13L183T14_1_FIRModule_L182F31T47_Index : unsigned(31 downto 0) := (others => '0');
	signal FIRModule_L180F13L183T14_2_FIRModule_L182F31T47_Index : unsigned(31 downto 0) := (others => '0');
	signal FIRModule_L180F13L183T14_3_FIRModule_L182F31T47_Index : unsigned(31 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L581F13T29_FIRModule_L280F9L289T10_FIRModule_L282F39T63_Index : unsigned(8 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L581F13T29_FIRModule_L280F9L289T10_FIRModule_L283F39T63_Index : unsigned(9 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T91_Resize : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F49T68_Index : signed(31 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L519F44T60_FIRModule_L152F58T73_SignChange : signed(15 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L519F44T60_FIRModule_L152F58T87_Resize : signed(29 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L521F44T77_FIRModule_L152F58T73_SignChange : signed(15 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L521F44T77_FIRModule_L152F58T87_Resize : signed(24 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L522F48T60_Index : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L152F58T73_SignChange : signed(15 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L152F58T87_Resize : signed(17 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L534F44T60_FIRModule_L152F58T73_SignChange : signed(15 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L534F44T60_FIRModule_L152F58T87_Resize : signed(29 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L536F44T77_FIRModule_L152F58T73_SignChange : signed(15 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L536F44T77_FIRModule_L152F58T87_Resize : signed(24 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L537F48T60_Index : unsigned(15 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L152F58T73_SignChange : signed(15 downto 0) := (others => '0');
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L152F58T87_Resize : signed(17 downto 0) := (others => '0');
	signal FIRModule_L146F61T80_Index : signed(31 downto 0) := (others => '0');
	signal FIRModule_L146F41T93_Resize : signed(15 downto 0) := (others => '0');
	signal u_ram_coef0_CE_u_ram_coef0_CE_HardLink : std_logic := '0';
	signal u_ram_coef0_WR_u_ram_coef0_WR_HardLink : std_logic := '0';
	signal u_ram_coef0_WR_ADDR_u_ram_coef0_WR_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef0_DIN_u_ram_coef0_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef0_RD_u_ram_coef0_RD_HardLink : std_logic := '0';
	signal u_ram_coef0_RD_ADDR_u_ram_coef0_RD_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef0_DOUT_u_ram_coef0_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef1_CE_u_ram_coef1_CE_HardLink : std_logic := '0';
	signal u_ram_coef1_WR_u_ram_coef1_WR_HardLink : std_logic := '0';
	signal u_ram_coef1_WR_ADDR_u_ram_coef1_WR_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef1_DIN_u_ram_coef1_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef1_RD_u_ram_coef1_RD_HardLink : std_logic := '0';
	signal u_ram_coef1_RD_ADDR_u_ram_coef1_RD_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef1_DOUT_u_ram_coef1_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef2_CE_u_ram_coef2_CE_HardLink : std_logic := '0';
	signal u_ram_coef2_WR_u_ram_coef2_WR_HardLink : std_logic := '0';
	signal u_ram_coef2_WR_ADDR_u_ram_coef2_WR_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef2_DIN_u_ram_coef2_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef2_RD_u_ram_coef2_RD_HardLink : std_logic := '0';
	signal u_ram_coef2_RD_ADDR_u_ram_coef2_RD_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef2_DOUT_u_ram_coef2_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef3_CE_u_ram_coef3_CE_HardLink : std_logic := '0';
	signal u_ram_coef3_WR_u_ram_coef3_WR_HardLink : std_logic := '0';
	signal u_ram_coef3_WR_ADDR_u_ram_coef3_WR_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef3_DIN_u_ram_coef3_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_coef3_RD_u_ram_coef3_RD_HardLink : std_logic := '0';
	signal u_ram_coef3_RD_ADDR_u_ram_coef3_RD_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_coef3_DOUT_u_ram_coef3_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i0_CE_u_ram_srls_i0_CE_HardLink : std_logic := '0';
	signal u_ram_srls_i0_WR_u_ram_srls_i0_WR_HardLink : std_logic := '0';
	signal u_ram_srls_i0_WR_ADDR_u_ram_srls_i0_WR_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i0_DIN_u_ram_srls_i0_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i0_RD_u_ram_srls_i0_RD_HardLink : std_logic := '0';
	signal u_ram_srls_i0_RD_ADDR_u_ram_srls_i0_RD_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i0_DOUT_u_ram_srls_i0_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i1_CE_u_ram_srls_i1_CE_HardLink : std_logic := '0';
	signal u_ram_srls_i1_WR_u_ram_srls_i1_WR_HardLink : std_logic := '0';
	signal u_ram_srls_i1_WR_ADDR_u_ram_srls_i1_WR_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i1_DIN_u_ram_srls_i1_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i1_RD_u_ram_srls_i1_RD_HardLink : std_logic := '0';
	signal u_ram_srls_i1_RD_ADDR_u_ram_srls_i1_RD_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i1_DOUT_u_ram_srls_i1_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i2_CE_u_ram_srls_i2_CE_HardLink : std_logic := '0';
	signal u_ram_srls_i2_WR_u_ram_srls_i2_WR_HardLink : std_logic := '0';
	signal u_ram_srls_i2_WR_ADDR_u_ram_srls_i2_WR_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i2_DIN_u_ram_srls_i2_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i2_RD_u_ram_srls_i2_RD_HardLink : std_logic := '0';
	signal u_ram_srls_i2_RD_ADDR_u_ram_srls_i2_RD_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i2_DOUT_u_ram_srls_i2_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i3_CE_u_ram_srls_i3_CE_HardLink : std_logic := '0';
	signal u_ram_srls_i3_WR_u_ram_srls_i3_WR_HardLink : std_logic := '0';
	signal u_ram_srls_i3_WR_ADDR_u_ram_srls_i3_WR_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i3_DIN_u_ram_srls_i3_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_i3_RD_u_ram_srls_i3_RD_HardLink : std_logic := '0';
	signal u_ram_srls_i3_RD_ADDR_u_ram_srls_i3_RD_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_i3_DOUT_u_ram_srls_i3_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q0_CE_u_ram_srls_q0_CE_HardLink : std_logic := '0';
	signal u_ram_srls_q0_WR_u_ram_srls_q0_WR_HardLink : std_logic := '0';
	signal u_ram_srls_q0_WR_ADDR_u_ram_srls_q0_WR_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q0_DIN_u_ram_srls_q0_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q0_RD_u_ram_srls_q0_RD_HardLink : std_logic := '0';
	signal u_ram_srls_q0_RD_ADDR_u_ram_srls_q0_RD_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q0_DOUT_u_ram_srls_q0_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q1_CE_u_ram_srls_q1_CE_HardLink : std_logic := '0';
	signal u_ram_srls_q1_WR_u_ram_srls_q1_WR_HardLink : std_logic := '0';
	signal u_ram_srls_q1_WR_ADDR_u_ram_srls_q1_WR_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q1_DIN_u_ram_srls_q1_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q1_RD_u_ram_srls_q1_RD_HardLink : std_logic := '0';
	signal u_ram_srls_q1_RD_ADDR_u_ram_srls_q1_RD_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q1_DOUT_u_ram_srls_q1_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q2_CE_u_ram_srls_q2_CE_HardLink : std_logic := '0';
	signal u_ram_srls_q2_WR_u_ram_srls_q2_WR_HardLink : std_logic := '0';
	signal u_ram_srls_q2_WR_ADDR_u_ram_srls_q2_WR_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q2_DIN_u_ram_srls_q2_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q2_RD_u_ram_srls_q2_RD_HardLink : std_logic := '0';
	signal u_ram_srls_q2_RD_ADDR_u_ram_srls_q2_RD_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q2_DOUT_u_ram_srls_q2_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q3_CE_u_ram_srls_q3_CE_HardLink : std_logic := '0';
	signal u_ram_srls_q3_WR_u_ram_srls_q3_WR_HardLink : std_logic := '0';
	signal u_ram_srls_q3_WR_ADDR_u_ram_srls_q3_WR_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q3_DIN_u_ram_srls_q3_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_srls_q3_RD_u_ram_srls_q3_RD_HardLink : std_logic := '0';
	signal u_ram_srls_q3_RD_ADDR_u_ram_srls_q3_RD_ADDR_HardLink : unsigned(9 downto 0) := "0000000000";
	signal u_ram_srls_q3_DOUT_u_ram_srls_q3_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_filo_i_CE_u_ram_filo_i_CE_HardLink : std_logic := '0';
	signal u_ram_filo_i_WR_u_ram_filo_i_WR_HardLink : std_logic := '0';
	signal u_ram_filo_i_WR_ADDR_u_ram_filo_i_WR_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_filo_i_DIN_u_ram_filo_i_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_filo_i_RD_u_ram_filo_i_RD_HardLink : std_logic := '0';
	signal u_ram_filo_i_RD_ADDR_u_ram_filo_i_RD_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_filo_i_DOUT_u_ram_filo_i_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_filo_q_CE_u_ram_filo_q_CE_HardLink : std_logic := '0';
	signal u_ram_filo_q_WR_u_ram_filo_q_WR_HardLink : std_logic := '0';
	signal u_ram_filo_q_WR_ADDR_u_ram_filo_q_WR_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_filo_q_DIN_u_ram_filo_q_DIN_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_ram_filo_q_RD_u_ram_filo_q_RD_HardLink : std_logic := '0';
	signal u_ram_filo_q_RD_ADDR_u_ram_filo_q_RD_ADDR_HardLink : unsigned(8 downto 0) := "000000000";
	signal u_ram_filo_q_DOUT_u_ram_filo_q_DOUT_HardLink : unsigned(15 downto 0) := "0000000000000000";
	signal u_dsp48_i0_CE_u_dsp48_i0_CE_HardLink : std_logic := '0';
	signal u_dsp48_i0_RST_u_dsp48_i0_RST_HardLink : std_logic := '0';
	signal u_dsp48_i0_A_u_dsp48_i0_A_HardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_i0_B_u_dsp48_i0_B_HardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_i0_D_u_dsp48_i0_D_HardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_i0_PCIN_u_dsp48_i0_PCIN_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i0_OPMODE_u_dsp48_i0_OPMODE_HardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_i0_PCOUT_u_dsp48_i0_PCOUT_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i0_P_u_dsp48_i0_P_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i1_CE_u_dsp48_i1_CE_HardLink : std_logic := '0';
	signal u_dsp48_i1_RST_u_dsp48_i1_RST_HardLink : std_logic := '0';
	signal u_dsp48_i1_A_u_dsp48_i1_A_HardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_i1_B_u_dsp48_i1_B_HardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_i1_D_u_dsp48_i1_D_HardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_i1_PCIN_u_dsp48_i1_PCIN_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i1_OPMODE_u_dsp48_i1_OPMODE_HardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_i1_PCOUT_u_dsp48_i1_PCOUT_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i1_P_u_dsp48_i1_P_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i2_CE_u_dsp48_i2_CE_HardLink : std_logic := '0';
	signal u_dsp48_i2_RST_u_dsp48_i2_RST_HardLink : std_logic := '0';
	signal u_dsp48_i2_A_u_dsp48_i2_A_HardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_i2_B_u_dsp48_i2_B_HardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_i2_D_u_dsp48_i2_D_HardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_i2_PCIN_u_dsp48_i2_PCIN_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i2_OPMODE_u_dsp48_i2_OPMODE_HardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_i2_PCOUT_u_dsp48_i2_PCOUT_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i2_P_u_dsp48_i2_P_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i3_CE_u_dsp48_i3_CE_HardLink : std_logic := '0';
	signal u_dsp48_i3_RST_u_dsp48_i3_RST_HardLink : std_logic := '0';
	signal u_dsp48_i3_A_u_dsp48_i3_A_HardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_i3_B_u_dsp48_i3_B_HardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_i3_D_u_dsp48_i3_D_HardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_i3_PCIN_u_dsp48_i3_PCIN_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i3_OPMODE_u_dsp48_i3_OPMODE_HardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_i3_PCOUT_u_dsp48_i3_PCOUT_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_i3_P_u_dsp48_i3_P_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q0_CE_u_dsp48_q0_CE_HardLink : std_logic := '0';
	signal u_dsp48_q0_RST_u_dsp48_q0_RST_HardLink : std_logic := '0';
	signal u_dsp48_q0_A_u_dsp48_q0_A_HardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_q0_B_u_dsp48_q0_B_HardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_q0_D_u_dsp48_q0_D_HardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_q0_PCIN_u_dsp48_q0_PCIN_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q0_OPMODE_u_dsp48_q0_OPMODE_HardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_q0_PCOUT_u_dsp48_q0_PCOUT_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q0_P_u_dsp48_q0_P_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q1_CE_u_dsp48_q1_CE_HardLink : std_logic := '0';
	signal u_dsp48_q1_RST_u_dsp48_q1_RST_HardLink : std_logic := '0';
	signal u_dsp48_q1_A_u_dsp48_q1_A_HardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_q1_B_u_dsp48_q1_B_HardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_q1_D_u_dsp48_q1_D_HardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_q1_PCIN_u_dsp48_q1_PCIN_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q1_OPMODE_u_dsp48_q1_OPMODE_HardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_q1_PCOUT_u_dsp48_q1_PCOUT_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q1_P_u_dsp48_q1_P_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q2_CE_u_dsp48_q2_CE_HardLink : std_logic := '0';
	signal u_dsp48_q2_RST_u_dsp48_q2_RST_HardLink : std_logic := '0';
	signal u_dsp48_q2_A_u_dsp48_q2_A_HardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_q2_B_u_dsp48_q2_B_HardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_q2_D_u_dsp48_q2_D_HardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_q2_PCIN_u_dsp48_q2_PCIN_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q2_OPMODE_u_dsp48_q2_OPMODE_HardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_q2_PCOUT_u_dsp48_q2_PCOUT_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q2_P_u_dsp48_q2_P_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q3_CE_u_dsp48_q3_CE_HardLink : std_logic := '0';
	signal u_dsp48_q3_RST_u_dsp48_q3_RST_HardLink : std_logic := '0';
	signal u_dsp48_q3_A_u_dsp48_q3_A_HardLink : unsigned(29 downto 0) := "000000000000000000000000000000";
	signal u_dsp48_q3_B_u_dsp48_q3_B_HardLink : unsigned(17 downto 0) := "000000000000000000";
	signal u_dsp48_q3_D_u_dsp48_q3_D_HardLink : unsigned(24 downto 0) := "0000000000000000000000000";
	signal u_dsp48_q3_PCIN_u_dsp48_q3_PCIN_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q3_OPMODE_u_dsp48_q3_OPMODE_HardLink : unsigned(2 downto 0) := "000";
	signal u_dsp48_q3_PCOUT_u_dsp48_q3_PCOUT_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal u_dsp48_q3_P_u_dsp48_q3_P_HardLink : unsigned(47 downto 0) := "000000000000000000000000000000000000000000000000";
	signal State_set_do : unsigned(3 downto 0) := "0000";
	constant State_set_doDefault : unsigned(3 downto 0) := "0000";
	signal State_set_coef_mask : unsigned(8 downto 0) := "000000000";
	constant State_set_coef_maskDefault : unsigned(8 downto 0) := "000000000";
	signal State_set_data_mask : unsigned(9 downto 0) := "0000000000";
	constant State_set_data_maskDefault : unsigned(9 downto 0) := "0000000000";
	signal State_coeff_coef_wr_cnt_cell : unsigned(7 downto 0) := "00000000";
	constant State_coeff_coef_wr_cnt_cellDefault : unsigned(7 downto 0) := "00000000";
	signal State_coeff_coef_wr_cnt_ram : unsigned(1 downto 0) := "00";
	constant State_coeff_coef_wr_cnt_ramDefault : unsigned(1 downto 0) := "00";
	signal State_coeff_coef_ram_wr : unsigned(3 downto 0) := "0000";
	constant State_coeff_coef_ram_wrDefault : unsigned(3 downto 0) := "0000";
	signal State_coeff_coef_ram_cnt : unsigned(15 downto 0) := "0000000000000000";
	constant State_coeff_coef_ram_cntDefault : unsigned(15 downto 0) := "0000000000000000";
	signal State_main_main_c_cnt : unsigned(8 downto 0) := "000000000";
	constant State_main_main_c_cntDefault : unsigned(8 downto 0) := "000000000";
	signal State_main_main_c_cnt_masked : unsigned(8 downto 0) := "000000000";
	constant State_main_main_c_cnt_maskedDefault : unsigned(8 downto 0) := "000000000";
	signal State_main_main_c_rd_addr_cmn : unsigned(8 downto 0) := "000000000";
	constant State_main_main_c_rd_addr_cmnDefault : unsigned(8 downto 0) := "000000000";
	signal State_main_main_d_cnt : unsigned(9 downto 0) := "0000000000";
	constant State_main_main_d_cntDefault : unsigned(9 downto 0) := "0000000000";
	signal State_main_main_d_cnt_masked : unsigned(9 downto 0) := "0000000000";
	constant State_main_main_d_cnt_maskedDefault : unsigned(9 downto 0) := "0000000000";
	signal State_main_main_d_cnt_rst : std_logic := '0';
	constant State_main_main_d_cnt_rstDefault : std_logic := '0';
	signal State_mult_reset_mult_reset : unsigned(3 downto 0) := "0000";
	constant State_mult_reset_mult_resetDefault : unsigned(3 downto 0) := "0000";
	signal State_mult_reset_mult_reset_dsp : unsigned(3 downto 0) := "0000";
	constant State_mult_reset_mult_reset_dspDefault : unsigned(3 downto 0) := "0000";
	signal State_mult_reset_mult_reset_common : std_logic := '0';
	constant State_mult_reset_mult_reset_commonDefault : std_logic := '0';
	signal State_mult_reset_mult_reset_common_p : std_logic := '0';
	constant State_mult_reset_mult_reset_common_pDefault : std_logic := '0';
	signal State_mult_reset_mult_reset_common_p1 : std_logic := '0';
	constant State_mult_reset_mult_reset_common_p1Default : std_logic := '0';
	signal State_mult_reset_mult_reset_common_p2 : std_logic := '0';
	constant State_mult_reset_mult_reset_common_p2Default : std_logic := '0';
	signal State_mult_reset_mult_reset_common_p3 : std_logic := '0';
	constant State_mult_reset_mult_reset_common_p3Default : std_logic := '0';
	signal State_filo_filo_way : std_logic := '0';
	constant State_filo_filo_wayDefault : std_logic := '0';
	signal State_filo_filo_counter_inc : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_counter_incDefault : unsigned(8 downto 0) := "111111111";
	signal State_filo_filo_counter_dec : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_counter_decDefault : unsigned(8 downto 0) := "000000000";
	signal State_filo_filo_addr_inc : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_addr_incDefault : unsigned(8 downto 0) := "000000000";
	signal State_filo_filo_addr_dec : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_addr_decDefault : unsigned(8 downto 0) := "000000000";
	signal State_filo_filo_addr_p : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_addr_pDefault : unsigned(8 downto 0) := "000000000";
	signal State_filo_filo_addr_p1 : unsigned(8 downto 0) := "000000000";
	constant State_filo_filo_addr_p1Default : unsigned(8 downto 0) := "000000000";
	signal State_ob_coef_rdy : std_logic := '0';
	constant State_ob_coef_rdyDefault : std_logic := '0';
	signal State_ob_iq_v : std_logic := '0';
	constant State_ob_iq_vDefault : std_logic := '0';
	signal State_ob_iq_i : unsigned(23 downto 0) := "000000000000000000000000";
	constant State_ob_iq_iDefault : unsigned(23 downto 0) := "000000000000000000000000";
	signal State_ob_iq_q : unsigned(23 downto 0) := "000000000000000000000000";
	constant State_ob_iq_qDefault : unsigned(23 downto 0) := "000000000000000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr_1 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr_2 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L378F17L380T18_FIRModule_L379F53T79_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L378F17L380T18_FIRModule_L379F53T79_Expr_1 : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr : unsigned(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr_1 : unsigned(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr_2 : unsigned(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr_1 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr_2 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr_1 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr_2 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L423F51T71_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L423F51T71_Expr_1 : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L429F51T71_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L429F51T71_Expr_1 : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr : unsigned(17 downto 0) := "000000000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_1 : signed(17 downto 0) := "000000000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_2 : signed(17 downto 0) := "000000000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr : unsigned(3 downto 0) := "0000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_1 : signed(3 downto 0) := "0000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_2 : signed(3 downto 0) := "0000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr : unsigned(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_1 : signed(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_2 : signed(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr : signed(34 downto 0) := "00000000000000000000000000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_1 : signed(34 downto 0) := "00000000000000000000000000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_2 : signed(34 downto 0) := "00000000000000000000000000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr : signed(10 downto 0) := "00000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_1 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_2 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr : unsigned(11 downto 0) := "000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_1 : signed(11 downto 0) := "000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_2 : signed(11 downto 0) := "000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr : signed(10 downto 0) := "00000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_1 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_2 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr : unsigned(10 downto 0) := "00000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_1 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_2 : signed(10 downto 0) := "00000000000";
	signal FIRModule_L146F57T80_Expr : signed(34 downto 0) := "00000000000000000000000000000000000";
	signal FIRModule_L146F57T80_Expr_1 : signed(34 downto 0) := "00000000000000000000000000000000000";
	signal FIRModule_L146F57T80_Expr_2 : signed(34 downto 0) := "00000000000000000000000000000000000";
	signal FIRModule_L137F28T49_Expr : std_logic := '0';
	signal FIRModule_L137F28T49_ExprLhs : signed(4 downto 0) := "00000";
	signal FIRModule_L137F28T49_ExprRhs : signed(4 downto 0) := "00000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_ExprLhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_ExprRhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_ExprLhs : signed(3 downto 0) := "0000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_ExprRhs : signed(3 downto 0) := "0000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_ExprLhs : signed(35 downto 0) := "000000000000000000000000000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_ExprRhs : signed(35 downto 0) := "000000000000000000000000000000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_ExprLhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_ExprRhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_ExprLhs : signed(4 downto 0) := "00000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_ExprRhs : signed(4 downto 0) := "00000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_ExprLhs : signed(10 downto 0) := "00000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_ExprRhs : signed(10 downto 0) := "00000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_ExprLhs : signed(1 downto 0) := "00";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_ExprRhs : signed(1 downto 0) := "00";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_ExprLhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_ExprRhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_ExprLhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_ExprRhs : signed(9 downto 0) := "0000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_Expr : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_ExprLhs : signed(4 downto 0) := "00000";
	signal FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_ExprRhs : signed(4 downto 0) := "00000";
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_LookupMultiplexerAddress : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup1 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup2 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_LookupMultiplexerAddress : std_logic := '0';
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup1 : unsigned(8 downto 0) := "000000000";
	signal FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup2 : unsigned(8 downto 0) := "000000000";
	type State_set_do_muxArray is array (0 to 3) of unsigned (3 downto 0);
	signal State_set_do_mux : State_set_do_muxArray := (others => (others => '0'));
	type NextState_set_do_muxArray is array (0 to 3) of unsigned (3 downto 0);
	signal NextState_set_do_mux : NextState_set_do_muxArray := (others => (others => '0'));
	type State_coeff_coef_ram_wr_addrArray is array (0 to 3) of unsigned (8 downto 0);
	signal State_coeff_coef_ram_wr_addr : State_coeff_coef_ram_wr_addrArray := (others => (others => '0'));
	type NextState_coeff_coef_ram_wr_addrArray is array (0 to 3) of unsigned (8 downto 0);
	signal NextState_coeff_coef_ram_wr_addr : NextState_coeff_coef_ram_wr_addrArray := (others => (others => '0'));
	type State_coeff_coef_ram_wr_dataArray is array (0 to 3) of unsigned (15 downto 0);
	signal State_coeff_coef_ram_wr_data : State_coeff_coef_ram_wr_dataArray := (others => (others => '0'));
	type NextState_coeff_coef_ram_wr_dataArray is array (0 to 3) of unsigned (15 downto 0);
	signal NextState_coeff_coef_ram_wr_data : NextState_coeff_coef_ram_wr_dataArray := (others => (others => '0'));
	type State_main_main_c_rd_addrArray is array (0 to 3) of unsigned (8 downto 0);
	signal State_main_main_c_rd_addr : State_main_main_c_rd_addrArray := (others => (others => '0'));
	type NextState_main_main_c_rd_addrArray is array (0 to 3) of unsigned (8 downto 0);
	signal NextState_main_main_c_rd_addr : NextState_main_main_c_rd_addrArray := (others => (others => '0'));
	type State_main_main_d_addrArray is array (0 to 3) of unsigned (9 downto 0);
	signal State_main_main_d_addr : State_main_main_d_addrArray := (others => (others => '0'));
	type NextState_main_main_d_addrArray is array (0 to 3) of unsigned (9 downto 0);
	signal NextState_main_main_d_addr : NextState_main_main_d_addrArray := (others => (others => '0'));
	type State_filo_fir_dregArray is array (0 to 3) of unsigned (31 downto 0);
	signal State_filo_fir_dreg : State_filo_fir_dregArray := (others => (others => '0'));
	type NextState_filo_fir_dregArray is array (0 to 3) of unsigned (31 downto 0);
	signal NextState_filo_fir_dreg : NextState_filo_fir_dregArray := (others => (others => '0'));
	type State_dsp48_dsp48_opmodeArray is array (0 to 3) of unsigned (13 downto 0);
	signal State_dsp48_dsp48_opmode : State_dsp48_dsp48_opmodeArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_opmodeArray is array (0 to 3) of unsigned (13 downto 0);
	signal NextState_dsp48_dsp48_opmode : NextState_dsp48_dsp48_opmodeArray := (others => (others => '0'));
	type State_dsp48_dsp48_bArray is array (0 to 3) of unsigned (35 downto 0);
	signal State_dsp48_dsp48_b : State_dsp48_dsp48_bArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_bArray is array (0 to 3) of unsigned (35 downto 0);
	signal NextState_dsp48_dsp48_b : NextState_dsp48_dsp48_bArray := (others => (others => '0'));
	type State_dsp48_dsp48_dArray is array (0 to 3) of unsigned (49 downto 0);
	signal State_dsp48_dsp48_d : State_dsp48_dsp48_dArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_dArray is array (0 to 3) of unsigned (49 downto 0);
	signal NextState_dsp48_dsp48_d : NextState_dsp48_dsp48_dArray := (others => (others => '0'));
	type State_dsp48_dsp48_aArray is array (0 to 3) of unsigned (59 downto 0);
	signal State_dsp48_dsp48_a : State_dsp48_dsp48_aArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_aArray is array (0 to 3) of unsigned (59 downto 0);
	signal NextState_dsp48_dsp48_a : NextState_dsp48_dsp48_aArray := (others => (others => '0'));
	type State_dsp48_dsp48_pcinArray is array (0 to 3) of unsigned (95 downto 0);
	signal State_dsp48_dsp48_pcin : State_dsp48_dsp48_pcinArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_pcinArray is array (0 to 3) of unsigned (95 downto 0);
	signal NextState_dsp48_dsp48_pcin : NextState_dsp48_dsp48_pcinArray := (others => (others => '0'));
	type State_dsp48_dsp48_resultArray is array (0 to 9) of unsigned (47 downto 0);
	signal State_dsp48_dsp48_result : State_dsp48_dsp48_resultArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_resultArray is array (0 to 9) of unsigned (47 downto 0);
	signal NextState_dsp48_dsp48_result : NextState_dsp48_dsp48_resultArray := (others => (others => '0'));
	type State_dsp48_dsp48_srlArray is array (0 to 6) of unsigned (31 downto 0);
	signal State_dsp48_dsp48_srl : State_dsp48_dsp48_srlArray := (others => (others => '0'));
	type NextState_dsp48_dsp48_srlArray is array (0 to 6) of unsigned (31 downto 0);
	signal NextState_dsp48_dsp48_srl : NextState_dsp48_dsp48_srlArray := (others => (others => '0'));
	type State_fir_fir_areg1Array is array (0 to 3) of unsigned (49 downto 0);
	signal State_fir_fir_areg1 : State_fir_fir_areg1Array := (others => (others => '0'));
	type NextState_fir_fir_areg1Array is array (0 to 3) of unsigned (49 downto 0);
	signal NextState_fir_fir_areg1 : NextState_fir_fir_areg1Array := (others => (others => '0'));
	type State_fir_fir_areg2Array is array (0 to 3) of unsigned (49 downto 0);
	signal State_fir_fir_areg2 : State_fir_fir_areg2Array := (others => (others => '0'));
	type NextState_fir_fir_areg2Array is array (0 to 3) of unsigned (49 downto 0);
	signal NextState_fir_fir_areg2 : NextState_fir_fir_areg2Array := (others => (others => '0'));
	type State_fir_fir_adregArray is array (0 to 3) of unsigned (49 downto 0);
	signal State_fir_fir_adreg : State_fir_fir_adregArray := (others => (others => '0'));
	type NextState_fir_fir_adregArray is array (0 to 3) of unsigned (49 downto 0);
	signal NextState_fir_fir_adreg : NextState_fir_fir_adregArray := (others => (others => '0'));
	type State_fir_fir_bregArray is array (0 to 3) of unsigned (35 downto 0);
	signal State_fir_fir_breg : State_fir_fir_bregArray := (others => (others => '0'));
	type NextState_fir_fir_bregArray is array (0 to 3) of unsigned (35 downto 0);
	signal NextState_fir_fir_breg : NextState_fir_fir_bregArray := (others => (others => '0'));
	type State_fir_fir_mregArray is array (0 to 3) of unsigned (85 downto 0);
	signal State_fir_fir_mreg : State_fir_fir_mregArray := (others => (others => '0'));
	type NextState_fir_fir_mregArray is array (0 to 3) of unsigned (85 downto 0);
	signal NextState_fir_fir_mreg : NextState_fir_fir_mregArray := (others => (others => '0'));
	type State_fir_fir_pregArray is array (0 to 3) of unsigned (95 downto 0);
	signal State_fir_fir_preg : State_fir_fir_pregArray := (others => (others => '0'));
	type NextState_fir_fir_pregArray is array (0 to 3) of unsigned (95 downto 0);
	signal NextState_fir_fir_preg : NextState_fir_fir_pregArray := (others => (others => '0'));
	type ramc_doutArray is array (0 to 3) of unsigned (15 downto 0);
	signal ramc_dout : ramc_doutArray := (others => (others => '0'));
	type c_coef_num_arrayArray is array (0 to 9) of signed (31 downto 0);
	constant c_coef_num_arrayArrayInit : c_coef_num_arrayArray := (
		"00000000000000000000000000000100",
		"00000000000000000000000000001000",
		"00000000000000000000000000010000",
		"00000000000000000000000000100000",
		"00000000000000000000000001000000",
		"00000000000000000000000010000000",
		"00000000000000000000000100000000",
		"00000000000000000000001000000000",
		"00000000000000000000010000000000",
		"00000000000000000000100000000000"
	);
	constant c_coef_num_array : c_coef_num_arrayArray := c_coef_num_arrayArrayInit;
	type c_coef_mask_arrayArray is array (0 to 9) of unsigned (8 downto 0);
	constant c_coef_mask_arrayArrayInit : c_coef_mask_arrayArray := (
		"000000000",
		"000000001",
		"000000011",
		"000000111",
		"000001111",
		"000011111",
		"000111111",
		"001111111",
		"011111111",
		"111111111"
	);
	constant c_coef_mask_array : c_coef_mask_arrayArray := c_coef_mask_arrayArrayInit;
	type c_data_mask_arrayArray is array (0 to 9) of unsigned (9 downto 0);
	constant c_data_mask_arrayArrayInit : c_data_mask_arrayArray := (
		"0000000000",
		"0000000000",
		"0000000011",
		"0000001011",
		"0000011011",
		"0000111011",
		"0001111011",
		"0011111011",
		"0111111011",
		"1111111011"
	);
	constant c_data_mask_array : c_data_mask_arrayArray := c_data_mask_arrayArrayInit;
	type ramd_dinArray is array (0 to 3) of unsigned (31 downto 0);
	signal ramd_din : ramd_dinArray := (others => (others => '0'));
	type ramd_doutArray is array (0 to 3) of unsigned (31 downto 0);
	signal ramd_dout : ramd_doutArray := (others => (others => '0'));
	type dsp48_pArray is array (0 to 3) of unsigned (95 downto 0);
	signal dsp48_p : dsp48_pArray := (others => (others => '0'));
	type dsp48_pcoutArray is array (0 to 3) of unsigned (95 downto 0);
	signal dsp48_pcout : dsp48_pcoutArray := (others => (others => '0'));
	signal BoardSignals : BoardSignalsType;
	signal InternalReset : std_logic := '0';
	subtype signed30 is signed (29 downto 0);
	subtype unsigned7 is unsigned (6 downto 0);
	function ternary_signed_30(condition : boolean; whenTrue : signed30; whenFalse : signed30) return signed30 is
	begin
		if condition then
			return whenTrue;
		else
			return whenFalse;
		end if;
	end function;
	function ternary_unsigned_7(condition : boolean; whenTrue : unsigned7; whenFalse : unsigned7) return unsigned7 is
	begin
		if condition then
			return whenTrue;
		else
			return whenFalse;
		end if;
	end function;
	function bit_to_boolean(source : std_logic) return boolean is
	begin
		return source /= '0';
	end function;
begin
	work.Quokka.BoardSignalsProc(BoardSignals, Clock, Reset, InternalReset);
	process (Clock, NextState_coeff_coef_ram_cnt, NextState_coeff_coef_ram_wr, NextState_coeff_coef_wr_cnt_cell, NextState_coeff_coef_wr_cnt_ram, NextState_filo_filo_addr_dec, NextState_filo_filo_addr_inc, NextState_filo_filo_addr_p, NextState_filo_filo_addr_p1, NextState_filo_filo_counter_dec, NextState_filo_filo_counter_inc, NextState_filo_filo_way, NextState_main_main_c_cnt, NextState_main_main_c_cnt_masked, NextState_main_main_c_rd_addr_cmn, NextState_main_main_d_cnt, NextState_main_main_d_cnt_masked, NextState_main_main_d_cnt_rst, NextState_mult_reset_mult_reset, NextState_mult_reset_mult_reset_common, NextState_mult_reset_mult_reset_common_p, NextState_mult_reset_mult_reset_common_p1, NextState_mult_reset_mult_reset_common_p2, NextState_mult_reset_mult_reset_common_p3, NextState_mult_reset_mult_reset_dsp, NextState_ob_coef_rdy, NextState_ob_iq_i, NextState_ob_iq_q, NextState_ob_iq_v, NextState_set_coef_mask, NextState_set_data_mask, NextState_set_do, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				State_set_do <= State_set_doDefault;
				State_set_coef_mask <= State_set_coef_maskDefault;
				State_set_data_mask <= State_set_data_maskDefault;
				State_coeff_coef_wr_cnt_cell <= State_coeff_coef_wr_cnt_cellDefault;
				State_coeff_coef_wr_cnt_ram <= State_coeff_coef_wr_cnt_ramDefault;
				State_coeff_coef_ram_wr <= State_coeff_coef_ram_wrDefault;
				State_coeff_coef_ram_cnt <= State_coeff_coef_ram_cntDefault;
				State_main_main_c_cnt <= State_main_main_c_cntDefault;
				State_main_main_c_cnt_masked <= State_main_main_c_cnt_maskedDefault;
				State_main_main_c_rd_addr_cmn <= State_main_main_c_rd_addr_cmnDefault;
				State_main_main_d_cnt <= State_main_main_d_cntDefault;
				State_main_main_d_cnt_masked <= State_main_main_d_cnt_maskedDefault;
				State_main_main_d_cnt_rst <= State_main_main_d_cnt_rstDefault;
				State_mult_reset_mult_reset <= State_mult_reset_mult_resetDefault;
				State_mult_reset_mult_reset_dsp <= State_mult_reset_mult_reset_dspDefault;
				State_mult_reset_mult_reset_common <= State_mult_reset_mult_reset_commonDefault;
				State_mult_reset_mult_reset_common_p <= State_mult_reset_mult_reset_common_pDefault;
				State_mult_reset_mult_reset_common_p1 <= State_mult_reset_mult_reset_common_p1Default;
				State_mult_reset_mult_reset_common_p2 <= State_mult_reset_mult_reset_common_p2Default;
				State_mult_reset_mult_reset_common_p3 <= State_mult_reset_mult_reset_common_p3Default;
				State_filo_filo_way <= State_filo_filo_wayDefault;
				State_filo_filo_counter_inc <= State_filo_filo_counter_incDefault;
				State_filo_filo_counter_dec <= State_filo_filo_counter_decDefault;
				State_filo_filo_addr_inc <= State_filo_filo_addr_incDefault;
				State_filo_filo_addr_dec <= State_filo_filo_addr_decDefault;
				State_filo_filo_addr_p <= State_filo_filo_addr_pDefault;
				State_filo_filo_addr_p1 <= State_filo_filo_addr_p1Default;
				State_ob_coef_rdy <= State_ob_coef_rdyDefault;
				State_ob_iq_v <= State_ob_iq_vDefault;
				State_ob_iq_i <= State_ob_iq_iDefault;
				State_ob_iq_q <= State_ob_iq_qDefault;
			else
				State_set_do <= NextState_set_do;
				State_set_coef_mask <= NextState_set_coef_mask;
				State_set_data_mask <= NextState_set_data_mask;
				State_coeff_coef_wr_cnt_cell <= NextState_coeff_coef_wr_cnt_cell;
				State_coeff_coef_wr_cnt_ram <= NextState_coeff_coef_wr_cnt_ram;
				State_coeff_coef_ram_wr <= NextState_coeff_coef_ram_wr;
				State_coeff_coef_ram_cnt <= NextState_coeff_coef_ram_cnt;
				State_main_main_c_cnt <= NextState_main_main_c_cnt;
				State_main_main_c_cnt_masked <= NextState_main_main_c_cnt_masked;
				State_main_main_c_rd_addr_cmn <= NextState_main_main_c_rd_addr_cmn;
				State_main_main_d_cnt <= NextState_main_main_d_cnt;
				State_main_main_d_cnt_masked <= NextState_main_main_d_cnt_masked;
				State_main_main_d_cnt_rst <= NextState_main_main_d_cnt_rst;
				State_mult_reset_mult_reset <= NextState_mult_reset_mult_reset;
				State_mult_reset_mult_reset_dsp <= NextState_mult_reset_mult_reset_dsp;
				State_mult_reset_mult_reset_common <= NextState_mult_reset_mult_reset_common;
				State_mult_reset_mult_reset_common_p <= NextState_mult_reset_mult_reset_common_p;
				State_mult_reset_mult_reset_common_p1 <= NextState_mult_reset_mult_reset_common_p1;
				State_mult_reset_mult_reset_common_p2 <= NextState_mult_reset_mult_reset_common_p2;
				State_mult_reset_mult_reset_common_p3 <= NextState_mult_reset_mult_reset_common_p3;
				State_filo_filo_way <= NextState_filo_filo_way;
				State_filo_filo_counter_inc <= NextState_filo_filo_counter_inc;
				State_filo_filo_counter_dec <= NextState_filo_filo_counter_dec;
				State_filo_filo_addr_inc <= NextState_filo_filo_addr_inc;
				State_filo_filo_addr_dec <= NextState_filo_filo_addr_dec;
				State_filo_filo_addr_p <= NextState_filo_filo_addr_p;
				State_filo_filo_addr_p1 <= NextState_filo_filo_addr_p1;
				State_ob_coef_rdy <= NextState_ob_coef_rdy;
				State_ob_iq_v <= NextState_ob_iq_v;
				State_ob_iq_i <= NextState_ob_iq_i;
				State_ob_iq_q <= NextState_ob_iq_q;
			end if;
		end if;
	end process;
	process (Clock, NextState_set_do_mux, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_set_do_mux_Iterator in 0 to 3 loop
					State_set_do_mux(State_set_do_mux_Iterator) <= State_set_do_muxDefault;
				end loop;
			else
				for State_set_do_mux_Iterator in 0 to 3 loop
					State_set_do_mux(State_set_do_mux_Iterator) <= NextState_set_do_mux(State_set_do_mux_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_coeff_coef_ram_wr_addr, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_coeff_coef_ram_wr_addr_Iterator in 0 to 3 loop
					State_coeff_coef_ram_wr_addr(State_coeff_coef_ram_wr_addr_Iterator) <= State_coeff_coef_ram_wr_addrDefault;
				end loop;
			else
				for State_coeff_coef_ram_wr_addr_Iterator in 0 to 3 loop
					State_coeff_coef_ram_wr_addr(State_coeff_coef_ram_wr_addr_Iterator) <= NextState_coeff_coef_ram_wr_addr(State_coeff_coef_ram_wr_addr_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_coeff_coef_ram_wr_data, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_coeff_coef_ram_wr_data_Iterator in 0 to 3 loop
					State_coeff_coef_ram_wr_data(State_coeff_coef_ram_wr_data_Iterator) <= State_coeff_coef_ram_wr_dataDefault;
				end loop;
			else
				for State_coeff_coef_ram_wr_data_Iterator in 0 to 3 loop
					State_coeff_coef_ram_wr_data(State_coeff_coef_ram_wr_data_Iterator) <= NextState_coeff_coef_ram_wr_data(State_coeff_coef_ram_wr_data_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_main_main_c_rd_addr, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_main_main_c_rd_addr_Iterator in 0 to 3 loop
					State_main_main_c_rd_addr(State_main_main_c_rd_addr_Iterator) <= State_main_main_c_rd_addrDefault;
				end loop;
			else
				for State_main_main_c_rd_addr_Iterator in 0 to 3 loop
					State_main_main_c_rd_addr(State_main_main_c_rd_addr_Iterator) <= NextState_main_main_c_rd_addr(State_main_main_c_rd_addr_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_main_main_d_addr, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_main_main_d_addr_Iterator in 0 to 3 loop
					State_main_main_d_addr(State_main_main_d_addr_Iterator) <= State_main_main_d_addrDefault;
				end loop;
			else
				for State_main_main_d_addr_Iterator in 0 to 3 loop
					State_main_main_d_addr(State_main_main_d_addr_Iterator) <= NextState_main_main_d_addr(State_main_main_d_addr_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_filo_fir_dreg, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_filo_fir_dreg_Iterator in 0 to 3 loop
					State_filo_fir_dreg(State_filo_fir_dreg_Iterator) <= State_filo_fir_dregDefault;
				end loop;
			else
				for State_filo_fir_dreg_Iterator in 0 to 3 loop
					State_filo_fir_dreg(State_filo_fir_dreg_Iterator) <= NextState_filo_fir_dreg(State_filo_fir_dreg_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_opmode, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_opmode_Iterator in 0 to 3 loop
					State_dsp48_dsp48_opmode(State_dsp48_dsp48_opmode_Iterator) <= State_dsp48_dsp48_opmodeDefault;
				end loop;
			else
				for State_dsp48_dsp48_opmode_Iterator in 0 to 3 loop
					State_dsp48_dsp48_opmode(State_dsp48_dsp48_opmode_Iterator) <= NextState_dsp48_dsp48_opmode(State_dsp48_dsp48_opmode_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_b, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_b_Iterator in 0 to 3 loop
					State_dsp48_dsp48_b(State_dsp48_dsp48_b_Iterator) <= State_dsp48_dsp48_bDefault;
				end loop;
			else
				for State_dsp48_dsp48_b_Iterator in 0 to 3 loop
					State_dsp48_dsp48_b(State_dsp48_dsp48_b_Iterator) <= NextState_dsp48_dsp48_b(State_dsp48_dsp48_b_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_d, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_d_Iterator in 0 to 3 loop
					State_dsp48_dsp48_d(State_dsp48_dsp48_d_Iterator) <= State_dsp48_dsp48_dDefault;
				end loop;
			else
				for State_dsp48_dsp48_d_Iterator in 0 to 3 loop
					State_dsp48_dsp48_d(State_dsp48_dsp48_d_Iterator) <= NextState_dsp48_dsp48_d(State_dsp48_dsp48_d_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_a, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_a_Iterator in 0 to 3 loop
					State_dsp48_dsp48_a(State_dsp48_dsp48_a_Iterator) <= State_dsp48_dsp48_aDefault;
				end loop;
			else
				for State_dsp48_dsp48_a_Iterator in 0 to 3 loop
					State_dsp48_dsp48_a(State_dsp48_dsp48_a_Iterator) <= NextState_dsp48_dsp48_a(State_dsp48_dsp48_a_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_pcin, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_pcin_Iterator in 0 to 3 loop
					State_dsp48_dsp48_pcin(State_dsp48_dsp48_pcin_Iterator) <= State_dsp48_dsp48_pcinDefault;
				end loop;
			else
				for State_dsp48_dsp48_pcin_Iterator in 0 to 3 loop
					State_dsp48_dsp48_pcin(State_dsp48_dsp48_pcin_Iterator) <= NextState_dsp48_dsp48_pcin(State_dsp48_dsp48_pcin_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_result, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_result_Iterator in 0 to 9 loop
					State_dsp48_dsp48_result(State_dsp48_dsp48_result_Iterator) <= State_dsp48_dsp48_resultDefault;
				end loop;
			else
				for State_dsp48_dsp48_result_Iterator in 0 to 9 loop
					State_dsp48_dsp48_result(State_dsp48_dsp48_result_Iterator) <= NextState_dsp48_dsp48_result(State_dsp48_dsp48_result_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_dsp48_dsp48_srl, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_dsp48_dsp48_srl_Iterator in 0 to 6 loop
					State_dsp48_dsp48_srl(State_dsp48_dsp48_srl_Iterator) <= State_dsp48_dsp48_srlDefault;
				end loop;
			else
				for State_dsp48_dsp48_srl_Iterator in 0 to 6 loop
					State_dsp48_dsp48_srl(State_dsp48_dsp48_srl_Iterator) <= NextState_dsp48_dsp48_srl(State_dsp48_dsp48_srl_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_areg1, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_areg1_Iterator in 0 to 3 loop
					State_fir_fir_areg1(State_fir_fir_areg1_Iterator) <= State_fir_fir_areg1Default;
				end loop;
			else
				for State_fir_fir_areg1_Iterator in 0 to 3 loop
					State_fir_fir_areg1(State_fir_fir_areg1_Iterator) <= NextState_fir_fir_areg1(State_fir_fir_areg1_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_areg2, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_areg2_Iterator in 0 to 3 loop
					State_fir_fir_areg2(State_fir_fir_areg2_Iterator) <= State_fir_fir_areg2Default;
				end loop;
			else
				for State_fir_fir_areg2_Iterator in 0 to 3 loop
					State_fir_fir_areg2(State_fir_fir_areg2_Iterator) <= NextState_fir_fir_areg2(State_fir_fir_areg2_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_adreg, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_adreg_Iterator in 0 to 3 loop
					State_fir_fir_adreg(State_fir_fir_adreg_Iterator) <= State_fir_fir_adregDefault;
				end loop;
			else
				for State_fir_fir_adreg_Iterator in 0 to 3 loop
					State_fir_fir_adreg(State_fir_fir_adreg_Iterator) <= NextState_fir_fir_adreg(State_fir_fir_adreg_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_breg, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_breg_Iterator in 0 to 3 loop
					State_fir_fir_breg(State_fir_fir_breg_Iterator) <= State_fir_fir_bregDefault;
				end loop;
			else
				for State_fir_fir_breg_Iterator in 0 to 3 loop
					State_fir_fir_breg(State_fir_fir_breg_Iterator) <= NextState_fir_fir_breg(State_fir_fir_breg_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_mreg, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_mreg_Iterator in 0 to 3 loop
					State_fir_fir_mreg(State_fir_fir_mreg_Iterator) <= State_fir_fir_mregDefault;
				end loop;
			else
				for State_fir_fir_mreg_Iterator in 0 to 3 loop
					State_fir_fir_mreg(State_fir_fir_mreg_Iterator) <= NextState_fir_fir_mreg(State_fir_fir_mreg_Iterator);
				end loop;
			end if;
		end if;
	end process;
	process (Clock, NextState_fir_fir_preg, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				for State_fir_fir_preg_Iterator in 0 to 3 loop
					State_fir_fir_preg(State_fir_fir_preg_Iterator) <= State_fir_fir_pregDefault;
				end loop;
			else
				for State_fir_fir_preg_Iterator in 0 to 3 loop
					State_fir_fir_preg(State_fir_fir_preg_Iterator) <= NextState_fir_fir_preg(State_fir_fir_preg_Iterator);
				end loop;
			end if;
		end if;
	end process;
	FIRModule_L137F28T49_Expr <= '1' when (signed(resize(FIRModule_L137F28T49_ExprLhs, FIRModule_L137F28T49_ExprLhs'length + 1)) = signed(resize(FIRModule_L137F28T49_ExprRhs, FIRModule_L137F28T49_ExprRhs'length + 1))) else '0';
	FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_Expr <= '1' when (signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_ExprLhs, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_ExprLhs'length + 1)) = signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_ExprRhs, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_ExprRhs'length + 1))) else '0';
	FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_Expr <= '1' when (signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_ExprLhs, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_ExprLhs'length + 1)) = signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_ExprRhs, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_ExprRhs'length + 1))) else '0';
	FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_Expr <= '1' when (signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_ExprLhs, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_ExprLhs'length + 1)) = signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_ExprRhs, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_ExprRhs'length + 1))) else '0';
	FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_Expr <= '1' when (signed(resize(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_ExprLhs, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_ExprLhs'length + 1)) = signed(resize(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_ExprRhs, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_ExprRhs'length + 1))) else '0';
	FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_Expr <= '1' when (signed(resize(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_ExprLhs, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_ExprLhs'length + 1)) = signed(resize(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_ExprRhs, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_ExprRhs'length + 1))) else '0';
	FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_Expr <= '1' when (signed(resize(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_ExprLhs, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_ExprLhs'length + 1)) = signed(resize(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_ExprRhs, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_ExprRhs'length + 1))) else '0';
	FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_Expr <= '1' when (signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_ExprLhs, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_ExprLhs'length + 1)) = signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_ExprRhs, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_ExprRhs'length + 1))) else '0';
	FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_Expr <= '1' when (signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_ExprLhs, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_ExprLhs'length + 1)) = signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_ExprRhs, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_ExprRhs'length + 1))) else '0';
	FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_Expr <= '1' when (signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_ExprLhs, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_ExprLhs'length + 1)) = signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_ExprRhs, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_ExprRhs'length + 1))) else '0';
	FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_Expr <= '1' when (signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_ExprLhs, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_ExprLhs'length + 1)) = signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_ExprRhs, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_ExprRhs'length + 1))) else '0';
	process (FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr_1, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr_1 AND FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr_2;
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L378F17L380T18_FIRModule_L379F53T79_Expr_1)
	begin
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L378F17L380T18_FIRModule_L379F53T79_Expr <= NOT FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L378F17L380T18_FIRModule_L379F53T79_Expr_1;
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr_1, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr_1 XOR FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr_2;
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr_1, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr_1 AND FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr_2;
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr_1, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr_1 AND FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr_2;
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L423F51T71_Expr_1)
	begin
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L423F51T71_Expr <= NOT FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L423F51T71_Expr_1;
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L429F51T71_Expr_1)
	begin
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L429F51T71_Expr <= NOT FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L429F51T71_Expr_1;
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_1, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr <= resize(unsigned(signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_1, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_1'length + 1)) + signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_2, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_2'length + 1))), FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr'length);
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_1, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr <= resize(unsigned(signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_1, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_1'length + 1)) + signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_2, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_2'length + 1))), FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr'length);
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_1, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr <= resize(unsigned(signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_1, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_1'length + 1)) + signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_2, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_2'length + 1))), FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr'length);
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_1, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr <= resize(signed(signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_1, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_1'length + 1)) * signed(resize(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_2, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_2'length + 1))), FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr'length);
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_1, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr <= resize(signed(signed(resize(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_1, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_1'length + 1)) - signed(resize(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_2, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_2'length + 1))), FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr'length);
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_1, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr <= resize(unsigned(signed(resize(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_1, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_1'length + 1)) + signed(resize(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_2, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_2'length + 1))), FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr'length);
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_1, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr <= resize(signed(signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_1, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_1'length + 1)) - signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_2, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_2'length + 1))), FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr'length);
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_1, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_2)
	begin
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr <= resize(unsigned(signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_1, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_1'length + 1)) + signed(resize(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_2, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_2'length + 1))), FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr'length);
	end process;
	process (FIRModule_L146F57T80_Expr_1, FIRModule_L146F57T80_Expr_2)
	begin
		FIRModule_L146F57T80_Expr <= resize(signed(signed(resize(FIRModule_L146F57T80_Expr_1, FIRModule_L146F57T80_Expr_1'length + 1)) * signed(resize(FIRModule_L146F57T80_Expr_2, FIRModule_L146F57T80_Expr_2'length + 1))), FIRModule_L146F57T80_Expr'length);
	end process;
	FIRModule4x16_TopLevel_TopLevel_u_ram_coef0 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_coef0
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_coef0]
		-- [END USER MAP FOR u_ram_coef0]
		BoardSignals => BoardSignals,
		CE => u_ram_coef0_CE_u_ram_coef0_CE_HardLink,
		WR => u_ram_coef0_WR_u_ram_coef0_WR_HardLink,
		WR_ADDR => u_ram_coef0_WR_ADDR_u_ram_coef0_WR_ADDR_HardLink,
		DIN => u_ram_coef0_DIN_u_ram_coef0_DIN_HardLink,
		RD => u_ram_coef0_RD_u_ram_coef0_RD_HardLink,
		RD_ADDR => u_ram_coef0_RD_ADDR_u_ram_coef0_RD_ADDR_HardLink,
		DOUT => u_ram_coef0_DOUT_u_ram_coef0_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_coef1 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_coef1
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_coef1]
		-- [END USER MAP FOR u_ram_coef1]
		BoardSignals => BoardSignals,
		CE => u_ram_coef1_CE_u_ram_coef1_CE_HardLink,
		WR => u_ram_coef1_WR_u_ram_coef1_WR_HardLink,
		WR_ADDR => u_ram_coef1_WR_ADDR_u_ram_coef1_WR_ADDR_HardLink,
		DIN => u_ram_coef1_DIN_u_ram_coef1_DIN_HardLink,
		RD => u_ram_coef1_RD_u_ram_coef1_RD_HardLink,
		RD_ADDR => u_ram_coef1_RD_ADDR_u_ram_coef1_RD_ADDR_HardLink,
		DOUT => u_ram_coef1_DOUT_u_ram_coef1_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_coef2 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_coef2
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_coef2]
		-- [END USER MAP FOR u_ram_coef2]
		BoardSignals => BoardSignals,
		CE => u_ram_coef2_CE_u_ram_coef2_CE_HardLink,
		WR => u_ram_coef2_WR_u_ram_coef2_WR_HardLink,
		WR_ADDR => u_ram_coef2_WR_ADDR_u_ram_coef2_WR_ADDR_HardLink,
		DIN => u_ram_coef2_DIN_u_ram_coef2_DIN_HardLink,
		RD => u_ram_coef2_RD_u_ram_coef2_RD_HardLink,
		RD_ADDR => u_ram_coef2_RD_ADDR_u_ram_coef2_RD_ADDR_HardLink,
		DOUT => u_ram_coef2_DOUT_u_ram_coef2_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_coef3 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_coef3
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_coef3]
		-- [END USER MAP FOR u_ram_coef3]
		BoardSignals => BoardSignals,
		CE => u_ram_coef3_CE_u_ram_coef3_CE_HardLink,
		WR => u_ram_coef3_WR_u_ram_coef3_WR_HardLink,
		WR_ADDR => u_ram_coef3_WR_ADDR_u_ram_coef3_WR_ADDR_HardLink,
		DIN => u_ram_coef3_DIN_u_ram_coef3_DIN_HardLink,
		RD => u_ram_coef3_RD_u_ram_coef3_RD_HardLink,
		RD_ADDR => u_ram_coef3_RD_ADDR_u_ram_coef3_RD_ADDR_HardLink,
		DOUT => u_ram_coef3_DOUT_u_ram_coef3_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i0 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i0
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_i0]
		-- [END USER MAP FOR u_ram_srls_i0]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_i0_CE_u_ram_srls_i0_CE_HardLink,
		WR => u_ram_srls_i0_WR_u_ram_srls_i0_WR_HardLink,
		WR_ADDR => u_ram_srls_i0_WR_ADDR_u_ram_srls_i0_WR_ADDR_HardLink,
		DIN => u_ram_srls_i0_DIN_u_ram_srls_i0_DIN_HardLink,
		RD => u_ram_srls_i0_RD_u_ram_srls_i0_RD_HardLink,
		RD_ADDR => u_ram_srls_i0_RD_ADDR_u_ram_srls_i0_RD_ADDR_HardLink,
		DOUT => u_ram_srls_i0_DOUT_u_ram_srls_i0_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i1 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i1
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_i1]
		-- [END USER MAP FOR u_ram_srls_i1]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_i1_CE_u_ram_srls_i1_CE_HardLink,
		WR => u_ram_srls_i1_WR_u_ram_srls_i1_WR_HardLink,
		WR_ADDR => u_ram_srls_i1_WR_ADDR_u_ram_srls_i1_WR_ADDR_HardLink,
		DIN => u_ram_srls_i1_DIN_u_ram_srls_i1_DIN_HardLink,
		RD => u_ram_srls_i1_RD_u_ram_srls_i1_RD_HardLink,
		RD_ADDR => u_ram_srls_i1_RD_ADDR_u_ram_srls_i1_RD_ADDR_HardLink,
		DOUT => u_ram_srls_i1_DOUT_u_ram_srls_i1_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i2 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i2
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_i2]
		-- [END USER MAP FOR u_ram_srls_i2]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_i2_CE_u_ram_srls_i2_CE_HardLink,
		WR => u_ram_srls_i2_WR_u_ram_srls_i2_WR_HardLink,
		WR_ADDR => u_ram_srls_i2_WR_ADDR_u_ram_srls_i2_WR_ADDR_HardLink,
		DIN => u_ram_srls_i2_DIN_u_ram_srls_i2_DIN_HardLink,
		RD => u_ram_srls_i2_RD_u_ram_srls_i2_RD_HardLink,
		RD_ADDR => u_ram_srls_i2_RD_ADDR_u_ram_srls_i2_RD_ADDR_HardLink,
		DOUT => u_ram_srls_i2_DOUT_u_ram_srls_i2_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i3 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_i3
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_i3]
		-- [END USER MAP FOR u_ram_srls_i3]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_i3_CE_u_ram_srls_i3_CE_HardLink,
		WR => u_ram_srls_i3_WR_u_ram_srls_i3_WR_HardLink,
		WR_ADDR => u_ram_srls_i3_WR_ADDR_u_ram_srls_i3_WR_ADDR_HardLink,
		DIN => u_ram_srls_i3_DIN_u_ram_srls_i3_DIN_HardLink,
		RD => u_ram_srls_i3_RD_u_ram_srls_i3_RD_HardLink,
		RD_ADDR => u_ram_srls_i3_RD_ADDR_u_ram_srls_i3_RD_ADDR_HardLink,
		DOUT => u_ram_srls_i3_DOUT_u_ram_srls_i3_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q0 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q0
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_q0]
		-- [END USER MAP FOR u_ram_srls_q0]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_q0_CE_u_ram_srls_q0_CE_HardLink,
		WR => u_ram_srls_q0_WR_u_ram_srls_q0_WR_HardLink,
		WR_ADDR => u_ram_srls_q0_WR_ADDR_u_ram_srls_q0_WR_ADDR_HardLink,
		DIN => u_ram_srls_q0_DIN_u_ram_srls_q0_DIN_HardLink,
		RD => u_ram_srls_q0_RD_u_ram_srls_q0_RD_HardLink,
		RD_ADDR => u_ram_srls_q0_RD_ADDR_u_ram_srls_q0_RD_ADDR_HardLink,
		DOUT => u_ram_srls_q0_DOUT_u_ram_srls_q0_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q1 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q1
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_q1]
		-- [END USER MAP FOR u_ram_srls_q1]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_q1_CE_u_ram_srls_q1_CE_HardLink,
		WR => u_ram_srls_q1_WR_u_ram_srls_q1_WR_HardLink,
		WR_ADDR => u_ram_srls_q1_WR_ADDR_u_ram_srls_q1_WR_ADDR_HardLink,
		DIN => u_ram_srls_q1_DIN_u_ram_srls_q1_DIN_HardLink,
		RD => u_ram_srls_q1_RD_u_ram_srls_q1_RD_HardLink,
		RD_ADDR => u_ram_srls_q1_RD_ADDR_u_ram_srls_q1_RD_ADDR_HardLink,
		DOUT => u_ram_srls_q1_DOUT_u_ram_srls_q1_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q2 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q2
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_q2]
		-- [END USER MAP FOR u_ram_srls_q2]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_q2_CE_u_ram_srls_q2_CE_HardLink,
		WR => u_ram_srls_q2_WR_u_ram_srls_q2_WR_HardLink,
		WR_ADDR => u_ram_srls_q2_WR_ADDR_u_ram_srls_q2_WR_ADDR_HardLink,
		DIN => u_ram_srls_q2_DIN_u_ram_srls_q2_DIN_HardLink,
		RD => u_ram_srls_q2_RD_u_ram_srls_q2_RD_HardLink,
		RD_ADDR => u_ram_srls_q2_RD_ADDR_u_ram_srls_q2_RD_ADDR_HardLink,
		DOUT => u_ram_srls_q2_DOUT_u_ram_srls_q2_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q3 : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_srls_q3
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_srls_q3]
		-- [END USER MAP FOR u_ram_srls_q3]
		BoardSignals => BoardSignals,
		CE => u_ram_srls_q3_CE_u_ram_srls_q3_CE_HardLink,
		WR => u_ram_srls_q3_WR_u_ram_srls_q3_WR_HardLink,
		WR_ADDR => u_ram_srls_q3_WR_ADDR_u_ram_srls_q3_WR_ADDR_HardLink,
		DIN => u_ram_srls_q3_DIN_u_ram_srls_q3_DIN_HardLink,
		RD => u_ram_srls_q3_RD_u_ram_srls_q3_RD_HardLink,
		RD_ADDR => u_ram_srls_q3_RD_ADDR_u_ram_srls_q3_RD_ADDR_HardLink,
		DOUT => u_ram_srls_q3_DOUT_u_ram_srls_q3_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_filo_i : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_filo_i
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_filo_i]
		-- [END USER MAP FOR u_ram_filo_i]
		BoardSignals => BoardSignals,
		CE => u_ram_filo_i_CE_u_ram_filo_i_CE_HardLink,
		WR => u_ram_filo_i_WR_u_ram_filo_i_WR_HardLink,
		WR_ADDR => u_ram_filo_i_WR_ADDR_u_ram_filo_i_WR_ADDR_HardLink,
		DIN => u_ram_filo_i_DIN_u_ram_filo_i_DIN_HardLink,
		RD => u_ram_filo_i_RD_u_ram_filo_i_RD_HardLink,
		RD_ADDR => u_ram_filo_i_RD_ADDR_u_ram_filo_i_RD_ADDR_HardLink,
		DOUT => u_ram_filo_i_DOUT_u_ram_filo_i_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_ram_filo_q : entity work.FIRModule4x16_TopLevel_TopLevel_u_ram_filo_q
	port map
	(
		-- [BEGIN USER MAP FOR u_ram_filo_q]
		-- [END USER MAP FOR u_ram_filo_q]
		BoardSignals => BoardSignals,
		CE => u_ram_filo_q_CE_u_ram_filo_q_CE_HardLink,
		WR => u_ram_filo_q_WR_u_ram_filo_q_WR_HardLink,
		WR_ADDR => u_ram_filo_q_WR_ADDR_u_ram_filo_q_WR_ADDR_HardLink,
		DIN => u_ram_filo_q_DIN_u_ram_filo_q_DIN_HardLink,
		RD => u_ram_filo_q_RD_u_ram_filo_q_RD_HardLink,
		RD_ADDR => u_ram_filo_q_RD_ADDR_u_ram_filo_q_RD_ADDR_HardLink,
		DOUT => u_ram_filo_q_DOUT_u_ram_filo_q_DOUT_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_i0 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_i0
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_i0]
		-- [END USER MAP FOR u_dsp48_i0]
		BoardSignals => BoardSignals,
		CE => u_dsp48_i0_CE_u_dsp48_i0_CE_HardLink,
		RST => u_dsp48_i0_RST_u_dsp48_i0_RST_HardLink,
		A => u_dsp48_i0_A_u_dsp48_i0_A_HardLink,
		B => u_dsp48_i0_B_u_dsp48_i0_B_HardLink,
		D => u_dsp48_i0_D_u_dsp48_i0_D_HardLink,
		PCIN => u_dsp48_i0_PCIN_u_dsp48_i0_PCIN_HardLink,
		OPMODE => u_dsp48_i0_OPMODE_u_dsp48_i0_OPMODE_HardLink,
		PCOUT => u_dsp48_i0_PCOUT_u_dsp48_i0_PCOUT_HardLink,
		P => u_dsp48_i0_P_u_dsp48_i0_P_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_i1 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_i1
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_i1]
		-- [END USER MAP FOR u_dsp48_i1]
		BoardSignals => BoardSignals,
		CE => u_dsp48_i1_CE_u_dsp48_i1_CE_HardLink,
		RST => u_dsp48_i1_RST_u_dsp48_i1_RST_HardLink,
		A => u_dsp48_i1_A_u_dsp48_i1_A_HardLink,
		B => u_dsp48_i1_B_u_dsp48_i1_B_HardLink,
		D => u_dsp48_i1_D_u_dsp48_i1_D_HardLink,
		PCIN => u_dsp48_i1_PCIN_u_dsp48_i1_PCIN_HardLink,
		OPMODE => u_dsp48_i1_OPMODE_u_dsp48_i1_OPMODE_HardLink,
		PCOUT => u_dsp48_i1_PCOUT_u_dsp48_i1_PCOUT_HardLink,
		P => u_dsp48_i1_P_u_dsp48_i1_P_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_i2 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_i2
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_i2]
		-- [END USER MAP FOR u_dsp48_i2]
		BoardSignals => BoardSignals,
		CE => u_dsp48_i2_CE_u_dsp48_i2_CE_HardLink,
		RST => u_dsp48_i2_RST_u_dsp48_i2_RST_HardLink,
		A => u_dsp48_i2_A_u_dsp48_i2_A_HardLink,
		B => u_dsp48_i2_B_u_dsp48_i2_B_HardLink,
		D => u_dsp48_i2_D_u_dsp48_i2_D_HardLink,
		PCIN => u_dsp48_i2_PCIN_u_dsp48_i2_PCIN_HardLink,
		OPMODE => u_dsp48_i2_OPMODE_u_dsp48_i2_OPMODE_HardLink,
		PCOUT => u_dsp48_i2_PCOUT_u_dsp48_i2_PCOUT_HardLink,
		P => u_dsp48_i2_P_u_dsp48_i2_P_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_i3 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_i3
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_i3]
		-- [END USER MAP FOR u_dsp48_i3]
		BoardSignals => BoardSignals,
		CE => u_dsp48_i3_CE_u_dsp48_i3_CE_HardLink,
		RST => u_dsp48_i3_RST_u_dsp48_i3_RST_HardLink,
		A => u_dsp48_i3_A_u_dsp48_i3_A_HardLink,
		B => u_dsp48_i3_B_u_dsp48_i3_B_HardLink,
		D => u_dsp48_i3_D_u_dsp48_i3_D_HardLink,
		PCIN => u_dsp48_i3_PCIN_u_dsp48_i3_PCIN_HardLink,
		OPMODE => u_dsp48_i3_OPMODE_u_dsp48_i3_OPMODE_HardLink,
		PCOUT => u_dsp48_i3_PCOUT_u_dsp48_i3_PCOUT_HardLink,
		P => u_dsp48_i3_P_u_dsp48_i3_P_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_q0 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_q0
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_q0]
		-- [END USER MAP FOR u_dsp48_q0]
		BoardSignals => BoardSignals,
		CE => u_dsp48_q0_CE_u_dsp48_q0_CE_HardLink,
		RST => u_dsp48_q0_RST_u_dsp48_q0_RST_HardLink,
		A => u_dsp48_q0_A_u_dsp48_q0_A_HardLink,
		B => u_dsp48_q0_B_u_dsp48_q0_B_HardLink,
		D => u_dsp48_q0_D_u_dsp48_q0_D_HardLink,
		PCIN => u_dsp48_q0_PCIN_u_dsp48_q0_PCIN_HardLink,
		OPMODE => u_dsp48_q0_OPMODE_u_dsp48_q0_OPMODE_HardLink,
		PCOUT => u_dsp48_q0_PCOUT_u_dsp48_q0_PCOUT_HardLink,
		P => u_dsp48_q0_P_u_dsp48_q0_P_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_q1 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_q1
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_q1]
		-- [END USER MAP FOR u_dsp48_q1]
		BoardSignals => BoardSignals,
		CE => u_dsp48_q1_CE_u_dsp48_q1_CE_HardLink,
		RST => u_dsp48_q1_RST_u_dsp48_q1_RST_HardLink,
		A => u_dsp48_q1_A_u_dsp48_q1_A_HardLink,
		B => u_dsp48_q1_B_u_dsp48_q1_B_HardLink,
		D => u_dsp48_q1_D_u_dsp48_q1_D_HardLink,
		PCIN => u_dsp48_q1_PCIN_u_dsp48_q1_PCIN_HardLink,
		OPMODE => u_dsp48_q1_OPMODE_u_dsp48_q1_OPMODE_HardLink,
		PCOUT => u_dsp48_q1_PCOUT_u_dsp48_q1_PCOUT_HardLink,
		P => u_dsp48_q1_P_u_dsp48_q1_P_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_q2 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_q2
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_q2]
		-- [END USER MAP FOR u_dsp48_q2]
		BoardSignals => BoardSignals,
		CE => u_dsp48_q2_CE_u_dsp48_q2_CE_HardLink,
		RST => u_dsp48_q2_RST_u_dsp48_q2_RST_HardLink,
		A => u_dsp48_q2_A_u_dsp48_q2_A_HardLink,
		B => u_dsp48_q2_B_u_dsp48_q2_B_HardLink,
		D => u_dsp48_q2_D_u_dsp48_q2_D_HardLink,
		PCIN => u_dsp48_q2_PCIN_u_dsp48_q2_PCIN_HardLink,
		OPMODE => u_dsp48_q2_OPMODE_u_dsp48_q2_OPMODE_HardLink,
		PCOUT => u_dsp48_q2_PCOUT_u_dsp48_q2_PCOUT_HardLink,
		P => u_dsp48_q2_P_u_dsp48_q2_P_HardLink
	)
	;
	FIRModule4x16_TopLevel_TopLevel_u_dsp48_q3 : entity work.FIRModule4x16_TopLevel_TopLevel_u_dsp48_q3
	port map
	(
		-- [BEGIN USER MAP FOR u_dsp48_q3]
		-- [END USER MAP FOR u_dsp48_q3]
		BoardSignals => BoardSignals,
		CE => u_dsp48_q3_CE_u_dsp48_q3_CE_HardLink,
		RST => u_dsp48_q3_RST_u_dsp48_q3_RST_HardLink,
		A => u_dsp48_q3_A_u_dsp48_q3_A_HardLink,
		B => u_dsp48_q3_B_u_dsp48_q3_B_HardLink,
		D => u_dsp48_q3_D_u_dsp48_q3_D_HardLink,
		PCIN => u_dsp48_q3_PCIN_u_dsp48_q3_PCIN_HardLink,
		OPMODE => u_dsp48_q3_OPMODE_u_dsp48_q3_OPMODE_HardLink,
		PCOUT => u_dsp48_q3_PCOUT_u_dsp48_q3_PCOUT_HardLink,
		P => u_dsp48_q3_P_u_dsp48_q3_P_HardLink
	)
	;
	FIRModule_L137F28L139T45_Ternary_i <= FIRModule_L138F15T61_WhenTrue_i when (FIRModule_L137F28T49_Expr = '1') else FIRModule_L139F15T45_WhenFalse_i;
	FIRModule_L137F28L139T45_Ternary_q <= FIRModule_L138F15T61_WhenTrue_q when (FIRModule_L137F28T49_Expr = '1') else FIRModule_L139F15T45_WhenFalse_q;
	process (FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup1, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup2, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_LookupMultiplexerAddress)
	begin
		case FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_LookupMultiplexerAddress is
			when '0' =>
				FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup1;
			when '1' =>
				FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup2;
			when others =>
				FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup <= "000000000";
		end case;
	end process;
	process (FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup1, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup2, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_LookupMultiplexerAddress)
	begin
		case FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_LookupMultiplexerAddress is
			when '0' =>
				FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup1;
			when '1' =>
				FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup2;
			when others =>
				FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup <= "000000000";
		end case;
	end process;
	process (dsp48_p, dsp48_pcout, FIRModule_L580F9L589T10_FIRModule_L581F13T29_FIRModule_L280F9L289T10_FIRModule_L282F39T63_Index, FIRModule_L580F9L589T10_FIRModule_L581F13T29_FIRModule_L280F9L289T10_FIRModule_L283F39T63_Index, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_Expr, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_Expr, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_Expr, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_Expr, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_Expr, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L378F17L380T18_FIRModule_L379F53T79_Expr, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_Expr, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr, FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_Expr, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_Expr, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L423F51T71_Expr, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_Expr, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L429F51T71_Expr, FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_Expr, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L519F44T60_FIRModule_L152F58T87_Resize, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L521F44T77_FIRModule_L152F58T87_Resize, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L152F58T87_Resize, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L534F44T60_FIRModule_L152F58T87_Resize, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L536F44T77_FIRModule_L152F58T87_Resize, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L152F58T87_Resize, ib_coef, ib_coef_v, ib_do, ib_iq_i, ib_iq_q, ib_iq_v, ramc_dout, ramd_dout, ramf_dout_i, ramf_dout_q, State_coeff_coef_ram_cnt, State_coeff_coef_ram_wr, State_coeff_coef_ram_wr_addr, State_coeff_coef_ram_wr_data, State_coeff_coef_wr_cnt_cell, State_coeff_coef_wr_cnt_ram, State_dsp48_dsp48_a, State_dsp48_dsp48_b, State_dsp48_dsp48_d, State_dsp48_dsp48_opmode, State_dsp48_dsp48_pcin, State_dsp48_dsp48_result, State_dsp48_dsp48_srl, State_filo_filo_addr_dec, State_filo_filo_addr_inc, State_filo_filo_addr_p, State_filo_filo_addr_p1, State_filo_filo_counter_dec, State_filo_filo_counter_inc, State_filo_filo_way, State_filo_fir_dreg, State_fir_fir_adreg, State_fir_fir_areg1, State_fir_fir_areg2, State_fir_fir_breg, State_fir_fir_mreg, State_fir_fir_preg, State_main_main_c_cnt, State_main_main_c_cnt_masked, State_main_main_c_rd_addr, State_main_main_c_rd_addr_cmn, State_main_main_d_addr, State_main_main_d_cnt, State_main_main_d_cnt_masked, State_main_main_d_cnt_rst, State_mult_reset_mult_reset, State_mult_reset_mult_reset_common, State_mult_reset_mult_reset_common_p, State_mult_reset_mult_reset_common_p1, State_mult_reset_mult_reset_common_p2, State_mult_reset_mult_reset_common_p3, State_mult_reset_mult_reset_dsp, State_ob_coef_rdy, State_ob_iq_i, State_ob_iq_q, State_ob_iq_v, State_set_coef_mask, State_set_data_mask, State_set_do, State_set_do_mux)
	begin
		for NextState_set_do_mux_Iterator in 0 to 3 loop
			NextState_set_do_mux(NextState_set_do_mux_Iterator) <= State_set_do_mux(NextState_set_do_mux_Iterator);
		end loop;
		NextState_set_do <= State_set_do;
		NextState_set_coef_mask <= State_set_coef_mask;
		NextState_set_data_mask <= State_set_data_mask;
		NextState_coeff_coef_wr_cnt_cell <= State_coeff_coef_wr_cnt_cell;
		NextState_coeff_coef_wr_cnt_ram <= State_coeff_coef_wr_cnt_ram;
		NextState_coeff_coef_ram_wr <= State_coeff_coef_ram_wr;
		NextState_coeff_coef_ram_wr_addr(0) <= State_coeff_coef_ram_wr_addr(0);
		NextState_coeff_coef_ram_wr_addr(1) <= State_coeff_coef_ram_wr_addr(1);
		NextState_coeff_coef_ram_wr_addr(2) <= State_coeff_coef_ram_wr_addr(2);
		NextState_coeff_coef_ram_wr_addr(3) <= State_coeff_coef_ram_wr_addr(3);
		NextState_coeff_coef_ram_wr_data(0) <= State_coeff_coef_ram_wr_data(0);
		NextState_coeff_coef_ram_wr_data(1) <= State_coeff_coef_ram_wr_data(1);
		NextState_coeff_coef_ram_wr_data(2) <= State_coeff_coef_ram_wr_data(2);
		NextState_coeff_coef_ram_wr_data(3) <= State_coeff_coef_ram_wr_data(3);
		NextState_coeff_coef_ram_cnt <= State_coeff_coef_ram_cnt;
		NextState_main_main_c_cnt <= State_main_main_c_cnt;
		NextState_main_main_c_cnt_masked <= State_main_main_c_cnt_masked;
		NextState_main_main_c_rd_addr_cmn <= State_main_main_c_rd_addr_cmn;
		NextState_main_main_c_rd_addr(0) <= State_main_main_c_rd_addr(0);
		NextState_main_main_c_rd_addr(1) <= State_main_main_c_rd_addr(1);
		NextState_main_main_c_rd_addr(2) <= State_main_main_c_rd_addr(2);
		NextState_main_main_c_rd_addr(3) <= State_main_main_c_rd_addr(3);
		NextState_main_main_d_cnt <= State_main_main_d_cnt;
		NextState_main_main_d_cnt_masked <= State_main_main_d_cnt_masked;
		NextState_main_main_d_cnt_rst <= State_main_main_d_cnt_rst;
		NextState_main_main_d_addr(0) <= State_main_main_d_addr(0);
		NextState_main_main_d_addr(1) <= State_main_main_d_addr(1);
		NextState_main_main_d_addr(2) <= State_main_main_d_addr(2);
		NextState_main_main_d_addr(3) <= State_main_main_d_addr(3);
		NextState_mult_reset_mult_reset <= State_mult_reset_mult_reset;
		NextState_mult_reset_mult_reset_dsp <= State_mult_reset_mult_reset_dsp;
		NextState_mult_reset_mult_reset_common <= State_mult_reset_mult_reset_common;
		NextState_mult_reset_mult_reset_common_p <= State_mult_reset_mult_reset_common_p;
		NextState_mult_reset_mult_reset_common_p1 <= State_mult_reset_mult_reset_common_p1;
		NextState_mult_reset_mult_reset_common_p2 <= State_mult_reset_mult_reset_common_p2;
		NextState_mult_reset_mult_reset_common_p3 <= State_mult_reset_mult_reset_common_p3;
		NextState_filo_filo_way <= State_filo_filo_way;
		NextState_filo_filo_counter_inc <= State_filo_filo_counter_inc;
		NextState_filo_filo_counter_dec <= State_filo_filo_counter_dec;
		NextState_filo_filo_addr_inc <= State_filo_filo_addr_inc;
		NextState_filo_filo_addr_dec <= State_filo_filo_addr_dec;
		NextState_filo_filo_addr_p <= State_filo_filo_addr_p;
		NextState_filo_filo_addr_p1 <= State_filo_filo_addr_p1;
		NextState_filo_fir_dreg(0) <= State_filo_fir_dreg(0);
		NextState_filo_fir_dreg(1) <= State_filo_fir_dreg(1);
		NextState_filo_fir_dreg(2) <= State_filo_fir_dreg(2);
		NextState_filo_fir_dreg(3) <= State_filo_fir_dreg(3);
		NextState_dsp48_dsp48_opmode(0) <= State_dsp48_dsp48_opmode(0);
		NextState_dsp48_dsp48_opmode(1) <= State_dsp48_dsp48_opmode(1);
		NextState_dsp48_dsp48_opmode(2) <= State_dsp48_dsp48_opmode(2);
		NextState_dsp48_dsp48_opmode(3) <= State_dsp48_dsp48_opmode(3);
		NextState_dsp48_dsp48_b(0) <= State_dsp48_dsp48_b(0);
		NextState_dsp48_dsp48_b(1) <= State_dsp48_dsp48_b(1);
		NextState_dsp48_dsp48_b(2) <= State_dsp48_dsp48_b(2);
		NextState_dsp48_dsp48_b(3) <= State_dsp48_dsp48_b(3);
		NextState_dsp48_dsp48_d(0) <= State_dsp48_dsp48_d(0);
		NextState_dsp48_dsp48_d(1) <= State_dsp48_dsp48_d(1);
		NextState_dsp48_dsp48_d(2) <= State_dsp48_dsp48_d(2);
		NextState_dsp48_dsp48_d(3) <= State_dsp48_dsp48_d(3);
		NextState_dsp48_dsp48_a(0) <= State_dsp48_dsp48_a(0);
		NextState_dsp48_dsp48_a(1) <= State_dsp48_dsp48_a(1);
		NextState_dsp48_dsp48_a(2) <= State_dsp48_dsp48_a(2);
		NextState_dsp48_dsp48_a(3) <= State_dsp48_dsp48_a(3);
		NextState_dsp48_dsp48_pcin(0) <= State_dsp48_dsp48_pcin(0);
		NextState_dsp48_dsp48_pcin(1) <= State_dsp48_dsp48_pcin(1);
		NextState_dsp48_dsp48_pcin(2) <= State_dsp48_dsp48_pcin(2);
		NextState_dsp48_dsp48_pcin(3) <= State_dsp48_dsp48_pcin(3);
		NextState_dsp48_dsp48_result(0) <= State_dsp48_dsp48_result(0);
		NextState_dsp48_dsp48_result(1) <= State_dsp48_dsp48_result(1);
		NextState_dsp48_dsp48_result(2) <= State_dsp48_dsp48_result(2);
		NextState_dsp48_dsp48_result(3) <= State_dsp48_dsp48_result(3);
		NextState_dsp48_dsp48_result(4) <= State_dsp48_dsp48_result(4);
		NextState_dsp48_dsp48_result(5) <= State_dsp48_dsp48_result(5);
		NextState_dsp48_dsp48_result(6) <= State_dsp48_dsp48_result(6);
		NextState_dsp48_dsp48_result(7) <= State_dsp48_dsp48_result(7);
		NextState_dsp48_dsp48_result(8) <= State_dsp48_dsp48_result(8);
		NextState_dsp48_dsp48_result(9) <= State_dsp48_dsp48_result(9);
		NextState_dsp48_dsp48_srl(0) <= State_dsp48_dsp48_srl(0);
		NextState_dsp48_dsp48_srl(1) <= State_dsp48_dsp48_srl(1);
		NextState_dsp48_dsp48_srl(2) <= State_dsp48_dsp48_srl(2);
		NextState_dsp48_dsp48_srl(3) <= State_dsp48_dsp48_srl(3);
		NextState_dsp48_dsp48_srl(4) <= State_dsp48_dsp48_srl(4);
		NextState_dsp48_dsp48_srl(5) <= State_dsp48_dsp48_srl(5);
		NextState_dsp48_dsp48_srl(6) <= State_dsp48_dsp48_srl(6);
		NextState_fir_fir_areg1(0) <= State_fir_fir_areg1(0);
		NextState_fir_fir_areg1(1) <= State_fir_fir_areg1(1);
		NextState_fir_fir_areg1(2) <= State_fir_fir_areg1(2);
		NextState_fir_fir_areg1(3) <= State_fir_fir_areg1(3);
		NextState_fir_fir_areg2(0) <= State_fir_fir_areg2(0);
		NextState_fir_fir_areg2(1) <= State_fir_fir_areg2(1);
		NextState_fir_fir_areg2(2) <= State_fir_fir_areg2(2);
		NextState_fir_fir_areg2(3) <= State_fir_fir_areg2(3);
		NextState_fir_fir_adreg(0) <= State_fir_fir_adreg(0);
		NextState_fir_fir_adreg(1) <= State_fir_fir_adreg(1);
		NextState_fir_fir_adreg(2) <= State_fir_fir_adreg(2);
		NextState_fir_fir_adreg(3) <= State_fir_fir_adreg(3);
		NextState_fir_fir_breg(0) <= State_fir_fir_breg(0);
		NextState_fir_fir_breg(1) <= State_fir_fir_breg(1);
		NextState_fir_fir_breg(2) <= State_fir_fir_breg(2);
		NextState_fir_fir_breg(3) <= State_fir_fir_breg(3);
		NextState_fir_fir_mreg(0) <= State_fir_fir_mreg(0);
		NextState_fir_fir_mreg(1) <= State_fir_fir_mreg(1);
		NextState_fir_fir_mreg(2) <= State_fir_fir_mreg(2);
		NextState_fir_fir_mreg(3) <= State_fir_fir_mreg(3);
		NextState_fir_fir_preg(0) <= State_fir_fir_preg(0);
		NextState_fir_fir_preg(1) <= State_fir_fir_preg(1);
		NextState_fir_fir_preg(2) <= State_fir_fir_preg(2);
		NextState_fir_fir_preg(3) <= State_fir_fir_preg(3);
		NextState_ob_coef_rdy <= State_ob_coef_rdy;
		NextState_ob_iq_v <= State_ob_iq_v;
		NextState_ob_iq_i <= State_ob_iq_i;
		NextState_ob_iq_q <= State_ob_iq_q;
		NextState_set_do <= ib_do;
		NextState_set_coef_mask <= FIRModule_L580F9L589T10_FIRModule_L581F13T29_FIRModule_L280F9L289T10_FIRModule_L282F39T63_Index;
		NextState_set_data_mask <= FIRModule_L580F9L589T10_FIRModule_L581F13T29_FIRModule_L280F9L289T10_FIRModule_L283F39T63_Index;
		for a in 0 to 3 loop
			NextState_set_do_mux(a) <= ib_do;
		end loop;
		if ib_coef_v = '1' then
			if FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_Expr = '1' then
				NextState_coeff_coef_wr_cnt_cell(7 downto 1) <= (others => '0');
				NextState_coeff_coef_wr_cnt_cell(0) <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L300F56T57_Expr;
				NextState_coeff_coef_ram_cnt <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr(15 downto 0);
				if FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_Expr = '1' then
					NextState_coeff_coef_wr_cnt_ram(1) <= '0';
					NextState_coeff_coef_wr_cnt_ram(0) <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L303F21L305T22_FIRModule_L304F59T60_Expr;
				else
					NextState_coeff_coef_wr_cnt_ram <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr(1 downto 0);
				end if;
			else
				NextState_coeff_coef_wr_cnt_cell <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr(7 downto 0);
			end if;
		end if;
		for a1 in 0 to 3 loop
			if State_coeff_coef_wr_cnt_ram = a1 then
				NextState_coeff_coef_ram_wr(a1) <= ib_coef_v;
				NextState_coeff_coef_ram_wr_addr(a1) <= resize(State_coeff_coef_wr_cnt_cell, 9);
				NextState_coeff_coef_ram_wr_data(a1) <= ib_coef;
			else
				NextState_coeff_coef_ram_wr(a1) <= '0';
				NextState_coeff_coef_ram_wr_addr(a1) <= (others => '0');
				NextState_coeff_coef_ram_wr_data(a1) <= (others => '0');
			end if;
		end loop;
		if FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_Expr = '1' then
			NextState_ob_coef_rdy <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L334F13L336T14_FIRModule_L335F41T45_Expr;
		else
			NextState_ob_coef_rdy <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L338F13L340T14_FIRModule_L339F41T46_Expr;
		end if;
		if ib_iq_v = '1' then
			NextState_main_main_c_cnt <= unsigned(FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr(8 downto 0));
			NextState_main_main_c_cnt_masked <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr;
			NextState_main_main_c_rd_addr_cmn <= State_main_main_c_cnt_masked;
			for a2 in 0 to 3 loop
				NextState_main_main_c_rd_addr(a2) <= State_main_main_c_rd_addr_cmn;
			end loop;
			if FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_Expr = '1' then
				NextState_mult_reset_mult_reset_common <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L358F17L360T18_FIRModule_L359F62T66_Expr;
			else
				NextState_mult_reset_mult_reset_common <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L362F17L364T18_FIRModule_L363F62T67_Expr;
			end if;
			NextState_mult_reset_mult_reset_common_p <= State_mult_reset_mult_reset_common;
			NextState_mult_reset_mult_reset_common_p1 <= State_mult_reset_mult_reset_common_p;
			NextState_mult_reset_mult_reset_common_p2 <= State_mult_reset_mult_reset_common_p1;
			NextState_mult_reset_mult_reset_common_p3 <= State_mult_reset_mult_reset_common_p2;
			for a3 in 0 to 3 loop
				NextState_mult_reset_mult_reset_dsp(a3) <= State_mult_reset_mult_reset_common_p1;
			end loop;
			if FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_Expr = '1' then
				NextState_main_main_d_cnt_rst <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L378F17L380T18_FIRModule_L379F53T79_Expr;
			else
				if FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_Expr = '1' then
					NextState_main_main_d_cnt_rst <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L384F21L386T22_FIRModule_L385F57T61_Expr;
				else
					NextState_main_main_d_cnt_rst <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L388F21L390T22_FIRModule_L389F57T62_Expr;
				end if;
			end if;
			if State_main_main_d_cnt_rst = '1' then
				NextState_main_main_d_cnt(9 downto 1) <= (others => '0');
				NextState_main_main_d_cnt(0) <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L394F17L396T18_FIRModule_L395F49T50_Expr;
			else
				NextState_main_main_d_cnt <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr(9 downto 0);
			end if;
			NextState_main_main_d_cnt_masked <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr;
			for a4 in 0 to 2 loop
				NextState_main_main_d_addr(a4) <= State_main_main_d_cnt;
			end loop;
		end if;
		if ib_iq_v = '1' then
			NextState_filo_filo_counter_dec <= unsigned(FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr(8 downto 0));
			NextState_filo_filo_counter_inc <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr(8 downto 0);
			NextState_filo_filo_addr_inc <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr;
			NextState_filo_filo_addr_dec <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr;
			if FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_Expr = '1' then
				NextState_filo_filo_addr_p1 <= State_filo_filo_addr_inc;
				if FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_Expr = '1' then
					NextState_filo_filo_way <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L423F51T71_Expr;
				end if;
			else
				NextState_filo_filo_addr_p1 <= State_filo_filo_addr_dec;
				if FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_Expr = '1' then
					NextState_filo_filo_way <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L429F51T71_Expr;
				end if;
			end if;
			if FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_Expr = '1' then
				NextState_filo_filo_addr_p(8 downto 1) <= (others => '0');
				NextState_filo_filo_addr_p(0) <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L433F50T51_Expr;
			else
				NextState_filo_filo_addr_p <= State_filo_filo_addr_p1;
			end if;
		end if;
		if ib_iq_v = '1' then
			NextState_dsp48_dsp48_srl(0)(31 downto 16) <= ib_iq_q;
			NextState_dsp48_dsp48_srl(0)(15 downto 0) <= ib_iq_i;
			NextState_dsp48_dsp48_srl(1) <= State_dsp48_dsp48_srl(0);
			NextState_dsp48_dsp48_srl(2) <= State_dsp48_dsp48_srl(1);
			NextState_dsp48_dsp48_srl(3) <= State_dsp48_dsp48_srl(2);
			NextState_dsp48_dsp48_srl(4) <= State_dsp48_dsp48_srl(3);
			NextState_dsp48_dsp48_srl(5) <= State_dsp48_dsp48_srl(4);
			NextState_dsp48_dsp48_srl(6) <= State_dsp48_dsp48_srl(5);
			for a5 in 0 to 3 loop
				NextState_filo_fir_dreg(a5)(15 downto 0) <= ramf_dout_i;
				NextState_filo_fir_dreg(a5)(31 downto 16) <= ramf_dout_q;
			end loop;
		end if;
		NextState_dsp48_dsp48_a(0)(29 downto 0) <= unsigned(FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L519F44T60_FIRModule_L152F58T87_Resize);
		NextState_dsp48_dsp48_opmode(0)(6 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup(6 downto 0);
		NextState_dsp48_dsp48_d(0)(24 downto 0) <= unsigned(FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L521F44T77_FIRModule_L152F58T87_Resize);
		NextState_dsp48_dsp48_b(0)(17 downto 0) <= unsigned(FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L152F58T87_Resize);
		for a6 in 1 to 3 loop
			NextState_dsp48_dsp48_a(a6)(29 downto 0) <= unsigned(ternary_signed_30(State_set_do_mux(a6) /= 0, resize(signed(ramd_dout(a6 - 1)(15 downto 0)), 30), resize(signed(State_dsp48_dsp48_srl((a6 * 2) - 1)(15 downto 0)), 30)));
			NextState_dsp48_dsp48_opmode(a6)(6 downto 0) <= ternary_unsigned_7(bit_to_boolean(State_mult_reset_mult_reset_dsp(a6)), FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L524F13L531T14_FIRModule_L527F106T115_Expr, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L524F13L531T14_FIRModule_L527F135T144_Expr);
			NextState_dsp48_dsp48_d(a6)(24 downto 0) <= unsigned(resize(signed(State_filo_fir_dreg(a6)(15 downto 0)), 25));
			NextState_dsp48_dsp48_b(a6)(17 downto 0) <= unsigned(resize(signed(ramc_dout(a6)), 18));
			NextState_dsp48_dsp48_pcin(a6)(47 downto 0) <= dsp48_pcout(a6 - 1)(47 downto 0);
		end loop;
		NextState_dsp48_dsp48_a(0)(59 downto 30) <= unsigned(FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L534F44T60_FIRModule_L152F58T87_Resize);
		NextState_dsp48_dsp48_opmode(0)(13 downto 7) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup(6 downto 0);
		NextState_dsp48_dsp48_d(0)(49 downto 25) <= unsigned(FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L536F44T77_FIRModule_L152F58T87_Resize);
		NextState_dsp48_dsp48_b(0)(35 downto 18) <= unsigned(FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L152F58T87_Resize);
		for a7 in 1 to 3 loop
			NextState_dsp48_dsp48_a(a7)(59 downto 30) <= unsigned(ternary_signed_30(State_set_do_mux(a7) /= 0, resize(signed(ramd_dout(a7 - 1)(31 downto 16)), 30), resize(signed(State_dsp48_dsp48_srl((a7 * 2) - 1)(31 downto 16)), 30)));
			NextState_dsp48_dsp48_opmode(a7)(13 downto 7) <= ternary_unsigned_7(bit_to_boolean(State_mult_reset_mult_reset_dsp(a7)), FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L539F13L546T14_FIRModule_L542F106T115_Expr, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L539F13L546T14_FIRModule_L542F135T144_Expr);
			NextState_dsp48_dsp48_d(a7)(49 downto 25) <= unsigned(resize(signed(State_filo_fir_dreg(a7)(31 downto 16)), 25));
			NextState_dsp48_dsp48_b(a7)(35 downto 18) <= unsigned(resize(signed(ramc_dout(a7)), 18));
			NextState_dsp48_dsp48_pcin(a7)(95 downto 48) <= dsp48_pcout(a7 - 1)(95 downto 48);
		end loop;
		if ib_iq_v = '1' then
			for a8 in 0 to 3 loop
				NextState_fir_fir_areg1(a8)(24 downto 0) <= State_dsp48_dsp48_a(a8)(24 downto 0);
				NextState_fir_fir_areg1(a8)(49 downto 25) <= State_dsp48_dsp48_a(a8)(54 downto 30);
				NextState_fir_fir_areg2(a8) <= State_fir_fir_areg1(a8);
				NextState_fir_fir_breg(a8) <= State_dsp48_dsp48_b(a8);
				NextState_fir_fir_adreg(a8)(24 downto 0) <= State_fir_fir_areg2(a8)(24 downto 0) + State_dsp48_dsp48_d(a8)(24 downto 0);
				NextState_fir_fir_adreg(a8)(49 downto 25) <= State_fir_fir_areg2(a8)(49 downto 25) + State_dsp48_dsp48_d(a8)(49 downto 25);
				NextState_fir_fir_mreg(a8)(42 downto 0) <= unsigned(signed(State_fir_fir_adreg(a8)(24 downto 0)) * signed(State_fir_fir_breg(a8)(17 downto 0)));
				NextState_fir_fir_mreg(a8)(85 downto 43) <= unsigned(signed(State_fir_fir_adreg(a8)(49 downto 25)) * signed(State_fir_fir_breg(a8)(35 downto 18)));
				NextState_mult_reset_mult_reset(a8) <= State_mult_reset_mult_reset_dsp(a8);
				if a8 = 0 then
					if State_mult_reset_mult_reset(a8) = '1' then
						NextState_fir_fir_preg(a8)(47 downto 0) <= unsigned(resize(signed(State_fir_fir_mreg(a8)(42 downto 0)), 48));
						NextState_fir_fir_preg(a8)(95 downto 48) <= unsigned(resize(signed(State_fir_fir_mreg(a8)(85 downto 43)), 48));
					else
						NextState_fir_fir_preg(a8)(47 downto 0) <= unsigned(signed(State_fir_fir_preg(a8)(47 downto 0)) + (resize(signed(State_fir_fir_mreg(a8)(42 downto 0)), 48)));
						NextState_fir_fir_preg(a8)(95 downto 48) <= unsigned(signed(State_fir_fir_preg(a8)(95 downto 48)) + (resize(signed(State_fir_fir_mreg(a8)(85 downto 43)), 48)));
					end if;
				else
					if State_mult_reset_mult_reset(a8) = '1' then
						NextState_fir_fir_preg(a8)(47 downto 0) <= unsigned(signed(State_fir_fir_preg(a8 - 1)(47 downto 0)) + (resize(signed(State_fir_fir_mreg(a8)(42 downto 0)), 48)));
						NextState_fir_fir_preg(a8)(95 downto 48) <= unsigned(signed(State_fir_fir_preg(a8 - 1)(95 downto 48)) + (resize(signed(State_fir_fir_mreg(a8)(85 downto 43)), 48)));
					else
						NextState_fir_fir_preg(a8)(47 downto 0) <= unsigned(signed(State_fir_fir_preg(a8)(47 downto 0)) + (resize(signed(State_fir_fir_mreg(a8)(42 downto 0)), 48)));
						NextState_fir_fir_preg(a8)(95 downto 48) <= unsigned(signed(State_fir_fir_preg(a8)(95 downto 48)) + (resize(signed(State_fir_fir_mreg(a8)(85 downto 43)), 48)));
					end if;
				end if;
			end loop;
		end if;
		if ib_iq_v = '1' then
			for a9 in 0 to 9 loop
				NextState_dsp48_dsp48_result(a9)(23 downto 0) <= dsp48_p(4 - 1)(47 downto 0)((4 + a9) + 23 downto 4 + a9);
				NextState_dsp48_dsp48_result(a9)(47 downto 24) <= dsp48_p(4 - 1)(95 downto 48)((4 + a9) + 23 downto 4 + a9);
			end loop;
			if State_mult_reset_mult_reset_common_p3 = '1' then
				NextState_ob_iq_v <= FIRModule_L580F9L589T10_FIRModule_L588F13T29_FIRModule_L550F9L577T10_FIRModule_L552F13L567T14_FIRModule_L560F17L562T18_FIRModule_L561F41T45_Expr;
			else
				NextState_ob_iq_v <= FIRModule_L580F9L589T10_FIRModule_L588F13T29_FIRModule_L550F9L577T10_FIRModule_L552F13L567T14_FIRModule_L564F17L566T18_FIRModule_L565F41T46_Expr;
			end if;
		else
			NextState_ob_iq_v <= FIRModule_L580F9L589T10_FIRModule_L588F13T29_FIRModule_L550F9L577T10_FIRModule_L569F13L571T14_FIRModule_L570F37T42_Expr;
		end if;
		if State_ob_iq_v = '1' then
			NextState_ob_iq_i <= State_dsp48_dsp48_result(TO_INTEGER(State_set_do))(23 downto 0);
			NextState_ob_iq_q <= State_dsp48_dsp48_result(TO_INTEGER(State_set_do))(47 downto 24);
		end if;
	end process;
	process (FIRModule_L137F28L139T45_Ternary_i, FIRModule_L137F28L139T45_Ternary_q, FIRModule_L139F15T45_Index, FIRModule_L146F41T93_Resize, FIRModule_L146F57T80_Expr, FIRModule_L146F61T80_Index, FIRModule_L180F13L183T14_1_FIRModule_L182F31T47_Index, FIRModule_L180F13L183T14_2_FIRModule_L182F31T47_Index, FIRModule_L180F13L183T14_3_FIRModule_L182F31T47_Index, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T91_Resize, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr, FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F49T68_Index, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L519F44T60_FIRModule_L152F58T73_SignChange, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L521F44T77_FIRModule_L152F58T73_SignChange, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L152F58T73_SignChange, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L522F48T60_Index, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L534F44T60_FIRModule_L152F58T73_SignChange, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L536F44T77_FIRModule_L152F58T73_SignChange, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L152F58T73_SignChange, FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L537F48T60_Index, ib_iq_i, ib_iq_q, ib_iq_v, iCOEF_V, iCOEFF, iDO, iIQ_i, iIQ_q, iIQ_V, Inputs_iCOEF_V, Inputs_iCOEFF, Inputs_iDO, Inputs_iIQ_i, Inputs_iIQ_q, Inputs_iIQ_V, ramc_dout, ramd_din, ramd_dout, ramf_din_i, ramf_din_q, State_coeff_coef_ram_cnt, State_coeff_coef_ram_wr, State_coeff_coef_ram_wr_addr, State_coeff_coef_ram_wr_data, State_coeff_coef_wr_cnt_cell, State_coeff_coef_wr_cnt_ram, State_dsp48_dsp48_a, State_dsp48_dsp48_b, State_dsp48_dsp48_d, State_dsp48_dsp48_opmode, State_dsp48_dsp48_pcin, State_dsp48_dsp48_srl, State_filo_filo_addr_dec, State_filo_filo_addr_inc, State_filo_filo_addr_p, State_filo_filo_counter_dec, State_filo_filo_counter_inc, State_filo_filo_way, State_filo_fir_dreg, State_main_main_c_cnt, State_main_main_c_rd_addr, State_main_main_c_rd_addr_cmn, State_main_main_d_addr, State_main_main_d_cnt, State_main_main_d_cnt_masked, State_main_main_d_cnt_rst, State_mult_reset_mult_reset_dsp, State_ob_coef_rdy, State_ob_iq_i, State_ob_iq_q, State_ob_iq_v, State_set_coef_mask, State_set_data_mask, State_set_do, u_dsp48_i0_A, u_dsp48_i0_B, u_dsp48_i0_CE, u_dsp48_i0_D, u_dsp48_i0_OPMODE, u_dsp48_i0_P, u_dsp48_i0_P_u_dsp48_i0_P_HardLink, u_dsp48_i0_PCIN, u_dsp48_i0_PCOUT, u_dsp48_i0_PCOUT_u_dsp48_i0_PCOUT_HardLink, u_dsp48_i0_RST, u_dsp48_i1_A, u_dsp48_i1_B, u_dsp48_i1_CE, u_dsp48_i1_D, u_dsp48_i1_OPMODE, u_dsp48_i1_P, u_dsp48_i1_P_u_dsp48_i1_P_HardLink, u_dsp48_i1_PCIN, u_dsp48_i1_PCOUT, u_dsp48_i1_PCOUT_u_dsp48_i1_PCOUT_HardLink, u_dsp48_i1_RST, u_dsp48_i2_A, u_dsp48_i2_B, u_dsp48_i2_CE, u_dsp48_i2_D, u_dsp48_i2_OPMODE, u_dsp48_i2_P, u_dsp48_i2_P_u_dsp48_i2_P_HardLink, u_dsp48_i2_PCIN, u_dsp48_i2_PCOUT, u_dsp48_i2_PCOUT_u_dsp48_i2_PCOUT_HardLink, u_dsp48_i2_RST, u_dsp48_i3_A, u_dsp48_i3_B, u_dsp48_i3_CE, u_dsp48_i3_D, u_dsp48_i3_OPMODE, u_dsp48_i3_P, u_dsp48_i3_P_u_dsp48_i3_P_HardLink, u_dsp48_i3_PCIN, u_dsp48_i3_PCOUT, u_dsp48_i3_PCOUT_u_dsp48_i3_PCOUT_HardLink, u_dsp48_i3_RST, u_dsp48_q0_A, u_dsp48_q0_B, u_dsp48_q0_CE, u_dsp48_q0_D, u_dsp48_q0_OPMODE, u_dsp48_q0_P, u_dsp48_q0_P_u_dsp48_q0_P_HardLink, u_dsp48_q0_PCIN, u_dsp48_q0_PCOUT, u_dsp48_q0_PCOUT_u_dsp48_q0_PCOUT_HardLink, u_dsp48_q0_RST, u_dsp48_q1_A, u_dsp48_q1_B, u_dsp48_q1_CE, u_dsp48_q1_D, u_dsp48_q1_OPMODE, u_dsp48_q1_P, u_dsp48_q1_P_u_dsp48_q1_P_HardLink, u_dsp48_q1_PCIN, u_dsp48_q1_PCOUT, u_dsp48_q1_PCOUT_u_dsp48_q1_PCOUT_HardLink, u_dsp48_q1_RST, u_dsp48_q2_A, u_dsp48_q2_B, u_dsp48_q2_CE, u_dsp48_q2_D, u_dsp48_q2_OPMODE, u_dsp48_q2_P, u_dsp48_q2_P_u_dsp48_q2_P_HardLink, u_dsp48_q2_PCIN, u_dsp48_q2_PCOUT, u_dsp48_q2_PCOUT_u_dsp48_q2_PCOUT_HardLink, u_dsp48_q2_RST, u_dsp48_q3_A, u_dsp48_q3_B, u_dsp48_q3_CE, u_dsp48_q3_D, u_dsp48_q3_OPMODE, u_dsp48_q3_P, u_dsp48_q3_P_u_dsp48_q3_P_HardLink, u_dsp48_q3_PCIN, u_dsp48_q3_PCOUT, u_dsp48_q3_PCOUT_u_dsp48_q3_PCOUT_HardLink, u_dsp48_q3_RST, u_ram_coef0_CE, u_ram_coef0_DIN, u_ram_coef0_DOUT, u_ram_coef0_DOUT_u_ram_coef0_DOUT_HardLink, u_ram_coef0_RD, u_ram_coef0_RD_ADDR, u_ram_coef0_WR, u_ram_coef0_WR_ADDR, u_ram_coef1_CE, u_ram_coef1_DIN, u_ram_coef1_DOUT, u_ram_coef1_DOUT_u_ram_coef1_DOUT_HardLink, u_ram_coef1_RD, u_ram_coef1_RD_ADDR, u_ram_coef1_WR, u_ram_coef1_WR_ADDR, u_ram_coef2_CE, u_ram_coef2_DIN, u_ram_coef2_DOUT, u_ram_coef2_DOUT_u_ram_coef2_DOUT_HardLink, u_ram_coef2_RD, u_ram_coef2_RD_ADDR, u_ram_coef2_WR, u_ram_coef2_WR_ADDR, u_ram_coef3_CE, u_ram_coef3_DIN, u_ram_coef3_DOUT, u_ram_coef3_DOUT_u_ram_coef3_DOUT_HardLink, u_ram_coef3_RD, u_ram_coef3_RD_ADDR, u_ram_coef3_WR, u_ram_coef3_WR_ADDR, u_ram_filo_i_CE, u_ram_filo_i_DIN, u_ram_filo_i_DOUT, u_ram_filo_i_DOUT_u_ram_filo_i_DOUT_HardLink, u_ram_filo_i_RD, u_ram_filo_i_RD_ADDR, u_ram_filo_i_WR, u_ram_filo_i_WR_ADDR, u_ram_filo_q_CE, u_ram_filo_q_DIN, u_ram_filo_q_DOUT, u_ram_filo_q_DOUT_u_ram_filo_q_DOUT_HardLink, u_ram_filo_q_RD, u_ram_filo_q_RD_ADDR, u_ram_filo_q_WR, u_ram_filo_q_WR_ADDR, u_ram_srls_i0_CE, u_ram_srls_i0_DIN, u_ram_srls_i0_DOUT, u_ram_srls_i0_DOUT_u_ram_srls_i0_DOUT_HardLink, u_ram_srls_i0_RD, u_ram_srls_i0_RD_ADDR, u_ram_srls_i0_WR, u_ram_srls_i0_WR_ADDR, u_ram_srls_i1_CE, u_ram_srls_i1_DIN, u_ram_srls_i1_DOUT, u_ram_srls_i1_DOUT_u_ram_srls_i1_DOUT_HardLink, u_ram_srls_i1_RD, u_ram_srls_i1_RD_ADDR, u_ram_srls_i1_WR, u_ram_srls_i1_WR_ADDR, u_ram_srls_i2_CE, u_ram_srls_i2_DIN, u_ram_srls_i2_DOUT, u_ram_srls_i2_DOUT_u_ram_srls_i2_DOUT_HardLink, u_ram_srls_i2_RD, u_ram_srls_i2_RD_ADDR, u_ram_srls_i2_WR, u_ram_srls_i2_WR_ADDR, u_ram_srls_i3_CE, u_ram_srls_i3_DIN, u_ram_srls_i3_DOUT, u_ram_srls_i3_DOUT_u_ram_srls_i3_DOUT_HardLink, u_ram_srls_i3_RD, u_ram_srls_i3_RD_ADDR, u_ram_srls_i3_WR, u_ram_srls_i3_WR_ADDR, u_ram_srls_q0_CE, u_ram_srls_q0_DIN, u_ram_srls_q0_DOUT, u_ram_srls_q0_DOUT_u_ram_srls_q0_DOUT_HardLink, u_ram_srls_q0_RD, u_ram_srls_q0_RD_ADDR, u_ram_srls_q0_WR, u_ram_srls_q0_WR_ADDR, u_ram_srls_q1_CE, u_ram_srls_q1_DIN, u_ram_srls_q1_DOUT, u_ram_srls_q1_DOUT_u_ram_srls_q1_DOUT_HardLink, u_ram_srls_q1_RD, u_ram_srls_q1_RD_ADDR, u_ram_srls_q1_WR, u_ram_srls_q1_WR_ADDR, u_ram_srls_q2_CE, u_ram_srls_q2_DIN, u_ram_srls_q2_DOUT, u_ram_srls_q2_DOUT_u_ram_srls_q2_DOUT_HardLink, u_ram_srls_q2_RD, u_ram_srls_q2_RD_ADDR, u_ram_srls_q2_WR, u_ram_srls_q2_WR_ADDR, u_ram_srls_q3_CE, u_ram_srls_q3_DIN, u_ram_srls_q3_DOUT, u_ram_srls_q3_DOUT_u_ram_srls_q3_DOUT_HardLink, u_ram_srls_q3_RD, u_ram_srls_q3_RD_ADDR, u_ram_srls_q3_WR, u_ram_srls_q3_WR_ADDR)
	begin
		FIRModule_L137F28T49_ExprLhs(4) <= '0';
		FIRModule_L137F28T49_ExprLhs(3 downto 0) <= signed(State_set_do);
		FIRModule_L137F28T49_ExprRhs(4 downto 1) <= (others => '0');
		FIRModule_L137F28T49_ExprRhs(0) <= FIRModule_L137F44T49_Expr;
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_ExprLhs(9 downto 8) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_ExprLhs(7 downto 0) <= signed(State_coeff_coef_wr_cnt_cell);
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_ExprRhs(9) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L298F21T72_ExprRhs(8 downto 0) <= signed(State_set_coef_mask);
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_ExprLhs(3 downto 2) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_ExprLhs(1 downto 0) <= signed(State_coeff_coef_wr_cnt_ram);
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_ExprRhs(3) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F25T79_ExprRhs(2 downto 0) <= signed(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L302F56T79_Expr);
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_ExprLhs(35 downto 16) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_ExprLhs(15 downto 0) <= signed(State_coeff_coef_ram_cnt);
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_ExprRhs(35) <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr(34);
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F17T68_ExprRhs(34 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr;
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_ExprLhs(9) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_ExprLhs(8 downto 0) <= signed(State_main_main_c_rd_addr_cmn);
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_ExprRhs(9) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L357F21T73_ExprRhs(8 downto 0) <= signed(State_set_coef_mask);
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_ExprLhs(4) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_ExprLhs(3 downto 0) <= signed(State_set_do);
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_ExprRhs(4 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F21T38_ExprRhs(0) <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L377F37T38_Expr;
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_ExprLhs(10) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_ExprLhs(9 downto 0) <= signed(State_main_main_d_cnt_masked);
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_ExprRhs(10 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F25T58_ExprRhs(0) <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L382F17L391T18_FIRModule_L383F57T58_Expr;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_ExprLhs(1) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_ExprLhs(0) <= State_filo_filo_way;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_ExprRhs(1) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F21T49_ExprRhs(0) <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L419F44T49_Expr;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_ExprLhs(9) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_ExprLhs(8 downto 0) <= signed(State_filo_filo_addr_dec);
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_ExprRhs(9 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F25T54_ExprRhs(0) <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L422F53T54_Expr;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_ExprLhs(9) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_ExprLhs(8 downto 0) <= signed(State_filo_filo_addr_inc);
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_ExprRhs(9) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L428F25T72_ExprRhs(8 downto 0) <= signed(State_set_coef_mask);
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_ExprLhs(4) <= '0';
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_ExprLhs(3 downto 0) <= signed(State_set_do);
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_ExprRhs(4 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F21T38_ExprRhs(0) <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L432F37T38_Expr;
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr_1 <= State_main_main_c_cnt;
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L349F52T95_Expr_2 <= State_set_coef_mask;
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L378F17L380T18_FIRModule_L379F53T79_Expr_1 <= State_main_main_d_cnt_rst;
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr_1 <= State_main_main_d_cnt;
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L402F52T95_Expr_2 <= State_set_data_mask;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr_1 <= State_filo_filo_counter_inc;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L416F48T97_Expr_2 <= State_set_coef_mask;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr_1 <= State_filo_filo_counter_dec;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L417F48T97_Expr_2 <= State_set_coef_mask;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L420F17L424T18_FIRModule_L423F51T71_Expr_1 <= State_filo_filo_way;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L426F17L430T18_FIRModule_L429F51T71_Expr_1 <= State_filo_filo_way;
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_1(17 downto 16) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_1(15 downto 0) <= signed(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T91_Resize);
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_2(17 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T95_Expr_2(0) <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F94T95_Expr;
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_1(3 downto 2) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_1(1 downto 0) <= signed(State_coeff_coef_wr_cnt_ram);
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_2(3 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F59T90_Expr_2(0) <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L307F21L309T22_FIRModule_L308F89T90_Expr;
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_1(9 downto 8) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_1(7 downto 0) <= signed(State_coeff_coef_wr_cnt_cell);
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_2(9 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F56T88_Expr_2(0) <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L312F17L314T18_FIRModule_L313F87T88_Expr;
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_1(34 downto 2) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_1(1 downto 0) <= signed(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T46_Expr);
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_2(34 downto 32) <= (others => FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F49T68_Index(31));
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F45T68_Expr_2(31 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F49T68_Index;
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_1(10 downto 9) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_1(8 downto 0) <= signed(State_main_main_c_cnt);
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_2(10 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F45T70_Expr_2(0) <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L348F69T70_Expr;
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_1(11 downto 10) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_1(9 downto 0) <= signed(State_main_main_d_cnt);
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_2(11 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F49T74_Expr_2(0) <= FIRModule_L580F9L589T10_FIRModule_L583F13T24_FIRModule_L345F9L408T10_FIRModule_L347F13L407T14_FIRModule_L398F17L400T18_FIRModule_L399F73T74_Expr;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_1(10 downto 9) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_1(8 downto 0) <= signed(State_filo_filo_counter_dec);
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_2(10 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F51T82_Expr_2(0) <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L414F81T82_Expr;
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_1(10 downto 9) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_1(8 downto 0) <= signed(State_filo_filo_counter_inc);
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_2(10 downto 1) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F51T82_Expr_2(0) <= FIRModule_L580F9L589T10_FIRModule_L584F13T24_FIRModule_L411F9L437T10_FIRModule_L413F13L436T14_FIRModule_L415F81T82_Expr;
		FIRModule_L146F57T80_Expr_1(34 downto 2) <= (others => '0');
		FIRModule_L146F57T80_Expr_1(1 downto 0) <= signed(FIRModule_L146F57T58_Expr);
		FIRModule_L146F57T80_Expr_2(34 downto 32) <= (others => FIRModule_L146F61T80_Index(31));
		FIRModule_L146F57T80_Expr_2(31 downto 0) <= FIRModule_L146F61T80_Index;
		Inputs_iCOEF_V <= iCOEF_V;
		Inputs_iCOEFF <= iCOEFF;
		Inputs_iDO <= iDO;
		Inputs_iIQ_V <= iIQ_V;
		Inputs_iIQ_i <= iIQ_i;
		Inputs_iIQ_q <= iIQ_q;
		ib_coef_v <= Inputs_iCOEF_V;
		ib_coef <= Inputs_iCOEFF;
		ib_do <= Inputs_iDO;
		ib_iq_v <= Inputs_iIQ_V;
		ib_iq_i <= Inputs_iIQ_i;
		ib_iq_q <= Inputs_iIQ_q;
		ramc_dout(0) <= u_ram_coef0_DOUT;
		ramc_dout(1) <= u_ram_coef1_DOUT;
		ramc_dout(2) <= u_ram_coef2_DOUT;
		ramc_dout(3) <= u_ram_coef3_DOUT;
		FIRModule_L138F15T61_WhenTrue_i <= State_dsp48_dsp48_srl(5)(15 downto 0);
		FIRModule_L138F15T61_WhenTrue_q <= State_dsp48_dsp48_srl(5)(31 downto 16);
		FIRModule_L139F15T45_WhenFalse_i <= FIRModule_L139F15T45_Index(15 downto 0);
		FIRModule_L139F15T45_WhenFalse_q <= FIRModule_L139F15T45_Index(31 downto 16);
		ramf_din_i <= FIRModule_L137F28L139T45_Ternary_i;
		ramf_din_q <= FIRModule_L137F28L139T45_Ternary_q;
		ramf_dout_i <= u_ram_filo_i_DOUT;
		ramf_dout_q <= u_ram_filo_q_DOUT;
		u_ram_coef0_CE <= FIRModule_L159F13L170T14_0_FIRModule_L163F26T30_Expr;
		u_ram_coef0_WR <= State_coeff_coef_ram_wr(0);
		u_ram_coef0_WR_ADDR <= State_coeff_coef_ram_wr_addr(0);
		u_ram_coef0_DIN <= State_coeff_coef_ram_wr_data(0);
		u_ram_coef0_RD <= ib_iq_v;
		u_ram_coef0_RD_ADDR <= State_main_main_c_rd_addr(0);
		u_ram_coef1_CE <= FIRModule_L159F13L170T14_1_FIRModule_L163F26T30_Expr;
		u_ram_coef1_WR <= State_coeff_coef_ram_wr(1);
		u_ram_coef1_WR_ADDR <= State_coeff_coef_ram_wr_addr(1);
		u_ram_coef1_DIN <= State_coeff_coef_ram_wr_data(1);
		u_ram_coef1_RD <= ib_iq_v;
		u_ram_coef1_RD_ADDR <= State_main_main_c_rd_addr(1);
		u_ram_coef2_CE <= FIRModule_L159F13L170T14_2_FIRModule_L163F26T30_Expr;
		u_ram_coef2_WR <= State_coeff_coef_ram_wr(2);
		u_ram_coef2_WR_ADDR <= State_coeff_coef_ram_wr_addr(2);
		u_ram_coef2_DIN <= State_coeff_coef_ram_wr_data(2);
		u_ram_coef2_RD <= ib_iq_v;
		u_ram_coef2_RD_ADDR <= State_main_main_c_rd_addr(2);
		u_ram_coef3_CE <= FIRModule_L159F13L170T14_3_FIRModule_L163F26T30_Expr;
		u_ram_coef3_WR <= State_coeff_coef_ram_wr(3);
		u_ram_coef3_WR_ADDR <= State_coeff_coef_ram_wr_addr(3);
		u_ram_coef3_DIN <= State_coeff_coef_ram_wr_data(3);
		u_ram_coef3_RD <= ib_iq_v;
		u_ram_coef3_RD_ADDR <= State_main_main_c_rd_addr(3);
		ramd_dout(0)(15 downto 0) <= u_ram_srls_i0_DOUT;
		ramd_dout(0)(31 downto 16) <= u_ram_srls_q0_DOUT;
		ramd_dout(1)(15 downto 0) <= u_ram_srls_i1_DOUT;
		ramd_dout(1)(31 downto 16) <= u_ram_srls_q1_DOUT;
		ramd_dout(2)(15 downto 0) <= u_ram_srls_i2_DOUT;
		ramd_dout(2)(31 downto 16) <= u_ram_srls_q2_DOUT;
		ramd_dout(3)(15 downto 0) <= u_ram_srls_i3_DOUT;
		ramd_dout(3)(31 downto 16) <= u_ram_srls_q3_DOUT;
		ramd_din(0)(31 downto 16) <= ib_iq_q;
		ramd_din(0)(15 downto 0) <= ib_iq_i;
		ramd_din(1) <= FIRModule_L180F13L183T14_1_FIRModule_L182F31T47_Index;
		ramd_din(2) <= FIRModule_L180F13L183T14_2_FIRModule_L182F31T47_Index;
		ramd_din(3) <= FIRModule_L180F13L183T14_3_FIRModule_L182F31T47_Index;
		u_ram_srls_i0_CE <= FIRModule_L185F13L196T14_0_FIRModule_L189F26T30_Expr;
		u_ram_srls_i0_WR <= ib_iq_v;
		u_ram_srls_i0_WR_ADDR <= State_main_main_d_addr(0);
		u_ram_srls_i0_DIN <= ramd_din(0)(15 downto 0);
		u_ram_srls_i0_RD <= ib_iq_v;
		u_ram_srls_i0_RD_ADDR <= State_main_main_d_addr(0);
		u_ram_srls_i1_CE <= FIRModule_L185F13L196T14_1_FIRModule_L189F26T30_Expr;
		u_ram_srls_i1_WR <= ib_iq_v;
		u_ram_srls_i1_WR_ADDR <= State_main_main_d_addr(1);
		u_ram_srls_i1_DIN <= ramd_din(1)(15 downto 0);
		u_ram_srls_i1_RD <= ib_iq_v;
		u_ram_srls_i1_RD_ADDR <= State_main_main_d_addr(1);
		u_ram_srls_i2_CE <= FIRModule_L185F13L196T14_2_FIRModule_L189F26T30_Expr;
		u_ram_srls_i2_WR <= ib_iq_v;
		u_ram_srls_i2_WR_ADDR <= State_main_main_d_addr(2);
		u_ram_srls_i2_DIN <= ramd_din(2)(15 downto 0);
		u_ram_srls_i2_RD <= ib_iq_v;
		u_ram_srls_i2_RD_ADDR <= State_main_main_d_addr(2);
		u_ram_srls_i3_CE <= FIRModule_L185F13L196T14_3_FIRModule_L189F26T30_Expr;
		u_ram_srls_i3_WR <= ib_iq_v;
		u_ram_srls_i3_WR_ADDR <= State_main_main_d_addr(3);
		u_ram_srls_i3_DIN <= ramd_din(3)(15 downto 0);
		u_ram_srls_i3_RD <= ib_iq_v;
		u_ram_srls_i3_RD_ADDR <= State_main_main_d_addr(3);
		u_ram_srls_q0_CE <= FIRModule_L198F13L209T14_0_FIRModule_L202F26T30_Expr;
		u_ram_srls_q0_WR <= ib_iq_v;
		u_ram_srls_q0_WR_ADDR <= State_main_main_d_addr(0);
		u_ram_srls_q0_DIN <= ramd_din(0)(31 downto 16);
		u_ram_srls_q0_RD <= ib_iq_v;
		u_ram_srls_q0_RD_ADDR <= State_main_main_d_addr(0);
		u_ram_srls_q1_CE <= FIRModule_L198F13L209T14_1_FIRModule_L202F26T30_Expr;
		u_ram_srls_q1_WR <= ib_iq_v;
		u_ram_srls_q1_WR_ADDR <= State_main_main_d_addr(1);
		u_ram_srls_q1_DIN <= ramd_din(1)(31 downto 16);
		u_ram_srls_q1_RD <= ib_iq_v;
		u_ram_srls_q1_RD_ADDR <= State_main_main_d_addr(1);
		u_ram_srls_q2_CE <= FIRModule_L198F13L209T14_2_FIRModule_L202F26T30_Expr;
		u_ram_srls_q2_WR <= ib_iq_v;
		u_ram_srls_q2_WR_ADDR <= State_main_main_d_addr(2);
		u_ram_srls_q2_DIN <= ramd_din(2)(31 downto 16);
		u_ram_srls_q2_RD <= ib_iq_v;
		u_ram_srls_q2_RD_ADDR <= State_main_main_d_addr(2);
		u_ram_srls_q3_CE <= FIRModule_L198F13L209T14_3_FIRModule_L202F26T30_Expr;
		u_ram_srls_q3_WR <= ib_iq_v;
		u_ram_srls_q3_WR_ADDR <= State_main_main_d_addr(3);
		u_ram_srls_q3_DIN <= ramd_din(3)(31 downto 16);
		u_ram_srls_q3_RD <= ib_iq_v;
		u_ram_srls_q3_RD_ADDR <= State_main_main_d_addr(3);
		u_ram_filo_i_CE <= FIRModule_L215F22T26_Expr;
		u_ram_filo_i_WR <= ib_iq_v;
		u_ram_filo_i_WR_ADDR <= State_filo_filo_addr_p;
		u_ram_filo_i_DIN <= ramf_din_i;
		u_ram_filo_i_RD <= ib_iq_v;
		u_ram_filo_i_RD_ADDR <= State_filo_filo_addr_p;
		u_ram_filo_q_CE <= FIRModule_L225F22T26_Expr;
		u_ram_filo_q_WR <= ib_iq_v;
		u_ram_filo_q_WR_ADDR <= State_filo_filo_addr_p;
		u_ram_filo_q_DIN <= ramf_din_q;
		u_ram_filo_q_RD <= ib_iq_v;
		u_ram_filo_q_RD_ADDR <= State_filo_filo_addr_p;
		u_dsp48_i0_CE <= ib_iq_v;
		u_dsp48_i0_RST <= FIRModule_L234F13L257T14_0_FIRModule_L239F27T32_Expr;
		u_dsp48_i0_A <= State_dsp48_dsp48_a(0)(29 downto 0);
		u_dsp48_i0_B <= State_dsp48_dsp48_b(0)(17 downto 0);
		u_dsp48_i0_D <= State_dsp48_dsp48_d(0)(24 downto 0);
		u_dsp48_i0_PCIN <= State_dsp48_dsp48_pcin(0)(47 downto 0);
		u_dsp48_i0_OPMODE <= State_dsp48_dsp48_opmode(0)(6 downto 0)(6 downto 4);
		u_dsp48_q0_CE <= ib_iq_v;
		u_dsp48_q0_RST <= FIRModule_L234F13L257T14_0_FIRModule_L250F27T32_Expr;
		u_dsp48_q0_A <= State_dsp48_dsp48_a(0)(59 downto 30);
		u_dsp48_q0_B <= State_dsp48_dsp48_b(0)(35 downto 18);
		u_dsp48_q0_D <= State_dsp48_dsp48_d(0)(49 downto 25);
		u_dsp48_q0_PCIN <= State_dsp48_dsp48_pcin(0)(95 downto 48);
		u_dsp48_q0_OPMODE <= State_dsp48_dsp48_opmode(0)(13 downto 7)(6 downto 4);
		u_dsp48_i1_CE <= ib_iq_v;
		u_dsp48_i1_RST <= FIRModule_L234F13L257T14_1_FIRModule_L239F27T32_Expr;
		u_dsp48_i1_A <= State_dsp48_dsp48_a(1)(29 downto 0);
		u_dsp48_i1_B <= State_dsp48_dsp48_b(1)(17 downto 0);
		u_dsp48_i1_D <= State_dsp48_dsp48_d(1)(24 downto 0);
		u_dsp48_i1_PCIN <= State_dsp48_dsp48_pcin(1)(47 downto 0);
		u_dsp48_i1_OPMODE <= State_dsp48_dsp48_opmode(1)(6 downto 0)(6 downto 4);
		u_dsp48_q1_CE <= ib_iq_v;
		u_dsp48_q1_RST <= FIRModule_L234F13L257T14_1_FIRModule_L250F27T32_Expr;
		u_dsp48_q1_A <= State_dsp48_dsp48_a(1)(59 downto 30);
		u_dsp48_q1_B <= State_dsp48_dsp48_b(1)(35 downto 18);
		u_dsp48_q1_D <= State_dsp48_dsp48_d(1)(49 downto 25);
		u_dsp48_q1_PCIN <= State_dsp48_dsp48_pcin(1)(95 downto 48);
		u_dsp48_q1_OPMODE <= State_dsp48_dsp48_opmode(1)(13 downto 7)(6 downto 4);
		u_dsp48_i2_CE <= ib_iq_v;
		u_dsp48_i2_RST <= FIRModule_L234F13L257T14_2_FIRModule_L239F27T32_Expr;
		u_dsp48_i2_A <= State_dsp48_dsp48_a(2)(29 downto 0);
		u_dsp48_i2_B <= State_dsp48_dsp48_b(2)(17 downto 0);
		u_dsp48_i2_D <= State_dsp48_dsp48_d(2)(24 downto 0);
		u_dsp48_i2_PCIN <= State_dsp48_dsp48_pcin(2)(47 downto 0);
		u_dsp48_i2_OPMODE <= State_dsp48_dsp48_opmode(2)(6 downto 0)(6 downto 4);
		u_dsp48_q2_CE <= ib_iq_v;
		u_dsp48_q2_RST <= FIRModule_L234F13L257T14_2_FIRModule_L250F27T32_Expr;
		u_dsp48_q2_A <= State_dsp48_dsp48_a(2)(59 downto 30);
		u_dsp48_q2_B <= State_dsp48_dsp48_b(2)(35 downto 18);
		u_dsp48_q2_D <= State_dsp48_dsp48_d(2)(49 downto 25);
		u_dsp48_q2_PCIN <= State_dsp48_dsp48_pcin(2)(95 downto 48);
		u_dsp48_q2_OPMODE <= State_dsp48_dsp48_opmode(2)(13 downto 7)(6 downto 4);
		u_dsp48_i3_CE <= ib_iq_v;
		u_dsp48_i3_RST <= FIRModule_L234F13L257T14_3_FIRModule_L239F27T32_Expr;
		u_dsp48_i3_A <= State_dsp48_dsp48_a(3)(29 downto 0);
		u_dsp48_i3_B <= State_dsp48_dsp48_b(3)(17 downto 0);
		u_dsp48_i3_D <= State_dsp48_dsp48_d(3)(24 downto 0);
		u_dsp48_i3_PCIN <= State_dsp48_dsp48_pcin(3)(47 downto 0);
		u_dsp48_i3_OPMODE <= State_dsp48_dsp48_opmode(3)(6 downto 0)(6 downto 4);
		u_dsp48_q3_CE <= ib_iq_v;
		u_dsp48_q3_RST <= FIRModule_L234F13L257T14_3_FIRModule_L250F27T32_Expr;
		u_dsp48_q3_A <= State_dsp48_dsp48_a(3)(59 downto 30);
		u_dsp48_q3_B <= State_dsp48_dsp48_b(3)(35 downto 18);
		u_dsp48_q3_D <= State_dsp48_dsp48_d(3)(49 downto 25);
		u_dsp48_q3_PCIN <= State_dsp48_dsp48_pcin(3)(95 downto 48);
		u_dsp48_q3_OPMODE <= State_dsp48_dsp48_opmode(3)(13 downto 7)(6 downto 4);
		dsp48_p(0)(47 downto 0) <= u_dsp48_i0_P;
		dsp48_pcout(0)(47 downto 0) <= u_dsp48_i0_PCOUT;
		dsp48_p(0)(95 downto 48) <= u_dsp48_q0_P;
		dsp48_pcout(0)(95 downto 48) <= u_dsp48_q0_PCOUT;
		dsp48_p(1)(47 downto 0) <= u_dsp48_i1_P;
		dsp48_pcout(1)(47 downto 0) <= u_dsp48_i1_PCOUT;
		dsp48_p(1)(95 downto 48) <= u_dsp48_q1_P;
		dsp48_pcout(1)(95 downto 48) <= u_dsp48_q1_PCOUT;
		dsp48_p(2)(47 downto 0) <= u_dsp48_i2_P;
		dsp48_pcout(2)(47 downto 0) <= u_dsp48_i2_PCOUT;
		dsp48_p(2)(95 downto 48) <= u_dsp48_q2_P;
		dsp48_pcout(2)(95 downto 48) <= u_dsp48_q2_PCOUT;
		dsp48_p(3)(47 downto 0) <= u_dsp48_i3_P;
		dsp48_pcout(3)(47 downto 0) <= u_dsp48_i3_PCOUT;
		dsp48_p(3)(95 downto 48) <= u_dsp48_q3_P;
		dsp48_pcout(3)(95 downto 48) <= u_dsp48_q3_PCOUT;
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T91_Resize(15 downto 2) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L297F13L315T14_FIRModule_L299F17L310T18_FIRModule_L301F52T91_Resize(1 downto 0) <= State_coeff_coef_wr_cnt_ram;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L519F44T60_FIRModule_L152F58T73_SignChange <= signed(ib_iq_i);
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L519F44T60_FIRModule_L152F58T87_Resize(29 downto 16) <= (others => FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L519F44T60_FIRModule_L152F58T73_SignChange(15));
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L519F44T60_FIRModule_L152F58T87_Resize(15 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L519F44T60_FIRModule_L152F58T73_SignChange;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L521F44T77_FIRModule_L152F58T73_SignChange <= signed(State_filo_fir_dreg(0)(15 downto 0));
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L521F44T77_FIRModule_L152F58T87_Resize(24 downto 16) <= (others => FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L521F44T77_FIRModule_L152F58T73_SignChange(15));
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L521F44T77_FIRModule_L152F58T87_Resize(15 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L521F44T77_FIRModule_L152F58T73_SignChange;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L152F58T73_SignChange <= signed(FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L522F48T60_Index);
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L152F58T87_Resize(17 downto 16) <= (others => FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L152F58T73_SignChange(15));
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L152F58T87_Resize(15 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L152F58T73_SignChange;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L534F44T60_FIRModule_L152F58T73_SignChange <= signed(ib_iq_q);
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L534F44T60_FIRModule_L152F58T87_Resize(29 downto 16) <= (others => FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L534F44T60_FIRModule_L152F58T73_SignChange(15));
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L534F44T60_FIRModule_L152F58T87_Resize(15 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L534F44T60_FIRModule_L152F58T73_SignChange;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L536F44T77_FIRModule_L152F58T73_SignChange <= signed(State_filo_fir_dreg(0)(31 downto 16));
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L536F44T77_FIRModule_L152F58T87_Resize(24 downto 16) <= (others => FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L536F44T77_FIRModule_L152F58T73_SignChange(15));
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L536F44T77_FIRModule_L152F58T87_Resize(15 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L536F44T77_FIRModule_L152F58T73_SignChange;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L152F58T73_SignChange <= signed(FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L537F48T60_Index);
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L152F58T87_Resize(17 downto 16) <= (others => FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L152F58T73_SignChange(15));
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L152F58T87_Resize(15 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L152F58T73_SignChange;
		FIRModule_L146F41T93_Resize <= FIRModule_L146F57T80_Expr(15 downto 0);
		oCOEF_NUM <= FIRModule_L146F41T93_Resize;
		oCOEF_CNT <= State_coeff_coef_ram_cnt;
		oCOEF_RDY <= State_ob_coef_rdy;
		oIQ_V <= State_ob_iq_v;
		oIQ_i <= State_ob_iq_i;
		oIQ_q <= State_ob_iq_q;
		u_ram_coef0_CE_u_ram_coef0_CE_HardLink <= u_ram_coef0_CE;
		u_ram_coef0_WR_u_ram_coef0_WR_HardLink <= u_ram_coef0_WR;
		u_ram_coef0_WR_ADDR_u_ram_coef0_WR_ADDR_HardLink <= u_ram_coef0_WR_ADDR;
		u_ram_coef0_DIN_u_ram_coef0_DIN_HardLink <= u_ram_coef0_DIN;
		u_ram_coef0_RD_u_ram_coef0_RD_HardLink <= u_ram_coef0_RD;
		u_ram_coef0_RD_ADDR_u_ram_coef0_RD_ADDR_HardLink <= u_ram_coef0_RD_ADDR;
		u_ram_coef0_DOUT <= u_ram_coef0_DOUT_u_ram_coef0_DOUT_HardLink;
		u_ram_coef1_CE_u_ram_coef1_CE_HardLink <= u_ram_coef1_CE;
		u_ram_coef1_WR_u_ram_coef1_WR_HardLink <= u_ram_coef1_WR;
		u_ram_coef1_WR_ADDR_u_ram_coef1_WR_ADDR_HardLink <= u_ram_coef1_WR_ADDR;
		u_ram_coef1_DIN_u_ram_coef1_DIN_HardLink <= u_ram_coef1_DIN;
		u_ram_coef1_RD_u_ram_coef1_RD_HardLink <= u_ram_coef1_RD;
		u_ram_coef1_RD_ADDR_u_ram_coef1_RD_ADDR_HardLink <= u_ram_coef1_RD_ADDR;
		u_ram_coef1_DOUT <= u_ram_coef1_DOUT_u_ram_coef1_DOUT_HardLink;
		u_ram_coef2_CE_u_ram_coef2_CE_HardLink <= u_ram_coef2_CE;
		u_ram_coef2_WR_u_ram_coef2_WR_HardLink <= u_ram_coef2_WR;
		u_ram_coef2_WR_ADDR_u_ram_coef2_WR_ADDR_HardLink <= u_ram_coef2_WR_ADDR;
		u_ram_coef2_DIN_u_ram_coef2_DIN_HardLink <= u_ram_coef2_DIN;
		u_ram_coef2_RD_u_ram_coef2_RD_HardLink <= u_ram_coef2_RD;
		u_ram_coef2_RD_ADDR_u_ram_coef2_RD_ADDR_HardLink <= u_ram_coef2_RD_ADDR;
		u_ram_coef2_DOUT <= u_ram_coef2_DOUT_u_ram_coef2_DOUT_HardLink;
		u_ram_coef3_CE_u_ram_coef3_CE_HardLink <= u_ram_coef3_CE;
		u_ram_coef3_WR_u_ram_coef3_WR_HardLink <= u_ram_coef3_WR;
		u_ram_coef3_WR_ADDR_u_ram_coef3_WR_ADDR_HardLink <= u_ram_coef3_WR_ADDR;
		u_ram_coef3_DIN_u_ram_coef3_DIN_HardLink <= u_ram_coef3_DIN;
		u_ram_coef3_RD_u_ram_coef3_RD_HardLink <= u_ram_coef3_RD;
		u_ram_coef3_RD_ADDR_u_ram_coef3_RD_ADDR_HardLink <= u_ram_coef3_RD_ADDR;
		u_ram_coef3_DOUT <= u_ram_coef3_DOUT_u_ram_coef3_DOUT_HardLink;
		u_ram_srls_i0_CE_u_ram_srls_i0_CE_HardLink <= u_ram_srls_i0_CE;
		u_ram_srls_i0_WR_u_ram_srls_i0_WR_HardLink <= u_ram_srls_i0_WR;
		u_ram_srls_i0_WR_ADDR_u_ram_srls_i0_WR_ADDR_HardLink <= u_ram_srls_i0_WR_ADDR;
		u_ram_srls_i0_DIN_u_ram_srls_i0_DIN_HardLink <= u_ram_srls_i0_DIN;
		u_ram_srls_i0_RD_u_ram_srls_i0_RD_HardLink <= u_ram_srls_i0_RD;
		u_ram_srls_i0_RD_ADDR_u_ram_srls_i0_RD_ADDR_HardLink <= u_ram_srls_i0_RD_ADDR;
		u_ram_srls_i0_DOUT <= u_ram_srls_i0_DOUT_u_ram_srls_i0_DOUT_HardLink;
		u_ram_srls_i1_CE_u_ram_srls_i1_CE_HardLink <= u_ram_srls_i1_CE;
		u_ram_srls_i1_WR_u_ram_srls_i1_WR_HardLink <= u_ram_srls_i1_WR;
		u_ram_srls_i1_WR_ADDR_u_ram_srls_i1_WR_ADDR_HardLink <= u_ram_srls_i1_WR_ADDR;
		u_ram_srls_i1_DIN_u_ram_srls_i1_DIN_HardLink <= u_ram_srls_i1_DIN;
		u_ram_srls_i1_RD_u_ram_srls_i1_RD_HardLink <= u_ram_srls_i1_RD;
		u_ram_srls_i1_RD_ADDR_u_ram_srls_i1_RD_ADDR_HardLink <= u_ram_srls_i1_RD_ADDR;
		u_ram_srls_i1_DOUT <= u_ram_srls_i1_DOUT_u_ram_srls_i1_DOUT_HardLink;
		u_ram_srls_i2_CE_u_ram_srls_i2_CE_HardLink <= u_ram_srls_i2_CE;
		u_ram_srls_i2_WR_u_ram_srls_i2_WR_HardLink <= u_ram_srls_i2_WR;
		u_ram_srls_i2_WR_ADDR_u_ram_srls_i2_WR_ADDR_HardLink <= u_ram_srls_i2_WR_ADDR;
		u_ram_srls_i2_DIN_u_ram_srls_i2_DIN_HardLink <= u_ram_srls_i2_DIN;
		u_ram_srls_i2_RD_u_ram_srls_i2_RD_HardLink <= u_ram_srls_i2_RD;
		u_ram_srls_i2_RD_ADDR_u_ram_srls_i2_RD_ADDR_HardLink <= u_ram_srls_i2_RD_ADDR;
		u_ram_srls_i2_DOUT <= u_ram_srls_i2_DOUT_u_ram_srls_i2_DOUT_HardLink;
		u_ram_srls_i3_CE_u_ram_srls_i3_CE_HardLink <= u_ram_srls_i3_CE;
		u_ram_srls_i3_WR_u_ram_srls_i3_WR_HardLink <= u_ram_srls_i3_WR;
		u_ram_srls_i3_WR_ADDR_u_ram_srls_i3_WR_ADDR_HardLink <= u_ram_srls_i3_WR_ADDR;
		u_ram_srls_i3_DIN_u_ram_srls_i3_DIN_HardLink <= u_ram_srls_i3_DIN;
		u_ram_srls_i3_RD_u_ram_srls_i3_RD_HardLink <= u_ram_srls_i3_RD;
		u_ram_srls_i3_RD_ADDR_u_ram_srls_i3_RD_ADDR_HardLink <= u_ram_srls_i3_RD_ADDR;
		u_ram_srls_i3_DOUT <= u_ram_srls_i3_DOUT_u_ram_srls_i3_DOUT_HardLink;
		u_ram_srls_q0_CE_u_ram_srls_q0_CE_HardLink <= u_ram_srls_q0_CE;
		u_ram_srls_q0_WR_u_ram_srls_q0_WR_HardLink <= u_ram_srls_q0_WR;
		u_ram_srls_q0_WR_ADDR_u_ram_srls_q0_WR_ADDR_HardLink <= u_ram_srls_q0_WR_ADDR;
		u_ram_srls_q0_DIN_u_ram_srls_q0_DIN_HardLink <= u_ram_srls_q0_DIN;
		u_ram_srls_q0_RD_u_ram_srls_q0_RD_HardLink <= u_ram_srls_q0_RD;
		u_ram_srls_q0_RD_ADDR_u_ram_srls_q0_RD_ADDR_HardLink <= u_ram_srls_q0_RD_ADDR;
		u_ram_srls_q0_DOUT <= u_ram_srls_q0_DOUT_u_ram_srls_q0_DOUT_HardLink;
		u_ram_srls_q1_CE_u_ram_srls_q1_CE_HardLink <= u_ram_srls_q1_CE;
		u_ram_srls_q1_WR_u_ram_srls_q1_WR_HardLink <= u_ram_srls_q1_WR;
		u_ram_srls_q1_WR_ADDR_u_ram_srls_q1_WR_ADDR_HardLink <= u_ram_srls_q1_WR_ADDR;
		u_ram_srls_q1_DIN_u_ram_srls_q1_DIN_HardLink <= u_ram_srls_q1_DIN;
		u_ram_srls_q1_RD_u_ram_srls_q1_RD_HardLink <= u_ram_srls_q1_RD;
		u_ram_srls_q1_RD_ADDR_u_ram_srls_q1_RD_ADDR_HardLink <= u_ram_srls_q1_RD_ADDR;
		u_ram_srls_q1_DOUT <= u_ram_srls_q1_DOUT_u_ram_srls_q1_DOUT_HardLink;
		u_ram_srls_q2_CE_u_ram_srls_q2_CE_HardLink <= u_ram_srls_q2_CE;
		u_ram_srls_q2_WR_u_ram_srls_q2_WR_HardLink <= u_ram_srls_q2_WR;
		u_ram_srls_q2_WR_ADDR_u_ram_srls_q2_WR_ADDR_HardLink <= u_ram_srls_q2_WR_ADDR;
		u_ram_srls_q2_DIN_u_ram_srls_q2_DIN_HardLink <= u_ram_srls_q2_DIN;
		u_ram_srls_q2_RD_u_ram_srls_q2_RD_HardLink <= u_ram_srls_q2_RD;
		u_ram_srls_q2_RD_ADDR_u_ram_srls_q2_RD_ADDR_HardLink <= u_ram_srls_q2_RD_ADDR;
		u_ram_srls_q2_DOUT <= u_ram_srls_q2_DOUT_u_ram_srls_q2_DOUT_HardLink;
		u_ram_srls_q3_CE_u_ram_srls_q3_CE_HardLink <= u_ram_srls_q3_CE;
		u_ram_srls_q3_WR_u_ram_srls_q3_WR_HardLink <= u_ram_srls_q3_WR;
		u_ram_srls_q3_WR_ADDR_u_ram_srls_q3_WR_ADDR_HardLink <= u_ram_srls_q3_WR_ADDR;
		u_ram_srls_q3_DIN_u_ram_srls_q3_DIN_HardLink <= u_ram_srls_q3_DIN;
		u_ram_srls_q3_RD_u_ram_srls_q3_RD_HardLink <= u_ram_srls_q3_RD;
		u_ram_srls_q3_RD_ADDR_u_ram_srls_q3_RD_ADDR_HardLink <= u_ram_srls_q3_RD_ADDR;
		u_ram_srls_q3_DOUT <= u_ram_srls_q3_DOUT_u_ram_srls_q3_DOUT_HardLink;
		u_ram_filo_i_CE_u_ram_filo_i_CE_HardLink <= u_ram_filo_i_CE;
		u_ram_filo_i_WR_u_ram_filo_i_WR_HardLink <= u_ram_filo_i_WR;
		u_ram_filo_i_WR_ADDR_u_ram_filo_i_WR_ADDR_HardLink <= u_ram_filo_i_WR_ADDR;
		u_ram_filo_i_DIN_u_ram_filo_i_DIN_HardLink <= u_ram_filo_i_DIN;
		u_ram_filo_i_RD_u_ram_filo_i_RD_HardLink <= u_ram_filo_i_RD;
		u_ram_filo_i_RD_ADDR_u_ram_filo_i_RD_ADDR_HardLink <= u_ram_filo_i_RD_ADDR;
		u_ram_filo_i_DOUT <= u_ram_filo_i_DOUT_u_ram_filo_i_DOUT_HardLink;
		u_ram_filo_q_CE_u_ram_filo_q_CE_HardLink <= u_ram_filo_q_CE;
		u_ram_filo_q_WR_u_ram_filo_q_WR_HardLink <= u_ram_filo_q_WR;
		u_ram_filo_q_WR_ADDR_u_ram_filo_q_WR_ADDR_HardLink <= u_ram_filo_q_WR_ADDR;
		u_ram_filo_q_DIN_u_ram_filo_q_DIN_HardLink <= u_ram_filo_q_DIN;
		u_ram_filo_q_RD_u_ram_filo_q_RD_HardLink <= u_ram_filo_q_RD;
		u_ram_filo_q_RD_ADDR_u_ram_filo_q_RD_ADDR_HardLink <= u_ram_filo_q_RD_ADDR;
		u_ram_filo_q_DOUT <= u_ram_filo_q_DOUT_u_ram_filo_q_DOUT_HardLink;
		u_dsp48_i0_CE_u_dsp48_i0_CE_HardLink <= u_dsp48_i0_CE;
		u_dsp48_i0_RST_u_dsp48_i0_RST_HardLink <= u_dsp48_i0_RST;
		u_dsp48_i0_A_u_dsp48_i0_A_HardLink <= u_dsp48_i0_A;
		u_dsp48_i0_B_u_dsp48_i0_B_HardLink <= u_dsp48_i0_B;
		u_dsp48_i0_D_u_dsp48_i0_D_HardLink <= u_dsp48_i0_D;
		u_dsp48_i0_PCIN_u_dsp48_i0_PCIN_HardLink <= u_dsp48_i0_PCIN;
		u_dsp48_i0_OPMODE_u_dsp48_i0_OPMODE_HardLink <= u_dsp48_i0_OPMODE;
		u_dsp48_i0_PCOUT <= u_dsp48_i0_PCOUT_u_dsp48_i0_PCOUT_HardLink;
		u_dsp48_i0_P <= u_dsp48_i0_P_u_dsp48_i0_P_HardLink;
		u_dsp48_i1_CE_u_dsp48_i1_CE_HardLink <= u_dsp48_i1_CE;
		u_dsp48_i1_RST_u_dsp48_i1_RST_HardLink <= u_dsp48_i1_RST;
		u_dsp48_i1_A_u_dsp48_i1_A_HardLink <= u_dsp48_i1_A;
		u_dsp48_i1_B_u_dsp48_i1_B_HardLink <= u_dsp48_i1_B;
		u_dsp48_i1_D_u_dsp48_i1_D_HardLink <= u_dsp48_i1_D;
		u_dsp48_i1_PCIN_u_dsp48_i1_PCIN_HardLink <= u_dsp48_i1_PCIN;
		u_dsp48_i1_OPMODE_u_dsp48_i1_OPMODE_HardLink <= u_dsp48_i1_OPMODE;
		u_dsp48_i1_PCOUT <= u_dsp48_i1_PCOUT_u_dsp48_i1_PCOUT_HardLink;
		u_dsp48_i1_P <= u_dsp48_i1_P_u_dsp48_i1_P_HardLink;
		u_dsp48_i2_CE_u_dsp48_i2_CE_HardLink <= u_dsp48_i2_CE;
		u_dsp48_i2_RST_u_dsp48_i2_RST_HardLink <= u_dsp48_i2_RST;
		u_dsp48_i2_A_u_dsp48_i2_A_HardLink <= u_dsp48_i2_A;
		u_dsp48_i2_B_u_dsp48_i2_B_HardLink <= u_dsp48_i2_B;
		u_dsp48_i2_D_u_dsp48_i2_D_HardLink <= u_dsp48_i2_D;
		u_dsp48_i2_PCIN_u_dsp48_i2_PCIN_HardLink <= u_dsp48_i2_PCIN;
		u_dsp48_i2_OPMODE_u_dsp48_i2_OPMODE_HardLink <= u_dsp48_i2_OPMODE;
		u_dsp48_i2_PCOUT <= u_dsp48_i2_PCOUT_u_dsp48_i2_PCOUT_HardLink;
		u_dsp48_i2_P <= u_dsp48_i2_P_u_dsp48_i2_P_HardLink;
		u_dsp48_i3_CE_u_dsp48_i3_CE_HardLink <= u_dsp48_i3_CE;
		u_dsp48_i3_RST_u_dsp48_i3_RST_HardLink <= u_dsp48_i3_RST;
		u_dsp48_i3_A_u_dsp48_i3_A_HardLink <= u_dsp48_i3_A;
		u_dsp48_i3_B_u_dsp48_i3_B_HardLink <= u_dsp48_i3_B;
		u_dsp48_i3_D_u_dsp48_i3_D_HardLink <= u_dsp48_i3_D;
		u_dsp48_i3_PCIN_u_dsp48_i3_PCIN_HardLink <= u_dsp48_i3_PCIN;
		u_dsp48_i3_OPMODE_u_dsp48_i3_OPMODE_HardLink <= u_dsp48_i3_OPMODE;
		u_dsp48_i3_PCOUT <= u_dsp48_i3_PCOUT_u_dsp48_i3_PCOUT_HardLink;
		u_dsp48_i3_P <= u_dsp48_i3_P_u_dsp48_i3_P_HardLink;
		u_dsp48_q0_CE_u_dsp48_q0_CE_HardLink <= u_dsp48_q0_CE;
		u_dsp48_q0_RST_u_dsp48_q0_RST_HardLink <= u_dsp48_q0_RST;
		u_dsp48_q0_A_u_dsp48_q0_A_HardLink <= u_dsp48_q0_A;
		u_dsp48_q0_B_u_dsp48_q0_B_HardLink <= u_dsp48_q0_B;
		u_dsp48_q0_D_u_dsp48_q0_D_HardLink <= u_dsp48_q0_D;
		u_dsp48_q0_PCIN_u_dsp48_q0_PCIN_HardLink <= u_dsp48_q0_PCIN;
		u_dsp48_q0_OPMODE_u_dsp48_q0_OPMODE_HardLink <= u_dsp48_q0_OPMODE;
		u_dsp48_q0_PCOUT <= u_dsp48_q0_PCOUT_u_dsp48_q0_PCOUT_HardLink;
		u_dsp48_q0_P <= u_dsp48_q0_P_u_dsp48_q0_P_HardLink;
		u_dsp48_q1_CE_u_dsp48_q1_CE_HardLink <= u_dsp48_q1_CE;
		u_dsp48_q1_RST_u_dsp48_q1_RST_HardLink <= u_dsp48_q1_RST;
		u_dsp48_q1_A_u_dsp48_q1_A_HardLink <= u_dsp48_q1_A;
		u_dsp48_q1_B_u_dsp48_q1_B_HardLink <= u_dsp48_q1_B;
		u_dsp48_q1_D_u_dsp48_q1_D_HardLink <= u_dsp48_q1_D;
		u_dsp48_q1_PCIN_u_dsp48_q1_PCIN_HardLink <= u_dsp48_q1_PCIN;
		u_dsp48_q1_OPMODE_u_dsp48_q1_OPMODE_HardLink <= u_dsp48_q1_OPMODE;
		u_dsp48_q1_PCOUT <= u_dsp48_q1_PCOUT_u_dsp48_q1_PCOUT_HardLink;
		u_dsp48_q1_P <= u_dsp48_q1_P_u_dsp48_q1_P_HardLink;
		u_dsp48_q2_CE_u_dsp48_q2_CE_HardLink <= u_dsp48_q2_CE;
		u_dsp48_q2_RST_u_dsp48_q2_RST_HardLink <= u_dsp48_q2_RST;
		u_dsp48_q2_A_u_dsp48_q2_A_HardLink <= u_dsp48_q2_A;
		u_dsp48_q2_B_u_dsp48_q2_B_HardLink <= u_dsp48_q2_B;
		u_dsp48_q2_D_u_dsp48_q2_D_HardLink <= u_dsp48_q2_D;
		u_dsp48_q2_PCIN_u_dsp48_q2_PCIN_HardLink <= u_dsp48_q2_PCIN;
		u_dsp48_q2_OPMODE_u_dsp48_q2_OPMODE_HardLink <= u_dsp48_q2_OPMODE;
		u_dsp48_q2_PCOUT <= u_dsp48_q2_PCOUT_u_dsp48_q2_PCOUT_HardLink;
		u_dsp48_q2_P <= u_dsp48_q2_P_u_dsp48_q2_P_HardLink;
		u_dsp48_q3_CE_u_dsp48_q3_CE_HardLink <= u_dsp48_q3_CE;
		u_dsp48_q3_RST_u_dsp48_q3_RST_HardLink <= u_dsp48_q3_RST;
		u_dsp48_q3_A_u_dsp48_q3_A_HardLink <= u_dsp48_q3_A;
		u_dsp48_q3_B_u_dsp48_q3_B_HardLink <= u_dsp48_q3_B;
		u_dsp48_q3_D_u_dsp48_q3_D_HardLink <= u_dsp48_q3_D;
		u_dsp48_q3_PCIN_u_dsp48_q3_PCIN_HardLink <= u_dsp48_q3_PCIN;
		u_dsp48_q3_OPMODE_u_dsp48_q3_OPMODE_HardLink <= u_dsp48_q3_OPMODE;
		u_dsp48_q3_PCOUT <= u_dsp48_q3_PCOUT_u_dsp48_q3_PCOUT_HardLink;
		u_dsp48_q3_P <= u_dsp48_q3_P_u_dsp48_q3_P_HardLink;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup1(8 downto 7) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup1(6 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F131T140_Expr;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup2(8 downto 7) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_Lookup2(6 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F102T111_Expr;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L520F49T141_LookupMultiplexerAddress <= State_mult_reset_mult_reset_dsp(0);
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup1(8 downto 7) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup1(6 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F131T140_Expr;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup2(8 downto 7) <= (others => '0');
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_Lookup2(6 downto 0) <= FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F102T111_Expr;
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L535F49T141_LookupMultiplexerAddress <= State_mult_reset_mult_reset_dsp(0);
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L522F48T60_Index <= ramc_dout(bit_to_integer(FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L522F44T65_FIRModule_L522F58T59_Expr));
		FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L537F48T60_Index <= ramc_dout(bit_to_integer(FIRModule_L580F9L589T10_FIRModule_L586F13T23_FIRModule_L517F9L547T10_FIRModule_L537F44T65_FIRModule_L537F58T59_Expr));
		FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F49T68_Index <= c_coef_num_array(bit_to_integer(FIRModule_L580F9L589T10_FIRModule_L582F13T27_FIRModule_L295F9L341T10_FIRModule_L333F66T67_Expr));
		FIRModule_L146F61T80_Index <= c_coef_num_array(bit_to_integer(FIRModule_L146F78T79_Expr));
		FIRModule_L580F9L589T10_FIRModule_L581F13T29_FIRModule_L280F9L289T10_FIRModule_L282F39T63_Index <= c_coef_mask_array(TO_INTEGER(ib_do));
		FIRModule_L580F9L589T10_FIRModule_L581F13T29_FIRModule_L280F9L289T10_FIRModule_L283F39T63_Index <= c_data_mask_array(TO_INTEGER(ib_do));
		FIRModule_L139F15T45_Index <= ramd_dout(TO_INTEGER(FIRModule_L139F25T44_Expr));
		FIRModule_L180F13L183T14_1_FIRModule_L182F31T47_Index <= ramd_dout(bit_to_integer(FIRModule_L180F13L183T14_1_FIRModule_L182F41T46_Expr));
		FIRModule_L180F13L183T14_2_FIRModule_L182F31T47_Index <= ramd_dout(bit_to_integer(FIRModule_L180F13L183T14_2_FIRModule_L182F41T46_Expr));
		FIRModule_L180F13L183T14_3_FIRModule_L182F31T47_Index <= ramd_dout(TO_INTEGER(FIRModule_L180F13L183T14_3_FIRModule_L182F41T46_Expr));
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
