==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 210.418 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.c' ... 
ERROR: [HLS 207-814] "AP data type can only be used in C++" (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_decl.h:47:2)
ERROR: [HLS 207-814] "C++ is required to include this header file" (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_int_base.h:16:2)
ERROR: [HLS 207-814] "C++ is required to include this header file" (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_int_ref.h:16:2)
ERROR: [HLS 207-814] "C++ is required to include this header file" (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:25:2)
ERROR: [HLS 207-814] "C++ is required to include this header file" (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_ref.h:16:2)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 204.941 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'input_46' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:5:36)
WARNING: [HLS 207-5556] invalid variable expr  (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:5:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'layer4_out' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:6:38)
WARNING: [HLS 207-5556] invalid variable expr  (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:6:38)
ERROR: [HLS 207-1228] expected unqualified-id (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:10:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12:55)
WARNING: [HLS 207-5589] '#pragma HLS unroll' can only be applied inside loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'sum_of_squares' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:24)
ERROR: [HLS 207-1237] extraneous closing brace ('}') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:1)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 0.668 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.169 seconds; current allocated memory: 205.438 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'input_46' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:5:36)
WARNING: [HLS 207-5556] invalid variable expr  (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:5:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'layer4_out' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:6:38)
WARNING: [HLS 207-5556] invalid variable expr  (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:6:38)
ERROR: [HLS 207-1228] expected unqualified-id (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:10:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12:55)
WARNING: [HLS 207-5589] '#pragma HLS unroll' can only be applied inside loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'sum_of_squares' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:24)
ERROR: [HLS 207-1237] extraneous closing brace ('}') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:1)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 0.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 203.992 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'input_46' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:5:36)
WARNING: [HLS 207-5556] invalid variable expr  (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:5:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'layer4_out' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:6:38)
WARNING: [HLS 207-5556] invalid variable expr  (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:6:38)
ERROR: [HLS 207-1228] expected unqualified-id (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:10:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12:55)
WARNING: [HLS 207-5589] '#pragma HLS unroll' can only be applied inside loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'sum_of_squares' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:24)
ERROR: [HLS 207-1237] extraneous closing brace ('}') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:1)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 210.195 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-1228] expected unqualified-id (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:10:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12:55)
WARNING: [HLS 207-5589] '#pragma HLS unroll' can only be applied inside loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'sum_of_squares' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:24)
ERROR: [HLS 207-1237] extraneous closing brace ('}') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:1)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 0.645 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 204.105 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-1228] expected unqualified-id (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:10:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12:55)
WARNING: [HLS 207-5589] '#pragma HLS unroll' can only be applied inside loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:9)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'sum_of_squares' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:24)
ERROR: [HLS 207-1237] extraneous closing brace ('}') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:1)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 207.789 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t *' (aka 'ap_fixed<16, 6> *') from incompatible type 'double' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 2.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 210.082 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t *' (aka 'ap_fixed<16, 6> *') from incompatible type 'model_default_t' (aka 'ap_fixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 3.062 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 204.230 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t *' (aka 'ap_fixed<16, 6> *') from incompatible type 'model_default_t' (aka 'ap_fixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 2.785 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 209.633 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'exp2' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:36)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'model_default_t *' (aka 'ap_fixed<16, 6> *') to 'double' for 1st argument (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\math.h:728:44)
ERROR: [HLS 207-3696] assigning to 'model_default_t **' (aka 'ap_fixed<16, 6> **') from incompatible type 'model_default_t' (aka 'ap_fixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 0.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 210.328 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'exp2' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:36)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'model_default_t *' (aka 'ap_fixed<16, 6> *') to 'double' for 1st argument (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\math.h:728:44)
ERROR: [HLS 207-2276] cannot cast from type 'double' to pointer type 'model_default_t *' (aka 'ap_fixed<16, 6> *') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:05; Allocated memory: 0.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 209.246 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'exp2' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:36)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'model_default_t *' (aka 'ap_fixed<16, 6> *') to 'double' for 1st argument (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\math.h:728:44)
ERROR: [HLS 207-3714] indirection requires pointer operand ('model_default_t' (aka 'ap_fixed<16, 6>') invalid) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:05; Allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 205.605 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t **' (aka 'ap_fixed<16, 6> **') from incompatible type 'model_default_t' (aka 'ap_fixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 3.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 204.031 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t *' (aka 'ap_fixed<16, 6> *') from incompatible type 'model_default_t' (aka 'ap_fixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:20)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 3.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 204.301 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3714] indirection requires pointer operand ('model_default_t' (aka 'ap_fixed<16, 6>') invalid) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:20)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 3.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 203.660 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t *' (aka 'ap_fixed<16, 6> *') from incompatible type 'model_default_t' (aka 'ap_fixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:20)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:05; Allocated memory: 3.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 204.688 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-2276] cannot cast from type 'double' to pointer type 'model_default_t *' (aka 'ap_fixed<16, 6> *') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:20)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 2.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 203.824 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t **' (aka 'ap_fixed<16, 6> **') from incompatible type 'model_default_t' (aka 'ap_fixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 2.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 210.246 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3789] unexpected type name 'model_default_t': expected expression (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:22)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 2.934 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 204.656 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t *' (aka 'ap_fixed<16, 6> *') from incompatible type 'model_default_t' (aka 'ap_fixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 2.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 204.289 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t **' (aka 'ap_fixed<16, 6> **') from incompatible type 'model_default_t' (aka 'ap_fixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 2.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 204.477 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t *' (aka 'ap_fixed<16, 6> *') from incompatible type 'model_default_t' (aka 'ap_fixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:20)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 2.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 205.027 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'ap_fixed<32, 12>' and 'double') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:248)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:264)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:265)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:260)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:261)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:262)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:263)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:270)
INFO: [HLS 207-4372] candidate function [with _AP_W = 32, _AP_I = 12, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:271)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11:34)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 2.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 206.219 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/csynth.tcl:15)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.6 seconds; current allocated memory: 211.906 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'constraint_layer_top'
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:38; Allocated memory: 5.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 205.930 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.703 seconds; current allocated memory: 211.641 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 12,091 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,968 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 941 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 881 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 515 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 511 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 511 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 511 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 510 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 510 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 510 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 510 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 510 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 513 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9:18) in function 'constraint_layer_top' completely with a factor of 2 (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.35.45.55.73)' into 'fp_struct<double>::to_double() const (.32.42.52.70)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.32.42.52.70)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp2_generic<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:416:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp2_generic<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:416:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp2_generic<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp2_generic<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp2_generic<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:416:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp2_generic<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:416:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp2(double)' into 'exp2' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\expdouble.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'exp2' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.021 seconds; current allocated memory: 212.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 212.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 219.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 225.398 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:417:9) to (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_exp_.h:600:3) in function 'exp_reduce_::exp2_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:1) in function 'constraint_layer_top'... converting 25 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 250.473 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 256.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp2_generic<double>' to 'exp2_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp2_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp2_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, function 'exp2_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.742 seconds; current allocated memory: 260.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 262.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 115, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 263.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 264.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp2_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp2_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp2_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_abkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp2_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp2_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp2_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp2_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrdEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73s_72ns_130_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp2_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_exp2_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_abkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_exp2_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrcud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_exp2_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrdEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 268.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sum_of_squares' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] Port 'constraint_layer_top/encoded_output_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'constraint_layer_top/encoded_output_1_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'constraint_layer_top/encoded_output_1_ap_ack' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'constraint_layer_top/encoded_output_1_ap_ack' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.882 seconds; current allocated memory: 273.258 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.18 seconds; current allocated memory: 278.777 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.119 seconds; current allocated memory: 286.496 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:50; Allocated memory: 80.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 210.352 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 38.584 seconds; current allocated memory: 216.277 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 27,595 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,890 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,943 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,899 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,279 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,283 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,280 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,174 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,174 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,174 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,174 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,169 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9:18) in function 'constraint_layer_top' completely with a factor of 2 (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.105.115.125.158)' into 'fp_struct<double>::to_double() const (.102.112.122.155)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.102.112.122.155)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.485 seconds; current allocated memory: 217.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 217.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 225.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
WARNING: [SYNCHK 200-23] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 232.523 MB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:1) in function 'constraint_layer_top'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 260.992 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 270.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 81, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.764 seconds; current allocated memory: 276.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 277.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_of_squares_write_ln11', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) of variable 'add_1', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11 on static variable 'sum_of_squares' and 'load' operation 64 bit ('sum_of_squares_load', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11) on static variable 'sum_of_squares'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 165, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 279.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 281.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 16468 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_83_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_88_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_93_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_98_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'constraint_layer_top_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.043 seconds; current allocated memory: 288.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sum_of_squares' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] Port 'constraint_layer_top/encoded_output_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'constraint_layer_top/encoded_output_1_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'constraint_layer_top/encoded_output_1_ap_ack' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'constraint_layer_top/encoded_output_1_ap_ack' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'constraint_layer_top' is 16724 from HDL expression: (((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp288) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp286) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp284) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp282) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp280) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp278) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp276) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp274) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp272) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp270) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp268) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp266) 
    & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp257) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp251) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp247) & (1'b1 == ap_CS_fsm_pp0_stage6)))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 296.641 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.541 seconds; current allocated memory: 302.461 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.654 seconds; current allocated memory: 309.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 137.68 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:01; Allocated memory: 100.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 210.289 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'op' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9:31)
WARNING: [HLS 207-5556] invalid variable expr  (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9:31)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 210.406 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 32.272 seconds; current allocated memory: 216.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,153 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.439 seconds; current allocated memory: 217.277 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 217.277 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 221.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:10: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 223.004 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:1) in function 'constraint_layer_top'... converting 16 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 244.359 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 244.367 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 66, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.218 seconds; current allocated memory: 244.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 244.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] Port 'constraint_layer_top/encoded_output_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'constraint_layer_top/encoded_output_1_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'constraint_layer_top/encoded_output_1_ap_ack' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'constraint_layer_top/encoded_output_1_ap_ack' to 0.
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 247.105 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 253.273 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 258.859 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 138.48 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:45; Allocated memory: 48.676 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 210.297 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'rsqrt'; did you mean 'sqrt'? (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13:36)
INFO: [HLS 207-4436] 'sqrt' declared here (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\math.h:197:37)
ERROR: [HLS 207-5482] Invalid pragma bind_op variable value 'encoded_output[0]', the value must be a variable reference expression. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:9)
ERROR: [HLS 207-3714] indirection requires pointer operand ('model_default_t' (aka 'ap_fixed<16, 6>') invalid) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:2)
ERROR: [HLS 207-3325] use of overloaded operator '*' is ambiguous (with operand types 'double' and 'model_default_t' (aka 'ap_fixed<16, 6>')) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2372:2211)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2373:2310)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2374:2235)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2375:2256)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2376:2491)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2377:2547)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2378:2437)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2379:2493)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2380:2464)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2381:2520)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2382:2572)
INFO: [HLS 207-4372] candidate function [with _AP_W = 16, _AP_I = 6, _AP_S = true, _AP_Q = AP_TRN, _AP_O = AP_WRAP, _AP_N = 0] (C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\etc/ap_fixed_base.h:2383:2583)
INFO: [HLS 207-4370] built-in candidate operator*(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:35)
ERROR: [HLS 207-3714] indirection requires pointer operand ('model_default_t' (aka 'ap_fixed<16, 6>') invalid) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:2)
ERROR: [HLS 207-3325] use of overloaded operator '*' is ambiguous (with operand types 'double' and 'model_default_t' (aka 'ap_fixed<16, 6>')) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(float, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long double, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__float128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(__int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned int, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned long long, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, float) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, long double) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, __float128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned int) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned long long) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 207-4370] built-in candidate operator*(unsigned __int128, unsigned __int128) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:35)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 5.156 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 210.109 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-5482] Invalid pragma bind_op variable value 'encoded_output[0]', the value must be a variable reference expression. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:9)
ERROR: [HLS 207-3714] indirection requires pointer operand ('model_default_t' (aka 'ap_fixed<16, 6>') invalid) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:2)
ERROR: [HLS 207-5482] Invalid pragma bind_op variable value 'encoded_output[1]', the value must be a variable reference expression. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:9)
ERROR: [HLS 207-3714] indirection requires pointer operand ('model_default_t' (aka 'ap_fixed<16, 6>') invalid) (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17:2)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:05; Allocated memory: 0.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 205.414 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 36.833 seconds; current allocated memory: 210.863 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,768 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 250 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
ERROR: [HLS 214-134] in function 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>**)': Pointer to pointer is not supported for variable 'encoded_output_1'
ERROR: [HLS 214-134] in function 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>**)': Pointer to pointer is not supported for variable 'encoded_output_0'
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:45; Allocated memory: 6.219 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 209.773 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3696] assigning to 'model_default_t *' (aka 'ap_fixed<16, 6> *') from incompatible type 'typename RType<16, 6, true>::mult' (aka 'ap_fixed<32, 12>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:34)
ERROR: [HLS 207-3696] assigning to 'model_default_t *' (aka 'ap_fixed<16, 6> *') from incompatible type 'typename RType<16, 6, true>::mult' (aka 'ap_fixed<32, 12>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:17:34)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:05; Allocated memory: 0.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 204.105 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 35.017 seconds; current allocated memory: 209.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,774 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 132 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.36 seconds; current allocated memory: 210.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 210.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 215.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 216.809 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:18:1) in function 'constraint_layer_top'... converting 16 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 238.156 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 238.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 94, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.422 seconds; current allocated memory: 238.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 238.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'constraint_layer_top' in module 'constraint_layer_top'. Estimated max control fanout for pipeline is 7885.
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_23ns_16s_16_27_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 255.039 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 256.375 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.298 seconds; current allocated memory: 256.520 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 138.48 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:48; Allocated memory: 52.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 204.992 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 33.747 seconds; current allocated memory: 210.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,954 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 205 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:3:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.652 seconds; current allocated memory: 211.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 211.316 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 215.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:11: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 217.512 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:22) in function 'constraint_layer_top'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 238.914 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 238.922 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 126, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.196 seconds; current allocated memory: 238.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 238.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'constraint_layer_top' in module 'constraint_layer_top'. Estimated max control fanout for pipeline is 14204.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.781 seconds; current allocated memory: 268.977 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 268.977 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.131 seconds; current allocated memory: 268.977 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 146.47 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:46; Allocated memory: 64.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:21; Allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 203.879 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 38.928 seconds; current allocated memory: 209.254 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,235 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 759 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 460 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 391 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 394 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 391 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 391 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 391 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 391 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 391 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 391 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<16, 6, 32, 6>' completely with a factor of 15 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<32, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.69 seconds; current allocated memory: 211.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 211.195 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 215.656 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 218.031 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<16, 6, 32, 6>'... converting 40 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 239.906 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 242.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
WARNING: [SYN 201-103] Legalizing function name 'fxp_sqrt<16, 6, 32, 6>' to 'fxp_sqrt_16_6_32_6_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fxp_sqrt_16_6_32_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fxp_sqrt<16, 6, 32, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'fxp_sqrt<16, 6, 32, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.075 seconds; current allocated memory: 246.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 248.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 13 bit ('result', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) to 'fxp_sqrt<16, 6, 32, 6>' and 'store' operation 0 bit ('sum_of_squares_write_ln12', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12) of variable 'shl_ln', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12 on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 13 bit ('result', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) to 'fxp_sqrt<16, 6, 32, 6>' and 'store' operation 0 bit ('sum_of_squares_write_ln12', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12) of variable 'shl_ln', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12 on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation 13 bit ('result', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) to 'fxp_sqrt<16, 6, 32, 6>' and 'store' operation 0 bit ('sum_of_squares_write_ln12', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12) of variable 'shl_ln', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12 on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation 13 bit ('result', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) to 'fxp_sqrt<16, 6, 32, 6>' and 'store' operation 0 bit ('sum_of_squares_write_ln12', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12) of variable 'shl_ln', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12 on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'call' operation 13 bit ('result', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) to 'fxp_sqrt<16, 6, 32, 6>' and 'store' operation 0 bit ('sum_of_squares_write_ln12', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12) of variable 'shl_ln', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12 on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation 13 bit ('result', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) to 'fxp_sqrt<16, 6, 32, 6>' and 'store' operation 0 bit ('sum_of_squares_write_ln12', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12) of variable 'shl_ln', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12 on static variable 'sum_of_squares'.
WARNING: [HLS 200-880] The II Violation in module 'constraint_layer_top' (function 'constraint_layer_top'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'call' operation 13 bit ('result', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) to 'fxp_sqrt<16, 6, 32, 6>' and 'store' operation 0 bit ('sum_of_squares_write_ln12', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12) of variable 'shl_ln', ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12 on static variable 'sum_of_squares'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 43, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 248.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 248.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fxp_sqrt_16_6_32_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fxp_sqrt_16_6_32_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 251.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sum_of_squares' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_22s_13ns_16_26_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 255.746 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 259.824 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.054 seconds; current allocated memory: 265.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 145.39 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:51; Allocated memory: 61.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 203.977 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'fxp_sqrt_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:31)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'ap_ufixed<32, 6>' to 'in_data_t &' (aka 'ap_ufixed<24, 6> &') for 1st argument (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.h:34:12)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:05; Allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 207.422 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 40.03 seconds; current allocated memory: 213.199 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,364 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 419 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 6, 24, 6>' completely with a factor of 7 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<24, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.664 seconds; current allocated memory: 214.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 214.223 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 218.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 220.766 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 6, 24, 6>'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 6, 24, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 242.438 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 242.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 242.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 242.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6s_5ns_6_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 244.164 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 249.922 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.242 seconds; current allocated memory: 254.988 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 138.95 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:52; Allocated memory: 47.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 205.223 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 40.875 seconds; current allocated memory: 210.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,364 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 419 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 6, 24, 6>' completely with a factor of 7 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<24, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.066 seconds; current allocated memory: 211.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 211.738 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 216.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 218.367 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 6, 24, 6>'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 6, 24, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 239.828 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 239.840 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 239.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 239.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6s_5ns_6_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 241.871 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.802 seconds; current allocated memory: 247.895 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.588 seconds; current allocated memory: 252.906 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 138.95 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:53; Allocated memory: 48.117 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 204.273 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9:26)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:10:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:22)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:18:22)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 45.263 seconds; current allocated memory: 210.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,376 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<8, 6, 24, 6>(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<24, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'fxp_sqrt_top(ap_ufixed<24, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_89_1> at ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.831 seconds; current allocated memory: 210.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 210.871 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 215.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 217.602 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19:1), detected/extracted 2 process function(s): 
	 'Block_entry.split_proc'
	 'Block_entry.split.split_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80:17) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt_top'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt_top' into 'Block_entry.split.split_proc' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 240.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 260.613 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split_proc' to 'Block_entry_split_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split.split_proc_Pipeline_VITIS_LOOP_89_1' to 'Block_entry_split_split_proc_Pipeline_VITIS_LOOP_89_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split.split_proc' to 'Block_entry_split_split_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 263.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 264.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_split_proc_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 265.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 265.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 265.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 265.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 265.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 265.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 267.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_split_proc_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_split_split_proc_Pipeline_VITIS_LOOP_89_1' pipeline 'VITIS_LOOP_89_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_split_proc_Pipeline_VITIS_LOOP_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 269.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_26s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6s_5ns_6_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 270.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc14_channel_U(constraint_layer_top_fifo_w26_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(constraint_layer_top_fifo_w26_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_of_squares_c_channel_U(constraint_layer_top_fifo_w24_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 271.895 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.611 seconds; current allocated memory: 275.648 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 281.207 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 138.77 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:59; Allocated memory: 77.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 204.562 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:9:26)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:10:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:16:22)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:18:22)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 36.688 seconds; current allocated memory: 210.723 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,317 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 108 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<8, 6, 16, 6>(ap_ufixed<8, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'fxp_sqrt_top(ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_89_1> at ../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.371 seconds; current allocated memory: 212.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 212.168 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 216.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 218.641 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:19:1), detected/extracted 2 process function(s): 
	 'Block_entry.split_proc'
	 'Block_entry.split.split_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:80:17) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt_top'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt_top' into 'Block_entry.split.split_proc' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 241.340 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 261.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split_proc' to 'Block_entry_split_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split.split_proc_Pipeline_VITIS_LOOP_89_1' to 'Block_entry_split_split_proc_Pipeline_VITIS_LOOP_89_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split.split_proc' to 'Block_entry_split_split_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 264.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 265.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_split_proc_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 266.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 266.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 266.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 266.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 266.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 266.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 268.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_split_proc_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_split_split_proc_Pipeline_VITIS_LOOP_89_1' pipeline 'VITIS_LOOP_89_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_split_proc_Pipeline_VITIS_LOOP_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 269.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_26s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6s_5ns_6_10_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 271.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc14_channel_U(constraint_layer_top_fifo_w26_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(constraint_layer_top_fifo_w26_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_of_squares_c_channel_U(constraint_layer_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 272.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 275.980 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.096 seconds; current allocated memory: 281.598 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 138.77 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:49; Allocated memory: 77.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 204.668 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 37.662 seconds; current allocated memory: 210.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,305 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 6, 16, 6>' completely with a factor of 7 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.523 seconds; current allocated memory: 211.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 211.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 216.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 218.363 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 6, 16, 6>'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 6, 16, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 239.484 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 239.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 239.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 239.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6s_5ns_6_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 242.086 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 247.160 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.99 seconds; current allocated memory: 252.707 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 138.95 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:48; Allocated memory: 48.230 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:14; Allocated memory: 0.840 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:32; Allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 204.504 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 39.529 seconds; current allocated memory: 210.223 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,305 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 6, 16, 6>' completely with a factor of 7 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.504 seconds; current allocated memory: 211.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 211.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 215.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 217.402 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 6, 16, 6>'... converting 16 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 6, 16, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 239.156 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 239.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.989 seconds; current allocated memory: 239.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 239.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_6s_5ns_6_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 241.105 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 246.691 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.999 seconds; current allocated memory: 252.043 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 138.95 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:51; Allocated memory: 47.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:13; Allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:25; Allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:15; Allocated memory: 0.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:30; Allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:24; Allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:15; Allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:28; Allocated memory: 0.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 204.434 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '<<' is ambiguous (with operand types 'std::ostream' (aka 'basic_ostream<char>') and 'ap_ufixed<16, 6>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13:12)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:166:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:170:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:174:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:178:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:181:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:189:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:192:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:201:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:205:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:220:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:224:7)
INFO: [HLS 207-4372] candidate function (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:232:7)
INFO: [HLS 207-4372] candidate function [with _Traits = std::char_traits<char>] (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:508:5)
INFO: [HLS 207-4372] candidate function [with _CharT = char, _Traits = std::char_traits<char>] (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:502:5)
INFO: [HLS 207-4372] candidate function [with _Traits = std::char_traits<char>] (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:514:5)
INFO: [HLS 207-4372] candidate function [with _Traits = std::char_traits<char>] (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ostream:519:5)
ERROR: [HLS 207-3325] use of overloaded operator '<<' is ambiguous (with operand types 'std::ostream' (aka 'basic_ostream<char>') and 'ap_ufixed<8, 4>') (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15:12)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:06; Allocated memory: 1.082 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 203.844 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 42.908 seconds; current allocated memory: 209.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 472 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 4, 16, 6>' completely with a factor of 9 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'encoded_input': Complete reshaping on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.612 seconds; current allocated memory: 210.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 210.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 215.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 217.492 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 4, 16, 6>'... converting 22 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 4, 16, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 239.098 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 239.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 239.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 239.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_10s_7ns_8_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 242.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 247.984 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.98 seconds; current allocated memory: 253.254 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.50 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:54; Allocated memory: 49.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:17; Allocated memory: 4.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 204.492 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 35.816 seconds; current allocated memory: 210.410 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 472 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 4, 16, 6>' completely with a factor of 9 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_input': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.388 seconds; current allocated memory: 211.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 211.148 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 215.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:12: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 217.949 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 4, 16, 6>'... converting 22 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 4, 16, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:14) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 239.785 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 239.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln12) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.024 seconds; current allocated memory: 239.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 239.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_0' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_10s_7ns_8_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 242.699 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 248.430 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.354 seconds; current allocated memory: 254.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.50 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:48; Allocated memory: 49.918 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:15; Allocated memory: 4.793 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 204.684 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
WARNING: [HLS 207-5555] Invalid variable in '#pragma HLS reset': expect variable to be static or global (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:8:29)
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 37.46 seconds; current allocated memory: 210.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 472 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 4, 16, 6>' completely with a factor of 9 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_input': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.472 seconds; current allocated memory: 211.793 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 211.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 216.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 218.133 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 4, 16, 6>'... converting 22 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 4, 16, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 239.668 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 239.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 239.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 239.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_0' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_10s_7ns_8_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 242.820 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 248.465 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.031 seconds; current allocated memory: 254.719 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.50 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:49; Allocated memory: 50.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 203.988 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
ERROR: [HLS 207-2577] excess elements in scalar initializer (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:77)
INFO: [HLS 207-4414] passing argument to parameter 'encoded_output' here (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:77)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:05; Allocated memory: 0.910 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 209.961 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
WARNING: [HLS 207-5555] Invalid variable in '#pragma HLS reset': expect variable to be static or global (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:8:29)
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 39.08 seconds; current allocated memory: 216.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 472 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 4, 16, 6>' completely with a factor of 9 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_input': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.754 seconds; current allocated memory: 217.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 217.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 221.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 224.129 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 4, 16, 6>'... converting 22 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 4, 16, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 245.789 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 245.797 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 245.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 245.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_0' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_10s_7ns_8_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 248.402 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 254.176 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.079 seconds; current allocated memory: 260.543 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.50 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:51; Allocated memory: 50.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 205.023 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
WARNING: [HLS 207-5555] Invalid variable in '#pragma HLS reset': expect variable to be static or global (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:8:29)
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 43.179 seconds; current allocated memory: 211.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 472 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 4, 16, 6>' completely with a factor of 9 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_input': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.936 seconds; current allocated memory: 212.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 212.734 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 217.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 219.504 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 4, 16, 6>'... converting 22 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 4, 16, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 241.129 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 241.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 241.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 241.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_0' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_9s_7ns_8_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 244.062 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 249.559 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.27 seconds; current allocated memory: 255.918 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.50 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:55; Allocated memory: 51.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:21; Allocated memory: 5.219 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 210.953 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
WARNING: [HLS 207-5555] Invalid variable in '#pragma HLS reset': expect variable to be static or global (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:8:29)
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 54.459 seconds; current allocated memory: 217.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 472 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 4, 16, 6>' completely with a factor of 9 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_input': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.649 seconds; current allocated memory: 218.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 218.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 222.391 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 224.590 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 4, 16, 6>'... converting 22 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 4, 16, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 246.438 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 246.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.991 seconds; current allocated memory: 246.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 246.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_0' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_10s_7ns_8_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 249.016 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.799 seconds; current allocated memory: 254.879 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.563 seconds; current allocated memory: 261.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.50 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:10; Allocated memory: 50.656 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:18; Allocated memory: 4.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 205.625 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp' ... 
WARNING: [HLS 207-5555] Invalid variable in '#pragma HLS reset': expect variable to be static or global (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:8:29)
INFO: [HLS 200-10] Analyzing design file '../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 37.824 seconds; current allocated memory: 211.715 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 472 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Vansh/AppData/Roaming/Xilinx/Vivado/constraint_layer/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_89_1' is marked as complete unroll implied by the pipeline pragma (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_89_1' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:89:22) in function 'fxp_sqrt<8, 4, 16, 6>' completely with a factor of 9 (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:71:0)
INFO: [HLS 214-178] Inlining function 'fxp_sqrt_top(ap_ufixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'constraint_layer_top(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_input': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'encoded_output': Complete partitioning on dimension 1. (../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.916 seconds; current allocated memory: 212.934 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 212.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 217.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:13: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 219.520 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:86:15) to (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt.h:106:1) in function 'fxp_sqrt<8, 4, 16, 6>'... converting 22 basic blocks.
INFO: [XFORM 203-602] Inlining function 'fxp_sqrt<8, 4, 16, 6>' into 'constraint_layer_top' (../../../../vck/NN_on_FPGA/constraint_layer_src/fxp_sqrt_top.cpp:22->../../../../vck/NN_on_FPGA/constraint_layer_src/constraint_layer.cpp:15) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 241.273 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 241.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'constraint_layer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'constraint_layer_top'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, function 'constraint_layer_top'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.978 seconds; current allocated memory: 241.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 241.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'constraint_layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_0' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_input_1' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_0' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'constraint_layer_top/encoded_output_1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'constraint_layer_top' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'constraint_layer_top' pipeline 'constraint_layer_top' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_9s_7ns_8_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'constraint_layer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 243.875 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 249.934 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.178 seconds; current allocated memory: 255.965 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for constraint_layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for constraint_layer_top.
INFO: [HLS 200-789] **** Estimated Fmax: 142.50 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:50; Allocated memory: 50.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: source ./constraint_layer/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name constraint_layer_top constraint_layer_top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen -output C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:17; Allocated memory: 5.289 MB.
