$date
	Wed Nov 12 16:03:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testp $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var parameter 32 $ Even $end
$var parameter 32 % Odd $end
$var reg 1 & odd_even $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 %
b0 $
$end
#0
$dumpvars
x&
x#
0"
x!
$end
#2
1#
#5
0!
0&
1"
#10
0"
#12
0#
#15
1"
#20
0"
#22
1#
#25
1!
1&
1"
#30
0"
#35
0!
0&
1"
#40
0"
#44
0#
#45
1"
#50
0"
#54
1#
#55
1!
1&
1"
#60
0"
#65
0!
0&
1"
#70
0"
#75
1!
1&
1"
#80
0"
#85
0!
0&
1"
#90
0"
#95
1!
1&
1"
#100
0"
