----------------------------------------------------------------------------------
-- Implements a 4-bit Ripple-Carry adder from instantiated Full Adders
----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ripple_adder is
    Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
           B : in STD_LOGIC_VECTOR (7 downto 0);
           Cin : in STD_LOGIC;
           S : out STD_LOGIC_VECTOR (7 downto 0);
           Cout : out STD_LOGIC);
end ripple_adder;

architecture Behavioral of ripple_adder is

    -- Declare components here
    component full_adder is
        port (
                A     : in std_logic;
                B     : in std_logic;
                Cin   : in std_logic;
                S     : out std_logic;
                Cout  : out std_logic
                );
        end component full_adder;
    -- Declare signals here
    signal w_carry  : STD_LOGIC_VECTOR(6 downto 0); -- for ripple between adders 
    --1 less rhan your adders

begin      
    full_adder_0: full_adder
    port map(
        A       => A(0),
        B       => B(0),
        Cin     => Cin,
        S       => S(0),
        Cout    => w_carry(0)
        );
      
      
    full_adder_1: full_adder
    port map(
        A       => A(1),
        B       => B(1),
        Cin     => w_carry(0),
        S       => S(1),
        Cout    => w_carry(1)
  );

    full_adder_2: full_adder
    port map(
        A       => A(2),
        B       => B(2),
        Cin     => w_carry(1),
        S       => S(2),
        Cout    => w_carry(2)
  );

    full_adder_3: full_adder
    port map(
        A       => A(3),
        B       => B(3),
        Cin     => w_carry(2),
        S       => S(3),
        Cout    => w_carry(3) 

  );

    full_adder_4: full_adder
    port map(
        A       => A(4),
        B       => B(4),
        Cin     => w_carry(3),
        S       => S(4),
        Cout    => w_carry(4)

  );

    full_adder_5: full_adder
    port map(
        A       => A(5),
        B       => B(5),
        Cin     => w_carry(4),
        S       => S(5),
        Cout    => w_carry(5)

  );


    full_adder_6: full_adder
    port map(
        A       => A(6),
        B       => B(6),
        Cin     => w_carry(5),
        S       => S(6),
        Cout    => w_carry(6)

  );


    full_adder_7: full_adder
    port map(
        A       => A(7),
        B       => B(7),
        Cin     => w_carry(6),
        S       => S(7),
        Cout    => Cout

  );
  
end Behavioral;

        