-- æ•°æ®å­˜å‚¨ï¼Œæ•°æ®æ“ä½?
-- mov ri, direct
-- mov direc, ri

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

-- TODO clk_RAM = nclk1 & W1
entity ram is
	port(
	
		clk_RAM: in std_logic;
		nreset: in std_logic;
		RAM_CS: in std_logic;
		nRAM_EN: in std_logic;		-- è¾“å‡ºä½¿èƒ½
		wr_nRD: in std_logic;		-- è¯»å†™ä¿¡å·1è¯»ï¼Œ0å†?
		AR: in std_logic_vector(6 downto 0);	-- åœ°å€ä¿¡å·
		datain: in std_logic_vector(7 downto 0);
		dataout: out std_logic_vector(7 downto 0));

		--seg_sel : out std_logic_vector(15 downto 0);
		--seg_data : out std_logic_vector(7 downto 0));
end entity;


-- clk_RAMä¸Šå‡æ²¿æœ‰æ•?
-- è¯»ï¼šRAM_CS=1, wr_nRD=0,nRAM_EN=0  data <= [AR]
-- å†™ï¼šRAM_CS=1, wr_nRD=1 [AR] <= data

-- å®¹é‡=2**7 B

architecture beh of ram is

	type ram_t is array(2**7 - 1 downto 0) of std_logic_vector(7 downto 0);
    signal dataout_t:  std_logic_vector(7 downto 0);
	signal ram: ram_t;
begin
	-- LED: seg_dis port map(clk_LED, nreset, "00000000"&dataout_t, "000000000"&AR,
	--					  "00000000"&datain,  "000000000"&AR, seg_sel, seg_data);

    dataout <= dataout_t;
	process(clk_RAM, nreset, nRAM_EN, wr_nRD)
	begin
		if nreset = '0' then
			dataout <= (others=>'0');
		elsif clk_RAM'event and clk_RAM = '1' and RAM_CS = '1' then
			if wr_nRD = '1' then
				--dataout <= (others=>'Z');
				ram(conv_integer(AR)) <= datain;
			elsif wr_nRD = '0' then
				if nRAM_EN = '0' then
					dataout <= ram(conv_integer(AR));
				end if;
			end if;
		end if;
		-- TODO å…¶ä»–case æ˜¯å¦éœ?è¦Z
	end process;
end beh;
