---

    # 
  # 
  # ======== Result =========
  # 
  # best option name nlist_8192_nprobe_1_OPQ_1
  # nprobe: 1
  # QPS 16806.72268907563
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 128.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 16806.72268907563
  # Cycles per query: 8330
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 1158.21
  #         LUT: 970.47
  #         DSP48E: 0
  #         
  # QPS: 17066.926734121662
  # Cycles per query: 8203
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 35.0
  #         URAM: 136
  #         FF: 9541
  #         LUT: 7405
  #         DSP48E: 54
  #         
  # QPS: 31876.138433515483
  # Cycles per query: 4392
  # PE_NUM_TABLE_CONSTRUCTION: 1
  # Stage 5:
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 63.0
  #         URAM: 0.0
  #         FF: 17643.0
  #         LUT: 16414.0
  #         DSP48E: 90.0
  #         
  # QPS: 28311.425682507583
  # Cycles per query: 4945
  # HBM_CHANNEL_NUM: 9
  # STAGE5_COMP_PE_NUM: 3
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 14.0
  #         URAM: 0
  #         FF: 15054.899999999998
  #         LUT: 15840.300000000001
  #         DSP48E: 0
  #         
  # QPS: 30159.414045669968
  # Cycles per query: 4642
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 1179257
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 596.0
  #         URAM: 264.0
  #         FF: 554399.11
  #         LUT: 379852.77
  #         DSP48E: 1096.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 156.0
  #         URAM: 264.0
  #         FF: 230255.11
  #         LUT: 186091.77
  #         DSP48E: 1092.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '13.333333333333334%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.04442079344624448%', 'LUT': '0.07444081369661266%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '0.8680555555555556%', 'DSP48E': '0.598404255319149%', 'FF': '0.36592568728522334%', 'LUT': '0.5680074864997545%', 'URAM': '14.166666666666666%'}
  # Stage 5: {'BRAM_18K': '1.5625%', 'DSP48E': '0.9973404255319149%', 'FF': '0.6766614506627393%', 'LUT': '1.2590513009327442%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.3472222222222222%', 'DSP48E': '0.0%', 'FF': '0.5774001288659794%', 'LUT': '1.2150451030927836%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '23.717948717948715%', 'DSP48E': '1.8315018315018317%', 'FF': '1.1548060757478955%', 'LUT': '1.156418685254055%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 1.156418685254055%
  # Stage 2: {'BRAM_18K': '0.641025641025641%', 'DSP48E': '84.98168498168498%', 'FF': '79.99779027705401%', 'LUT': '77.01039116345662%', 'URAM': '48.484848484848484%'}
  # LUT only:
  # Stage 2: 77.01039116345662%
  # Stage 3: {'BRAM_18K': '3.8461538461538463%', 'DSP48E': '0.0%', 'FF': '0.5030116378307522%', 'LUT': '0.5215007627688211%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 0.5215007627688211%
  # Stage 4: {'BRAM_18K': '22.435897435897438%', 'DSP48E': '4.945054945054945%', 'FF': '4.143664824637334%', 'LUT': '3.9792195001423227%', 'URAM': '51.515151515151516%'}
  # LUT only:
  # Stage 4: 3.9792195001423227%
  # Stage 5: {'BRAM_18K': '40.38461538461539%', 'DSP48E': '8.241758241758241%', 'FF': '7.662370663565296%', 'LUT': '8.820379321449842%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 8.820379321449842%
  # Stage 6: {'BRAM_18K': '8.974358974358974%', 'DSP48E': '0.0%', 'FF': '6.5383565211647205%', 'LUT': '8.51209056692835%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 8.51209056692835%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '14.781746031746032%', 'DSP48E': '12.145390070921986%', 'FF': '21.262852463794797%', 'LUT': '29.136963825478645%', 'URAM': '27.500000000000004%'}


  # Constants
  NLIST: 8192
  NPROBE: 1
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: 1
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 1

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 9 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 3

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
