wire_dmem_addr: Some(0),
wire_dmem_data: None,
reg_dmem_data: Some(SIMD[00111100/1 01000000/2 00111100/1 01000000/2 00111100/1 01000000/2 00111000/0.5 01000000/2 ]),
mode: Read64