
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 472.410 ; gain = 184.543
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/downloads/.xinstall/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1344.051 ; gain = 438.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W.dat' is read successfully [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W.v:31]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_flow_control_loop_pipe_sequential_init' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_flow_control_loop_pipe_sequential_init' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_mux_4_2_16_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mux_4_2_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_mux_4_2_16_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mux_4_2_16_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_mul_16s_16s_32_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_mul_16s_16s_32_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3.v:9]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_187_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_mul_32ns_32ns_64_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_mul_32ns_32ns_64_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_mul_32s_32s_32_2_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_mul_32s_32s_32_2_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mul_32s_32s_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_mul_32s_32s_32_1_1' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_mul_32s_32s_32_1_1' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'FC_CIF_0_2_regslice_both' [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2_regslice_both' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FC_CIF_0_2' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port reset in module FC_CIF_0_2_mul_32s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module FC_CIF_0_2_mul_32ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[63] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[62] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[61] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[60] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[59] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[58] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[57] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[56] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[55] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[54] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[53] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[52] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[51] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[50] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[49] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[48] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[47] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[46] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[45] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[44] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[43] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[42] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[41] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[40] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[39] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[38] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[37] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[36] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[35] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[34] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[33] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[32] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[31] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[30] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[29] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[28] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[27] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[26] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[25] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[24] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[23] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[22] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[21] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[20] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[19] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[18] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[17] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[16] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module FC_CIF_0_2_FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1484.949 ; gain = 579.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1484.949 ; gain = 579.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1484.949 ; gain = 579.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1484.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FC_CIF_0_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/FC_CIF_0_2_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1548.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1551.117 ; gain = 2.809
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1551.117 ; gain = 645.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1551.117 ; gain = 645.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1551.117 ; gain = 645.332
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1551.117 ; gain = 645.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 37    
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 97    
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 72    
+---Multipliers : 
	              33x33  Multipliers := 1     
	              32x32  Multipliers := 5     
+---RAMs : 
	              640 Bit	(40 X 16 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 49    
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 17    
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 55    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [d:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3e4f/hdl/verilog/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1.v:34]
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register tmp_2_reg_1691_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load_reg_1696_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln163_9_reg_1801_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U89/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register tmp_4_reg_1711_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load_reg_1716_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln163_3_reg_1791_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U87/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register tmp_6_reg_1611_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_1616_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln163_1_reg_1771_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U83/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register tmp_8_reg_1631_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load_reg_1636_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln163_8_reg_1786_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U86/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register tmp_s_reg_1731_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load_reg_1736_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln163_6_reg_1796_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U88/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register tmp_11_reg_1751_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_1756_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln163_15_reg_1806_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U90/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register tmp_13_reg_1651_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_1656_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln163_7_reg_1781_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U85/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register tmp_15_reg_1671_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52_reg_1676_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln163_2_reg_1776_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U84/tmp_product is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U213/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U213/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U213/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U213/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U213/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U213/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U213/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U213/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U213/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U213/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U213/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U213/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U212/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U212/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U212/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U212/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U212/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U212/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U212/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U212/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U212/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U212/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U212/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U212/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U212/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U212/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U212/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U212/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U212/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U212/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U212/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U212/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U212/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U212/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U212/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U211/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U211/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register reg_642_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U211/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U211/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U211/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U211/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U211/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_642_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U211/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U211/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U211/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U211/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U211/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U211/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U211/buff0_reg.
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[63] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[62] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[61] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[60] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[59] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[58] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[57] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[56] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[55] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[54] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[53] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[52] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[51] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[50] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[49] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[48] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[47] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[46] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[45] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[44] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[43] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[42] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[41] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[40] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[39] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[38] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[37] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[36] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[35] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[34] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[33] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[32] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[31] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[30] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[29] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[28] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[27] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[26] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[25] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[24] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[23] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[22] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[21] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[20] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[19] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[18] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[17] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_stream_a_TDATA[16] in module FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[47]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[46]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[45]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[44]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[43]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[42]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[41]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[40]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[39]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[38]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[37]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[36]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[35]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[34]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[33]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[32]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[31]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[30]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[29]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[28]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[27]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[26]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[25]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[24]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[23]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[22]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[21]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[20]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[19]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[18]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[17]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[16]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[15]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[47]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[46]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[45]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[44]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[43]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[42]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[41]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[40]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[39]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[38]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[37]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[36]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[35]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[34]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[33]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[32]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[31]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[30]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[29]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[28]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[27]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[26]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[25]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[24]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[23]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[22]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[21]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[20]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[19]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[18]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U213/buff0_reg[17]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[47]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[46]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[45]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[44]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[43]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[42]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[41]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[40]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[39]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[38]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[37]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[36]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[35]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[34]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[33]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[32]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[31]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[30]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[29]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[28]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[27]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[26]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[25]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[24]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[23]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[22]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[21]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[20]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[19]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[18]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[17]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[16]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[15]) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[47]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[46]__0) is unused and will be removed from module FC_CIF_0_2.
WARNING: [Synth 8-3332] Sequential element (mul_32s_32s_32_2_1_U212/buff0_reg[45]__0) is unused and will be removed from module FC_CIF_0_2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1551.117 ; gain = 645.332
---------------------------------------------------------------------------------
 Sort Area is  mul_32ns_32ns_64_2_1_U211/tmp_product_15 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_2_1_U211/tmp_product_15 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U213/tmp_product_a : 0 0 : 3137 5856 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U213/tmp_product_a : 0 1 : 2719 5856 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_2_1_U211/tmp_product_17 : 0 0 : 2777 5500 : Used 1 time 0
 Sort Area is  mul_32ns_32ns_64_2_1_U211/tmp_product_17 : 0 1 : 2723 5500 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U213/tmp_product_d : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U213/tmp_product_d : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U212/tmp_product_10 : 0 0 : 2701 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U212/tmp_product_10 : 0 1 : 2211 4912 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U212/tmp_product_13 : 0 0 : 2158 4691 : Used 1 time 0
 Sort Area is  mul_32s_32s_32_2_1_U212/tmp_product_13 : 0 1 : 2533 4691 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_3 : 0 0 : 2330 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U91/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_3 : 0 1 : 2128 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_6 : 0 0 : 2330 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U92/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_6 : 0 1 : 2128 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0 : 0 0 : 2330 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U93/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_0 : 0 1 : 2128 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_7 : 0 0 : 2330 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U94/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_7 : 0 1 : 2128 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_8 : 0 0 : 2330 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U95/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_8 : 0 1 : 2128 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_5 : 0 0 : 2330 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U96/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_5 : 0 1 : 2128 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_4 : 0 0 : 2330 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U97/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_4 : 0 1 : 2128 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_9 : 0 0 : 2330 4458 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_32s_32_4_1_U98/FC_CIF_0_2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/m_reg_reg_9 : 0 1 : 2128 4458 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U/ram_reg        | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A2*B2)'         | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A2*B2)'         | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A2*B2)'         | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A2*B2)'         | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A2*B2)'         | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A2*B2)'         | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A2*B2)'         | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A2*B2)'         | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A2*B2)')' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2                           | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FC_CIF_0_2                           | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2                           | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FC_CIF_0_2                           | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2                           | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FC_CIF_0_2                           | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2                           | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FC_CIF_0_2                           | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2                           | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FC_CIF_0_2                           | (PCIN>>17)+A*B2  | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2                           | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FC_CIF_0_2                           | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:10 . Memory (MB): peak = 1551.117 ; gain = 645.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:15 . Memory (MB): peak = 1598.328 ; gain = 692.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U/ram_reg        | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U/ram_reg     | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U/ram_reg | 40 x 16(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 1650.711 ; gain = 744.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:28 . Memory (MB): peak = 1665.379 ; gain = 759.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:28 . Memory (MB): peak = 1665.379 ; gain = 759.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 1665.379 ; gain = 759.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 1665.379 ; gain = 759.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 1665.426 ; gain = 759.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 1665.426 ; gain = 759.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FC_CIF_0_2  | grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/icmp_ln160_1_reg_1510_pp0_iter8_reg_reg[0] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FC_CIF_0_2  | grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/icmp_ln160_reg_1480_pp0_iter7_reg_reg[0]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FC_CIF_0_2  | grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/valOut_last_reg_1514_pp0_iter8_reg_reg[0]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|FC_CIF_0_2  | grp_FC_CIF_0_2_Pipeline_L2_L3_fu_403/ap_loop_exit_ready_pp0_iter8_reg_reg       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (A'*B')'          | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2_FC_CIF_0_2_Pipeline_L2_L3 | (PCIN+(A'*B')')'  | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_CIF_0_2                           | A'*B'             | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FC_CIF_0_2                           | (PCIN>>17+A'*B')' | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2                           | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FC_CIF_0_2                           | (PCIN>>17+A'*B')' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2                           | (A*B)'            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2                           | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FC_CIF_0_2                           | (PCIN>>17+A*B)'   | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2                           | (A'*B')'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|FC_CIF_0_2                           | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FC_CIF_0_2                           | (PCIN>>17+A'*B')' | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   437|
|2     |DSP48E1  |    26|
|9     |LUT1     |   182|
|10    |LUT2     |   776|
|11    |LUT3     |   574|
|12    |LUT4     |   321|
|13    |LUT5     |   203|
|14    |LUT6     |  1662|
|15    |RAMB18E1 |    16|
|16    |SRL16E   |     4|
|17    |FDRE     |  2719|
|18    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 1665.426 ; gain = 759.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 255 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1665.426 ; gain = 693.473
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 1665.426 ; gain = 759.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1665.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 479 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1665.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: b921a717
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:41 . Memory (MB): peak = 1665.426 ; gain = 1178.375
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1665.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 55a801153804e509
INFO: [Coretcl 2-1174] Renamed 65 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1665.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Downloads/vivado2014.4/PYNQ_acc/HW/Graphic/fc_CIF_0_2/FC_CIF_0_2/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 10:39:07 2024...
