// Seed: 1567537288
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri   id_2,
    input  tri1  id_3,
    output tri0  id_4,
    output uwire id_5
);
  wire id_7;
  wire id_8;
  integer id_9 = id_8#(
      .id_9(1),
      .id_8(1),
      .id_8(1)
  );
  module_0 modCall_1 ();
  assign id_5 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(*) begin : LABEL_0
    id_4 <= id_1;
  end
  module_0 modCall_1 ();
endmodule
