Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/andrew/Xilinx/install-dir/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto f121a475fec14a31b9530a7d3d2796fb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot MNIST_Solver_TB_func_impl xil_defaultlib.MNIST_Solver_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'r_data' on this module [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sim_1/new/MNIST_Solver_TB.sv:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
