
---------- Begin Simulation Statistics ----------
final_tick                                10489175500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92625                       # Simulator instruction rate (inst/s)
host_mem_usage                                8690932                       # Number of bytes of host memory used
host_op_rate                                   174252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   118.76                       # Real time elapsed on the host
host_tick_rate                               79312200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20693944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009419                       # Number of seconds simulated
sim_ticks                                  9419005500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38718                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          13671487                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8527341                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18867927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.883801                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.883801                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            369018                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           229662                       # number of floating regfile writes
system.switch_cpus.idleCycles                  935312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       723141                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3032902                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.674132                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6406279                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2263927                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2289986                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5183591                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2088                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        72060                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2915375                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     38582671                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4142352                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1374763                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      31537319                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1598                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        546472                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         608978                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        548255                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         4618                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       461432                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       261709                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          33506255                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              30817392                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.651836                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21840572                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.635915                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               31196040                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         42865711                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24973055                       # number of integer regfile writes
system.switch_cpus.ipc                       0.530842                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.530842                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       812241      2.47%      2.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      25159558     76.44%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        19051      0.06%     78.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2181      0.01%     78.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        14455      0.04%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          873      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        19523      0.06%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           14      0.00%     79.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         8734      0.03%     79.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        36120      0.11%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           59      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            3      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           22      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4264955     12.96%     92.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2177423      6.62%     98.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       161445      0.49%     99.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       235421      0.72%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32912082                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          537995                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1031927                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       456825                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       887184                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              591789                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017981                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          479685     81.06%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            950      0.16%     81.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            117      0.02%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            19      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            9      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     81.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          32384      5.47%     86.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         29036      4.91%     91.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        38514      6.51%     98.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        11075      1.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       32153635                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     83434255                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30360567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     57414576                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           38575277                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32912082                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         7394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     19714744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       147530                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     24157024                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17902699                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.838387                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.415104                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9548841     53.34%     53.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1239877      6.93%     60.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1247328      6.97%     67.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1210397      6.76%     73.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1383328      7.73%     81.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1097696      6.13%     87.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1086398      6.07%     93.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       704494      3.94%     97.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       384340      2.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17902699                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.747110                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       184833                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       226511                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5183591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2915375                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        14090132                       # number of misc regfile reads
system.switch_cpus.numCycles                 18838011                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   73076                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1024                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       261968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1018                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       524326                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1027                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      5171981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5171981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5200393                       # number of overall hits
system.cpu.dcache.overall_hits::total         5200393                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        65926                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65926                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        67843                       # number of overall misses
system.cpu.dcache.overall_misses::total         67843                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1773071498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1773071498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1773071498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1773071498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5237907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5237907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5268236                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5268236                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.012586                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012586                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.012878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012878                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26894.874526                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26894.874526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26134.921775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26134.921775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2565                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          272                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               144                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.812500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37777                       # number of writebacks
system.cpu.dcache.writebacks::total             37777                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        16383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        16383                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16383                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        49543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        50226                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50226                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1436532998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1436532998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1478157498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1478157498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009459                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009459                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009534                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28995.680480                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28995.680480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29430.125791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29430.125791                       # average overall mshr miss latency
system.cpu.dcache.replacements                  49886                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3809235                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3809235                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        50058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    921772500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    921772500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3859293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3859293                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18414.089656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18414.089656                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        15711                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15711                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        34347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    611462500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    611462500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17802.500946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17802.500946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1362746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1362746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    851298998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    851298998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1378614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1378614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53648.789892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53648.789892                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          672                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          672                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15196                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    825070498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    825070498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54295.242037                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54295.242037                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        28412                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         28412                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         1917                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1917                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        30329                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        30329                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.063207                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063207                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          683                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          683                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     41624500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     41624500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.022520                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.022520                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 60943.631040                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60943.631040                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5408724                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             50910                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.240896                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    39.737955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   984.262045                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.038807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.961193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10586358                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10586358                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      3816407                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3816407                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3816407                       # number of overall hits
system.cpu.icache.overall_hits::total         3816407                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst       239755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         239755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst       239755                       # number of overall misses
system.cpu.icache.overall_misses::total        239755                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3528322990                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3528322990                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3528322990                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3528322990                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      4056162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4056162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4056162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4056162                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.059109                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059109                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.059109                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059109                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14716.368751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14716.368751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14716.368751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14716.368751                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4930                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               198                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.898990                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       211978                       # number of writebacks
system.cpu.icache.writebacks::total            211978                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        27519                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        27519                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        27519                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        27519                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       212236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       212236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       212236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       212236                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3060017490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3060017490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3060017490                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3060017490                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.052324                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.052324                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.052324                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.052324                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14417.994544                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14417.994544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14417.994544                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14417.994544                       # average overall mshr miss latency
system.cpu.icache.replacements                 211978                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3816407                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3816407                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       239755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        239755                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3528322990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3528322990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4056162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4056162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.059109                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059109                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14716.368751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14716.368751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        27519                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        27519                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       212236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       212236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3060017490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3060017490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.052324                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.052324                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14417.994544                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14417.994544                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1023.307326                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4327398                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            213250                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.292605                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    37.022589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   986.284738                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.036155                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.963169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999324                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8324559                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8324559                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   9419005500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst       204932                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        37357                       # number of demand (read+write) hits
system.l2.demand_hits::total                   242289                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       204932                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        37357                       # number of overall hits
system.l2.overall_hits::total                  242289                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6926                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12529                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19455                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6926                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12529                       # number of overall misses
system.l2.overall_misses::total                 19455                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    576407500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1002710500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1579118000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    576407500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1002710500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1579118000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       211858                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        49886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               261744                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       211858                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        49886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              261744                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.032692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.251153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074328                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.032692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.251153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074328                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83223.722206                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80031.167691                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81167.720380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83223.722206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80031.167691                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81167.720380                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10038                       # number of writebacks
system.l2.writebacks::total                     10038                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19454                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    507079500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    877420500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1384500000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    507079500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    877420500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1384500000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.032687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.251153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074325                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.032687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.251153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074325                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73224.476534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70031.167691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71167.883212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73224.476534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70031.167691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71167.883212                       # average overall mshr miss latency
system.l2.replacements                          20068                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37777                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37777                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37777                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       211797                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           211797                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       211797                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       211797                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          206                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           206                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          332                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  332                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          340                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              340                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.023529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.023529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  3562.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3562.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       156000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.023529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.023529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5366                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9510                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    741789500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     741789500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        14876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.639285                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.639285                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78000.998948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78000.998948                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9510                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    646689500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    646689500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.639285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.639285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68000.998948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68000.998948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       204932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             204932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    576407500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    576407500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       211858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         211858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.032692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83223.722206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83223.722206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    507079500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    507079500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.032687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73224.476534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73224.476534                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        31991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         3019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    260921000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    260921000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        35010                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35010                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.086233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86426.300099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86426.300099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         3019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    230731000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    230731000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.086233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76426.300099                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76426.300099                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8187.584894                       # Cycle average of tags in use
system.l2.tags.total_refs                      544283                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28260                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.259837                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     199.445917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1178.161291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       957.006449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2516.043303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3336.927934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.143819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.116822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.307134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.407340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4210264                       # Number of tag accesses
system.l2.tags.data_accesses                  4210264                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000519535750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          600                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          600                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               50623                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9429                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10038                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19454                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10038                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     49                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10038                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.331667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.073369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.571946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              1      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           383     63.83%     64.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           156     26.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            35      5.83%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            19      3.17%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.17%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           600                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.698333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.669427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              395     65.83%     65.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      1.83%     67.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              176     29.33%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      2.67%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           600                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1245056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               642432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    132.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     68.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    9418825000                       # Total gap between requests
system.mem_ctrls.avgGap                     319368.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       443200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       798720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       641216                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 47053799.894266963005                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 84798761.397899165750                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 68076826.157496139407                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6925                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        12529                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10038                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    222029750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    364669000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 226196571500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32062.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29105.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22534027.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       443200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       801856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1245056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       443200                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       443200                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       642432                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       642432                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6925                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        12529                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          19454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10038                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10038                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     47053800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     85131705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        132185505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     47053800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     47053800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     68205927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        68205927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     68205927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     47053800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     85131705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       200391432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                19405                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10019                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1198                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          780                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               222855000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              97025000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          586698750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11484.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30234.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13278                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6284                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.43                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.72                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9858                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   190.987219                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   125.136917                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   224.943447                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4963     50.34%     50.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2644     26.82%     77.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          873      8.86%     86.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          441      4.47%     90.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          257      2.61%     93.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          170      1.72%     94.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           94      0.95%     95.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           80      0.81%     96.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          336      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9858                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1241920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             641216                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              131.852561                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               68.076826                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        34272000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18204615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       67830000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26178300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 743099760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2577673950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1446218880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4913477505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   521.655657                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3733824500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    314340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5370841000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        36142680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        19206495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       70721700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      26120880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 743099760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2539830510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1478062080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4913184105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.624507                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3815981500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    314340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5288684000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10038                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9218                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9510                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9510                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9944                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        58172                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        58172                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  58172                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1887488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1887488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1887488                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19462                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            82212000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          103803750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5545181                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3982036                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       657483                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2979747                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1966517                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     65.996106                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          265724                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          305                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       494836                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        74242                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       420594                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        47607                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     19608099                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       599461                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     15060463                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.252812                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.155387                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      9314442     61.85%     61.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1748413     11.61%     73.46% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       877900      5.83%     79.29% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1150631      7.64%     86.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       638960      4.24%     91.17% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       258150      1.71%     92.88% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       181571      1.21%     94.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       147363      0.98%     95.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       743033      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     15060463                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18867927                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3765847                       # Number of memory references committed
system.switch_cpus.commit.loads               2387393                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1420                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2106050                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             189328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18647055                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        116790                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       164992      0.87%      0.87% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14859429     78.75%     79.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17082      0.09%     79.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2065      0.01%     79.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8582      0.05%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd          822      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        12526      0.07%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           14      0.00%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6358      0.03%     79.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        30171      0.16%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift           30      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            3      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            4      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2358859     12.50%     92.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1283780      6.80%     99.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        28534      0.15%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        94674      0.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18867927                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       743033                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          6644633                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3838865                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           6320581                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        489637                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         608978                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1888424                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         64367                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       45347721                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        257827                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             4143767                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             2265333                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 23567                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  2753                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      7638781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               25741076                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             5545181                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2306483                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               9552469                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         1341358                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                 24                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         3977                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        36027                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          742                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           4056169                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        264724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     17902699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.724916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.471452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         10199236     56.97%     56.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           387047      2.16%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           390094      2.18%     61.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           423018      2.36%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           590706      3.30%     66.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           621395      3.47%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           541576      3.03%     73.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           369205      2.06%     75.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          4380422     24.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     17902699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.294361                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.366443                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             4062992                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 42945                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              231313                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2796198                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         5249                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         4618                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1536921                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         7806                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            114                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  10489175500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         608978                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          7047405                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2966770                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            8                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           6369294                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        910239                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       43041274                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          7267                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          47261                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          10068                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         822048                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     46571699                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           104589593                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         62393110                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            468995                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21340992                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         25230706                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               2                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            2                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            503449                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 52719096                       # The number of ROB reads
system.switch_cpus.rob.writes                79813207                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18867927                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            247245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       211978                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22139                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             340                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14876                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14876                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        212236                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        35010                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       636071                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       150338                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                786409                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     27125440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5610432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               32735872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           20446                       # Total snoops (count)
system.tol2bus.snoopTraffic                    666624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           282530                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007327                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085655                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 280469     99.27%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2052      0.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             282530                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  10489175500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          511918499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         318370464                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75015467                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
