
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035644                       # Number of seconds simulated
sim_ticks                                 35643761799                       # Number of ticks simulated
final_tick                               562610124984                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64699                       # Simulator instruction rate (inst/s)
host_op_rate                                    81636                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1048263                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899468                       # Number of bytes of host memory used
host_seconds                                 34002.69                       # Real time elapsed on the host
sim_insts                                  2199938300                       # Number of instructions simulated
sim_ops                                    2775858253                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1350272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       342784                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1696768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       931328                       # Number of bytes written to this memory
system.physmem.bytes_written::total            931328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10549                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2678                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13256                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7276                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7276                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37882421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9616942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47603505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50275                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53866                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             104142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26128780                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26128780                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26128780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37882421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9616942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               73732285                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85476648                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31083775                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25263604                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121463                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13073127                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12124931                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279011                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89796                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31199688                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172436647                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31083775                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15403942                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37918903                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11389802                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6124955                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15279285                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84464909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.522053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.308084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46546006     55.11%     55.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3332759      3.95%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2682853      3.18%     62.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6551237      7.76%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1766637      2.09%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2280620      2.70%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1654832      1.96%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925595      1.10%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18724370     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84464909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363652                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.017354                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32636453                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5936259                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36467896                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245044                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9179255                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5308520                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42426                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206164048                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        83690                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9179255                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35024479                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1291393                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1127520                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34268706                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3573554                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198900674                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        28641                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1480067                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112298                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          757                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278495682                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928579504                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928579504                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107800062                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40514                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22702                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9803058                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18538505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9444413                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147728                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3008422                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188070099                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38973                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149392303                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290316                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64971636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198521355                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5905                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84464909                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.768691                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888185                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29134407     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18254305     21.61%     56.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11909327     14.10%     70.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8850549     10.48%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7631358      9.03%     89.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3946084      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3382937      4.01%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633313      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722629      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84464909                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874566     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178186     14.48%     85.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177878     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124470724     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125847      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14832493      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7946705      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149392303                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.747756                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230636                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008238                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384770465                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253081341                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145581475                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150622939                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559272                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7304534                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2950                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          633                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2418637                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9179255                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         533523                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80798                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188109072                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       412927                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18538505                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9444413                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22439                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72690                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          633                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1270310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191106                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461416                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147011797                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914147                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2380504                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21649987                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20739889                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7735840                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.719906                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145678595                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145581475                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94859839                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267864464                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.703172                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354134                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65300293                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2125926                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75285654                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631246                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141479                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29050237     38.59%     38.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20962023     27.84%     66.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8534786     11.34%     77.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4791590      6.36%     84.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3919315      5.21%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1590087      2.11%     91.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888197      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949157      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3600262      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75285654                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3600262                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259795122                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385404665                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1011739                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854766                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854766                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169910                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169910                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661352924                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201221882                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190228483                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85476648                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31740841                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25876783                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2120020                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13460980                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12415058                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3425363                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94092                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31764203                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174329472                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31740841                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15840421                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38734938                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11258875                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5170081                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15682442                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1029151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84781935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46046997     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2561354      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4793600      5.65%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4774835      5.63%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2960690      3.49%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2364125      2.79%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1475050      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1381160      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18424124     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84781935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371339                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.039498                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33121815                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5111588                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37207992                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228068                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9112468                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5370505                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209159004                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1393                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9112468                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35527246                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         994764                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       828467                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34984291                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3334695                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201658471                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1386725                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1020063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283180311                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    940771237                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    940771237                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175216808                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107963446                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35924                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17254                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9279320                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18657802                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9518130                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119838                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3436619                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190145325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151498404                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       298039                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64255530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196538868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84781935                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786918                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896548                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28833979     34.01%     34.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18458321     21.77%     55.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12307467     14.52%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7996240      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8417887      9.93%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4072088      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3215514      3.79%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       732155      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       748284      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84781935                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         944339     72.59%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        178879     13.75%     86.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177654     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126723466     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2035281      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17253      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14664321      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8058083      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151498404                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772395                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1300872                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389377648                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254435708                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148033606                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152799276                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       472832                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7235314                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2005                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          345                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2281984                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9112468                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         510541                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90698                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190179833                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       382169                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18657802                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9518130                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17254                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          345                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1328870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1174967                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2503837                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149496278                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13989229                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2002120                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21859970                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21197153                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7870741                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.748972                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148080168                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148033606                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94356824                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        270781015                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.731860                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348462                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102045636                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125648400                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64531824                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2145656                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75669467                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660490                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28508502     37.68%     37.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21289229     28.13%     65.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8844985     11.69%     77.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4407889      5.83%     83.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4404005      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1784854      2.36%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1788835      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       957110      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3684058      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75669467                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102045636                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125648400                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18658630                       # Number of memory references committed
system.switch_cpus1.commit.loads             11422484                       # Number of loads committed
system.switch_cpus1.commit.membars              17254                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18135953                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113199716                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2591578                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3684058                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262165633                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389478850                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 694713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102045636                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125648400                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102045636                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837632                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837632                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.193842                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.193842                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671569229                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205653633                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192138274                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34508                       # number of misc regfile writes
system.l2.replacements                          13256                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1391967                       # Total number of references to valid blocks.
system.l2.sampled_refs                          78792                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.666349                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         14137.646532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.756990                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5311.914047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.955172                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1367.342185                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             25.998362                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          26299.069770                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            116.313717                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18250.003226                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.215723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000210                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.081053                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.020864                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000397                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.401292                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001775                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.278473                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        61983                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        36844                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   98827                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36353                       # number of Writeback hits
system.l2.Writeback_hits::total                 36353                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        61983                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        36844                       # number of demand (read+write) hits
system.l2.demand_hits::total                    98827                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        61983                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        36844                       # number of overall hits
system.l2.overall_hits::total                   98827                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10549                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2678                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13256                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10549                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2678                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13256                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10549                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2678                       # number of overall misses
system.l2.overall_misses::total                 13256                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       561960                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    540082372                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       644798                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    147806399                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       689095529                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       561960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    540082372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       644798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    147806399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        689095529                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       561960                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    540082372                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       644798                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    147806399                       # number of overall miss cycles
system.l2.overall_miss_latency::total       689095529                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72532                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39522                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112083                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36353                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36353                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72532                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39522                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112083                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72532                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39522                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112083                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.145439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.067760                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.118269                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.145439                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.067760                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118269                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.145439                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.067760                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118269                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        40140                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51197.494739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42986.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55192.830097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51983.669961                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        40140                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51197.494739                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42986.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55192.830097                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51983.669961                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        40140                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51197.494739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42986.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55192.830097                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51983.669961                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7276                       # number of writebacks
system.l2.writebacks::total                      7276                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10549                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2678                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13256                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13256                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13256                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       479940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    478893735                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       557789                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    132352036                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    612283500                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       479940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    478893735                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       557789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    132352036                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    612283500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       479940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    478893735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       557789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    132352036                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    612283500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.145439                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.067760                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.118269                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.145439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.067760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.118269                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.145439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.067760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118269                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34281.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45397.074130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37185.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49421.970127                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46189.159626                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34281.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45397.074130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37185.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49421.970127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46189.159626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34281.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45397.074130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37185.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49421.970127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46189.159626                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995747                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015286886                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042830.756539                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995747                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15279269                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15279269                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15279269                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15279269                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15279269                       # number of overall hits
system.cpu0.icache.overall_hits::total       15279269                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       742428                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       742428                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       742428                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       742428                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       742428                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       742428                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15279285                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15279285                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15279285                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15279285                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15279285                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15279285                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46401.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46401.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46401.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46401.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46401.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46401.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       591249                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       591249                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       591249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       591249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       591249                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       591249                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42232.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42232.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42232.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42232.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42232.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42232.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72532                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180563725                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72788                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2480.679851                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515210                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484790                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900450                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099550                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10571960                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10571960                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22042                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22042                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564665                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564665                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564665                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564665                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153765                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153765                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153765                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153765                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153765                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153765                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4252132299                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4252132299                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4252132299                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4252132299                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4252132299                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4252132299                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725725                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725725                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718430                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718430                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718430                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718430                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014336                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014336                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008678                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008678                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008678                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008678                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27653.447137                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27653.447137                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27653.447137                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27653.447137                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27653.447137                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27653.447137                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24919                       # number of writebacks
system.cpu0.dcache.writebacks::total            24919                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81233                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81233                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81233                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81233                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81233                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81233                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72532                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72532                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72532                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72532                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1056823124                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1056823124                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1056823124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1056823124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1056823124                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1056823124                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004094                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004094                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004094                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004094                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14570.439585                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14570.439585                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14570.439585                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14570.439585                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14570.439585                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14570.439585                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997292                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013582733                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2184445.545259                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997292                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15682424                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15682424                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15682424                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15682424                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15682424                       # number of overall hits
system.cpu1.icache.overall_hits::total       15682424                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       849347                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       849347                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       849347                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       849347                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       849347                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       849347                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15682442                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15682442                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15682442                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15682442                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15682442                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15682442                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47185.944444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47185.944444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47185.944444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47185.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47185.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47185.944444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       660468                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       660468                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       660468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       660468                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       660468                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       660468                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44031.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44031.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44031.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44031.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44031.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44031.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39522                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169239995                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39778                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4254.612977                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.754758                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.245242                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905292                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094708                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10675592                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10675592                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7202197                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7202197                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17254                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17254                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17254                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17254                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17877789                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17877789                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17877789                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17877789                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102772                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102772                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102772                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102772                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102772                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102772                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2797565654                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2797565654                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2797565654                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2797565654                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2797565654                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2797565654                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10778364                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10778364                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7202197                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7202197                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17980561                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17980561                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17980561                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17980561                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009535                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009535                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005716                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005716                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005716                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005716                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27221.087981                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27221.087981                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27221.087981                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27221.087981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27221.087981                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27221.087981                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11434                       # number of writebacks
system.cpu1.dcache.writebacks::total            11434                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63250                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63250                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63250                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63250                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63250                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63250                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39522                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39522                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39522                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39522                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39522                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39522                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    414738864                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    414738864                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    414738864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    414738864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    414738864                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    414738864                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003667                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002198                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002198                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002198                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002198                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10493.873387                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10493.873387                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10493.873387                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10493.873387                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10493.873387                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10493.873387                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
