#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Nov 29 10:12:12 2023
# Process ID: 13184
# Current directory: D:/elec3342/Current - FPGA/elec3342-music-decoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4820 D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.xpr
# Log file: D:/elec3342/Current - FPGA/elec3342-music-decoder/vivado.log
# Journal file: D:/elec3342/Current - FPGA/elec3342-music-decoder\vivado.jou
# Running On: Arnav-G15, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 25132 MB
#-----------------------------------------------------------
start_gui
open_project {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/elec3342/Current/elec3342-music-decoder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.2' used to customize the IP 'clk_wiz_0' do not match.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.793 ; gain = 198.988
update_compile_order -fileset sources_1
open_hw_manager
set_property top sim_top [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{D:/elec3342/Current - Simulation/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/xsim.dir/sim_top_tb_behav/xsim.mem}}
export_ip_user_files -of_objects  [get_files {{D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/sim_top_tb_behav/xsim.mem}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/sim_top_tb_behav/xsim.mem}}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/sim_top_tb/input_wave" to the wave window because it has 1920000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: Simulation object /sim_top_tb/file_VECTORS was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1834.629 ; gain = 22.730
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1834.629 ; gain = 36.316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1834.629 ; gain = 54.234
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sim_top_tb/sim_top_inst/mcdecoder_inst}} 
save_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}}
set_property xsim.view {{D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: xsimkernel Simulation Memory Usage: 25592 KB (Peak: 25592 KB), Simulation CPU Usage: 23905 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 1834.629 ; gain = 0.000
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1834.629 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 1834.629 ; gain = 0.000
run 10 ms
save_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
current_wave_config {sim_top_tb_behav.wcfg}
D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg
add_wave {{/sim_top_tb/sim_top_inst}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 32380 KB (Peak: 32380 KB), Simulation CPU Usage: 26906 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 2879.336 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2879.336 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 2879.336 ; gain = 0.000
run 10 ms
save_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
save_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
save_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
set_property -name {xsim.simulate.runtime} -value {4865us} -objects [get_filesets sim_1]
close_sim
INFO: xsimkernel Simulation Memory Usage: 33012 KB (Peak: 33012 KB), Simulation CPU Usage: 24280 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4865us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2922.660 ; gain = 0.000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2922.660 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4865us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2922.660 ; gain = 0.000
save_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
save_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
save_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
save_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
synth_design -top sim_top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top sim_top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23908
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2922.660 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'sim_top' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:44]
INFO: [Synth 8-3491] module 'symb_det' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:5' bound to instance 'symb_det_inst' of component 'symb_det' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'symb_det' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:15]
INFO: [Synth 8-226] default block is never used [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:53]
WARNING: [Synth 8-614] signal 'last_note_clk' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:50]
WARNING: [Synth 8-614] signal 'signed_adc_last' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:50]
WARNING: [Synth 8-614] signal 'freq_counter' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'symb_det' (1#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd:15]
WARNING: [Synth 8-5640] Port 'led' is missing in component declaration [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:53]
INFO: [Synth 8-3491] module 'mcdecoder' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:3' bound to instance 'mcdecoder_inst' of component 'mcdecoder' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'mcdecoder' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:16]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:39]
WARNING: [Synth 8-614] signal 'note_order' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:39]
WARNING: [Synth 8-614] signal 'valid_buffer' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:39]
WARNING: [Synth 8-614] signal 'note_byte' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:39]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:39]
WARNING: [Synth 8-614] signal 'note_byte' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'mcdecoder' (2#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd:16]
INFO: [Synth 8-3491] module 'myuart' declared at 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:5' bound to instance 'myuart_inst' of component 'myuart' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'myuart' [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:17]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:48]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:48]
WARNING: [Synth 8-614] signal 'din_buffer' is read in the process but is not in the sensitivity list [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'myuart' (3#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sim_top' (4#1) [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2922.660 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 29 10:25:47 2023
| Host         : Arnav-G15 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-6 | 1            | 0        |
| INFER-1  | 5            | 0        |
| RESET-2  | 10           | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for dout_reg. 
RTL Name 'dout_reg', Hierarchy 'mcdecoder', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd', Line 106.
WARNING: [Synth 37-103] [RESET-2]Register note_byte_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'note_byte_reg', Hierarchy 'mcdecoder', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd', Line 25.
WARNING: [Synth 37-103] [RESET-2]Register note_order_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'note_order_reg', Hierarchy 'mcdecoder', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd', Line 25.
WARNING: [Synth 37-103] [RESET-2]Register valid_buffer_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'valid_buffer_reg', Hierarchy 'mcdecoder', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd', Line 25.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for busy_reg. 
RTL Name 'busy_reg', Hierarchy 'myuart', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd', Line 107.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for din_buffer_reg. 
RTL Name 'din_buffer_reg', Hierarchy 'myuart', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd', Line 54.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for sout_reg. 
RTL Name 'sout_reg', Hierarchy 'myuart', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd', Line 106.
WARNING: [Synth 37-103] [RESET-2]Register baudcounter_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'baudcounter_reg', Hierarchy 'myuart', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd', Line 23.
WARNING: [Synth 37-103] [RESET-2]Register bitposition_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'bitposition_reg', Hierarchy 'myuart', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd', Line 23.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'error' was assigned but not read. 
RTL Name 'error', Hierarchy 'sim_top', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd', Line 77.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for symbol_out_reg. 
RTL Name 'symbol_out_reg', Hierarchy 'symb_det', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd', Line 81.
WARNING: [Synth 37-103] [RESET-2]Register freq_counter_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'freq_counter_reg', Hierarchy 'symb_det', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd', Line 26.
WARNING: [Synth 37-103] [RESET-2]Register last_note_clk_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'last_note_clk_reg', Hierarchy 'symb_det', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd', Line 26.
WARNING: [Synth 37-103] [RESET-2]Register note_clk_counter_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'note_clk_counter_reg', Hierarchy 'symb_det', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd', Line 26.
WARNING: [Synth 37-103] [RESET-2]Register note_clk_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'note_clk_reg', Hierarchy 'symb_det', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd', Line 26.
WARNING: [Synth 37-103] [RESET-2]Register signed_adc_last_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'signed_adc_last_reg', Hierarchy 'symb_det', File 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd', Line 26.
INFO: [Synth 37-85] Total of 16 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2922.660 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2922.660 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp with file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/sys_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Nov 29 10:27:54 2023] Launched synth_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 10:27:54 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top sys_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top sys_top [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp with file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/sim_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Nov 29 10:30:02 2023] Launched synth_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 10:30:02 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B035A6A
set_property PROGRAM.FILE {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/sys_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/sys_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp with file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/sys_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Nov 29 10:52:10 2023] Launched synth_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 10:52:10 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/sys_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/sys_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp with file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/sys_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Nov 29 10:56:04 2023] Launched synth_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 10:56:04 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/sys_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp with file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/sys_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Nov 29 11:19:26 2023] Launched synth_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 11:19:26 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/sys_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp with file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/sys_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Nov 29 11:22:43 2023] Launched synth_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 11:22:43 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Nov 29 11:22:45 2023] Launched synth_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 11:22:45 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/sys_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp with file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/sys_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Nov 29 11:25:01 2023] Launched synth_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 11:25:01 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files {{D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/info_wave.txt}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/info_wave.txt}}
file delete -force {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/info_wave.txt}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/varsh/Downloads/elec3342_prj_tmpl/tb/info_wave.txt
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sys_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-3661] Failed to remove file:D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt
WARNING: [Vivado 12-3661] Failed to remove file:D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/sim_top_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/xelab.pb
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sys_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvlog --relax -prj sys_top_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sys_top_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/adccntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adccntrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_div'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sys_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sys_top'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sys_top_behav xil_defaultlib.sys_top xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sys_top_behav xil_defaultlib.sys_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3353] formal port 'reset' has no actual or default value [D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl:172]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2922.660 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top sim_top [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top sim_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 33016 KB (Peak: 33016 KB), Simulation CPU Usage: 26750 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4865us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2922.660 ; gain = 0.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2922.660 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4865us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 2922.660 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 32948 KB (Peak: 32948 KB), Simulation CPU Usage: 28280 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2922.660 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 2922.660 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 2922.660 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 32948 KB (Peak: 32948 KB), Simulation CPU Usage: 30812 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/elec3342/Current - FPGA/elec3342-music-decoder/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4865us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2922.660 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 2922.660 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4865us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 2922.660 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/utils_1/imports/synth_1/sys_top.dcp with file D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/sys_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Nov 29 11:53:53 2023] Launched synth_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 11:53:53 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

set_property top sys_top [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
set_property top sys_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Nov 29 11:54:16 2023] Launched synth_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 11:54:16 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/clk_wiz_0_synth_1

INFO: [Project 1-386] Moving file 'D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
INFO: [IP_Flow 19-3420] Updated clk_wiz_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/elec3342/Current - FPGA/elec3342-music-decoder/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Wed Nov 29 11:56:03 2023] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/clk_wiz_0_synth_1/runme.log
synth_1: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/synth_1/runme.log
[Wed Nov 29 11:56:03 2023] Launched impl_1...
Run output will be captured here: D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sim_1\imports\tb\sim_top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\elec3342\Current - FPGA\elec3342-music-decoder\elec3342-music-decoder.srcs\sources_1\imports\rtl\symb_det.vhd:]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/elec3342/Current - FPGA/elec3342-music-decoder/elec3342-music-decoder.runs/impl_1/sys_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
