[{"name":"范育成","email":"skystar@ntut.edu.tw","latestUpdate":"2009-09-20 10:59:07","objective":"此課程之目標為前瞻性數位積體電路後段設計流程整合實務, 可訓練學生熟悉使用晶片設計流程, 以完成晶片後段設計之實務。\n課程內容包含:\n1. Design Flow Overview\n2. RTL Design in Verilog\n3. Basic placement &amp; routing\n4. Post Layout Simulation\n5. LVS &amp; DRC &amp; ERC\n6. Time-Mill and Power-Mill Post Layout Simulation\n7. Module Compiler\n8. Physical Compiler\n9. Clock Tree Synthesis, Zero Skew Routing\n10. Scan Chain Optimization/Reordering\n11. Constraint driven placement &amp;routing\n12. Buffer/wire sizing\n13. Cell library creation\n14. Verilog code design\n15. Pre_simulation\n16. LVS &amp; DRC &amp; ERC Flow\n17. Time-Mill and Power-Mill Post Layout Simulation Flow\n18. Design examples\n19. placement &amp;routing flow","schedule":"1. Design Flow Overview (1) \n2. Design Flow Overview (2)\n3. RTL Design in Verilog (1) \n4. RTL Design in Verilog (2)\n5. Logic Synthesis (1)\n6. Logic Synthesis (2)\n7. Logic Synthesis (3)\n8. Basic placement &amp; routing (1)\n9. Basic placement &amp; routing (2)\n10. Basic placement &amp; routing(3) \n11. Post Layout Simulation \n12. Module Compiler \n13. Physical Compiler \n14. Clock Tree Synthesis, Zero Skew Routing \n15. Scan Chain Optimization/Reordering \n16. Constraint driven placement &amp;routing \n17. Buffer/wire sizing \n18. Cell library creation","scorePolicy":"1.期中考         40%\n2.作業           30%  \n3.期末報告       30%\n","materials":"1.教育部SOC教改計畫教材\n2.CIC講義   \n","foreignLanguageTextbooks":false}]
