#!/usr/bin/env python3
"""
AXIUART Protocol Debug Tool
AXIUARTãƒ—ãƒ­ãƒˆã‚³ãƒ«ã§FPGAã¨ã®é€šä¿¡ã‚’ãƒ‡ãƒãƒƒã‚°ã™ã‚‹ãƒ„ãƒ¼ãƒ«
"""

import serial
import time
import sys
import os

# CRC-8è¨ˆç®—
def calculate_crc8(data):
    """CRC-8è¨ˆç®— (å¤šé …å¼0x07)"""
    crc = 0x00
    for byte in data:
        crc ^= byte
        for _ in range(8):
            if crc & 0x80:
                crc = (crc << 1) ^ 0x07
            else:
                crc <<= 1
            crc &= 0xFF
    return crc

def create_read_frame(address):
    """èª­ã¿å–ã‚Šãƒ•ãƒ¬ãƒ¼ãƒ ä½œæˆ"""
    frame = bytearray()
    frame.append(0xA5)  # SOF
    frame.append(0x80)  # CMD (READ, 32bit)
    frame.extend(address.to_bytes(4, 'little'))  # Address (little endian)
    
    # CRCè¨ˆç®— (SOFé™¤ã)
    crc = calculate_crc8(frame[1:])
    frame.append(crc)
    
    return bytes(frame)

def parse_response_frame(data):
    """å¿œç­”ãƒ•ãƒ¬ãƒ¼ãƒ è§£æ"""
    if len(data) < 2:
        return None, "ãƒ‡ãƒ¼ã‚¿ãŒçŸ­ã™ãã¾ã™"
    
    if data[0] != 0x5A:
        return None, f"ä¸æ­£ãªSOF: 0x{data[0]:02X}"
    
    status = data[1]
    
    if len(data) < 7:  # SOF + STATUS + DATA(4) + CRC
        return None, "ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ¬ãƒ¼ãƒ ãŒçŸ­ã™ãã¾ã™"
    
    data_bytes = data[2:6]
    received_crc = data[6]
    
    # CRCæ¤œè¨¼
    calc_crc = calculate_crc8(data[1:6])
    if calc_crc != received_crc:
        return None, f"CRCã‚¨ãƒ©ãƒ¼: è¨ˆç®—å€¤=0x{calc_crc:02X}, å—ä¿¡å€¤=0x{received_crc:02X}"
    
    value = int.from_bytes(data_bytes, 'little')
    return {"status": status, "value": value}, None

def test_fpga_protocol(port_name="COM3", timeout=2.0):
    """FPGAãƒ—ãƒ­ãƒˆã‚³ãƒ«ãƒ†ã‚¹ãƒˆ"""
    print(f"ğŸ”Œ FPGA ãƒ—ãƒ­ãƒˆã‚³ãƒ«ãƒ†ã‚¹ãƒˆ - {port_name}")
    print("=" * 50)
    
    try:
        # ãƒãƒ¼ãƒˆé–‹æ”¾
        ser = serial.Serial(
            port=port_name,
            baudrate=115200,
            bytesize=8,
            parity='N',
            stopbits=1,
            timeout=timeout,
            rtscts=False,
            dsrdtr=False
        )
        
        print(f"âœ… ãƒãƒ¼ãƒˆé–‹æ”¾æˆåŠŸ")
        print(f"   ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ: {timeout}ç§’")
        
        # ãƒãƒƒãƒ•ã‚¡ã‚¯ãƒªã‚¢
        ser.reset_input_buffer()
        ser.reset_output_buffer()
        
        # ãƒ†ã‚¹ãƒˆå¯¾è±¡ãƒ¬ã‚¸ã‚¹ã‚¿
        test_registers = [
            (0x1000, "VERSION"),
            (0x1004, "STATUS"),
            (0x1008, "CONTROL"),
            (0x100C, "CONFIG")
        ]
        
        results = []
        
        for address, name in test_registers:
            print(f"\nğŸ“‹ {name} ãƒ¬ã‚¸ã‚¹ã‚¿ãƒ†ã‚¹ãƒˆ (0x{address:04X})")
            print("-" * 30)
            
            # ãƒ•ãƒ¬ãƒ¼ãƒ ä½œæˆ
            frame = create_read_frame(address)
            print(f"é€ä¿¡ãƒ•ãƒ¬ãƒ¼ãƒ : {frame.hex().upper()}")
            
            # é€ä¿¡
            start_time = time.time()
            ser.write(frame)
            ser.flush()
            print("âœ… ãƒ•ãƒ¬ãƒ¼ãƒ é€ä¿¡å®Œäº†")
            
            # å¿œç­”å¾…æ©Ÿ
            print("â³ å¿œç­”å¾…æ©Ÿä¸­...")
            response_data = bytearray()
            
            # ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆã¾ã§å—ä¿¡
            while True:
                if ser.in_waiting > 0:
                    new_data = ser.read(ser.in_waiting)
                    response_data.extend(new_data)
                    print(f"ğŸ“¥ å—ä¿¡ãƒ‡ãƒ¼ã‚¿è¿½åŠ : {new_data.hex().upper()}")
                
                # å®Œå…¨ãªãƒ•ãƒ¬ãƒ¼ãƒ ã‹ãƒã‚§ãƒƒã‚¯
                if len(response_data) >= 7:
                    break
                
                # ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆãƒã‚§ãƒƒã‚¯
                if time.time() - start_time > timeout:
                    print("â° ã‚¿ã‚¤ãƒ ã‚¢ã‚¦ãƒˆ")
                    break
                
                time.sleep(0.01)  # 10mså¾…æ©Ÿ
            
            end_time = time.time()
            response_time = (end_time - start_time) * 1000
            
            print(f"ğŸ“¥ å—ä¿¡ãƒ‡ãƒ¼ã‚¿åˆè¨ˆ: {response_data.hex().upper()}")
            print(f"â±ï¸  å¿œç­”æ™‚é–“: {response_time:.1f}ms")
            
            # å¿œç­”è§£æ
            if len(response_data) > 0:
                result, error = parse_response_frame(response_data)
                if result:
                    print(f"âœ… è§£ææˆåŠŸ")
                    print(f"   ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹: 0x{result['status']:02X}")
                    print(f"   å€¤: 0x{result['value']:08X}")
                    results.append((name, address, result['value'], response_time, True))
                else:
                    print(f"âŒ è§£æã‚¨ãƒ©ãƒ¼: {error}")
                    results.append((name, address, None, response_time, False))
            else:
                print("âŒ å¿œç­”ãªã—")
                results.append((name, address, None, response_time, False))
            
            time.sleep(0.1)  # æ¬¡ã®ãƒ†ã‚¹ãƒˆã¾ã§100mså¾…æ©Ÿ
        
        ser.close()
        
        # çµæœã‚µãƒãƒªãƒ¼
        print(f"\nğŸ“Š ãƒ†ã‚¹ãƒˆçµæœã‚µãƒãƒªãƒ¼")
        print("=" * 50)
        successful = 0
        for name, addr, value, resp_time, success in results:
            status = "âœ…" if success else "âŒ"
            if success:
                print(f"{status} {name:8} (0x{addr:04X}): 0x{value:08X} ({resp_time:.1f}ms)")
                successful += 1
            else:
                print(f"{status} {name:8} (0x{addr:04X}): å¤±æ•— ({resp_time:.1f}ms)")
        
        print(f"\næˆåŠŸç‡: {successful}/{len(results)} ({successful/len(results)*100:.1f}%)")
        
        return results
        
    except Exception as e:
        print(f"âŒ ã‚¨ãƒ©ãƒ¼: {e}")
        return []

def main():
    """ãƒ¡ã‚¤ãƒ³é–¢æ•°"""
    print("ğŸš€ AXIUART Protocol Debug Tool")
    print("=" * 60)
    print(f"å®Ÿè¡Œæ™‚åˆ»: {time.strftime('%Y-%m-%d %H:%M:%S')}")
    
    # COM3ã§ãƒ†ã‚¹ãƒˆå®Ÿè¡Œ
    results = test_fpga_protocol("COM3", timeout=3.0)
    
    if not results:
        print("\nâŒ ãƒ†ã‚¹ãƒˆã‚’å®Ÿè¡Œã§ãã¾ã›ã‚“ã§ã—ãŸ")
    elif any(r[4] for r in results):
        print("\nğŸ‰ ä¸€éƒ¨ã¾ãŸã¯ã™ã¹ã¦ã®ãƒ†ã‚¹ãƒˆãŒæˆåŠŸã—ã¾ã—ãŸï¼")
    else:
        print("\nâš ï¸  ã™ã¹ã¦ã®ãƒ†ã‚¹ãƒˆãŒå¤±æ•—ã—ã¾ã—ãŸã€‚FPGA ã®çŠ¶æ…‹ã‚’ç¢ºèªã—ã¦ãã ã•ã„ã€‚")
    
    print("\nğŸ’¡ FPGAãŒå¿œç­”ã—ãªã„å ´åˆã®ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆ:")
    print("   1. FPGA ã®é›»æºã¨ãƒªã‚»ãƒƒãƒˆçŠ¶æ…‹")
    print("   2. UART æ¥ç¶šã¨ãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆè¨­å®š")
    print("   3. FPGA å†…ã® AXIUART ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®å‹•ä½œ")
    print("   4. ã‚¯ãƒ­ãƒƒã‚¯ä¾›çµ¦ã¨ã‚¿ã‚¤ãƒŸãƒ³ã‚°")
    
    print("\nâœ¨ ãƒ‡ãƒãƒƒã‚°å®Œäº†")

if __name__ == "__main__":
    try:
        main()
    except KeyboardInterrupt:
        print("\n\nâ¹ï¸  ãƒ¦ãƒ¼ã‚¶ãƒ¼ã«ã‚ˆã‚Šãƒ†ã‚¹ãƒˆãŒä¸­æ–­ã•ã‚Œã¾ã—ãŸ")
    except Exception as e:
        print(f"\nâŒ äºˆæœŸã—ãªã„ã‚¨ãƒ©ãƒ¼: {e}")
        import traceback
        traceback.print_exc()