/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 328 192)
	(text "regFile" (rect 5 0 30 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "rst_n" (rect 0 0 21 12)(font "Arial" ))
		(text "rst_n" (rect 21 27 42 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "rd_num1[reg_addrwidth-1..0]" (rect 0 0 112 12)(font "Arial" ))
		(text "rd_num1[reg_addrwidth-1..0]" (rect 21 59 133 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "rd_num2[reg_addrwidth-1..0]" (rect 0 0 113 12)(font "Arial" ))
		(text "rd_num2[reg_addrwidth-1..0]" (rect 21 75 134 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "wr_num[reg_addrwidth-1..0]" (rect 0 0 109 12)(font "Arial" ))
		(text "wr_num[reg_addrwidth-1..0]" (rect 21 91 130 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "wr_data[reg_dwidth-1..0]" (rect 0 0 95 12)(font "Arial" ))
		(text "wr_data[reg_dwidth-1..0]" (rect 21 107 116 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "wr_en" (rect 0 0 24 12)(font "Arial" ))
		(text "wr_en" (rect 21 123 45 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 312 32)
		(output)
		(text "rd_data1[reg_dwidth-1..0]" (rect 0 0 97 12)(font "Arial" ))
		(text "rd_data1[reg_dwidth-1..0]" (rect 194 27 291 39)(font "Arial" ))
		(line (pt 312 32)(pt 296 32)(line_width 3))
	)
	(port
		(pt 312 48)
		(output)
		(text "rd_data2[reg_dwidth-1..0]" (rect 0 0 99 12)(font "Arial" ))
		(text "rd_data2[reg_dwidth-1..0]" (rect 192 43 291 55)(font "Arial" ))
		(line (pt 312 48)(pt 296 48)(line_width 3))
	)
	(parameter
		"reg_num"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"reg_addrwidth"
		"5"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"reg_dwidth"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 296 160)(line_width 1))
	)
	(annotation_block (parameter)(rect 328 -64 428 16))
)
