Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun 20 20:33:35 2024
| Host         : ispc_JPH245YLRX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 2 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.011     -455.756                     33                   97        0.149        0.000                      0                   97        3.000        0.000                       0                   103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0      -16.011     -455.756                     33                   97        0.149        0.000                      0                   97        4.500        0.000                       0                    99  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           33  Failing Endpoints,  Worst Slack      -16.011ns,  Total Violation     -455.756ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.011ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.921ns  (logic 8.948ns (34.520%)  route 16.973ns (65.480%))
  Logic Levels:           44  (CARRY4=17 LUT2=3 LUT3=2 LUT4=5 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 7.872 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550    -1.457    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=11, routed)          0.550    -0.452    design_1_i/fadd_wrap_0/inst/u1/x2[29]
    SLICE_X53Y67         LUT4 (Prop_lut4_I0_O)        0.124    -0.328 f  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11/O
                         net (fo=2, routed)           0.167    -0.161    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.037 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_9/O
                         net (fo=8, routed)           0.618     0.581    design_1_i/fadd_wrap_0/inst/u1/x2_23_sn_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124     0.705 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.237 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry/CO[3]
                         net (fo=41, routed)          1.057     2.294    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I1_O)        0.150     2.444 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     2.927 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/fadd_wrap_0/inst/u1/de10_carry_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry__0/O[1]
                         net (fo=28, routed)          0.736     3.997    design_1_i/fadd_wrap_0/inst/u1/de10_carry__0_n_6
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.303     4.300 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19/O
                         net (fo=34, routed)          0.692     4.992    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.116 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11/O
                         net (fo=52, routed)          0.612     5.728    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72/O
                         net (fo=4, routed)           0.810     6.662    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.786 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41/O
                         net (fo=3, routed)           0.442     7.228    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.622     7.973    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60/O
                         net (fo=2, routed)           0.349     8.446    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.570 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     8.570    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.968    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.082    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.310    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.424    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.777 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_10/O[2]
                         net (fo=115, routed)         0.744    10.521    design_1_i/fadd_wrap_0/inst/u1/O[0]
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.302    10.823 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57/O
                         net (fo=1, routed)           0.426    11.250    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.374 f  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28/O
                         net (fo=6, routed)           0.704    12.077    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.201 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50/O
                         net (fo=1, routed)           0.162    12.363    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26/O
                         net (fo=1, routed)           0.855    13.342    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13/O
                         net (fo=42, routed)          0.426    13.892    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13_n_0
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.016 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7/O
                         net (fo=1, routed)           0.000    14.016    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.549    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.788 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/O[2]
                         net (fo=6, routed)           0.800    15.588    design_1_i/fadd_wrap_0/inst/u1/eyf[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.301    15.889 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.305    16.194    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.318 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=62, routed)          0.550    16.868    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.992 r  design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.101    18.093    design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.217 r  design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.307    18.524    design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.648 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1/O
                         net (fo=1, routed)           0.000    18.648    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.049    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.163    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.277    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.391    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.725 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3/O[1]
                         net (fo=2, routed)           0.829    20.554    design_1_i/fadd_wrap_0/inst/u1/myr0[18]
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.303    20.857 r  design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2/O
                         net (fo=2, routed)           0.697    21.554    design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.678 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/O
                         net (fo=3, routed)           1.016    22.695    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I2_O)        0.124    22.819 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3/O
                         net (fo=11, routed)          0.741    23.560    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.124    23.684 f  design_1_i/fadd_wrap_0/inst/u1/ovf_INST_0_i_1/O
                         net (fo=1, routed)           0.656    24.340    design_1_i/fadd_wrap_0/inst/u1/ovf_INST_0_i_1_n_0
    SLICE_X57Y75         LUT5 (Prop_lut5_I0_O)        0.124    24.464 r  design_1_i/fadd_wrap_0/inst/u1/ovf_INST_0/O
                         net (fo=1, routed)           0.000    24.464    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[0]
    SLICE_X57Y75         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.426     7.872    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y75         FDRE                                         r  design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.624     8.497    
                         clock uncertainty           -0.074     8.422    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.031     8.453    design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                         -24.464    
  -------------------------------------------------------------------
                         slack                                -16.011    

Slack (VIOLATED) :        -15.594ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.621ns  (logic 9.168ns (35.783%)  route 16.453ns (64.217%))
  Logic Levels:           46  (CARRY4=18 LUT2=3 LUT3=2 LUT4=4 LUT5=5 LUT6=14)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550    -1.457    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=11, routed)          0.550    -0.452    design_1_i/fadd_wrap_0/inst/u1/x2[29]
    SLICE_X53Y67         LUT4 (Prop_lut4_I0_O)        0.124    -0.328 f  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11/O
                         net (fo=2, routed)           0.167    -0.161    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.037 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_9/O
                         net (fo=8, routed)           0.618     0.581    design_1_i/fadd_wrap_0/inst/u1/x2_23_sn_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124     0.705 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.237 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry/CO[3]
                         net (fo=41, routed)          1.057     2.294    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I1_O)        0.150     2.444 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     2.927 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/fadd_wrap_0/inst/u1/de10_carry_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry__0/O[1]
                         net (fo=28, routed)          0.736     3.997    design_1_i/fadd_wrap_0/inst/u1/de10_carry__0_n_6
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.303     4.300 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19/O
                         net (fo=34, routed)          0.692     4.992    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.116 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11/O
                         net (fo=52, routed)          0.612     5.728    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72/O
                         net (fo=4, routed)           0.810     6.662    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.786 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41/O
                         net (fo=3, routed)           0.442     7.228    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.622     7.973    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60/O
                         net (fo=2, routed)           0.349     8.446    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.570 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     8.570    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.968    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.082    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.310    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.424    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.777 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_10/O[2]
                         net (fo=115, routed)         0.744    10.521    design_1_i/fadd_wrap_0/inst/u1/O[0]
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.302    10.823 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57/O
                         net (fo=1, routed)           0.426    11.250    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.374 f  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28/O
                         net (fo=6, routed)           0.704    12.077    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.201 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50/O
                         net (fo=1, routed)           0.162    12.363    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26/O
                         net (fo=1, routed)           0.855    13.342    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13/O
                         net (fo=42, routed)          0.426    13.892    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13_n_0
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.016 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7/O
                         net (fo=1, routed)           0.000    14.016    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.549    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.788 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/O[2]
                         net (fo=6, routed)           0.800    15.588    design_1_i/fadd_wrap_0/inst/u1/eyf[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.301    15.889 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.305    16.194    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.318 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=62, routed)          0.550    16.868    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.992 r  design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.101    18.093    design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.217 r  design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.307    18.524    design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.648 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1/O
                         net (fo=1, routed)           0.000    18.648    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.049    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.163    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.277    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.391    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.505 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.505    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.818 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__4/O[3]
                         net (fo=6, routed)           0.341    20.159    design_1_i/fadd_wrap_0/inst/u1/myr0[24]
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.306    20.465 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_2/O
                         net (fo=31, routed)          1.033    21.498    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_2_n_0
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.124    21.622 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_6/O
                         net (fo=5, routed)           0.642    22.263    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_6_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I1_O)        0.124    22.387 f  design_1_i/fadd_wrap_0/inst/u1/ovf_INST_0_i_11/O
                         net (fo=1, routed)           0.395    22.783    design_1_i/fadd_wrap_0/inst/u1/ovf_INST_0_i_11_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I5_O)        0.124    22.907 r  design_1_i/fadd_wrap_0/inst/u1/ovf_INST_0_i_3/O
                         net (fo=2, routed)           0.723    23.630    design_1_i/fadd_wrap_0/inst/u1/ovf_INST_0_i_3_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I5_O)        0.124    23.754 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.286    24.040    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_3_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.164 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0/O
                         net (fo=1, routed)           0.000    24.164    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[31]
    SLICE_X60Y76         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.493     7.939    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X60Y76         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.624     8.564    
                         clock uncertainty           -0.074     8.489    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.081     8.570    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                         -24.164    
  -------------------------------------------------------------------
                         slack                                -15.594    

Slack (VIOLATED) :        -15.213ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.240ns  (logic 8.824ns (34.960%)  route 16.416ns (65.040%))
  Logic Levels:           43  (CARRY4=17 LUT2=3 LUT3=2 LUT4=5 LUT5=4 LUT6=12)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550    -1.457    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=11, routed)          0.550    -0.452    design_1_i/fadd_wrap_0/inst/u1/x2[29]
    SLICE_X53Y67         LUT4 (Prop_lut4_I0_O)        0.124    -0.328 f  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11/O
                         net (fo=2, routed)           0.167    -0.161    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.037 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_9/O
                         net (fo=8, routed)           0.618     0.581    design_1_i/fadd_wrap_0/inst/u1/x2_23_sn_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124     0.705 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.237 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry/CO[3]
                         net (fo=41, routed)          1.057     2.294    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I1_O)        0.150     2.444 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     2.927 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/fadd_wrap_0/inst/u1/de10_carry_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry__0/O[1]
                         net (fo=28, routed)          0.736     3.997    design_1_i/fadd_wrap_0/inst/u1/de10_carry__0_n_6
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.303     4.300 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19/O
                         net (fo=34, routed)          0.692     4.992    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.116 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11/O
                         net (fo=52, routed)          0.612     5.728    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72/O
                         net (fo=4, routed)           0.810     6.662    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.786 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41/O
                         net (fo=3, routed)           0.442     7.228    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.622     7.973    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60/O
                         net (fo=2, routed)           0.349     8.446    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.570 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     8.570    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.968    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.082    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.310    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.424    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.777 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_10/O[2]
                         net (fo=115, routed)         0.744    10.521    design_1_i/fadd_wrap_0/inst/u1/O[0]
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.302    10.823 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57/O
                         net (fo=1, routed)           0.426    11.250    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.374 f  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28/O
                         net (fo=6, routed)           0.704    12.077    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.201 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50/O
                         net (fo=1, routed)           0.162    12.363    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26/O
                         net (fo=1, routed)           0.855    13.342    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13/O
                         net (fo=42, routed)          0.426    13.892    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13_n_0
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.016 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7/O
                         net (fo=1, routed)           0.000    14.016    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.549    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.788 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/O[2]
                         net (fo=6, routed)           0.800    15.588    design_1_i/fadd_wrap_0/inst/u1/eyf[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.301    15.889 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.305    16.194    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.318 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=62, routed)          0.550    16.868    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.992 r  design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.101    18.093    design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.217 r  design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.307    18.524    design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.648 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1/O
                         net (fo=1, routed)           0.000    18.648    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.049    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.163    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.277    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.391    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.725 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3/O[1]
                         net (fo=2, routed)           0.829    20.554    design_1_i/fadd_wrap_0/inst/u1/myr0[18]
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.303    20.857 r  design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2/O
                         net (fo=2, routed)           0.697    21.554    design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.678 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/O
                         net (fo=3, routed)           1.016    22.695    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I2_O)        0.124    22.819 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3/O
                         net (fo=11, routed)          0.840    23.659    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.124    23.783 r  design_1_i/fadd_wrap_0/inst/u1/y[29]_INST_0/O
                         net (fo=1, routed)           0.000    23.783    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[29]
    SLICE_X60Y80         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.497     7.943    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X60Y80         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                         clock pessimism              0.624     8.568    
                         clock uncertainty           -0.074     8.493    
    SLICE_X60Y80         FDRE (Setup_fdre_C_D)        0.077     8.570    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                         -23.783    
  -------------------------------------------------------------------
                         slack                                -15.213    

Slack (VIOLATED) :        -15.122ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.098ns  (logic 8.824ns (35.158%)  route 16.274ns (64.842%))
  Logic Levels:           43  (CARRY4=17 LUT2=3 LUT3=2 LUT4=5 LUT5=4 LUT6=12)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 7.939 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550    -1.457    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=11, routed)          0.550    -0.452    design_1_i/fadd_wrap_0/inst/u1/x2[29]
    SLICE_X53Y67         LUT4 (Prop_lut4_I0_O)        0.124    -0.328 f  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11/O
                         net (fo=2, routed)           0.167    -0.161    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.037 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_9/O
                         net (fo=8, routed)           0.618     0.581    design_1_i/fadd_wrap_0/inst/u1/x2_23_sn_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124     0.705 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.237 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry/CO[3]
                         net (fo=41, routed)          1.057     2.294    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I1_O)        0.150     2.444 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     2.927 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/fadd_wrap_0/inst/u1/de10_carry_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry__0/O[1]
                         net (fo=28, routed)          0.736     3.997    design_1_i/fadd_wrap_0/inst/u1/de10_carry__0_n_6
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.303     4.300 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19/O
                         net (fo=34, routed)          0.692     4.992    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.116 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11/O
                         net (fo=52, routed)          0.612     5.728    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72/O
                         net (fo=4, routed)           0.810     6.662    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.786 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41/O
                         net (fo=3, routed)           0.442     7.228    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.622     7.973    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60/O
                         net (fo=2, routed)           0.349     8.446    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.570 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     8.570    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.968    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.082    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.310    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.424    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.777 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_10/O[2]
                         net (fo=115, routed)         0.744    10.521    design_1_i/fadd_wrap_0/inst/u1/O[0]
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.302    10.823 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57/O
                         net (fo=1, routed)           0.426    11.250    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.374 f  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28/O
                         net (fo=6, routed)           0.704    12.077    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.201 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50/O
                         net (fo=1, routed)           0.162    12.363    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26/O
                         net (fo=1, routed)           0.855    13.342    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13/O
                         net (fo=42, routed)          0.426    13.892    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13_n_0
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.016 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7/O
                         net (fo=1, routed)           0.000    14.016    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.549    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.788 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/O[2]
                         net (fo=6, routed)           0.800    15.588    design_1_i/fadd_wrap_0/inst/u1/eyf[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.301    15.889 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.305    16.194    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.318 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=62, routed)          0.550    16.868    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.992 r  design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.101    18.093    design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.217 r  design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.307    18.524    design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.648 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1/O
                         net (fo=1, routed)           0.000    18.648    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.049    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.163    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.277    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.391    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.725 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3/O[1]
                         net (fo=2, routed)           0.829    20.554    design_1_i/fadd_wrap_0/inst/u1/myr0[18]
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.303    20.857 r  design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2/O
                         net (fo=2, routed)           0.697    21.554    design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.678 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/O
                         net (fo=3, routed)           1.016    22.695    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I2_O)        0.124    22.819 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3/O
                         net (fo=11, routed)          0.698    23.517    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3_n_0
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124    23.641 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0/O
                         net (fo=1, routed)           0.000    23.641    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[30]
    SLICE_X58Y76         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.493     7.939    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y76         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[31]/C
                         clock pessimism              0.624     8.564    
                         clock uncertainty           -0.074     8.489    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)        0.029     8.518    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                         -23.641    
  -------------------------------------------------------------------
                         slack                                -15.122    

Slack (VIOLATED) :        -15.106ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        25.085ns  (logic 8.824ns (35.176%)  route 16.261ns (64.824%))
  Logic Levels:           43  (CARRY4=17 LUT2=3 LUT3=2 LUT4=5 LUT5=4 LUT6=12)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550    -1.457    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=11, routed)          0.550    -0.452    design_1_i/fadd_wrap_0/inst/u1/x2[29]
    SLICE_X53Y67         LUT4 (Prop_lut4_I0_O)        0.124    -0.328 f  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11/O
                         net (fo=2, routed)           0.167    -0.161    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.037 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_9/O
                         net (fo=8, routed)           0.618     0.581    design_1_i/fadd_wrap_0/inst/u1/x2_23_sn_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124     0.705 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.237 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry/CO[3]
                         net (fo=41, routed)          1.057     2.294    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I1_O)        0.150     2.444 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     2.927 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/fadd_wrap_0/inst/u1/de10_carry_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry__0/O[1]
                         net (fo=28, routed)          0.736     3.997    design_1_i/fadd_wrap_0/inst/u1/de10_carry__0_n_6
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.303     4.300 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19/O
                         net (fo=34, routed)          0.692     4.992    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.116 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11/O
                         net (fo=52, routed)          0.612     5.728    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72/O
                         net (fo=4, routed)           0.810     6.662    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.786 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41/O
                         net (fo=3, routed)           0.442     7.228    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.622     7.973    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60/O
                         net (fo=2, routed)           0.349     8.446    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.570 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     8.570    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.968    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.082    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.310    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.424    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.777 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_10/O[2]
                         net (fo=115, routed)         0.744    10.521    design_1_i/fadd_wrap_0/inst/u1/O[0]
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.302    10.823 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57/O
                         net (fo=1, routed)           0.426    11.250    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.374 f  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28/O
                         net (fo=6, routed)           0.704    12.077    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.201 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50/O
                         net (fo=1, routed)           0.162    12.363    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26/O
                         net (fo=1, routed)           0.855    13.342    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13/O
                         net (fo=42, routed)          0.426    13.892    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13_n_0
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.016 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7/O
                         net (fo=1, routed)           0.000    14.016    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.549    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.788 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/O[2]
                         net (fo=6, routed)           0.800    15.588    design_1_i/fadd_wrap_0/inst/u1/eyf[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.301    15.889 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.305    16.194    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.318 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=62, routed)          0.550    16.868    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.992 r  design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.101    18.093    design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.217 r  design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.307    18.524    design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.648 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1/O
                         net (fo=1, routed)           0.000    18.648    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.049    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.163    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.277    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.391    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.725 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3/O[1]
                         net (fo=2, routed)           0.829    20.554    design_1_i/fadd_wrap_0/inst/u1/myr0[18]
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.303    20.857 r  design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2/O
                         net (fo=2, routed)           0.697    21.554    design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.678 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/O
                         net (fo=3, routed)           1.016    22.695    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I2_O)        0.124    22.819 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3/O
                         net (fo=11, routed)          0.685    23.504    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3_n_0
    SLICE_X58Y79         LUT6 (Prop_lut6_I0_O)        0.124    23.628 r  design_1_i/fadd_wrap_0/inst/u1/y[27]_INST_0/O
                         net (fo=1, routed)           0.000    23.628    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[27]
    SLICE_X58Y79         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.497     7.943    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y79         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.624     8.568    
                         clock uncertainty           -0.074     8.493    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)        0.029     8.522    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                         -23.628    
  -------------------------------------------------------------------
                         slack                                -15.106    

Slack (VIOLATED) :        -14.985ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.966ns  (logic 8.824ns (35.344%)  route 16.142ns (64.656%))
  Logic Levels:           43  (CARRY4=17 LUT2=3 LUT3=2 LUT4=5 LUT5=4 LUT6=12)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 7.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550    -1.457    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=11, routed)          0.550    -0.452    design_1_i/fadd_wrap_0/inst/u1/x2[29]
    SLICE_X53Y67         LUT4 (Prop_lut4_I0_O)        0.124    -0.328 f  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11/O
                         net (fo=2, routed)           0.167    -0.161    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.037 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_9/O
                         net (fo=8, routed)           0.618     0.581    design_1_i/fadd_wrap_0/inst/u1/x2_23_sn_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124     0.705 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.237 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry/CO[3]
                         net (fo=41, routed)          1.057     2.294    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I1_O)        0.150     2.444 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     2.927 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/fadd_wrap_0/inst/u1/de10_carry_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry__0/O[1]
                         net (fo=28, routed)          0.736     3.997    design_1_i/fadd_wrap_0/inst/u1/de10_carry__0_n_6
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.303     4.300 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19/O
                         net (fo=34, routed)          0.692     4.992    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.116 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11/O
                         net (fo=52, routed)          0.612     5.728    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72/O
                         net (fo=4, routed)           0.810     6.662    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.786 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41/O
                         net (fo=3, routed)           0.442     7.228    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.622     7.973    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60/O
                         net (fo=2, routed)           0.349     8.446    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.570 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     8.570    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.968    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.082    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.310    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.424    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.777 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_10/O[2]
                         net (fo=115, routed)         0.744    10.521    design_1_i/fadd_wrap_0/inst/u1/O[0]
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.302    10.823 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57/O
                         net (fo=1, routed)           0.426    11.250    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.374 f  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28/O
                         net (fo=6, routed)           0.704    12.077    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.201 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50/O
                         net (fo=1, routed)           0.162    12.363    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26/O
                         net (fo=1, routed)           0.855    13.342    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13/O
                         net (fo=42, routed)          0.426    13.892    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13_n_0
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.016 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7/O
                         net (fo=1, routed)           0.000    14.016    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.549    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.788 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/O[2]
                         net (fo=6, routed)           0.800    15.588    design_1_i/fadd_wrap_0/inst/u1/eyf[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.301    15.889 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.305    16.194    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.318 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=62, routed)          0.550    16.868    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.992 r  design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.101    18.093    design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.217 r  design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.307    18.524    design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.648 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1/O
                         net (fo=1, routed)           0.000    18.648    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.049    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.163    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.277    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.391    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.725 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3/O[1]
                         net (fo=2, routed)           0.829    20.554    design_1_i/fadd_wrap_0/inst/u1/myr0[18]
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.303    20.857 r  design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2/O
                         net (fo=2, routed)           0.697    21.554    design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.678 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/O
                         net (fo=3, routed)           1.016    22.695    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I2_O)        0.124    22.819 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3/O
                         net (fo=11, routed)          0.566    23.384    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.124    23.508 r  design_1_i/fadd_wrap_0/inst/u1/y[26]_INST_0/O
                         net (fo=1, routed)           0.000    23.508    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[26]
    SLICE_X59Y81         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.498     7.944    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X59Y81         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.624     8.569    
                         clock uncertainty           -0.074     8.494    
    SLICE_X59Y81         FDRE (Setup_fdre_C_D)        0.029     8.523    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                         -23.508    
  -------------------------------------------------------------------
                         slack                                -14.985    

Slack (VIOLATED) :        -14.975ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.954ns  (logic 8.824ns (35.362%)  route 16.130ns (64.638%))
  Logic Levels:           43  (CARRY4=17 LUT2=3 LUT3=2 LUT4=5 LUT5=4 LUT6=12)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 7.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550    -1.457    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=11, routed)          0.550    -0.452    design_1_i/fadd_wrap_0/inst/u1/x2[29]
    SLICE_X53Y67         LUT4 (Prop_lut4_I0_O)        0.124    -0.328 f  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11/O
                         net (fo=2, routed)           0.167    -0.161    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.037 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_9/O
                         net (fo=8, routed)           0.618     0.581    design_1_i/fadd_wrap_0/inst/u1/x2_23_sn_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124     0.705 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.237 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry/CO[3]
                         net (fo=41, routed)          1.057     2.294    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I1_O)        0.150     2.444 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     2.927 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/fadd_wrap_0/inst/u1/de10_carry_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry__0/O[1]
                         net (fo=28, routed)          0.736     3.997    design_1_i/fadd_wrap_0/inst/u1/de10_carry__0_n_6
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.303     4.300 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19/O
                         net (fo=34, routed)          0.692     4.992    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.116 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11/O
                         net (fo=52, routed)          0.612     5.728    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72/O
                         net (fo=4, routed)           0.810     6.662    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.786 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41/O
                         net (fo=3, routed)           0.442     7.228    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.622     7.973    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60/O
                         net (fo=2, routed)           0.349     8.446    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.570 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     8.570    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.968    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.082    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.310    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.424    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.777 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_10/O[2]
                         net (fo=115, routed)         0.744    10.521    design_1_i/fadd_wrap_0/inst/u1/O[0]
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.302    10.823 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57/O
                         net (fo=1, routed)           0.426    11.250    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.374 f  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28/O
                         net (fo=6, routed)           0.704    12.077    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.201 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50/O
                         net (fo=1, routed)           0.162    12.363    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26/O
                         net (fo=1, routed)           0.855    13.342    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13/O
                         net (fo=42, routed)          0.426    13.892    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13_n_0
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.016 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7/O
                         net (fo=1, routed)           0.000    14.016    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.549    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.788 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/O[2]
                         net (fo=6, routed)           0.800    15.588    design_1_i/fadd_wrap_0/inst/u1/eyf[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.301    15.889 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.305    16.194    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.318 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=62, routed)          0.550    16.868    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.992 r  design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.101    18.093    design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.217 r  design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.307    18.524    design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.648 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1/O
                         net (fo=1, routed)           0.000    18.648    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.049    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.163    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.277    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.391    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.725 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3/O[1]
                         net (fo=2, routed)           0.829    20.554    design_1_i/fadd_wrap_0/inst/u1/myr0[18]
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.303    20.857 r  design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2/O
                         net (fo=2, routed)           0.697    21.554    design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.678 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/O
                         net (fo=3, routed)           1.016    22.695    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I2_O)        0.124    22.819 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3/O
                         net (fo=11, routed)          0.553    23.372    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I4_O)        0.124    23.496 r  design_1_i/fadd_wrap_0/inst/u1/y[28]_INST_0/O
                         net (fo=1, routed)           0.000    23.496    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[28]
    SLICE_X58Y78         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.496     7.942    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y78         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.624     8.567    
                         clock uncertainty           -0.074     8.492    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)        0.029     8.521    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                         -23.496    
  -------------------------------------------------------------------
                         slack                                -14.975    

Slack (VIOLATED) :        -14.970ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.951ns  (logic 8.824ns (35.366%)  route 16.127ns (64.634%))
  Logic Levels:           43  (CARRY4=17 LUT2=3 LUT3=2 LUT4=5 LUT5=5 LUT6=11)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.058ns = ( 7.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550    -1.457    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=11, routed)          0.550    -0.452    design_1_i/fadd_wrap_0/inst/u1/x2[29]
    SLICE_X53Y67         LUT4 (Prop_lut4_I0_O)        0.124    -0.328 f  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11/O
                         net (fo=2, routed)           0.167    -0.161    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.037 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_9/O
                         net (fo=8, routed)           0.618     0.581    design_1_i/fadd_wrap_0/inst/u1/x2_23_sn_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124     0.705 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.237 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry/CO[3]
                         net (fo=41, routed)          1.057     2.294    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I1_O)        0.150     2.444 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     2.927 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/fadd_wrap_0/inst/u1/de10_carry_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry__0/O[1]
                         net (fo=28, routed)          0.736     3.997    design_1_i/fadd_wrap_0/inst/u1/de10_carry__0_n_6
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.303     4.300 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19/O
                         net (fo=34, routed)          0.692     4.992    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.116 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11/O
                         net (fo=52, routed)          0.612     5.728    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72/O
                         net (fo=4, routed)           0.810     6.662    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.786 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41/O
                         net (fo=3, routed)           0.442     7.228    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.622     7.973    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60/O
                         net (fo=2, routed)           0.349     8.446    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.570 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     8.570    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.968    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.082    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.310    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.424    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.777 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_10/O[2]
                         net (fo=115, routed)         0.744    10.521    design_1_i/fadd_wrap_0/inst/u1/O[0]
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.302    10.823 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57/O
                         net (fo=1, routed)           0.426    11.250    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.374 f  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28/O
                         net (fo=6, routed)           0.704    12.077    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.201 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50/O
                         net (fo=1, routed)           0.162    12.363    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26/O
                         net (fo=1, routed)           0.855    13.342    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13/O
                         net (fo=42, routed)          0.426    13.892    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13_n_0
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.016 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7/O
                         net (fo=1, routed)           0.000    14.016    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.549    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.788 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/O[2]
                         net (fo=6, routed)           0.800    15.588    design_1_i/fadd_wrap_0/inst/u1/eyf[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.301    15.889 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.305    16.194    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.318 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=62, routed)          0.550    16.868    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.992 r  design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.101    18.093    design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.217 r  design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.307    18.524    design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.648 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1/O
                         net (fo=1, routed)           0.000    18.648    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.049    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.163    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.277    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.391    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.725 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3/O[1]
                         net (fo=2, routed)           0.829    20.554    design_1_i/fadd_wrap_0/inst/u1/myr0[18]
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.303    20.857 r  design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2/O
                         net (fo=2, routed)           0.697    21.554    design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.678 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/O
                         net (fo=3, routed)           1.016    22.695    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I2_O)        0.124    22.819 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3/O
                         net (fo=11, routed)          0.550    23.369    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3_n_0
    SLICE_X58Y78         LUT5 (Prop_lut5_I0_O)        0.124    23.493 r  design_1_i/fadd_wrap_0/inst/u1/y[23]_INST_0/O
                         net (fo=1, routed)           0.000    23.493    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[23]
    SLICE_X58Y78         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.496     7.942    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y78         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/C
                         clock pessimism              0.624     8.567    
                         clock uncertainty           -0.074     8.492    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)        0.031     8.523    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                         -23.493    
  -------------------------------------------------------------------
                         slack                                -14.970    

Slack (VIOLATED) :        -14.801ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.775ns  (logic 8.824ns (35.617%)  route 15.951ns (64.383%))
  Logic Levels:           43  (CARRY4=17 LUT2=3 LUT3=2 LUT4=5 LUT5=4 LUT6=12)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550    -1.457    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=11, routed)          0.550    -0.452    design_1_i/fadd_wrap_0/inst/u1/x2[29]
    SLICE_X53Y67         LUT4 (Prop_lut4_I0_O)        0.124    -0.328 f  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11/O
                         net (fo=2, routed)           0.167    -0.161    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.037 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_9/O
                         net (fo=8, routed)           0.618     0.581    design_1_i/fadd_wrap_0/inst/u1/x2_23_sn_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124     0.705 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.237 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry/CO[3]
                         net (fo=41, routed)          1.057     2.294    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I1_O)        0.150     2.444 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     2.927 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/fadd_wrap_0/inst/u1/de10_carry_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry__0/O[1]
                         net (fo=28, routed)          0.736     3.997    design_1_i/fadd_wrap_0/inst/u1/de10_carry__0_n_6
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.303     4.300 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19/O
                         net (fo=34, routed)          0.692     4.992    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.116 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11/O
                         net (fo=52, routed)          0.612     5.728    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72/O
                         net (fo=4, routed)           0.810     6.662    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.786 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41/O
                         net (fo=3, routed)           0.442     7.228    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.622     7.973    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60/O
                         net (fo=2, routed)           0.349     8.446    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.570 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     8.570    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.968    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.082    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.310    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.424    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.777 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_10/O[2]
                         net (fo=115, routed)         0.744    10.521    design_1_i/fadd_wrap_0/inst/u1/O[0]
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.302    10.823 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57/O
                         net (fo=1, routed)           0.426    11.250    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.374 f  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28/O
                         net (fo=6, routed)           0.704    12.077    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.201 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50/O
                         net (fo=1, routed)           0.162    12.363    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26/O
                         net (fo=1, routed)           0.855    13.342    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13/O
                         net (fo=42, routed)          0.426    13.892    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13_n_0
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.016 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7/O
                         net (fo=1, routed)           0.000    14.016    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.549    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.788 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/O[2]
                         net (fo=6, routed)           0.800    15.588    design_1_i/fadd_wrap_0/inst/u1/eyf[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.301    15.889 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.305    16.194    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.318 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=62, routed)          0.550    16.868    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.992 r  design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.101    18.093    design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.217 r  design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.307    18.524    design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.648 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1/O
                         net (fo=1, routed)           0.000    18.648    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.049    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.163    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.277    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.391    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.725 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3/O[1]
                         net (fo=2, routed)           0.829    20.554    design_1_i/fadd_wrap_0/inst/u1/myr0[18]
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.303    20.857 r  design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2/O
                         net (fo=2, routed)           0.697    21.554    design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.678 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/O
                         net (fo=3, routed)           1.016    22.695    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I2_O)        0.124    22.819 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3/O
                         net (fo=11, routed)          0.375    23.193    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.317 r  design_1_i/fadd_wrap_0/inst/u1/y[24]_INST_0/O
                         net (fo=1, routed)           0.000    23.317    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[24]
    SLICE_X58Y75         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.491     7.937    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X58Y75         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.624     8.562    
                         clock uncertainty           -0.074     8.487    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)        0.029     8.516    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                         -23.317    
  -------------------------------------------------------------------
                         slack                                -14.801    

Slack (VIOLATED) :        -14.794ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        24.768ns  (logic 8.824ns (35.627%)  route 15.944ns (64.373%))
  Logic Levels:           43  (CARRY4=17 LUT2=3 LUT3=2 LUT4=5 LUT5=4 LUT6=12)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550    -1.457    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[30]/Q
                         net (fo=11, routed)          0.550    -0.452    design_1_i/fadd_wrap_0/inst/u1/x2[29]
    SLICE_X53Y67         LUT4 (Prop_lut4_I0_O)        0.124    -0.328 f  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11/O
                         net (fo=2, routed)           0.167    -0.161    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.037 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_9/O
                         net (fo=8, routed)           0.618     0.581    design_1_i/fadd_wrap_0/inst/u1/x2_23_sn_1
    SLICE_X49Y67         LUT4 (Prop_lut4_I2_O)        0.124     0.705 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.705    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_i_8_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.237 r  design_1_i/fadd_wrap_0/inst/u1/tde1_carry/CO[3]
                         net (fo=41, routed)          1.057     2.294    design_1_i/fadd_wrap_0/inst/u1/tde1_carry_n_0
    SLICE_X49Y68         LUT3 (Prop_lut3_I1_O)        0.150     2.444 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4/O
                         net (fo=1, routed)           0.000     2.444    design_1_i/fadd_wrap_0/inst/u1/de10_carry_i_4_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     2.927 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry/CO[3]
                         net (fo=1, routed)           0.000     2.927    design_1_i/fadd_wrap_0/inst/u1/de10_carry_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.261 r  design_1_i/fadd_wrap_0/inst/u1/de10_carry__0/O[1]
                         net (fo=28, routed)          0.736     3.997    design_1_i/fadd_wrap_0/inst/u1/de10_carry__0_n_6
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.303     4.300 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19/O
                         net (fo=34, routed)          0.692     4.992    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_19_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I1_O)        0.124     5.116 r  design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11/O
                         net (fo=52, routed)          0.612     5.728    design_1_i/fadd_wrap_0/inst/u1/y[31]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.852 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72/O
                         net (fo=4, routed)           0.810     6.662    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_72_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.786 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41/O
                         net (fo=3, routed)           0.442     7.228    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_41_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.352 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112/O
                         net (fo=1, routed)           0.622     7.973    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_112_n_0
    SLICE_X52Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.097 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60/O
                         net (fo=2, routed)           0.349     8.446    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_60_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.570 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     8.570    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_63_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.968 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.968    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_38_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.082    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_49_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_51_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.310    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_52_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.424    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_55_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.538    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_17_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.777 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_10/O[2]
                         net (fo=115, routed)         0.744    10.521    design_1_i/fadd_wrap_0/inst/u1/O[0]
    SLICE_X52Y71         LUT2 (Prop_lut2_I1_O)        0.302    10.823 r  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57/O
                         net (fo=1, routed)           0.426    11.250    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_57_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.374 f  design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28/O
                         net (fo=6, routed)           0.704    12.077    design_1_i/fadd_wrap_0/inst/u1/y[5]_INST_0_i_28_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I1_O)        0.124    12.201 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50/O
                         net (fo=1, routed)           0.162    12.363    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_50_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26/O
                         net (fo=1, routed)           0.855    13.342    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_26_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.466 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13/O
                         net (fo=42, routed)          0.426    13.892    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_13_n_0
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    14.016 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7/O
                         net (fo=1, routed)           0.000    14.016    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_i_7_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.549 r  design_1_i/fadd_wrap_0/inst/u1/eyf_carry/CO[3]
                         net (fo=1, routed)           0.000    14.549    design_1_i/fadd_wrap_0/inst/u1/eyf_carry_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.788 f  design_1_i/fadd_wrap_0/inst/u1/eyf_carry__0/O[2]
                         net (fo=6, routed)           0.800    15.588    design_1_i/fadd_wrap_0/inst/u1/eyf[6]
    SLICE_X57Y72         LUT4 (Prop_lut4_I0_O)        0.301    15.889 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17/O
                         net (fo=1, routed)           0.305    16.194    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_17_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.318 f  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4/O
                         net (fo=62, routed)          0.550    16.868    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_4_n_0
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124    16.992 r  design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4/O
                         net (fo=17, routed)          1.101    18.093    design_1_i/fadd_wrap_0/inst/u1/y[1]_INST_0_i_4_n_0
    SLICE_X56Y78         LUT5 (Prop_lut5_I0_O)        0.124    18.217 r  design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.307    18.524    design_1_i/fadd_wrap_0/inst/u1/y[4]_INST_0_i_5_n_0
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.648 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1/O
                         net (fo=1, routed)           0.000    18.648    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_i_1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.049 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.049    design_1_i/fadd_wrap_0/inst/u1/myr0_carry_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.163    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.277    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__1_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.391    design_1_i/fadd_wrap_0/inst/u1/myr0_carry__2_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.725 r  design_1_i/fadd_wrap_0/inst/u1/myr0_carry__3/O[1]
                         net (fo=2, routed)           0.829    20.554    design_1_i/fadd_wrap_0/inst/u1/myr0[18]
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.303    20.857 r  design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2/O
                         net (fo=2, routed)           0.697    21.554    design_1_i/fadd_wrap_0/inst/u1/y[18]_INST_0_i_2_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.678 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14/O
                         net (fo=3, routed)           1.016    22.695    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_14_n_0
    SLICE_X59Y76         LUT4 (Prop_lut4_I2_O)        0.124    22.819 r  design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3/O
                         net (fo=11, routed)          0.367    23.186    design_1_i/fadd_wrap_0/inst/u1/y[30]_INST_0_i_3_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.124    23.310 r  design_1_i/fadd_wrap_0/inst/u1/y[25]_INST_0/O
                         net (fo=1, routed)           0.000    23.310    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[25]
    SLICE_X59Y75         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          1.491     7.937    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X59Y75         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.624     8.562    
                         clock uncertainty           -0.074     8.487    
    SLICE_X59Y75         FDRE (Setup_fdre_C_D)        0.029     8.516    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                         -23.310    
  -------------------------------------------------------------------
                         slack                                -14.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.557    -0.660    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/Q
                         net (fo=9, routed)           0.080    -0.439    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[20]
    SLICE_X57Y70         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.823    -0.899    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/C
                         clock pessimism              0.239    -0.660    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.072    -0.588    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.558    -0.659    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/Q
                         net (fo=12, routed)          0.080    -0.438    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[27]
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.826    -0.896    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.237    -0.659    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.070    -0.589    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.557    -0.660    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/Q
                         net (fo=9, routed)           0.080    -0.439    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[2]
    SLICE_X57Y70         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.823    -0.899    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.239    -0.660    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.070    -0.590    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.556    -0.661    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X55Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.080    -0.440    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[3]
    SLICE_X55Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.824    -0.898    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X55Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.237    -0.661    
    SLICE_X55Y69         FDRE (Hold_fdre_C_D)         0.070    -0.591    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.716%)  route 0.080ns (36.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.556    -0.661    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X55Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/Q
                         net (fo=9, routed)           0.080    -0.440    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[6]
    SLICE_X55Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.824    -0.898    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X55Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.237    -0.661    
    SLICE_X55Y69         FDRE (Hold_fdre_C_D)         0.070    -0.591    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.332%)  route 0.082ns (36.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.558    -0.659    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/Q
                         net (fo=9, routed)           0.082    -0.436    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[15]
    SLICE_X57Y69         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.824    -0.898    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.239    -0.659    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.070    -0.589    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.557    -0.660    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.082    -0.437    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[3]
    SLICE_X57Y70         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.823    -0.899    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y70         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.239    -0.660    
    SLICE_X57Y70         FDRE (Hold_fdre_C_D)         0.066    -0.594    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.558    -0.659    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X51Y67         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/Q
                         net (fo=12, routed)          0.091    -0.427    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[28]
    SLICE_X51Y67         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.826    -0.896    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X51Y67         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.237    -0.659    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.072    -0.587    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.404%)  route 0.092ns (39.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.559    -0.658    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y68         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/Q
                         net (fo=9, routed)           0.092    -0.425    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[5]
    SLICE_X57Y68         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.825    -0.897    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X57Y68         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.239    -0.658    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.072    -0.586    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (60.043%)  route 0.094ns (39.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.556    -0.661    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X55Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/Q
                         net (fo=9, routed)           0.094    -0.426    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[4]
    SLICE_X55Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=97, routed)          0.824    -0.898    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X55Y69         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.237    -0.661    
    SLICE_X55Y69         FDRE (Hold_fdre_C_D)         0.072    -0.589    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y68     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y68     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y72     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y69     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y69     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y69     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y69     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y69     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y69     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y67     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y67     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y68     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y68     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y70     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y68     design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y68     design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y70     design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



