<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › clk-imx31.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk-imx31.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2012 Sascha Hauer &lt;kernel@pengutronix.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version 2</span>
<span class="cm"> * of the License, or (at your option) any later version.</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/mx31.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>

<span class="cp">#include &quot;clk.h&quot;</span>
<span class="cp">#include &quot;crmregs-imx3.h&quot;</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mcu_main_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">per_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;per_div&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">csi_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;upll&quot;</span><span class="p">,</span> <span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">fir_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;mcu_main&quot;</span><span class="p">,</span> <span class="s">&quot;upll&quot;</span><span class="p">,</span> <span class="s">&quot;spll&quot;</span> <span class="p">};</span>

<span class="k">enum</span> <span class="n">mx31_clks</span> <span class="p">{</span>
	<span class="n">ckih</span><span class="p">,</span> <span class="n">ckil</span><span class="p">,</span> <span class="n">mpll</span><span class="p">,</span> <span class="n">spll</span><span class="p">,</span> <span class="n">upll</span><span class="p">,</span> <span class="n">mcu_main</span><span class="p">,</span> <span class="n">hsp</span><span class="p">,</span> <span class="n">ahb</span><span class="p">,</span> <span class="n">nfc</span><span class="p">,</span> <span class="n">ipg</span><span class="p">,</span> <span class="n">per_div</span><span class="p">,</span>
	<span class="n">per</span><span class="p">,</span> <span class="n">csi</span><span class="p">,</span> <span class="n">fir</span><span class="p">,</span> <span class="n">csi_div</span><span class="p">,</span> <span class="n">usb_div_pre</span><span class="p">,</span> <span class="n">usb_div_post</span><span class="p">,</span> <span class="n">fir_div_pre</span><span class="p">,</span>
	<span class="n">fir_div_post</span><span class="p">,</span> <span class="n">sdhc1_gate</span><span class="p">,</span> <span class="n">sdhc2_gate</span><span class="p">,</span> <span class="n">gpt_gate</span><span class="p">,</span> <span class="n">epit1_gate</span><span class="p">,</span> <span class="n">epit2_gate</span><span class="p">,</span>
	<span class="n">iim_gate</span><span class="p">,</span> <span class="n">ata_gate</span><span class="p">,</span> <span class="n">sdma_gate</span><span class="p">,</span> <span class="n">cspi3_gate</span><span class="p">,</span> <span class="n">rng_gate</span><span class="p">,</span> <span class="n">uart1_gate</span><span class="p">,</span>
	<span class="n">uart2_gate</span><span class="p">,</span> <span class="n">ssi1_gate</span><span class="p">,</span> <span class="n">i2c1_gate</span><span class="p">,</span> <span class="n">i2c2_gate</span><span class="p">,</span> <span class="n">i2c3_gate</span><span class="p">,</span> <span class="n">hantro_gate</span><span class="p">,</span>
	<span class="n">mstick1_gate</span><span class="p">,</span> <span class="n">mstick2_gate</span><span class="p">,</span> <span class="n">csi_gate</span><span class="p">,</span> <span class="n">rtc_gate</span><span class="p">,</span> <span class="n">wdog_gate</span><span class="p">,</span> <span class="n">pwm_gate</span><span class="p">,</span>
	<span class="n">sim_gate</span><span class="p">,</span> <span class="n">ect_gate</span><span class="p">,</span> <span class="n">usb_gate</span><span class="p">,</span> <span class="n">kpp_gate</span><span class="p">,</span> <span class="n">ipu_gate</span><span class="p">,</span> <span class="n">uart3_gate</span><span class="p">,</span>
	<span class="n">uart4_gate</span><span class="p">,</span> <span class="n">uart5_gate</span><span class="p">,</span> <span class="n">owire_gate</span><span class="p">,</span> <span class="n">ssi2_gate</span><span class="p">,</span> <span class="n">cspi1_gate</span><span class="p">,</span> <span class="n">cspi2_gate</span><span class="p">,</span>
	<span class="n">gacc_gate</span><span class="p">,</span> <span class="n">emi_gate</span><span class="p">,</span> <span class="n">rtic_gate</span><span class="p">,</span> <span class="n">firi_gate</span><span class="p">,</span> <span class="n">clk_max</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">[</span><span class="n">clk_max</span><span class="p">];</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mx31_clocks_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fref</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">MX31_IO_ADDRESS</span><span class="p">(</span><span class="n">MX31_CCM_BASE_ADDR</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">ckih</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="n">fref</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ckil</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;ckil&quot;</span><span class="p">,</span> <span class="mi">32768</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mpll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_MPCTL</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_SRPCTL</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">upll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;upll&quot;</span><span class="p">,</span> <span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_UPCTL</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mcu_main</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;mcu_main&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PMCR0</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">mcu_main_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mcu_main_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">hsp</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;hsp&quot;</span><span class="p">,</span> <span class="s">&quot;mcu_main&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR0</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mcu_main&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">nfc</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;nfc&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per_div&quot;</span><span class="p">,</span> <span class="s">&quot;upll&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CCMR</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">per_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">per_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">csi</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;csi_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CCMR</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">csi_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">csi_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">fir</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;fir_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CCMR</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">fir_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fir_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">csi_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;csi_div&quot;</span><span class="p">,</span> <span class="s">&quot;csi_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR0</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">9</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_div_pre</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usb_div_pre&quot;</span><span class="p">,</span> <span class="s">&quot;upll&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR1</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_div_post</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usb_div_post&quot;</span><span class="p">,</span> <span class="s">&quot;usb_div_pre&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR1</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">fir_div_pre</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;fir_div_pre&quot;</span><span class="p">,</span> <span class="s">&quot;fir_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR1</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">fir_div_post</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;fir_div_post&quot;</span><span class="p">,</span> <span class="s">&quot;fir_div_pre&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR1</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sdhc1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;sdhc1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sdhc2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;sdhc2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpt_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpt_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">epit1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;epit1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">epit2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;epit2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;iim_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ata_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ata_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sdma_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;sdma_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi3_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;cspi3_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">rng_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;rng_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c3_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c3_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR0</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">hantro_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;hantro_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mstick1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mstick1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mstick2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mstick2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">csi_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;csi_gate&quot;</span><span class="p">,</span> <span class="s">&quot;csi_div&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">rtc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;rtc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">wdog_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;wdog_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pwm_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sim_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;sim_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ect_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ect_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usb_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">kpp_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;kpp_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hsp&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart3_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart3_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart4_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart4_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart5_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart5_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">owire_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;owire_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR1</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;cspi1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR2</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;cspi2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR2</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gacc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gacc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR2</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emi_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;emi_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR2</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">rtic_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;rtic_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_CGR2</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">firi_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;firi_gate&quot;</span><span class="p">,</span> <span class="s">&quot;upll&quot;</span><span class="p">,</span> <span class="n">base</span><span class="o">+</span><span class="n">MXC_CCM_CGR2</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;imx31 clk %d: register failed with %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">i</span><span class="p">,</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>

	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpt_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi1_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx31-cspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi2_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx31-cspi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi3_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx31-cspi.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">pwm_gate</span><span class="p">],</span> <span class="s">&quot;pwm&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">wdog_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx2-wdt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">rtc_gate</span><span class="p">],</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">epit1_gate</span><span class="p">],</span> <span class="s">&quot;epit&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">epit2_gate</span><span class="p">],</span> <span class="s">&quot;epit&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">nfc</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc_nand.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ipu-core&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mx3_sdc_fb&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">kpp_gate</span><span class="p">],</span> <span class="s">&quot;kpp&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div_post</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div_post</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div_post</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div_post</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">csi_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mx3-camera.0&quot;</span><span class="p">);</span>
	<span class="cm">/* i.mx31 has the i.mx21 type uart */</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart1_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart2_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart3_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart4_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart5_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.4&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.4&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c1_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c2_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c3_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">owire_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc_w1.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">sdhc1_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc-mmc.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">sdhc2_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc-mmc.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi1_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-ssi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi2_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-ssi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">firi_gate</span><span class="p">],</span> <span class="s">&quot;firi&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ata_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pata_imx&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">rtic_gate</span><span class="p">],</span> <span class="s">&quot;rtic&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">rng_gate</span><span class="p">],</span> <span class="s">&quot;rng&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">sdma_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx31-sdma&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">],</span> <span class="s">&quot;iim&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">clk_set_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">csi</span><span class="p">],</span> <span class="n">clk</span><span class="p">[</span><span class="n">upll</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">emi_gate</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">]);</span>
	<span class="n">mx31_revision</span><span class="p">();</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">]);</span>

	<span class="n">mxc_timer_init</span><span class="p">(</span><span class="n">MX31_IO_ADDRESS</span><span class="p">(</span><span class="n">MX31_GPT1_BASE_ADDR</span><span class="p">),</span> <span class="n">MX31_INT_GPT</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
