Checking out Encounter license ...
	edsxl		CHECKED OUT:	"Encounter_Digital_Impl_Sys_XL"
Encounter_Digital_Impl_Sys_XL 14.2 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.26-s039_1 (64bit) 07/15/2015 11:34 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.26-s022 NR150713-1956/14_26-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.26-s013_1 (64bit) 07/14/2015 03:32:40 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.26-s007 (64bit) 07/15/2015 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.26-s010_1 (64bit) Jul 15 2015 01:38:12 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.26-s026
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.26-s039_1" on Thu Dec 17 18:44:49 2015 (mem=95.3M) ---
--- Running on lab1-5.eng.utah.edu (x86_64 w/Linux 3.10.0-123.el7.x86_64) ---
This version was compiled on Wed Jul 15 11:34:51 PDT 2015.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
<CMD> init_design

Loading LEF file Lib6710_05.lef ...
**WARN: (ENCLF-105):	The layer 'poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (ENCLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 240.
**ERROR: (ENCLF-40):	Macro 'AOI21' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'AOI21' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'AOI22' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'AOI22' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'BUF4X' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'BUF4X' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'BUF8X' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'BUF8X' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'DFFRX1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'DFFRX1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'DFFRX1_v1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'DFFRX1_v1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'FULLADD' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'FULLADD' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'Filler' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-46):	Class CORE macro 'Filler' has no SITE statement defined.
Class CORE macros require a SITE statement. The SITE ENC_CORE_0 was
created and will be used for this macro, using height 29.4000 that
matches the macro SIZE height, and width 2.4000 that matches the
m2 routing pitch. Define the site explicitly in the LEF file, to
this message in the future.
**ERROR: (ENCLF-40):	Macro 'Filler4' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'Filler4' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'Filler8' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'Filler8' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'INVX1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'INVX1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'INVX4' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'INVX4' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'INVX8' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'INVX8' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'MUX2X1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'MUX2X1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'NAND2X1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'NAND2X1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'NAND3X1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'NAND3X1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'NANDX2' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'NANDX2' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'NOR2X1' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'NOR2X1' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'OAI21' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'OAI21' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**ERROR: (ENCLF-40):	Macro 'TIEHI' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man ENCLF-40' for more detail.
**WARN: (ENCLF-45):	Macro 'TIEHI' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.
**WARN: (EMS-63):	Message <ENCLF-40> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
**WARN: (ENCLF-45):	Macro 'TIELO' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE core is
chosen because it is a core site with height 27.0000 that matches the macro
SIZE height.

viaInitial starts at Thu Dec 17 18:45:00 2015
viaInitial ends at Thu Dec 17 18:45:00 2015
*** Begin netlist parsing (mem=347.0M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'FPU_Control_struct.v'

*** Memory Usage v#1 (Current mem = 349.969M, initial mem = 95.305M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=350.0M) ***
Set top cell to FPU_Control.
Loading view definition file from Default.view
Reading 6710_typical timing library '/home/arnabd/Semester1/DVLSI/Cadence-f15/Project/FPU/16edi_final/Lib6710_05.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN1' of cell 'AOI21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN2' of cell 'AOI21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN3' of cell 'AOI21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'OUT' of cell 'AOI21' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN1' of cell 'AOI22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN2' of cell 'AOI22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN3' of cell 'AOI22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN4' of cell 'AOI22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'OUT' of cell 'AOI22' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN' of cell 'BUF4X' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'OUT' of cell 'BUF4X' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'IN' of cell 'BUF8X' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'OUT' of cell 'BUF8X' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLK' of cell 'DFFRX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLRB' of cell 'DFFRX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'DFFRX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QB' of cell 'DFFRX1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'FULLADD' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'FULLADD' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 17 cells in library 'Lib6710_05' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.12min, fe_real=0.27min, fe_mem=365.9M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell FPU_Control ...
*** Netlist is unique.
** info: there are 24 modules.
** info: there are 3264 stdCell insts.

*** Memory Usage v#1 (Current mem = 370.410M, initial mem = 95.305M) ***
*info: set bottom ioPad orient R0
Adjusting Core to Left to: 31.2000.
**WARN: (ENCFP-3961):	The techSite 'dbl_core' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'IO' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'corner' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
Set CTS cells: INVX1 INVX4 INVX8 BUF4X BUF8X
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2776):	The via resistance between layers M0 and M1 is not defined in the capacitance table file. The via resistance of 17 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man ENCEXT-2776' for more detail.
**WARN: (ENCEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 0.9 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man ENCEXT-2776' for more detail.
**WARN: (ENCEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man ENCEXT-2776' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.09 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.09 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.05 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: typical
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'FPU_Control_struct.sdc' ...
Current (total cpu=0:00:07.8, real=0:00:17.0, peak res=350.7M, current mem=467.1M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File FPU_Control_struct.sdc, Line 80).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 8 of File FPU_Control_struct.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=365.4M, current mem=481.6M)
Current (total cpu=0:00:07.9, real=0:00:17.0, peak res=365.4M, current mem=481.6M)
Total number of combinational cells: 16
Total number of sequential cells: 1
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF4X BUF8X
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX4 INVX1 INVX8
Total number of usable inverters: 3
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     ENCLF-40            21  Macro '%s' references a site '%s' that h...
WARNING   ENCLF-45            20  Macro '%s' has no SITE statement and it ...
WARNING   ENCLF-46             1  Class CORE macro '%s' has no SITE statem...
WARNING   ENCLF-105            1  The layer '%s' specified in SAMENET spac...
WARNING   ENCLF-108            1  There is no overlap layer defined in any...
WARNING   ENCFP-3961           3  The techSite '%s' has no related cells i...
WARNING   ENCEXT-2766          3  Sheet resistance for layer %s is not def...
WARNING   ENCEXT-2776          3  The via resistance between layers %s and...
WARNING   ENCCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
*** Message Summary: 33 warning(s), 21 error(s)

<CMD> fit
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 30 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.998643817039 0.5 31.2 30.0 30.0 30.0
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer metal3 -type core_rings -jog_distance 1.5 -threshold 1.5 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 487.6M) ***
<CMD> getIoFlowFlag
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -snap_wire_center_to_grid Grid -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 360 -skip_via_on_pin Standardcell -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 360 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {gnd! vdd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 487.6M) ***
<CMD> getSrouteMode -allowWrongWayRoute -quiet
<CMD> getSrouteMode -viaThruToClosestRing -quiet
<CMD> getSrouteMode -extendNearestTarget -quiet
<CMD> getSrouteMode -targetNumber -quiet
<CMD> getSrouteMode -targetSearchDistance -quiet
<CMD> getSrouteMode -jogThresholdRatio -quiet
<CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
<CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
<CMD> getSrouteMode -padPinMinViaSize -quiet
<CMD> getSrouteMode -padPinSplit -quiet
<CMD> getSrouteMode -padRingLefConvention -quiet
<CMD> getSrouteMode -signalPinAsPG -quiet
<CMD> getSrouteMode -corePinJoinLimit -quiet
<CMD> getSrouteMode -corePinLength -quiet
<CMD> getSrouteMode -corePinLengthAsInstance -quiet
<CMD> getSrouteMode -corePinReferenceMacro -quiet
<CMD> getSrouteMode -treatEndcapAsCore -quiet
<CMD> getSrouteMode -secondaryPinMaxGap -quiet
<CMD> getSrouteMode -secondaryPinRailWidth -quiet
<CMD> getSrouteMode -srpgAonCellPin -quiet
<CMD> getSrouteMode -viaConnectToShape -quiet
<CMD> getSrouteMode -layerNormalCost -quiet
<CMD> getSrouteMode -layerWrongWayCost -quiet
<CMD> setSrouteMode -allowWrongWayRoute false -viaThruToClosestRing false -extendNearestTarget false -blockPinConnectRingPinCorners false -blockPinRouteWithPinWidth false -padRingLefConvention true -signalPinAsPG false -corePinLengthAsInstance false -treatEndcapAsCore false -secondaryPinRailWidth 2.4
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal3 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal3 } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal3 }
*** Begin SPECIAL ROUTE on Thu Dec 17 18:46:25 2015 ***
SPECIAL ROUTE ran on directory: /home/arnabd/Semester1/DVLSI/Cadence-f15/Project/FPU/16edi_final
SPECIAL ROUTE ran on machine: lab1-5.eng.utah.edu (Linux 3.10.0-123.el7.x86_64 x86_64 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 3
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRailWidth set to 240
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 3
srouteTopTargetLayerLimit set to 3
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1146.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 6 layers, 3 routing layers, 0 overlap layer
Read in 21 macros, 15 used
Read in 15 components
  15 core components: 15 unplaced, 0 placed, 0 fixed
Read in 70 logical pins
Read in 70 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
Bad via found: M1_POLY
**WARN: (ENCSR-1235):	Find 1 via whose layer defination is incorrect before power routing.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net vdd!.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net gnd!.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd!.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd!.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd!.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd!.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
Bad via found: M1_POLY
**WARN: (ENCSR-1235):	Find 1 via whose layer defination is incorrect after power routing.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 130
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 65
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1152.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 7 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Dec 17 18:46:25 2015
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Thu Dec 17 18:46:25 2015

sroute post-processing starts at Thu Dec 17 18:46:25 2015
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Thu Dec 17 18:46:25 2015
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 6.30 megs
sroute: Total Peak Memory used = 494.89 megs
<CMD> fit
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt -noPrePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.13336 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 509.7M, InitMEM = 509.7M)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=631.816 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 631.8M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting "NanoPlace(TM) placement v#3 (mem=623.8M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=3264 (0 fixed + 3264 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=3440 #term=11338 #term/net=3.30, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
stdCell: 3264 single + 0 double + 0 multi
Total standard cell length = 38.3208 (mm), area = 1.0347 (mm^2)
Average module density = 0.513.
Density for the design = 0.513.
       = stdcell_area 15967 sites (1034662 um^2) / alloc_area 31132 sites (2017354 um^2).
Pin Density = 0.710.
            = total # of pins 11338 / total Instance area 15967.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.063e-09 (2.84e-09 2.22e-09)
              Est.  stn bbox = 5.376e-09 (3.03e-09 2.35e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 631.8M
Iteration  2: Total net bbox = 5.063e-09 (2.84e-09 2.22e-09)
              Est.  stn bbox = 5.376e-09 (3.03e-09 2.35e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 631.8M
Iteration  3: Total net bbox = 6.950e+02 (3.13e+02 3.82e+02)
              Est.  stn bbox = 8.703e+02 (3.93e+02 4.77e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 631.8M
Iteration  4: Total net bbox = 4.054e+05 (1.77e+05 2.28e+05)
              Est.  stn bbox = 4.692e+05 (2.01e+05 2.68e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 631.8M
Iteration  5: Total net bbox = 4.890e+05 (2.43e+05 2.46e+05)
              Est.  stn bbox = 5.788e+05 (2.89e+05 2.90e+05)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 631.8M
Iteration  6: Total net bbox = 5.000e+05 (2.52e+05 2.48e+05)
              Est.  stn bbox = 5.930e+05 (2.99e+05 2.94e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 631.8M
Iteration  7: Total net bbox = 5.404e+05 (2.68e+05 2.73e+05)
              Est.  stn bbox = 6.352e+05 (3.16e+05 3.19e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 631.8M
Iteration  8: Total net bbox = 5.404e+05 (2.68e+05 2.73e+05)
              Est.  stn bbox = 6.352e+05 (3.16e+05 3.19e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 631.8M
Iteration  9: Total net bbox = 5.476e+05 (2.74e+05 2.73e+05)
              Est.  stn bbox = 6.436e+05 (3.24e+05 3.20e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 631.8M
Iteration 10: Total net bbox = 5.476e+05 (2.74e+05 2.73e+05)
              Est.  stn bbox = 6.436e+05 (3.24e+05 3.20e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 631.8M
Iteration 11: Total net bbox = 5.795e+05 (2.92e+05 2.88e+05)
              Est.  stn bbox = 6.768e+05 (3.42e+05 3.35e+05)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 631.8M
Iteration 12: Total net bbox = 5.795e+05 (2.92e+05 2.88e+05)
              Est.  stn bbox = 6.768e+05 (3.42e+05 3.35e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 631.8M
*** cost = 5.795e+05 (2.92e+05 2.88e+05) (cpu for global=0:00:12.9) real=0:00:14.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:12.8 real: 0:00:12.0
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:00:41.6 mem=631.8M) ***
Total net length = 5.798e+05 (2.910e+05 2.889e+05) (ext = 3.480e+04)
Move report: Detail placement moves 3264 insts, mean move: 10.30 um, max move: 155.18 um
	Max move on inst (U1660): (1428.22, 472.80) --> (1579.20, 477.00)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 631.8MB
Summary Report:
Instances move: 3264 (out of 3264 movable)
Mean displacement: 10.30 um
Max displacement: 155.18 um (Instance: U1660) (1428.22, 472.8) -> (1579.2, 477)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX1
Total net length = 5.675e+05 (2.780e+05 2.895e+05) (ext = 3.497e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 631.8MB
*** Finished refinePlace (0:00:42.4 mem=631.8M) ***
Total net length = 5.673e+05 (2.772e+05 2.901e+05) (ext = 3.504e+04)
*** End of Placement (cpu=0:00:13.7, real=0:00:15.0, mem=631.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 35 )
Density distribution unevenness ratio = 6.813%
Starting IO pin assignment...
Completed IO pin assignment.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 599.4M, totSessionCpu=0:00:42 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
*** Starting trialRoute (mem=599.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.26% H + 14.22% V (0:00:00.4 599.4M)

Phase 1e-1f Overflow: 0.00% H + 8.96% V (0:00:00.0 599.4M)

Phase 1l Overflow: 0.00% H + 8.96% V (0:00:00.0 599.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.01%
 -2:	0	 0.00%	60	 0.66%
 -1:	0	 0.00%	727	 8.01%
--------------------------------------
  0:	47	 0.47%	2473	27.24%
  1:	172	 1.73%	1120	12.34%
  2:	497	 4.99%	964	10.62%
  3:	904	 9.07%	1246	13.73%
  4:	1295	12.99%	1438	15.84%
  5:	7051	70.75%	1049	11.56%


Total length: 6.868e+05um, number of vias: 23459
M1(H) length: 0.000e+00um, number of vias: 11268
M2(V) length: 3.468e+05um, number of vias: 12191
M3(H) length: 3.400e+05um

Peak Memory Usage was 599.4M 
*** Finished trialRoute (cpu=0:00:00.4 mem=599.5M) ***

Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'FPU_Control' of instances=3264 and nets=3446 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 599.539M)
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 599.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.4  MEM= 609.3M) ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 607.3M, InitMEM = 607.3M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=685.543 CPU=0:00:00.8 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 685.5M) ***
Info: 1 clock net  excluded from IPO operation.
*info: There are 2 candidate Buffer cells
*info: There are 3 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 676.7M, totSessionCpu=0:00:44 **
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|   834   |  2962   |   432   |    432  |     0   |     0   |     0   |     0   | -69.19 |          0|          0|  51.29  |            |           |
|     2   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | -10.92 |        614|         43|  57.55  |   0:00:04.0|     799.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:04.0 mem=799.2M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 684.7M, totSessionCpu=0:00:48 **
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 6 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -10.917  TNS Slack -179.592 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
| -10.917|-179.592|    57.55%|   0:00:00.0|  799.2M|   typical|  default| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -9.869|-131.872|    57.78%|   0:00:01.0|  799.2M|   typical|  default| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -9.869|-129.424|    57.79%|   0:00:00.0|  799.2M|   typical|  default| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -8.015|-103.011|    57.97%|   0:00:00.0|  799.2M|   typical|  default| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -7.878|-102.593|    57.98%|   0:00:01.0|  799.2M|   typical|  default| u_mul_cntrl/Debug_reg_reg_0_/D                  |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=799.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=799.2M) ***
** GigaOpt Global Opt End WNS Slack -7.878  TNS Slack -102.594 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 682.7M, totSessionCpu=0:00:50 **
*** Timing NOT met, worst failing slack is -7.878
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -7.878  TNS Slack -102.594 Density 57.98
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.98%|        -|  -7.878|-102.594|   0:00:00.0|  799.2M|
|    57.98%|        0|  -7.878|-102.593|   0:00:00.0|  799.2M|
|    57.61%|       33|  -7.947|-102.755|   0:00:01.0|  799.2M|
|    57.59%|        8|  -7.947|-102.754|   0:00:00.0|  799.2M|
|    57.59%|        0|  -7.947|-102.754|   0:00:00.0|  799.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -7.947  TNS Slack -102.754 Density 57.59
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=684.71M, totSessionCpu=0:00:51).
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 684.7M, totSessionCpu=0:00:51 **
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    13   |    13   |     1   |      1  |     0   |     0   |     0   |     0   | -7.95 |          0|          0|  57.59  |            |           |
|    10   |    10   |     0   |      0  |     0   |     0   |     0   |     0   | -7.95 |          3|          0|  57.63  |   0:00:01.0|     800.9M|
|    10   |    10   |     0   |      0  |     0   |     0   |     0   |     0   | -7.95 |          0|          0|  57.63  |   0:00:00.0|     800.9M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=800.9M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 686.5M, totSessionCpu=0:00:52 **
*** Timing NOT met, worst failing slack is -7.947
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 17 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -7.947 TNS Slack -102.596 Density 57.63
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -7.947|   -7.947|-102.596| -102.596|    57.63%|   0:00:00.0|  802.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -7.623|   -7.623|-100.807| -100.807|    57.66%|   0:00:00.0|  803.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -7.286|   -7.286| -95.391|  -95.391|    57.70%|   0:00:00.0|  803.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -6.796|   -6.796| -91.702|  -91.702|    57.78%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -6.634|   -6.634| -91.153|  -91.153|    57.81%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -6.256|   -6.256| -89.374|  -89.374|    57.82%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -6.112|   -6.112| -84.584|  -84.584|    57.94%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -5.967|   -5.967| -80.494|  -80.494|    57.99%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -5.630|   -5.630| -75.949|  -75.949|    58.01%|   0:00:01.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -5.382|   -5.382| -75.121|  -75.121|    58.08%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -5.231|   -5.231| -72.970|  -72.970|    58.12%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -5.139|   -5.139| -71.619|  -71.619|    58.17%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -5.069|   -5.069| -70.684|  -70.684|    58.22%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -4.865|   -4.865| -67.358|  -67.358|    58.35%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.736|   -4.736| -66.921|  -66.921|    58.40%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.515|   -4.515| -68.296|  -68.296|    58.52%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.329|   -4.329| -65.935|  -65.935|    58.65%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.196|   -4.196| -65.021|  -65.021|    58.71%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -4.111|   -4.111| -63.983|  -63.983|    58.79%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -4.035|   -4.035| -63.267|  -63.267|    58.80%|   0:00:00.0|  804.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.894|   -3.894| -60.043|  -60.043|    58.91%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.788|   -3.788| -59.500|  -59.500|    59.00%|   0:00:01.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.695|   -3.695| -58.327|  -58.327|    59.04%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.613|   -3.613| -56.803|  -56.803|    59.21%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.574|   -3.574| -56.090|  -56.090|    59.27%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.568|   -3.568| -55.903|  -55.903|    59.32%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.507|   -3.507| -54.769|  -54.769|    59.32%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.507|   -3.507| -53.956|  -53.956|    59.43%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.504|   -3.504| -53.582|  -53.582|    59.43%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.406|   -3.406| -52.441|  -52.441|    59.52%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.378|   -3.378| -52.142|  -52.142|    59.53%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.377|   -3.377| -52.127|  -52.127|    59.56%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.293|   -3.293| -51.264|  -51.264|    59.56%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.287|   -3.287| -51.207|  -51.207|    59.57%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.266|   -3.266| -50.993|  -50.993|    59.57%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.261|   -3.261| -43.180|  -43.180|    59.59%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.153|   -3.153| -42.613|  -42.613|    59.61%|   0:00:01.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.093|   -3.093| -42.409|  -42.409|    59.62%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -3.061|   -3.061| -42.222|  -42.222|    59.64%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -3.006|   -3.006| -41.315|  -41.315|    59.71%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -2.799|   -2.799| -39.812|  -39.812|    59.73%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -2.774|   -2.774| -39.717|  -39.717|    59.73%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -2.702|   -2.702| -39.492|  -39.492|    59.78%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -2.623|   -2.623| -39.227|  -39.227|    59.79%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -2.623|   -2.623| -32.592|  -32.592|    59.83%|   0:00:01.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -2.526|   -2.526| -32.275|  -32.275|    59.84%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -2.490|   -2.490| -32.166|  -32.166|    59.85%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -2.319|   -2.319| -31.654|  -31.654|    59.87%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -2.212|   -2.212| -29.033|  -29.033|    59.89%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -2.195|   -2.195| -28.983|  -28.983|    59.94%|   0:00:00.0|  805.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -2.067|   -2.067| -28.833|  -28.833|    59.94%|   0:00:00.0|  806.0M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_7_/D         |
|  -1.944|   -1.944| -22.501|  -22.501|    59.97%|   0:00:00.0|  806.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.849|   -1.849| -22.297|  -22.297|    59.97%|   0:00:00.0|  806.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -1.803|   -1.803| -21.969|  -21.969|    59.98%|   0:00:00.0|  806.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -1.688|   -1.688| -21.955|  -21.955|    60.00%|   0:00:01.0|  806.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.618|   -1.618| -18.496|  -18.496|    60.01%|   0:00:00.0|  806.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -1.497|   -1.497| -18.091|  -18.091|    60.10%|   0:00:00.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.396|   -1.396| -17.862|  -17.862|    60.11%|   0:00:01.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.355|   -1.355| -14.036|  -14.036|    60.19%|   0:00:00.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.293|   -1.293| -13.867|  -13.867|    60.18%|   0:00:01.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.242|   -1.242| -13.503|  -13.503|    60.22%|   0:00:00.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.172|   -1.172| -13.363|  -13.363|    60.25%|   0:00:00.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.164|   -1.164| -12.323|  -12.323|    60.36%|   0:00:01.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.071|   -1.071| -12.063|  -12.063|    60.36%|   0:00:00.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.066|   -1.066|  -9.827|   -9.827|    60.34%|   0:00:00.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.006|   -1.006|  -9.760|   -9.760|    60.36%|   0:00:00.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -1.005|   -1.005|  -9.432|   -9.432|    60.45%|   0:00:01.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -0.995|   -0.995|  -9.423|   -9.423|    60.47%|   0:00:00.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -0.995|   -0.995|  -9.111|   -9.111|    60.53%|   0:00:00.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -0.991|   -0.991|  -9.107|   -9.107|    60.53%|   0:00:00.0|  807.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_7_/D       |
|  -0.912|   -0.912|  -7.984|   -7.984|    60.84%|   0:00:00.0|  809.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.829|   -0.829|  -5.756|   -5.756|    60.90%|   0:00:01.0|  809.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.788|   -0.788|  -3.440|   -3.440|    61.14%|   0:00:00.0|  809.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.692|   -0.692|  -2.259|   -2.259|    61.19%|   0:00:00.0|  809.0M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D         |
|  -0.566|   -0.566|  -2.134|   -2.134|    61.23%|   0:00:00.0|  809.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|  -0.486|   -0.486|  -1.609|   -1.609|    61.26%|   0:00:00.0|  809.0M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D         |
|  -0.340|   -0.340|  -0.877|   -0.877|    61.32%|   0:00:00.0|  809.0M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D         |
|  -0.248|   -0.248|  -0.537|   -0.537|    61.33%|   0:00:00.0|  809.0M|   typical|  reg2reg| u_mul_cntrl/Final_Mantissa_reg_reg_5_/D         |
|  -0.095|   -0.095|  -0.198|   -0.198|    61.34%|   0:00:00.0|  809.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_0_/D                  |
|   0.052|    0.052|   0.000|    0.000|    61.45%|   0:00:00.0|  809.0M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D         |
|   0.100|    0.116|   0.000|    0.000|    61.47%|   0:00:00.0|  809.0M|        NA|       NA| NA                                              |
|   0.100|    0.116|   0.000|    0.000|    61.47%|   0:00:00.0|  809.0M|   typical|       NA| NA                                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:10.3 real=0:00:10.0 mem=809.0M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 61.47
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 61.47
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.47%|        -|   0.100|   0.000|   0:00:00.0|  809.0M|
|    59.60%|      155|   0.100|   0.000|   0:00:02.0|  809.0M|
|    59.38%|       72|   0.100|   0.000|   0:00:01.0|  809.0M|
|    59.38%|        0|   0.100|   0.000|   0:00:00.0|  809.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 59.38
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=808.99M, totSessionCpu=0:01:05).
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 59.38

*** Finish pre-CTS Setup Fixing (cpu=0:00:12.8 real=0:00:13.0 mem=809.0M) ***

End: GigaOpt Optimization in WNS mode
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 692.5M, totSessionCpu=0:01:05 **
Info: 1 clock net  excluded from IPO operation.
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 692.5M, totSessionCpu=0:01:06 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting "NanoPlace(TM) placement v#3 (mem=692.5M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=4066 (0 fixed + 4066 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4233 #term=13079 #term/net=3.09, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
stdCell: 4066 single + 0 double + 0 multi
Total standard cell length = 44.3736 (mm), area = 1.1981 (mm^2)
Average module density = 0.594.
Density for the design = 0.594.
       = stdcell_area 18489 sites (1198087 um^2) / alloc_area 31132 sites (2017354 um^2).
Pin Density = 0.707.
            = total # of pins 13079 / total Instance area 18489.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.095e+05 (3.14e+05 2.96e+05)
              Est.  stn bbox = 7.041e+05 (3.63e+05 3.42e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 692.5M
Iteration  8: Total net bbox = 5.735e+05 (2.91e+05 2.83e+05)
              Est.  stn bbox = 6.638e+05 (3.38e+05 3.26e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 692.5M
Iteration  9: Total net bbox = 5.922e+05 (2.98e+05 2.95e+05)
              Est.  stn bbox = 6.826e+05 (3.44e+05 3.38e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 692.5M
Iteration 10: Total net bbox = 6.036e+05 (3.02e+05 3.02e+05)
              Est.  stn bbox = 6.943e+05 (3.49e+05 3.46e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 692.5M
Iteration 11: Total net bbox = 6.036e+05 (3.02e+05 3.02e+05)
              Est.  stn bbox = 6.943e+05 (3.49e+05 3.46e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 692.5M
*** cost = 6.036e+05 (3.02e+05 3.02e+05) (cpu for global=0:00:02.3) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:02.3 real: 0:00:02.0
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:01:08 mem=692.5M) ***
Total net length = 6.040e+05 (3.016e+05 3.024e+05) (ext = 8.536e+03)
Move report: Detail placement moves 4065 insts, mean move: 12.54 um, max move: 1221.03 um
	Max move on inst (FE_OFC367_n1794): (429.21, 1207.44) --> (808.80, 366.00)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 692.5MB
Summary Report:
Instances move: 4065 (out of 4066 movable)
Mean displacement: 12.54 um
Max displacement: 1221.03 um (Instance: FE_OFC367_n1794) (429.21, 1207.44) -> (808.8, 366)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVX8
Total net length = 5.906e+05 (2.882e+05 3.024e+05) (ext = 8.516e+03)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 692.5MB
*** Finished refinePlace (0:01:09 mem=692.5M) ***
Total net length = 5.909e+05 (2.874e+05 3.034e+05) (ext = 8.667e+03)
*** End of Placement (cpu=0:00:03.1, real=0:00:03.0, mem=692.5M) ***
default core: bins with density >  0.75 = 2.86 % ( 1 / 35 )
Density distribution unevenness ratio = 4.722%
Starting IO pin assignment...
Completed IO pin assignment.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting trialRoute (mem=684.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.15% H + 19.01% V (0:00:00.0 684.5M)

Phase 1e-1f Overflow: 0.00% H + 14.58% V (0:00:00.0 684.5M)

Phase 1l Overflow: 0.00% H + 14.58% V (0:00:00.0 684.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.04%
 -2:	0	 0.00%	169	 1.89%
 -1:	0	 0.00%	1055	11.82%
--------------------------------------
  0:	97	 0.97%	2484	27.84%
  1:	274	 2.75%	961	10.77%
  2:	572	 5.74%	867	 9.72%
  3:	986	 9.89%	1154	12.93%
  4:	1324	13.29%	1258	14.10%
  5:	6713	67.36%	971	10.88%


Total length: 7.501e+05um, number of vias: 26333
M1(H) length: 0.000e+00um, number of vias: 13009
M2(V) length: 3.904e+05um, number of vias: 13324
M3(H) length: 3.597e+05um

Peak Memory Usage was 684.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=684.5M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 13.00, normalized total congestion hotspot area = 30.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.21
Trial Route Overflow 0.000000(H) 14.579517(V).
Start repairing congestion with level 3.
congRepair additional round: bin height 2 and width 2
Iteration  7: Total net bbox = 5.655e+05 (2.85e+05 2.81e+05)
              Est.  stn bbox = 6.535e+05 (3.31e+05 3.23e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 684.5M
Iteration  8: Total net bbox = 5.762e+05 (2.91e+05 2.85e+05)
              Est.  stn bbox = 6.646e+05 (3.37e+05 3.28e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 684.5M
Iteration  9: Total net bbox = 5.835e+05 (2.95e+05 2.89e+05)
              Est.  stn bbox = 6.717e+05 (3.41e+05 3.31e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 684.5M
*** Starting refinePlace (0:01:12 mem=684.5M) ***
Total net length = 5.945e+05 (2.986e+05 2.960e+05) (ext = 8.413e+03)
Move report: Detail placement moves 4066 insts, mean move: 9.11 um, max move: 92.13 um
	Max move on inst (FE_OFC660_AdderCntrl_Op2_8_): (755.37, 918.30) --> (799.20, 870.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 684.5MB
Summary Report:
Instances move: 4066 (out of 4066 movable)
Mean displacement: 9.11 um
Max displacement: 92.13 um (Instance: FE_OFC660_AdderCntrl_Op2_8_) (755.37, 918.3) -> (799.2, 870)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVX8
	Violation at original loc: Placement Blockage Violation
Total net length = 5.850e+05 (2.853e+05 2.996e+05) (ext = 8.330e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 684.5MB
*** Finished refinePlace (0:01:13 mem=684.5M) ***
Total net length = 5.850e+05 (2.847e+05 3.003e+05) (ext = 8.390e+03)
*** Starting trialRoute (mem=684.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.11% H + 17.27% V (0:00:00.6 684.5M)

Phase 1e-1f Overflow: 0.00% H + 13.58% V (0:00:00.0 684.5M)

Phase 1l Overflow: 0.00% H + 13.58% V (0:00:00.0 684.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	7	 0.08%
 -2:	0	 0.00%	147	 1.65%
 -1:	0	 0.00%	988	11.10%
--------------------------------------
  0:	82	 0.82%	2458	27.63%
  1:	267	 2.68%	1014	11.40%
  2:	583	 5.85%	875	 9.83%
  3:	918	 9.21%	1119	12.58%
  4:	1312	13.16%	1313	14.76%
  5:	6804	68.27%	976	10.97%


Total length: 7.065e+05um, number of vias: 26309
M1(H) length: 0.000e+00um, number of vias: 13009
M2(V) length: 3.576e+05um, number of vias: 13300
M3(H) length: 3.489e+05um

Peak Memory Usage was 684.5M 
*** Finished trialRoute (cpu=0:00:00.6 mem=684.5M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 3.00, normalized total congestion hotspot area = 20.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.19
End of congRepair (cpu=0:00:04.2, real=0:00:05.0)
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:45, real = 0: 0:46, mem = 649.0M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
WARNING   ENCEXT-6197          1  Capacitance table file not specified. Th...
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           2  No scan chain specified/traced.          
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_preCTS -outDir timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
*** Starting trialRoute (mem=651.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=651.0M) ***

Extraction called for design 'FPU_Control' of instances=4066 and nets=4283 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 651.043M)
Found active setup analysis view typical
Found active hold analysis view typical
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=703.848 CPU=0:00:00.7 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.904  | -0.904  |  6.053  |
|           TNS (ns):| -5.833  | -5.833  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.013   |      2 (2)       |
|   max_tran     |     12 (12)      |   -0.068   |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.389%
Routing Overflow: 0.00% H and 13.58% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.49 sec
Total Real time: 2.0 sec
Total Memory Usage: 665.628906 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 669.6M, totSessionCpu=0:01:19 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=669.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=669.6M) ***

Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.904  |
|           TNS (ns):| -5.833  |
|    Violating Paths:|   14    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.013   |      2 (2)       |
|   max_tran     |     12 (12)      |   -0.068   |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.389%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 667.6M, totSessionCpu=0:01:20 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 667.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 667.6M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 695.5M, totSessionCpu=0:01:20 **
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    42   |    65   |    10   |     10  |     0   |     0   |     0   |     0   | -0.90 |          0|          0|  59.39  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.78 |         51|         13|  59.87  |   0:00:00.0|     813.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=813.0M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 698.5M, totSessionCpu=0:01:21 **
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 50 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.780  TNS Slack -2.759 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.780|  -2.759|    59.87%|   0:00:00.0|  813.0M|   typical|  default| u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D         |
|  -0.565|  -1.417|    59.91%|   0:00:00.0|  813.0M|   typical|  default| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|  -0.428|  -0.711|    59.95%|   0:00:01.0|  813.0M|   typical|  default| u_mul_cntrl/Debug_reg_reg_1_/D                  |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=813.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=813.0M) ***
** GigaOpt Global Opt End WNS Slack -0.427  TNS Slack -0.711 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 696.5M, totSessionCpu=0:01:21 **
*** Timing NOT met, worst failing slack is -0.428
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.427  TNS Slack -0.711 Density 59.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.96%|        -|  -0.427|  -0.711|   0:00:00.0|  813.0M|
|    59.96%|        0|  -0.428|  -0.711|   0:00:00.0|  813.0M|
|    59.07%|       74|  -0.219|  -0.476|   0:00:01.0|  813.0M|
|    59.06%|        6|  -0.219|  -0.476|   0:00:00.0|  813.0M|
|    59.06%|        0|  -0.219|  -0.476|   0:00:00.0|  813.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.219  TNS Slack -0.476 Density 59.06
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=698.52M, totSessionCpu=0:01:23).
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 698.5M, totSessionCpu=0:01:23 **
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:23 mem=698.5M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4042 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Density distribution unevenness ratio = 4.991%
Density distribution unevenness ratio = 4.818%
Move report: Timing Driven Placement moves 3978 insts, mean move: 82.33 um, max move: 591.00 um
	Max move on inst (u_mul_cntrl/FE_OFC706_n96): (381.60, 702.00) --> (69.60, 981.00)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:06.0 MEM: 702.5MB
Move report: Detail placement moves 2061 insts, mean move: 11.10 um, max move: 91.20 um
	Max move on inst (u_mul_cntrl/FE_OFC481_n714): (511.20, 393.00) --> (602.40, 393.00)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 702.5MB
Summary Report:
Instances move: 3977 (out of 4042 movable)
Mean displacement: 82.56 um
Max displacement: 605.40 um (Instance: u_mul_cntrl/FE_OFC706_n96) (381.6, 702) -> (55.2, 981)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUF4X
Runtime: CPU: 0:00:05.9 REAL: 0:00:06.0 MEM: 702.5MB
*** Finished refinePlace (0:01:29 mem=702.5M) ***
Density distribution unevenness ratio = 4.333%
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting trialRoute (mem=702.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.27% H + 17.95% V (0:00:00.1 703.5M)

Phase 1e-1f Overflow: 0.00% H + 13.24% V (0:00:00.1 703.5M)

Phase 1l Overflow: 0.00% H + 13.24% V (0:00:00.0 703.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	6	 0.07%
 -2:	0	 0.00%	127	 1.43%
 -1:	0	 0.00%	987	11.10%
--------------------------------------
  0:	92	 0.92%	2583	29.05%
  1:	256	 2.57%	986	11.09%
  2:	584	 5.86%	875	 9.84%
  3:	987	 9.90%	1159	13.03%
  4:	1282	12.86%	1257	14.14%
  5:	6765	67.88%	912	10.26%


Total length: 7.091e+05um, number of vias: 26446
M1(H) length: 0.000e+00um, number of vias: 12958
M2(V) length: 3.599e+05um, number of vias: 13488
M3(H) length: 3.491e+05um

Peak Memory Usage was 703.5M 
*** Finished trialRoute (cpu=0:00:00.4 mem=703.5M) ***

Extraction called for design 'FPU_Control' of instances=4042 and nets=4280 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 703.520M)
Trial Route Overflow 0.0(H) 13.2365882509(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Local HotSpot Analysis: normalized max congestion hotspot area = 14.00, normalized total congestion hotspot area = 25.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.22
Start repairing congestion with level 3.
congRepair additional round: bin height 2 and width 2
Iteration  7: Total net bbox = 5.554e+05 (2.81e+05 2.75e+05)
              Est.  stn bbox = 6.415e+05 (3.26e+05 3.16e+05)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 733.6M
Iteration  8: Total net bbox = 5.685e+05 (2.87e+05 2.81e+05)
              Est.  stn bbox = 6.553e+05 (3.33e+05 3.23e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 733.6M
Iteration  9: Total net bbox = 5.698e+05 (2.89e+05 2.81e+05)
              Est.  stn bbox = 6.564e+05 (3.34e+05 3.22e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 733.6M
*** Starting trialRoute (mem=733.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.26% H + 19.59% V (0:00:00.1 733.6M)

Phase 1e-1f Overflow: 0.00% H + 13.86% V (0:00:00.1 733.6M)

Phase 1l Overflow: 0.00% H + 13.86% V (0:00:00.0 733.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	5	 0.06%
 -2:	0	 0.00%	122	 1.39%
 -1:	0	 0.00%	1036	11.80%
--------------------------------------
  0:	112	 1.12%	2671	30.41%
  1:	297	 2.98%	1118	12.73%
  2:	603	 6.05%	970	11.05%
  3:	981	 9.84%	1015	11.56%
  4:	1307	13.11%	1070	12.18%
  5:	6666	66.89%	775	 8.82%


Total length: 7.448e+05um, number of vias: 27030
M1(H) length: 1.559e+04um, number of vias: 12958
M2(V) length: 3.638e+05um, number of vias: 14072
M3(H) length: 3.654e+05um

Peak Memory Usage was 733.6M 
*** Finished trialRoute (cpu=0:00:00.4 mem=733.6M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 27.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.19
End of congRepair (cpu=0:00:03.9, real=0:00:04.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:34 mem=733.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4042 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 4042 insts, mean move: 9.48 um, max move: 93.53 um
	Max move on inst (u_adder_cntrl/U366): (1548.11, 1146.78) --> (1456.80, 1149.00)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 733.6MB
Summary Report:
Instances move: 4042 (out of 4042 movable)
Mean displacement: 9.48 um
Max displacement: 93.53 um (Instance: u_adder_cntrl/U366) (1548.11, 1146.78) -> (1456.8, 1149)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUF4X
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 733.6MB
*** Finished refinePlace (0:01:34 mem=733.6M) ***
Density distribution unevenness ratio = 4.025%
*** Starting trialRoute (mem=733.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.30% H + 17.37% V (0:00:00.1 733.6M)

Phase 1e-1f Overflow: 0.00% H + 12.70% V (0:00:00.1 733.6M)

Phase 1l Overflow: 0.00% H + 12.70% V (0:00:00.0 733.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.05%
 -2:	0	 0.00%	105	 1.18%
 -1:	0	 0.00%	970	10.94%
--------------------------------------
  0:	96	 0.96%	2485	28.04%
  1:	253	 2.54%	954	10.76%
  2:	522	 5.24%	874	 9.86%
  3:	933	 9.36%	1104	12.46%
  4:	1244	12.48%	1385	15.63%
  5:	6918	69.42%	982	11.08%


Total length: 6.944e+05um, number of vias: 26102
M1(H) length: 0.000e+00um, number of vias: 12958
M2(V) length: 3.551e+05um, number of vias: 13144
M3(H) length: 3.392e+05um

Peak Memory Usage was 733.6M 
*** Finished trialRoute (cpu=0:00:00.3 mem=733.6M) ***

Extraction called for design 'FPU_Control' of instances=4042 and nets=4280 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 733.629M)
Found active setup analysis view typical
Found active hold analysis view typical
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=736.676 CPU=0:00:00.6 REAL=0:00:01.0)

------------------------------------------------------------
     Summary (cpu=0.19min real=0.20min mem=692.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.361  |
|           TNS (ns):| -1.386  |
|    Violating Paths:|    8    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.034   |      4 (4)       |
|   max_tran     |      4 (5)       |   -0.267   |      4 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.058%
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 700.5M, totSessionCpu=0:01:35 **
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    52   |    94   |    29   |     29  |     0   |     0   |     0   |     0   | -0.36 |          0|          0|  59.06  |            |           |
|     3   |     3   |     0   |      0  |     0   |     0   |     0   |     0   | -0.32 |         47|          5|  59.67  |   0:00:00.0|     818.7M|
|     2   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | -0.32 |          1|          0|  59.69  |   0:00:01.0|     818.7M|
|     2   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | -0.32 |          0|          0|  59.69  |   0:00:00.0|     818.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=818.7M) ***

*** Starting refinePlace (0:01:36 mem=818.7M) ***
*** Starting refinePlace (0:01:36 mem=818.7M) ***
Total net length = 6.042e+05 (2.980e+05 3.062e+05) (ext = 8.205e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4090 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 106 insts, mean move: 5.12 um, max move: 27.00 um
	Max move on inst (FE_OFC1001_Add_Op2_4_): (1816.80, 645.00) --> (1816.80, 618.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 818.7MB
Summary Report:
Instances move: 106 (out of 4090 movable)
Mean displacement: 5.12 um
Max displacement: 27.00 um (Instance: FE_OFC1001_Add_Op2_4_) (1816.8, 645) -> (1816.8, 618)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUF4X
Total net length = 6.042e+05 (2.980e+05 3.062e+05) (ext = 8.205e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 818.7MB
*** Finished refinePlace (0:01:37 mem=818.7M) ***
*** maximum move = 27.00 um ***
*** Finished refinePlace (0:01:37 mem=818.7M) ***
*** Finished re-routing un-routed nets (818.7M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=818.7M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=701.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.321  |
|           TNS (ns):| -1.154  |
|    Violating Paths:|    7    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      2 (2)       |   -0.003   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.688%
Routing Overflow: 0.00% H and 12.70% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 701.5M, totSessionCpu=0:01:37 **
*** Timing NOT met, worst failing slack is -0.321
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 71 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.321 TNS Slack -1.155 Density 59.69
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.321|   -0.321|  -1.155|   -1.155|    59.69%|   0:00:00.0|  816.0M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_6_/D         |
|  -0.234|   -0.234|  -0.568|   -0.568|    59.78%|   0:00:00.0|  819.7M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D         |
|  -0.117|   -0.117|  -0.226|   -0.226|    59.82%|   0:00:00.0|  819.7M|   typical|  reg2reg| u_adder_24b_Z_reg_8_/D                          |
|   0.046|    0.046|   0.000|    0.000|    59.86%|   0:00:00.0|  819.7M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.100|    0.139|   0.000|    0.000|    59.89%|   0:00:01.0|  819.7M|        NA|       NA| NA                                              |
|   0.100|    0.139|   0.000|    0.000|    59.89%|   0:00:00.0|  819.7M|   typical|       NA| NA                                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=819.7M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 59.89
*** Starting refinePlace (0:01:37 mem=819.7M) ***
*** Starting refinePlace (0:01:37 mem=819.7M) ***
Total net length = 6.054e+05 (2.990e+05 3.065e+05) (ext = 8.205e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4114 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 308 insts, mean move: 27.20 um, max move: 105.60 um
	Max move on inst (u_adder_cntrl/U974): (1768.80, 618.00) --> (1790.40, 534.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 820.7MB
Summary Report:
Instances move: 308 (out of 4114 movable)
Mean displacement: 27.20 um
Max displacement: 105.60 um (Instance: u_adder_cntrl/U974) (1768.8, 618) -> (1790.4, 534)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NOR2X1
Total net length = 6.054e+05 (2.990e+05 3.065e+05) (ext = 8.205e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 820.7MB
*** Finished refinePlace (0:01:38 mem=820.7M) ***
*** maximum move = 105.60 um ***
*** Finished refinePlace (0:01:38 mem=820.7M) ***
*** Finished re-routing un-routed nets (820.7M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=820.7M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 59.89

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=820.7M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=702.1M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.139  |  0.139  |  6.055  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      2 (2)       |   -0.003   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.887%
Routing Overflow: 0.00% H and 12.70% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 702.1M, totSessionCpu=0:01:38 **
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 59.89
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.89%|        -|   0.100|   0.000|   0:00:00.0|  816.6M|
|    59.05%|       68|   0.100|   0.000|   0:00:01.0|  816.6M|
|    59.01%|       15|   0.100|   0.000|   0:00:01.0|  816.6M|
|    59.01%|        0|   0.100|   0.000|   0:00:00.0|  816.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 59.01
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting refinePlace (0:01:40 mem=816.6M) ***
*** Starting refinePlace (0:01:40 mem=816.6M) ***
Total net length = 6.132e+05 (2.991e+05 3.142e+05) (ext = 8.229e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4046 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 816.6MB
Summary Report:
Instances move: 0 (out of 4046 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.132e+05 (2.991e+05 3.142e+05) (ext = 8.229e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 816.6MB
*** Finished refinePlace (0:01:40 mem=816.6M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:01:40 mem=816.6M) ***
*** Finished re-routing un-routed nets (816.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=816.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=702.09M, totSessionCpu=0:01:40).
*** Starting trialRoute (mem=702.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.44% H + 17.72% V (0:00:00.1 704.1M)

Phase 1e-1f Overflow: 0.00% H + 13.17% V (0:00:00.1 705.1M)

Phase 1l Overflow: 0.00% H + 13.17% V (0:00:00.0 705.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	10	 0.11%
 -2:	0	 0.00%	116	 1.31%
 -1:	0	 0.00%	983	11.12%
--------------------------------------
  0:	96	 0.96%	2415	27.31%
  1:	280	 2.81%	902	10.20%
  2:	563	 5.65%	894	10.11%
  3:	970	 9.73%	1150	13.00%
  4:	1258	12.62%	1405	15.89%
  5:	6799	68.22%	968	10.95%


Total length: 7.055e+05um, number of vias: 26259
M1(H) length: 0.000e+00um, number of vias: 12971
M2(V) length: 3.599e+05um, number of vias: 13288
M3(H) length: 3.457e+05um

Peak Memory Usage was 705.1M 
*** Finished trialRoute (cpu=0:00:00.5 mem=705.1M) ***

Extraction called for design 'FPU_Control' of instances=4046 and nets=4293 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 705.090M)
Trial Route Overflow 0.0(H) 13.1671297219(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Local HotSpot Analysis: normalized max congestion hotspot area = 3.00, normalized total congestion hotspot area = 15.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.20
Start repairing congestion with level 2.
congRepair additional round: bin height 2 and width 2
Iteration  7: Total net bbox = 5.560e+05 (2.80e+05 2.76e+05)
              Est.  stn bbox = 6.421e+05 (3.25e+05 3.17e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 735.2M
Iteration  8: Total net bbox = 5.679e+05 (2.86e+05 2.82e+05)
              Est.  stn bbox = 6.546e+05 (3.31e+05 3.23e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 735.2M
Iteration  9: Total net bbox = 5.765e+05 (2.90e+05 2.87e+05)
              Est.  stn bbox = 6.631e+05 (3.35e+05 3.28e+05)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 735.2M
*** Starting trialRoute (mem=735.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.48% H + 20.98% V (0:00:00.1 735.2M)

Phase 1e-1f Overflow: 0.00% H + 15.48% V (0:00:00.1 735.2M)

Phase 1l Overflow: 0.00% H + 15.48% V (0:00:00.0 735.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	6	 0.07%
 -2:	0	 0.00%	157	 1.78%
 -1:	0	 0.00%	1134	12.85%
--------------------------------------
  0:	120	 1.20%	2602	29.48%
  1:	298	 2.99%	1100	12.46%
  2:	655	 6.57%	974	11.03%
  3:	1001	10.04%	1032	11.69%
  4:	1284	12.88%	1020	11.56%
  5:	6608	66.31%	802	 9.09%


Total length: 7.539e+05um, number of vias: 27185
M1(H) length: 1.556e+04um, number of vias: 12971
M2(V) length: 3.689e+05um, number of vias: 14214
M3(H) length: 3.694e+05um

Peak Memory Usage was 735.2M 
*** Finished trialRoute (cpu=0:00:00.4 mem=735.2M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 7.00, normalized total congestion hotspot area = 36.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.22
End of congRepair (cpu=0:00:03.2, real=0:00:03.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:01:44 mem=735.2M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4046 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 4046 insts, mean move: 8.62 um, max move: 81.51 um
	Max move on inst (U1661): (1572.32, 363.37) --> (1651.20, 366.00)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 735.2MB
Summary Report:
Instances move: 4046 (out of 4046 movable)
Mean displacement: 8.62 um
Max displacement: 81.51 um (Instance: U1661) (1572.32, 363.37) -> (1651.2, 366)
	Length: 2 sites, height: 1 rows, site name: core, cell type: INVX4
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 735.2MB
*** Finished refinePlace (0:01:44 mem=735.2M) ***
Density distribution unevenness ratio = 4.161%
*** Starting trialRoute (mem=735.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.28% H + 17.98% V (0:00:00.1 735.2M)

Phase 1e-1f Overflow: 0.00% H + 13.85% V (0:00:00.1 735.2M)

Phase 1l Overflow: 0.00% H + 13.85% V (0:00:00.0 735.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.05%
 -2:	0	 0.00%	128	 1.44%
 -1:	0	 0.00%	1041	11.73%
--------------------------------------
  0:	108	 1.08%	2483	27.97%
  1:	255	 2.56%	953	10.74%
  2:	585	 5.87%	833	 9.38%
  3:	862	 8.65%	1166	13.14%
  4:	1235	12.39%	1351	15.22%
  5:	6921	69.45%	917	10.33%


Total length: 6.998e+05um, number of vias: 26141
M1(H) length: 0.000e+00um, number of vias: 12971
M2(V) length: 3.574e+05um, number of vias: 13170
M3(H) length: 3.424e+05um

Peak Memory Usage was 735.2M 
*** Finished trialRoute (cpu=0:00:00.4 mem=735.2M) ***

Extraction called for design 'FPU_Control' of instances=4046 and nets=4293 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 735.199M)
Found active setup analysis view typical
Found active hold analysis view typical
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=738.973 CPU=0:00:00.7 REAL=0:00:01.0)

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=694.8M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.255  | -0.255  |  5.880  |
|           TNS (ns):| -0.717  | -0.717  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.009   |      3 (3)       |
|   max_tran     |      4 (4)       |   -0.083   |      4 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.010%
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 702.8M, totSessionCpu=0:01:46 **
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    30   |    42   |    15   |     15  |     0   |     0   |     0   |     0   | -0.26 |          0|          0|  59.01  |            |           |
|     6   |     6   |     0   |      0  |     0   |     0   |     0   |     0   | -0.26 |         24|          4|  59.32  |   0:00:00.0|     822.0M|
|     4   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.26 |          2|          0|  59.35  |   0:00:00.0|     822.0M|
|     4   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.26 |          0|          0|  59.35  |   0:00:00.0|     822.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=822.0M) ***

*** Starting refinePlace (0:01:46 mem=822.0M) ***
*** Starting refinePlace (0:01:46 mem=822.0M) ***
Total net length = 6.068e+05 (2.982e+05 3.086e+05) (ext = 8.144e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4072 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 104 insts, mean move: 19.88 um, max move: 96.00 um
	Max move on inst (FE_OFC993_Add_Op2_0_): (1754.40, 618.00) --> (1742.40, 534.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 822.0MB
Summary Report:
Instances move: 104 (out of 4072 movable)
Mean displacement: 19.88 um
Max displacement: 96.00 um (Instance: FE_OFC993_Add_Op2_0_) (1754.4, 618) -> (1742.4, 534)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUF4X
Total net length = 6.068e+05 (2.982e+05 3.086e+05) (ext = 8.144e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 822.0MB
*** Finished refinePlace (0:01:46 mem=822.0M) ***
*** maximum move = 96.00 um ***
*** Finished refinePlace (0:01:46 mem=822.0M) ***
*** Finished re-routing un-routed nets (822.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=822.0M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=707.6M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.255  | -0.255  |  5.880  |
|           TNS (ns):| -0.717  | -0.717  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      2 (2)       |   -0.004   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.351%
Routing Overflow: 0.00% H and 13.85% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 707.6M, totSessionCpu=0:01:47 **
*** Timing NOT met, worst failing slack is -0.255
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 81 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.255 TNS Slack -0.717 Density 59.35
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.255|   -0.255|  -0.717|   -0.717|    59.35%|   0:00:00.0|  822.0M|   typical|  reg2reg| u_mul_cntrl/Final_Exponent_reg_reg_5_/D         |
|   0.061|    0.061|   0.000|    0.000|    59.41%|   0:00:00.0|  822.0M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_6_/D       |
|   0.099|    0.099|   0.000|    0.000|    59.45%|   0:00:00.0|  822.0M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.100|    0.115|   0.000|    0.000|    59.48%|   0:00:00.0|  822.0M|        NA|       NA| NA                                              |
|   0.100|    0.115|   0.000|    0.000|    59.48%|   0:00:00.0|  822.0M|   typical|       NA| NA                                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=822.0M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 59.48
*** Starting refinePlace (0:01:47 mem=822.0M) ***
*** Starting refinePlace (0:01:47 mem=822.0M) ***
Total net length = 6.098e+05 (2.991e+05 3.106e+05) (ext = 8.144e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4081 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 17 insts, mean move: 9.74 um, max move: 24.00 um
	Max move on inst (u_adder_cntrl/FE_OCPC1079_n192): (1459.20, 1290.00) --> (1483.20, 1290.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 822.0MB
Summary Report:
Instances move: 17 (out of 4081 movable)
Mean displacement: 9.74 um
Max displacement: 24.00 um (Instance: u_adder_cntrl/FE_OCPC1079_n192) (1459.2, 1290) -> (1483.2, 1290)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUF4X
Total net length = 6.098e+05 (2.991e+05 3.106e+05) (ext = 8.144e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 822.0MB
*** Finished refinePlace (0:01:47 mem=822.0M) ***
*** maximum move = 24.00 um ***
*** Finished refinePlace (0:01:47 mem=822.0M) ***
*** Finished re-routing un-routed nets (822.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=822.0M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 59.48

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=822.0M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=705.6M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.115  |  0.115  |  5.880  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      2 (2)       |   -0.004   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.476%
Routing Overflow: 0.00% H and 13.85% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 705.6M, totSessionCpu=0:01:47 **
Info: 1 clock net  excluded from IPO operation.
*** Starting trialRoute (mem=705.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.28% H + 18.42% V (0:00:00.1 705.6M)

Phase 1e-1f Overflow: 0.00% H + 14.14% V (0:00:00.1 705.6M)

Phase 1l Overflow: 0.00% H + 14.14% V (0:00:00.0 705.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	5	 0.06%
 -2:	0	 0.00%	122	 1.38%
 -1:	0	 0.00%	1071	12.09%
--------------------------------------
  0:	104	 1.04%	2437	27.52%
  1:	273	 2.74%	949	10.72%
  2:	594	 5.96%	845	 9.54%
  3:	864	 8.67%	1187	13.40%
  4:	1263	12.67%	1349	15.23%
  5:	6868	68.91%	891	10.06%


Total length: 7.041e+05um, number of vias: 26299
M1(H) length: 0.000e+00um, number of vias: 13041
M2(V) length: 3.584e+05um, number of vias: 13258
M3(H) length: 3.457e+05um

Peak Memory Usage was 705.6M 
*** Finished trialRoute (cpu=0:00:00.5 mem=705.6M) ***

Extraction called for design 'FPU_Control' of instances=4081 and nets=4328 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 705.566M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 733.7M, InitMEM = 733.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=739.723 CPU=0:00:00.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 739.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    11   |    18   |     3   |      3  |     0   |     0   |     0   |     0   | -0.04 |          0|          0|  59.48  |            |           |
|     4   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.04 |          7|          0|  59.57  |   0:00:00.0|     817.8M|
|     4   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.04 |          0|          0|  59.57  |   0:00:00.0|     817.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=817.8M) ***

*** Starting refinePlace (0:01:49 mem=817.8M) ***
*** Starting refinePlace (0:01:49 mem=817.8M) ***
Total net length = 6.098e+05 (3.004e+05 3.094e+05) (ext = 8.124e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4088 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 4 insts, mean move: 30.75 um, max move: 59.40 um
	Max move on inst (u_adder_cntrl/U644): (1804.80, 813.00) --> (1807.20, 870.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 817.8MB
Summary Report:
Instances move: 4 (out of 4088 movable)
Mean displacement: 30.75 um
Max displacement: 59.40 um (Instance: u_adder_cntrl/U644) (1804.8, 813) -> (1807.2, 870)
	Length: 2 sites, height: 1 rows, site name: core, cell type: TIEHI
Total net length = 6.098e+05 (3.004e+05 3.094e+05) (ext = 8.124e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 817.8MB
*** Finished refinePlace (0:01:49 mem=817.8M) ***
*** maximum move = 59.40 um ***
*** Finished refinePlace (0:01:49 mem=817.8M) ***
*** Finished re-routing un-routed nets (817.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=817.8M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.100 -> -0.035 (bump = 0.135)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 81 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.036 TNS Slack -0.036 Density 59.57
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.036|   -0.036|  -0.036|   -0.036|    59.57%|   0:00:00.0|  836.9M|   typical|  reg2reg| u_mul_cntrl/Debug_reg_reg_1_/D                  |
|   0.079|    0.079|   0.000|    0.000|    59.58%|   0:00:00.0|  836.9M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_5_/D       |
|   0.100|    0.111|   0.000|    0.000|    59.59%|   0:00:01.0|  836.9M|        NA|       NA| NA                                              |
|   0.100|    0.111|   0.000|    0.000|    59.59%|   0:00:00.0|  836.9M|   typical|       NA| NA                                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=836.9M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 59.59
*** Starting refinePlace (0:01:49 mem=836.9M) ***
*** Starting refinePlace (0:01:49 mem=836.9M) ***
Total net length = 6.099e+05 (3.005e+05 3.095e+05) (ext = 8.124e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4090 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 836.9MB
Summary Report:
Instances move: 0 (out of 4090 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.099e+05 (3.005e+05 3.095e+05) (ext = 8.124e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 836.9MB
*** Finished refinePlace (0:01:49 mem=836.9M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:01:49 mem=836.9M) ***
*** Finished re-routing un-routed nets (836.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=836.9M) ***
** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 59.59

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=836.9M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=743.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=743.5M) ***

Extraction called for design 'FPU_Control' of instances=4090 and nets=4337 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 735.434M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 733.4M, InitMEM = 733.4M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=738.707 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 738.7M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 700.6M, totSessionCpu=0:01:50 **
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  |  5.901  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      2 (2)       |   -0.004   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.595%
Routing Overflow: 0.00% H and 14.14% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 700.6M, totSessionCpu=0:01:51 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_preCTS -outDir timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=678.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=678.2M) ***

Extraction called for design 'FPU_Control' of instances=4090 and nets=4337 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 678.230M)
Found active setup analysis view typical
Found active hold analysis view typical
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=716.207 CPU=0:00:00.7 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.111  |  5.901  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      2 (2)       |   -0.004   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.595%
Routing Overflow: 0.00% H and 14.14% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.47 sec
Total Real time: 1.0 sec
Total Memory Usage: 677.988281 Mbytes
<CMD> createClockTreeSpec -bufferList {BUF4X BUF8X INVX1 INVX4 INVX8} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUF4X BUF8X INVX1 INVX4 INVX8 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: typical.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical :
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.0018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [0.000666667]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=0.9(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=0.8(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical :
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.0018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [0.000666667]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=0.9(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=0.8(ohm) viaCap=0.563322(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical
Default Analysis Views is typical


****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=688.0M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=688.0M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
**WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
**ERROR: (ENCCK-9000):	Option -fixedInstBeforeCTS is not supported when setCTSMode -engine is not ck, please use changeClockStatus command before clockDesign.

  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     ENCCK-9000           2  %s                                       
*** Message Summary: 0 warning(s), 2 error(s)

<CMD> setCTSMode -engine ck
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 688.0M **
setCTSMode -engine ck -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical :
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.0018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [0.000666667]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=0.9(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=0.8(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical :
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.0018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [0.000666667]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=0.9(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=0.8(ohm) viaCap=0.563322(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical
Default Analysis Views is typical


****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=688.0M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (335) instances, and (0) nets in Clock CLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=688.0M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX1 INVX4 INVX8 BUF4X BUF8X 
*** Removed (0) buffers and (0) inverters in Clock CLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 687.996M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=688.0M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX1 INVX4 INVX8 BUF4X BUF8X 
***** Allocate Placement Memory Finished (MEM: 687.996M)

Start to trace clock trees ...
*** Begin Tracer (mem=688.0M) ***
Tracing Clock CLK ...

Reconvergent mux Check for spec:CLK 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=688.1M) ***
***** Allocate Obstruction Memory  Finished (MEM: 687.996M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          81(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          69(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock CLK has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================
**WARN: (ENCCK-6316):	The buffer cell choice INVX1 (library Lib6710_05 clock CLK) might not have sufficient strength to meet the maximum buffer transition constraint.


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          1
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          480(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          480(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16 Ohm (user set)
   Net length threshold for resistance checks     :          480 um (derived 200*M2 layer pitch)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          69(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          35.575001(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (CLK) Structure
Max. Skew           : 800(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUF4X) (INVX4) (BUF8X) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 335
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 335
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (CLK)
Output_Net: (CLK)   
**** CK_START: TopDown Tree Construction for CLK (335-leaf) (mem=696.0M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=370[2928,3298*] trVio=B40(282)S119(25215)ps N335 B86 G1 A215(215.0) L[6,6] C2/2 score=359151 cpu=0:00:20.0 mem=690M 

**** CK_END: TopDown Tree Construction for CLK (cpu=0:00:20.4, real=0:00:20.0, mem=690.0M)



**** CK_START: Update Database (mem=690.0M)
86 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=690.0M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 35.575001 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:02:19 mem=690.0M) ***
Total net length = 6.207e+05 (3.020e+05 3.186e+05) (ext = 4.276e+03)
Move report: Detail placement moves 207 insts, mean move: 16.78 um, max move: 103.20 um
	Max move on inst (U2211): (655.20, 981.00) --> (636.00, 897.00)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 690.0MB
Summary Report:
Instances move: 207 (out of 3841 movable)
Mean displacement: 16.78 um
Max displacement: 103.20 um (Instance: U2211) (655.2, 981) -> (636, 897)
	Length: 5 sites, height: 1 rows, site name: core, cell type: AOI22
Total net length = 6.207e+05 (3.020e+05 3.186e+05) (ext = 4.276e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 690.0MB
*** Finished refinePlace (0:02:19 mem=690.0M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 689.996M)
**WARN: (ENCCK-6323):	The placement of U2211 was moved by 103.2 microns during refinePlace. Original location : (655.2, 981), Refined location : (636, 897)
**WARN: (ENCCK-6323):	The placement of CLK__L5_I30 was moved by 79.8 microns during refinePlace. Original location : (1135.2, 561), Refined location : (1188, 534)
**WARN: (ENCCK-6323):	The placement of CLK__L4_I9 was moved by 70.2 microns during refinePlace. Original location : (856.8, 954), Refined location : (900, 981)
**WARN: (ENCCK-6323):	The placement of CLK__L5_I33 was moved by 69 microns during refinePlace. Original location : (1123.2, 561), Refined location : (1135.2, 618)
**WARN: (ENCCK-6323):	The placement of U1980 was moved by 67.8 microns during refinePlace. Original location : (1593.6, 561), Refined location : (1552.8, 534)
**WARN: (ENCCK-6323):	The placement of CLK__L5_I31 was moved by 64.8 microns during refinePlace. Original location : (1135.2, 561), Refined location : (1200, 561)
**WARN: (ENCCK-6323):	The placement of FE_OFC701_MulCntrl_Op1_13_ was moved by 64.2 microns during refinePlace. Original location : (633.6, 954), Refined location : (626.4, 897)
**WARN: (ENCCK-6323):	The placement of U1716 was moved by 62.4 microns during refinePlace. Original location : (1461.6, 309), Refined location : (1524, 309)
**WARN: (ENCCK-6323):	The placement of U2170 was moved by 61.8 microns during refinePlace. Original location : (1459.2, 282), Refined location : (1454.4, 225)
**WARN: (ENCCK-6323):	The placement of CLK__L5_I43 was moved by 59.4 microns during refinePlace. Original location : (1147.2, 450), Refined location : (1149.6, 393)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 35.575 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 24...


Refine place movement check finished, CPU=0:00:00.5 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=62	Sink=0	BUF8X=62)
Level 4 (Total=18	Sink=0	BUF8X=18)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 86
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_Adder_interconnect_Select_reg/CLK 3376.8(ps)
Min trig. edge delay at sink(R): MulCntrl_Op1_reg_13_/CLK 3004.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3004.8~3376.8(ps)      0~10(ps)            
Fall Phase Delay               : 3011.7~3405.5(ps)      0~10(ps)            
Trig. Edge Skew                : 372(ps)                800(ps)             
Rise Skew                      : 372(ps)                
Fall Skew                      : 393.8(ps)              
Max. Rise Buffer Tran.         : 225.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 222.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 321.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 318(ps)                200(ps)             
Min. Rise Buffer Tran.         : 104.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 102.1(ps)              0(ps)               
Min. Rise Sink Tran.           : 214.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 210.6(ps)              0(ps)               

view typical : skew = 372ps (required = 800ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'typical'...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
Reducing the latency of clock tree 'CLK' in 'typical' view ...

Calculating pre-route downstream delay for clock tree 'CLK'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'CLK__L3_I2' from (93600 89700) to (94800 56100)
moving 'CLK__L2_I0' from (95520 22500) to (96720 47700)
MaxTriggerDelay: 3365.7 (ps)
MinTriggerDelay: 3005.6 (ps)
Skew: 360.1 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=690.0M) ***
Reducing the skew of clock tree 'CLK' in 'typical' view ...

MaxTriggerDelay: 3365.7 (ps)
MinTriggerDelay: 3065.2 (ps)
Skew: 300.5 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:01.0 mem=690.0M) ***
Resized (BUF8X->BUF4X): CLK__L4_I15
resized 1 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 2 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:01.0 mem=690.0M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
*** Starting refinePlace (0:02:19 mem=690.0M) ***
Total net length = 6.225e+05 (3.033e+05 3.192e+05) (ext = 4.302e+03)
Move report: Detail placement moves 1 insts, mean move: 2.40 um, max move: 2.40 um
	Max move on inst (U2215): (976.80, 477.00) --> (979.20, 477.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 690.0MB
Summary Report:
Instances move: 1 (out of 3841 movable)
Mean displacement: 2.40 um
Max displacement: 2.40 um (Instance: U2215) (976.8, 477) -> (979.2, 477)
	Length: 5 sites, height: 1 rows, site name: core, cell type: AOI22
Total net length = 6.225e+05 (3.033e+05 3.192e+05) (ext = 4.302e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 690.0MB
*** Finished refinePlace (0:02:19 mem=690.0M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 689.996M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=62	Sink=0	BUF8X=62)
Level 4 (Total=18	Sink=0	BUF8X=17	BUF4X=1)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 86
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_adder_cntrl/Final_Mantissa_reg_reg_2_/CLK 3365.7(ps)
Min trig. edge delay at sink(R): u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK 3065.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3065.2~3365.7(ps)      0~10(ps)            
Fall Phase Delay               : 3078.2~3397(ps)        0~10(ps)            
Trig. Edge Skew                : 300.5(ps)              800(ps)             
Rise Skew                      : 300.5(ps)              
Fall Skew                      : 318.8(ps)              
Max. Rise Buffer Tran.         : 225.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 222.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 321.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 318(ps)                200(ps)             
Min. Rise Buffer Tran.         : 119.1(ps)              0(ps)               
Min. Fall Buffer Tran.         : 114.4(ps)              0(ps)               
Min. Rise Sink Tran.           : 214.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 210.6(ps)              0(ps)               

view typical : skew = 300.5ps (required = 800ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:00.3 real=0:00:01.0 mem=690.0M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:02:19 mem=690.0M) ***
Total net length = 6.225e+05 (3.033e+05 3.192e+05) (ext = 4.302e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 690.0MB
Summary Report:
Instances move: 0 (out of 3841 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.225e+05 (3.033e+05 3.192e+05) (ext = 4.302e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 690.0MB
*** Finished refinePlace (0:02:19 mem=690.0M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 689.996M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=62	Sink=0	BUF8X=62)
Level 4 (Total=18	Sink=0	BUF8X=17	BUF4X=1)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 86
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): u_adder_cntrl/Final_Mantissa_reg_reg_2_/CLK 3365.7(ps)
Min trig. edge delay at sink(R): u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK 3065.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3065.2~3365.7(ps)      0~10(ps)            
Fall Phase Delay               : 3078.2~3397(ps)        0~10(ps)            
Trig. Edge Skew                : 300.5(ps)              800(ps)             
Rise Skew                      : 300.5(ps)              
Fall Skew                      : 318.8(ps)              
Max. Rise Buffer Tran.         : 225.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 222.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 321.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 318(ps)                200(ps)             
Min. Rise Buffer Tran.         : 119.1(ps)              0(ps)               
Min. Fall Buffer Tran.         : 114.4(ps)              0(ps)               
Min. Rise Sink Tran.           : 214.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 210.6(ps)              0(ps)               

view typical : skew = 300.5ps (required = 800ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Dec 17 18:49:12 2015
#
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.900.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 1.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 4421 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal3's pitch = 3.000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 654.39 (MB), peak = 655.01 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Dec 17 18:49:12 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 17 18:49:12 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         617           0         961     0.00%
#  Metal 2        V         764          11         961     1.25%
#  Metal 3        H         617           0         961     0.00%
#  --------------------------------------------------------------
#  Total                   1998       0.47%  2883     0.42%
#
#  87 nets (1.97%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 654.65 (MB), peak = 655.01 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 656.50 (MB), peak = 656.53 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 656.53 (MB), peak = 656.66 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 656.66 (MB), peak = 656.68 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 656.68 (MB), peak = 656.68 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 81 (skipped).
#Total number of selected nets for routing = 87.
#Total number of unselected nets (but routable) for routing = 4255 (skipped).
#Total number of nets in the design = 4423.
#
#4255 skipped nets do not have any wires.
#87 routable nets have only global wires.
#87 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87               0  
#------------------------------------------------
#        Total                 87               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87            4255  
#------------------------------------------------
#        Total                 87            4255  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      7(0.73%)      1(0.10%)   (0.83%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      7(0.24%)      1(0.03%)   (0.28%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 62661 um.
#Total half perimeter of net bounding box = 44637 um.
#Total wire length on LAYER metal1 = 6480 um.
#Total wire length on LAYER metal2 = 28821 um.
#Total wire length on LAYER metal3 = 27360 um.
#Total number of vias = 594
#Up-Via Summary (total 594):
#           
#-----------------------
#  Metal 1           74
#  Metal 2          520
#-----------------------
#                   594 
#
#Max overcon = 2 tracks.
#Total overcon = 0.28%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 656.73 (MB), peak = 656.74 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Thu Dec 17 18:49:12 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 656.76 (MB), peak = 656.76 (MB)
#Start Track Assignment.
#Done with 360 horizontal wires in 1 hboxes and 352 vertical wires in 1 hboxes.
#Done with 28 horizontal wires in 1 hboxes and 84 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 60879 um.
#Total half perimeter of net bounding box = 44637 um.
#Total wire length on LAYER metal1 = 6243 um.
#Total wire length on LAYER metal2 = 27493 um.
#Total wire length on LAYER metal3 = 27143 um.
#Total number of vias = 594
#Up-Via Summary (total 594):
#           
#-----------------------
#  Metal 1           74
#  Metal 2          520
#-----------------------
#                   594 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 631.14 (MB), peak = 657.20 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.12 (MB)
#Total memory = 631.14 (MB)
#Peak memory = 657.20 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 671.59 (MB), peak = 673.10 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 671.59 (MB), peak = 673.10 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 50699 um.
#Total half perimeter of net bounding box = 44637 um.
#Total wire length on LAYER metal1 = 685 um.
#Total wire length on LAYER metal2 = 24500 um.
#Total wire length on LAYER metal3 = 25514 um.
#Total number of vias = 867
#Up-Via Summary (total 867):
#           
#-----------------------
#  Metal 1           17
#  Metal 2          850
#-----------------------
#                   867 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 40.45 (MB)
#Total memory = 671.59 (MB)
#Peak memory = 673.10 (MB)
#WARNING (NRDR-13) Some nets are not global routed. Detail routing cannot be run.
#WARNING (NRDR-14) Net ABUSY is not global routed.
#WARNING (NRDR-14) Net AddExc_reg[0] is not global routed.
#WARNING (NRDR-14) Net AddExc_reg[1] is not global routed.
#WARNING (NRDR-14) Net AddExc_reg[2] is not global routed.
#WARNING (NRDR-14) Net AddSelect is not global routed.
#WARNING (NRDR-14) Net Add_Op1[0] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[1] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[2] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[3] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[4] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[5] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[6] is not global routed.
#WARNING (NRDR-14) Net Add_Op1[7] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[0] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[1] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[2] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[3] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[4] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[5] is not global routed.
#WARNING (NRDR-14) Net Add_Op1_wire[6] is not global routed.
#WARNING (EMS-27) Message (NRDR-14) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDR-16) 4255 nets out of 4342 nets are not global routed. Please run globalRoute or globalDetailRoute on these nets before detailRoute.
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 671.61 (MB), peak = 673.10 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 50699 um.
#Total half perimeter of net bounding box = 44637 um.
#Total wire length on LAYER metal1 = 685 um.
#Total wire length on LAYER metal2 = 24500 um.
#Total wire length on LAYER metal3 = 25514 um.
#Total number of vias = 867
#Up-Via Summary (total 867):
#           
#-----------------------
#  Metal 1           17
#  Metal 2          850
#-----------------------
#                   867 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 40.48 (MB)
#Total memory = 671.62 (MB)
#Peak memory = 673.10 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 44.23 (MB)
#Total memory = 663.66 (MB)
#Peak memory = 673.10 (MB)
#Number of warnings = 33
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 17 18:49:14 2015
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 480 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (ENCCK-6350):	Clock net CLK__L4_N6 has 36.5964 percent resistance deviation between preRoute resistance (30.7 ohm) and after route resistance (48.42 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L4_N0 has 36.5006 percent resistance deviation between preRoute resistance (30.34 ohm) and after route resistance (47.78 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N10 has 35.4318 percent resistance deviation between preRoute resistance (32 ohm) and after route resistance (49.56 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N12 has 31.2595 percent resistance deviation between preRoute resistance (27.18 ohm) and after route resistance (39.54 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N33 has 26.9068 percent resistance deviation between preRoute resistance (48.3 ohm) and after route resistance (66.08 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L4_N8 has 24.7001 percent resistance deviation between preRoute resistance (85.36 ohm) and after route resistance (113.36 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L4_N5 has 23.2596 percent resistance deviation between preRoute resistance (56.88 ohm) and after route resistance (74.12 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N61 has 22.0223 percent resistance deviation between preRoute resistance (25.14 ohm) and after route resistance (32.24 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net CLK__L5_N25 has 21.2506 percent resistance deviation between preRoute resistance (32.24 ohm) and after route resistance (40.94 ohm) values. This may indicate correlation issues like jogging in routing for this net.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=62	Sink=0	BUF8X=62)
Level 4 (Total=18	Sink=0	BUF8X=17	BUF4X=1)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 86
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): AdderCntrl_Op1_reg_15_/CLK 3466.2(ps)
Min trig. edge delay at sink(R): u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK 3110(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3110~3466.2(ps)        0~10(ps)            
Fall Phase Delay               : 3126~3474.5(ps)        0~10(ps)            
Trig. Edge Skew                : 356.2(ps)              800(ps)             
Rise Skew                      : 356.2(ps)              
Fall Skew                      : 348.5(ps)              
Max. Rise Buffer Tran.         : 262.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 259.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 323.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 320.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 122.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 118.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 217(ps)                0(ps)               
Min. Fall Sink Tran.           : 213.3(ps)              0(ps)               

view typical : skew = 356.2ps (required = 800ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'typical'...
Selecting the worst MMMC view of clock tree 'CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=710.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=710.4M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typical' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=62	Sink=0	BUF8X=62)
Level 4 (Total=18	Sink=0	BUF8X=17	BUF4X=1)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 86
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): AdderCntrl_Op1_reg_15_/CLK 3466.2(ps)
Min trig. edge delay at sink(R): u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK 3110(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 3110~3466.2(ps)        0~10(ps)            
Fall Phase Delay               : 3126~3474.5(ps)        0~10(ps)            
Trig. Edge Skew                : 356.2(ps)              800(ps)             
Rise Skew                      : 356.2(ps)              
Fall Skew                      : 348.5(ps)              
Max. Rise Buffer Tran.         : 262.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 259.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 323.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 320.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 122.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 118.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 217(ps)                0(ps)               
Min. Fall Sink Tran.           : 213.3(ps)              0(ps)               

view typical : skew = 356.2ps (required = 800ps)


Clock CLK has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide FPU_Control.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          24
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          9

typical
*** End ckSynthesis (cpu=0:00:23.4, real=0:00:24.0, mem=710.4M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX1 INVX4 INVX8 BUF4X BUF8X 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=710.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 87

Phase 1a-1d Overflow: 3.82% H + 28.91% V (0:00:00.1 710.4M)

Phase 1e-1f Overflow: 0.27% H + 25.17% V (0:00:00.1 710.4M)

Phase 1l Overflow: 16.46% H + 38.02% V (0:00:00.0 710.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	202	 2.03%	395	 4.48%
 -4:	88	 0.88%	162	 1.84%
 -3:	138	 1.38%	179	 2.03%
 -2:	246	 2.47%	399	 4.52%
 -1:	362	 3.63%	1121	12.70%
--------------------------------------
  0:	477	 4.79%	2064	23.39%
  1:	533	 5.35%	950	10.76%
  2:	727	 7.29%	810	 9.18%
  3:	915	 9.18%	954	10.81%
  4:	1029	10.33%	1044	11.83%
  5:	5249	52.67%	747	 8.46%


Total length: 7.637e+05um, number of vias: 26868
M1(H) length: 6.846e+02um, number of vias: 12741
M2(V) length: 3.825e+05um, number of vias: 14127
M3(H) length: 3.806e+05um

Peak Memory Usage was 710.4M 
*** Finished trialRoute (cpu=0:00:00.5 mem=710.4M) ***

Extraction called for design 'FPU_Control' of instances=4176 and nets=4423 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 710.406M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'typical'...

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=62	Sink=0	BUF8X=62)
Level 4 (Total=18	Sink=0	BUF8X=17	BUF4X=1)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 86
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): AdderCntrl_Op1_reg_15_/CLK 2648.1(ps)
Min trig. edge delay at sink(R): u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK 2388.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2388.4~2648.1(ps)      0~10(ps)            
Fall Phase Delay               : 2368.1~2616(ps)        0~10(ps)            
Trig. Edge Skew                : 259.7(ps)              800(ps)             
Rise Skew                      : 259.7(ps)              
Fall Skew                      : 247.9(ps)              
Max. Rise Buffer Tran.         : 266.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 263.6(ps)              200(ps)             
Max. Rise Sink Tran.           : 329.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 325.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 121.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 117.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 215.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 212.1(ps)              0(ps)               

view typical : skew = 259.7ps (required = 800ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'typical' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=710.4M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=710.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=710.4M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typical' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.

**** Clock Tree CLK Stat ****
Total Clock Level	: 6
***** Top Nodes *****
CLK delay[0(ps) 0(ps)] (  CLK__L1_I0/IN )
Level 6 (Total=335	Sink=335)
Level 5 (Total=62	Sink=0	BUF8X=62)
Level 4 (Total=18	Sink=0	BUF8X=17	BUF4X=1)
Level 3 (Total=4	Sink=0	BUF8X=4)
Level 2 (Total=1	Sink=0	BUF8X=1)
Level 1 (Total=1	Sink=0	BUF8X=1)
Total Sinks		: 335

# Analysis View: typical
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 335
Nr. of Buffer                  : 86
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): AdderCntrl_Op1_reg_15_/CLK 2648.1(ps)
Min trig. edge delay at sink(R): u_mul_cntrl/Final_Exponent_reg_reg_3_/CLK 2388.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2388.4~2648.1(ps)      0~10(ps)            
Fall Phase Delay               : 2368.1~2616(ps)        0~10(ps)            
Trig. Edge Skew                : 259.7(ps)              800(ps)             
Rise Skew                      : 259.7(ps)              
Fall Skew                      : 247.9(ps)              
Max. Rise Buffer Tran.         : 266.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 263.6(ps)              200(ps)             
Max. Rise Sink Tran.           : 329.4(ps)              200(ps)             
Max. Fall Sink Tran.           : 325.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 121.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 117.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 215.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 212.1(ps)              0(ps)               

view typical : skew = 259.7ps (required = 800ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:00.8, real=0:00:01.0, mem=710.4M) ***
**clockDesign ... cpu = 0:00:24, real = 0:00:25, mem = 673.9M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-6197          1  Capacitance table file not specified. Th...
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
WARNING   ENCCK-6316           1  The buffer cell choice %s (library %s cl...
WARNING   ENCCK-6324           1  More than %d instances moved during refi...
WARNING   ENCCK-6323          10  The placement of %s was moved by %g micr...
WARNING   ENCCK-6350           9  Clock net %s has %g percent resistance d...
*** Message Summary: 23 warning(s), 0 error(s)

<CMD> displayClockPhaseDelay -clkRouteOnly
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -clkRouteOnly 
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 674.7M, totSessionCpu=0:02:29 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=674.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=674.7M) ***

Found active setup analysis view typical
Found active hold analysis view typical
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=746.102 CPU=0:00:00.7 REAL=0:00:01.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.253  |
|           TNS (ns):| -0.983  |
|    Violating Paths:|    6    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.009   |      1 (1)       |
|   max_tran     |      3 (3)       |   -0.082   |      3 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.973%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 729.0M, totSessionCpu=0:02:30 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 731.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 731.0M) ***
*** Starting optimizing excluded clock nets MEM= 731.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 731.0M) ***
Begin: GigaOpt Global Optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
*info: 87 clock nets excluded
*info: 2 special nets excluded.
*info: 81 no-driver nets excluded.
*info: 87 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.253  TNS Slack -0.984 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.253|  -0.984|    60.97%|   0:00:00.0|  853.5M|   typical|  default| u_adder_24b_Z_reg_8_/D                          |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=853.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=853.5M) ***
** GigaOpt Global Opt End WNS Slack -0.134  TNS Slack -0.170 
End: GigaOpt Global Optimization
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=731.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.134  |
|           TNS (ns):| -0.170  |
|    Violating Paths:|    2    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.009   |      1 (1)       |
|   max_tran     |      3 (3)       |   -0.082   |      3 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
Routing Overflow: 16.46% H and 38.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 731.0M, totSessionCpu=0:02:31 **
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.134  TNS Slack -0.170 Density 60.99
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.99%|        -|  -0.134|  -0.170|   0:00:00.0|  847.5M|
|    60.99%|        0|  -0.134|  -0.170|   0:00:00.0|  849.2M|
|    60.99%|        0|  -0.134|  -0.170|   0:00:00.0|  849.2M|
|    60.47%|       41|  -0.134|  -0.162|   0:00:01.0|  849.2M|
|    60.46%|        5|  -0.134|  -0.138|   0:00:00.0|  849.2M|
|    60.46%|        0|  -0.134|  -0.138|   0:00:00.0|  849.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.134  TNS Slack -0.138 Density 60.46
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (0:02:33 mem=772.9M) ***
Total net length = 6.583e+05 (3.254e+05 3.329e+05) (ext = 4.581e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4135 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 297 insts, mean move: 14.48 um, max move: 48.00 um
	Max move on inst (u_mul_cntrl/U407): (412.80, 702.00) --> (460.80, 702.00)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 772.9MB
Summary Report:
Instances move: 297 (out of 4049 movable)
Mean displacement: 14.48 um
Max displacement: 48.00 um (Instance: u_mul_cntrl/U407) (412.8, 702) -> (460.8, 702)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NAND2X1
Total net length = 6.616e+05 (3.287e+05 3.329e+05) (ext = 4.581e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 772.9MB
*** Finished refinePlace (0:02:33 mem=772.9M) ***
Ripped up 474 affected routes.
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=734.78M, totSessionCpu=0:02:33).
*** Starting trialRoute (mem=734.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 87

Phase 1a-1d Overflow: 3.61% H + 28.37% V (0:00:00.1 735.8M)

Phase 1e-1f Overflow: 0.32% H + 24.67% V (0:00:00.1 735.8M)

Phase 1l Overflow: 16.88% H + 37.62% V (0:00:00.0 735.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	213	 2.14%	388	 4.39%
 -4:	71	 0.71%	171	 1.94%
 -3:	161	 1.62%	170	 1.92%
 -2:	245	 2.46%	403	 4.56%
 -1:	374	 3.75%	1100	12.45%
--------------------------------------
  0:	467	 4.69%	2051	23.22%
  1:	523	 5.25%	944	10.69%
  2:	703	 7.05%	855	 9.68%
  3:	869	 8.72%	983	11.13%
  4:	1105	11.09%	1017	11.51%
  5:	5235	52.53%	751	 8.50%


Total length: 7.625e+05um, number of vias: 26670
M1(H) length: 6.846e+02um, number of vias: 12658
M2(V) length: 3.819e+05um, number of vias: 14012
M3(H) length: 3.799e+05um

Peak Memory Usage was 735.8M 
*** Finished trialRoute (cpu=0:00:00.4 mem=735.8M) ***

Extraction called for design 'FPU_Control' of instances=4135 and nets=4387 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 735.781M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 763.9M, InitMEM = 763.9M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=771.938 CPU=0:00:00.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 771.9M) ***
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=733.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.018  |
|           TNS (ns):| -0.022  |
|    Violating Paths:|    2    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.035   |      5 (5)       |
|   max_tran     |      7 (7)       |   -0.267   |      7 (7)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.459%
Routing Overflow: 16.88% H and 37.62% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 735.8M, totSessionCpu=0:02:34 **
Begin: GigaOpt DRV Optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    32   |    65   |    14   |     14  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|  60.46  |            |           |
|     4   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |         28|          3|  60.81  |   0:00:01.0|     869.3M|
|     4   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|  60.81  |   0:00:00.0|     869.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=869.3M) ***

*** Starting refinePlace (0:02:35 mem=869.3M) ***
*** Starting refinePlace (0:02:35 mem=869.3M) ***
Total net length = 6.607e+05 (3.276e+05 3.331e+05) (ext = 4.683e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4163 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 105 insts, mean move: 32.11 um, max move: 103.20 um
	Max move on inst (u_adder_cntrl/U974): (1778.40, 534.00) --> (1759.20, 450.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 869.3MB
Summary Report:
Instances move: 105 (out of 4077 movable)
Mean displacement: 32.11 um
Max displacement: 103.20 um (Instance: u_adder_cntrl/U974) (1778.4, 534) -> (1759.2, 450)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NOR2X1
Total net length = 6.607e+05 (3.276e+05 3.331e+05) (ext = 4.683e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 869.3MB
*** Finished refinePlace (0:02:35 mem=869.3M) ***
*** maximum move = 103.20 um ***
*** Finished refinePlace (0:02:35 mem=869.3M) ***
*** Finished re-routing un-routed nets (869.3M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=869.3M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=735.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.018  |
|           TNS (ns):| -0.018  |
|    Violating Paths:|    1    |
|          All Paths:|   364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (2)       |   -0.004   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.806%
Routing Overflow: 16.88% H and 37.62% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 735.8M, totSessionCpu=0:02:35 **
Begin: GigaOpt Optimization in WNS mode
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
*info: 87 clock nets excluded
*info: 2 special nets excluded.
*info: 86 no-driver nets excluded.
*info: 87 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.018 Density 60.81
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.018|   -0.018|  -0.018|   -0.018|    60.81%|   0:00:00.0|  850.2M|   typical|  reg2reg| u_adder_cntrl/Final_Exponent_reg_reg_5_/D       |
|   0.143|    0.143|   0.000|    0.000|    60.92%|   0:00:00.0|  851.2M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D         |
|   0.143|    0.143|   0.000|    0.000|    60.92%|   0:00:00.0|  851.2M|   typical|  reg2reg| u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=851.2M) ***
** GigaOpt Optimizer WNS Slack 0.143 TNS Slack 0.000 Density 60.92
*** Starting refinePlace (0:02:36 mem=851.2M) ***
*** Starting refinePlace (0:02:36 mem=851.2M) ***
Total net length = 6.661e+05 (3.290e+05 3.371e+05) (ext = 4.683e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4180 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 178 insts, mean move: 30.57 um, max move: 100.20 um
	Max move on inst (u_adder_cntrl/FE_RC_317_0): (847.20, 1626.00) --> (804.00, 1569.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 851.2MB
Summary Report:
Instances move: 178 (out of 4094 movable)
Mean displacement: 30.57 um
Max displacement: 100.20 um (Instance: u_adder_cntrl/FE_RC_317_0) (847.2, 1626) -> (804, 1569)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NANDX2
Total net length = 6.661e+05 (3.290e+05 3.371e+05) (ext = 4.683e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 851.2MB
*** Finished refinePlace (0:02:36 mem=851.2M) ***
*** maximum move = 100.20 um ***
*** Finished refinePlace (0:02:36 mem=851.2M) ***
*** Finished re-routing un-routed nets (851.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=851.2M) ***
** GigaOpt Optimizer WNS Slack 0.143 TNS Slack 0.000 Density 60.92

*** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=851.2M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=734.8M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.143  |  0.143  |  7.063  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (2)       |   -0.004   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.921%
Routing Overflow: 16.88% H and 37.62% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 734.8M, totSessionCpu=0:02:36 **
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
*** Starting trialRoute (mem=734.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 87

Phase 1a-1d Overflow: 3.65% H + 28.79% V (0:00:00.1 734.8M)

Phase 1e-1f Overflow: 0.34% H + 25.27% V (0:00:00.1 734.8M)

Phase 1l Overflow: 16.81% H + 38.26% V (0:00:00.0 734.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	205	 2.06%	387	 4.38%
 -4:	83	 0.83%	172	 1.95%
 -3:	148	 1.49%	181	 2.05%
 -2:	258	 2.59%	433	 4.90%
 -1:	364	 3.65%	1097	12.42%
--------------------------------------
  0:	487	 4.89%	2027	22.95%
  1:	562	 5.64%	955	10.81%
  2:	664	 6.66%	833	 9.43%
  3:	855	 8.58%	1006	11.39%
  4:	1107	11.11%	997	11.29%
  5:	5233	52.51%	744	 8.42%


Total length: 7.702e+05um, number of vias: 26901
M1(H) length: 6.846e+02um, number of vias: 12757
M2(V) length: 3.878e+05um, number of vias: 14144
M3(H) length: 3.816e+05um

Peak Memory Usage was 734.8M 
*** Finished trialRoute (cpu=0:00:00.4 mem=734.8M) ***

Extraction called for design 'FPU_Control' of instances=4180 and nets=4431 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 734.773M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 762.9M, InitMEM = 762.9M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=769.43 CPU=0:00:00.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 769.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|    12   |    24   |     4   |      4  |     0   |     0   |     0   |     0   | -0.07 |          0|          0|  60.92  |            |           |
|     2   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | -0.07 |          8|          0|  61.02  |   0:00:00.0|     846.7M|
|     2   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | -0.07 |          0|          0|  61.02  |   0:00:01.0|     846.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=846.7M) ***

*** Starting refinePlace (0:02:38 mem=846.7M) ***
*** Starting refinePlace (0:02:38 mem=846.7M) ***
Total net length = 6.688e+05 (3.303e+05 3.385e+05) (ext = 4.682e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4188 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 8 insts, mean move: 36.38 um, max move: 84.00 um
	Max move on inst (U1872): (1483.20, 366.00) --> (1483.20, 450.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 846.7MB
Summary Report:
Instances move: 8 (out of 4102 movable)
Mean displacement: 36.38 um
Max displacement: 84.00 um (Instance: U1872) (1483.2, 366) -> (1483.2, 450)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NAND2X1
Total net length = 6.688e+05 (3.303e+05 3.385e+05) (ext = 4.682e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 846.7MB
*** Finished refinePlace (0:02:38 mem=846.7M) ***
*** maximum move = 84.00 um ***
*** Finished refinePlace (0:02:38 mem=846.7M) ***
*** Finished re-routing un-routed nets (846.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=846.7M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.100 -> -0.066 (bump = 0.166)
Begin: GigaOpt postEco optimization
Info: 87 nets with fixed/cover wires excluded.
Info: 87 clock nets excluded from IPO operation.
*info: 87 clock nets excluded
*info: 2 special nets excluded.
*info: 86 no-driver nets excluded.
*info: 87 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.066 TNS Slack -0.066 Density 61.02
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                    End Point                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+
|  -0.066|   -0.066|  -0.066|   -0.066|    61.02%|   0:00:00.0|  846.7M|   typical|  reg2reg| u_adder_24b_COUT_reg/D                          |
|   0.000|    0.088|   0.000|    0.000|    61.04%|   0:00:00.0|  848.5M|   typical|       NA| NA                                              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------------------------------------------+

*** Finish Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=848.5M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.04
*** Starting refinePlace (0:02:38 mem=848.5M) ***
*** Starting refinePlace (0:02:38 mem=848.5M) ***
Total net length = 6.693e+05 (3.303e+05 3.390e+05) (ext = 4.682e+03)
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4189 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 848.5MB
Summary Report:
Instances move: 0 (out of 4103 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 6.693e+05 (3.303e+05 3.390e+05) (ext = 4.682e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 848.5MB
*** Finished refinePlace (0:02:38 mem=848.5M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:02:38 mem=848.5M) ***
*** Finished re-routing un-routed nets (848.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=848.5M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 61.04

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=848.5M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Extraction called for design 'FPU_Control' of instances=4189 and nets=4440 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 761.695M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 759.7M, InitMEM = 759.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=767.734 CPU=0:00:00.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 767.7M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 729.6M, totSessionCpu=0:02:39 **
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.088  |  0.088  |  6.901  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (2)       |   -0.004   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.037%
Routing Overflow: 16.81% H and 38.26% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:10, mem = 729.6M, totSessionCpu=0:02:39 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_postCTS -outDir timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=708.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=708.8M) ***

Extraction called for design 'FPU_Control' of instances=4189 and nets=4440 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 708.820M)
Found active setup analysis view typical
Found active hold analysis view typical
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=745.039 CPU=0:00:00.7 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.088  |  0.088  |  6.901  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      2 (2)       |   -0.004   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.037%
Routing Overflow: 16.81% H and 38.26% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.65 sec
Total Real time: 1.0 sec
Total Memory Usage: 706.820312 Mbytes
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeTdrEffort 10
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 624.79 (MB), peak = 673.10 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Begin checking placement ... (start mem=706.8M, init mem=706.8M)
*info: Placed = 4189           (Fixed = 421)
*info: Unplaced = 0           
Placement Density:61.04%(1231330/2017354)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=706.8M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to false
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (87) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=706.8M) ***

globalDetailRoute

#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Dec 17 18:50:27 2015
#
#Generating timing graph information, please wait...
#4354 total nets, 87 already routed, 87 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=745.039 CPU=0:00:00.7 REAL=0:00:01.0)
#Write timing file took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 619.48 (MB), peak = 673.10 (MB)
#Done generating timing graph information.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Adder_datain1_reg_6_ connects to NET CLK__L5_N52 at location (1554.000 571.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Op1_Mantissa_reg_reg_1_ connects to NET CLK__L5_N51 at location (1676.400 655.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Adder_datain1_reg_2_ connects to NET CLK__L5_N51 at location (1659.600 634.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Adder_datain1_reg_5_ connects to NET CLK__L5_N51 at location (1681.200 571.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_booth_Adder_datain2_reg_4_ connects to NET CLK__L5_N51 at location (1664.400 466.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_booth_Adder_datain2_reg_3_ connects to NET CLK__L5_N51 at location (1664.400 403.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_24b_Z_reg_5_ connects to NET CLK__L5_N51 at location (1657.200 403.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_24b_Z_reg_4_ connects to NET CLK__L5_N50 at location (1714.800 466.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Adder_datain1_reg_1_ connects to NET CLK__L5_N50 at location (1686.000 571.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_booth_Adder_datain2_reg_7_ connects to NET CLK__L5_N49 at location (1395.600 487.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_booth_Adder_datain2_reg_5_ connects to NET CLK__L5_N49 at location (1429.200 466.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Op1_Mantissa_reg_reg_7_ connects to NET CLK__L5_N48 at location (1734.000 718.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Op1_Mantissa_reg_reg_4_ connects to NET CLK__L5_N48 at location (1731.600 634.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Adder_datain1_reg_4_ connects to NET CLK__L5_N48 at location (1729.200 571.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Adder_datain1_reg_7_ connects to NET CLK__L5_N48 at location (1719.600 550.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N48 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Adder_datain1_reg_3_ connects to NET CLK__L5_N47 at location (1810.800 571.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Op1_Mantissa_reg_reg_3_ connects to NET CLK__L5_N47 at location (1822.800 634.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_adder_cntrl/Adder_datain2_reg_2_ connects to NET CLK__L5_N47 at location (1784.400 718.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_mul_cntrl/Op2_Mantissa_reg_reg_1_ connects to NET CLK__L5_N46 at location (1014.000 298.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CLK__L5_N46 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CLK of INST u_booth_count_reg_reg_2_ connects to NET CLK__L5_N44 at location (1275.600 130.500) on LAYER metal2. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CLK__L5_N44 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CLK__L5_N25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_13336.tif.gz ...
#Read in timing information for 70 ports, 4189 instances from timing file .timing_file_13336.tif.gz.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 4438 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal3's pitch = 3.000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 620.28 (MB), peak = 673.10 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1467.600 1306.500) on metal2 for NET CLK__L5_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (406.800 1747.500) on metal2 for NET CLK__L5_N14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (70.800 1747.500) on metal2 for NET CLK__L5_N15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (195.600 1726.500) on metal2 for NET CLK__L5_N15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (70.800 1411.500) on metal2 for NET CLK__L5_N17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (406.800 1558.500) on metal2 for NET CLK__L5_N18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (104.400 1558.500) on metal2 for NET CLK__L5_N19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (339.600 1474.500) on metal2 for NET CLK__L5_N19. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (222.000 1495.500) on metal2 for NET CLK__L5_N20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (351.600 1411.500) on metal2 for NET CLK__L5_N20. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (764.400 1810.500) on metal2 for NET CLK__L5_N24. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (560.400 1726.500) on metal2 for NET CLK__L5_N25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (764.400 1663.500) on metal2 for NET CLK__L5_N25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (675.600 1642.500) on metal2 for NET CLK__L5_N27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (498.000 1495.500) on metal2 for NET CLK__L5_N28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (966.000 802.500) on metal2 for NET CLK__L5_N29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (824.400 319.500) on metal2 for NET CLK__L5_N3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1213.200 634.500) on metal2 for NET CLK__L5_N31. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1009.200 634.500) on metal2 for NET CLK__L5_N34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at (1498.800 403.500) on metal2 for NET CLK__L5_N35. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#33 routed nets are extracted.
#    32 (0.72%) extracted nets are partially routed.
#54 routed nets are imported.
#4267 (96.10%) nets are without wires.
#86 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4440.
#Number of eco nets is 32
#
#Start data preparation...
#
#Data preparation is done on Thu Dec 17 18:50:29 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 17 18:50:29 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         617           0         961     0.00%
#  Metal 2        V         764          11         961     1.46%
#  Metal 3        H         617           0         961     0.00%
#  --------------------------------------------------------------
#  Total                   1998       0.47%  2883     0.49%
#
#  87 nets (1.96%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 620.53 (MB), peak = 673.10 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 627.23 (MB), peak = 673.10 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 627.72 (MB), peak = 673.10 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 627.75 (MB), peak = 673.10 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 627.75 (MB), peak = 673.10 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 86 (skipped).
#Total number of routable nets = 4354.
#Total number of nets in the design = 4440.
#
#4299 routable nets have only global wires.
#55 routable nets have only detail routed wires.
#32 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#55 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 32            4267  
#------------------------------------------------
#        Total                 32            4267  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87            4267  
#------------------------------------------------
#        Total                 87            4267  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1     24(2.50%)      1(0.10%)      0(0.00%)   (2.60%)
#   Metal 2     88(9.16%)     14(1.46%)      1(0.10%)   (10.7%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    112(3.88%)     15(0.52%)      1(0.03%)   (4.44%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 716419 um.
#Total half perimeter of net bounding box = 699173 um.
#Total wire length on LAYER metal1 = 108925 um.
#Total wire length on LAYER metal2 = 349312 um.
#Total wire length on LAYER metal3 = 258183 um.
#Total number of vias = 9040
#Up-Via Summary (total 9040):
#           
#-----------------------
#  Metal 1         1638
#  Metal 2         7402
#-----------------------
#                  9040 
#
#Max overcon = 5 tracks.
#Total overcon = 4.44%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 627.75 (MB), peak = 673.10 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Thu Dec 17 18:50:30 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 627.75 (MB), peak = 673.10 (MB)
#Start Track Assignment.
#Done with 3972 horizontal wires in 1 hboxes and 4162 vertical wires in 1 hboxes.
#Done with 973 horizontal wires in 1 hboxes and 882 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 695116 um.
#Total half perimeter of net bounding box = 699173 um.
#Total wire length on LAYER metal1 = 104139 um.
#Total wire length on LAYER metal2 = 341432 um.
#Total wire length on LAYER metal3 = 249546 um.
#Total number of vias = 9034
#Up-Via Summary (total 9034):
#           
#-----------------------
#  Metal 1         1638
#  Metal 2         7396
#-----------------------
#                  9034 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 623.32 (MB), peak = 673.10 (MB)
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 3.37 (MB)
#Total memory = 623.32 (MB)
#Peak memory = 673.10 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        1        1
#	metal2        1        1
#	Totals        2        2
#661 out of 4189 instances need to be verified(marked ipoed).
#80.3% of the total area is being checked for drcs
#80.3% of the total area was checked
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        2       17       19
#	Totals        2       18       20
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 739.82 (MB), peak = 857.87 (MB)
#start 1st optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        2       17       19
#	Totals        2       18       20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.93 (MB), peak = 857.87 (MB)
#start 2nd optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        2       17       19
#	Totals        2       18       20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.93 (MB), peak = 857.87 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.93 (MB), peak = 857.87 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.93 (MB), peak = 857.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 710726 um.
#Total half perimeter of net bounding box = 699173 um.
#Total wire length on LAYER metal1 = 72600 um.
#Total wire length on LAYER metal2 = 347069 um.
#Total wire length on LAYER metal3 = 291057 um.
#Total number of vias = 14079
#Up-Via Summary (total 14079):
#           
#-----------------------
#  Metal 1         3131
#  Metal 2        10948
#-----------------------
#                 14079 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 116.61 (MB)
#Total memory = 739.93 (MB)
#Peak memory = 857.87 (MB)
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Dec 17 18:50:45 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.94 (MB), peak = 857.87 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 1622 horizontal wires in 1 hboxes and 2102 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 728736 um.
#Total half perimeter of net bounding box = 699173 um.
#Total wire length on LAYER metal1 = 74064 um.
#Total wire length on LAYER metal2 = 355225 um.
#Total wire length on LAYER metal3 = 299448 um.
#Total number of vias = 14079
#Up-Via Summary (total 14079):
#           
#-----------------------
#  Metal 1         3131
#  Metal 2        10948
#-----------------------
#                 14079 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.55 (MB), peak = 857.87 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 728736 um.
#Total half perimeter of net bounding box = 699173 um.
#Total wire length on LAYER metal1 = 74064 um.
#Total wire length on LAYER metal2 = 355225 um.
#Total wire length on LAYER metal3 = 299448 um.
#Total number of vias = 14079
#Up-Via Summary (total 14079):
#           
#-----------------------
#  Metal 1         3131
#  Metal 2        10948
#-----------------------
#                 14079 
#
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 896.20 (MB), peak = 896.20 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 896.20 (MB), peak = 896.20 (MB)
#CELL_VIEW FPU_Control,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 896.20 (MB), peak = 896.20 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 896.20 (MB), peak = 896.20 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 728736 um.
#Total half perimeter of net bounding box = 699173 um.
#Total wire length on LAYER metal1 = 74064 um.
#Total wire length on LAYER metal2 = 355225 um.
#Total wire length on LAYER metal3 = 299448 um.
#Total number of vias = 14079
#Up-Via Summary (total 14079):
#           
#-----------------------
#  Metal 1         3131
#  Metal 2        10948
#-----------------------
#                 14079 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 896.20 (MB), peak = 896.20 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 728736 um.
#Total half perimeter of net bounding box = 699173 um.
#Total wire length on LAYER metal1 = 74064 um.
#Total wire length on LAYER metal2 = 355225 um.
#Total wire length on LAYER metal3 = 299448 um.
#Total number of vias = 14079
#Up-Via Summary (total 14079):
#           
#-----------------------
#  Metal 1         3131
#  Metal 2        10948
#-----------------------
#                 14079 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 272.88 (MB)
#Total memory = 896.20 (MB)
#Peak memory = 896.20 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 271.36 (MB)
#Total memory = 896.20 (MB)
#Peak memory = 896.20 (MB)
#Number of warnings = 69
#Total number of warnings = 104
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 17 18:50:47 2015
#
#routeDesign: cpu time = 00:00:20, elapsed time = 00:00:20, memory = 896.20 (MB), peak = 896.21 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-6197          1  Capacitance table file not specified. Th...
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 716.1M, totSessionCpu=0:03:10 **
#Created 22 library cell signatures
#Created 4440 NETS and 0 SPECIALNETS signatures
#Created 4190 instance signatures
Begin checking placement ... (start mem=716.2M, init mem=716.1M)
*info: Placed = 4189           (Fixed = 86)
*info: Unplaced = 0           
Placement Density:61.04%(1231330/2017354)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=716.1M)

**ERROR: (ENCOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_postRoute -outDir timingReports

**ERROR: (ENCOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 716.1M, totSessionCpu=0:03:13 **
Begin checking placement ... (start mem=716.1M, init mem=716.1M)
*info: Placed = 4189           (Fixed = 86)
*info: Unplaced = 0           
Placement Density:61.04%(1231330/2017354)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=716.1M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'FPU_Control' of instances=4189 and nets=4440 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./FPU_Control_13336_HV5gUs.rcdb.d  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 716.1M)
Extracted 10.0038% (CPU Time= 0:00:00.1  MEM= 768.2M)
Extracted 20.0051% (CPU Time= 0:00:00.1  MEM= 766.2M)
Extracted 30.0038% (CPU Time= 0:00:00.2  MEM= 766.2M)
Extracted 40.0051% (CPU Time= 0:00:00.2  MEM= 766.2M)
Extracted 50.0038% (CPU Time= 0:00:00.2  MEM= 766.2M)
Extracted 60.0051% (CPU Time= 0:00:00.2  MEM= 766.2M)
Extracted 70.0038% (CPU Time= 0:00:00.3  MEM= 766.2M)
Extracted 80.0051% (CPU Time= 0:00:00.3  MEM= 766.2M)
Extracted 90.0038% (CPU Time= 0:00:00.3  MEM= 766.2M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 766.2M)
Number of Extracted Resistors     : 54385
Number of Extracted Ground Cap.   : 58735
Number of Extracted Coupling Cap. : 169676
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 738.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 743.176M)
Initializing multi-corner resistance tables ...
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 741.2M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 741.2M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 741.2M, InitMEM = 741.2M)
AAE_INFO-618: Total number of nets in the design is 4440,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=793.43 CPU=0:00:01.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 793.4M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 793.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 755.3M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4440,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=769.473 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 769.5M) ***
*** Done Building Timing Graph (cpu=0:00:04, real=0:00:04, mem=731.32M, totSessionCpu=0:03:18).
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  6.657  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.051   |      1 (1)       |
|   max_tran     |      1 (1)       |   -0.340   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.037%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 733.3M, totSessionCpu=0:03:18 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 790.55M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 87 clock nets excluded from IPO operation.
All-RC-Corners-Per-Net-In-Memory is turned ON...
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |     3   |     1   |      1  |     0   |     0   |     0   |     0   |     0   |     0   | 0.00 |          0|          0|  61.04  |            |           |
|     2   |     2   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.00 |          1|          0|  61.05  |   0:00:00.0|     954.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 0.00 |          0|          0|  61.05  |   0:00:00.0|     954.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=954.8M) ***

*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting refinePlace (0:03:18 mem=870.3M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 4190 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 870.3MB
Summary Report:
Instances move: 0 (out of 4104 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 870.3MB
*** Finished refinePlace (0:03:18 mem=870.3M) ***
Density distribution unevenness ratio = 4.847%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 832.1M, totSessionCpu=0:03:18 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:00, Mem = 832.13M).
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=832.1M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  6.657  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.050%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 832.1M, totSessionCpu=0:03:18 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  6.657  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.050%
Total number of glitch violations: 0
------------------------------------------------------------
Active setup views: typical 
Active hold views: typical 
Latch borrow mode reset to max_borrow
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Dec 17 18:51:24 2015
#
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version v14.26-s022 NR150713-1956/14_26-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 5.000.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [5.000 - 5.000] has 1 net.
#Voltage range [0.000 - 5.000] has 4439 nets.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal3's pitch = 3.000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.67 (MB), peak = 896.22 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN OUT at (1350.000 910.650) on metal2 for NET u_adder_cntrl/FE_PDN1133_n114. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN IN at (1342.800 907.500) on metal2 for NET u_adder_cntrl/n114. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#2 routed nets are extracted.
#    2 (0.05%) extracted nets are partially routed.
#4353 routed nets are imported.
#86 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4441.
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 2
#
#Start data preparation...
#
#Data preparation is done on Thu Dec 17 18:51:25 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 17 18:51:25 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         617           0         961     0.00%
#  Metal 2        V         764          11         961     1.46%
#  Metal 3        H         617           0         961     0.00%
#  --------------------------------------------------------------
#  Total                   1998       0.47%  2883     0.49%
#
#  87 nets (1.96%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.70 (MB), peak = 896.22 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.70 (MB), peak = 896.22 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 86 (skipped).
#Total number of routable nets = 4355.
#Total number of nets in the design = 4441.
#
#2 routable nets have only global wires.
#4353 routable nets have only detail routed wires.
#87 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               2  
#-----------------------------
#        Total               2  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 87            4268  
#------------------------------------------------
#        Total                 87            4268  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 728734 um.
#Total half perimeter of net bounding box = 699643 um.
#Total wire length on LAYER metal1 = 74064 um.
#Total wire length on LAYER metal2 = 355222 um.
#Total wire length on LAYER metal3 = 299448 um.
#Total number of vias = 14079
#Up-Via Summary (total 14079):
#           
#-----------------------
#  Metal 1         3131
#  Metal 2        10948
#-----------------------
#                 14079 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.75 (MB), peak = 896.22 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Thu Dec 17 18:51:25 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 690.75 (MB), peak = 896.22 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 728734 um.
#Total half perimeter of net bounding box = 699643 um.
#Total wire length on LAYER metal1 = 74064 um.
#Total wire length on LAYER metal2 = 355222 um.
#Total wire length on LAYER metal3 = 299448 um.
#Total number of vias = 14079
#Up-Via Summary (total 14079):
#           
#-----------------------
#  Metal 1         3131
#  Metal 2        10948
#-----------------------
#                 14079 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.52 (MB), peak = 896.22 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.02 (MB)
#Total memory = 689.52 (MB)
#Peak memory = 896.22 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 16.0% of the total area was rechecked for DRC, and 4.0% required routing.
#    number of violations = 0
#1 out of 4190 instances need to be verified(marked ipoed).
#0.4% of the total area is being checked for drcs
#0.4% of the total area was checked
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 730.50 (MB), peak = 896.22 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.39 (MB), peak = 896.22 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 728657 um.
#Total half perimeter of net bounding box = 699643 um.
#Total wire length on LAYER metal1 = 74061 um.
#Total wire length on LAYER metal2 = 355235 um.
#Total wire length on LAYER metal3 = 299361 um.
#Total number of vias = 14087
#Up-Via Summary (total 14087):
#           
#-----------------------
#  Metal 1         3134
#  Metal 2        10953
#-----------------------
#                 14087 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 41.86 (MB)
#Total memory = 731.39 (MB)
#Peak memory = 896.22 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.39 (MB), peak = 896.22 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 728657 um.
#Total half perimeter of net bounding box = 699643 um.
#Total wire length on LAYER metal1 = 74061 um.
#Total wire length on LAYER metal2 = 355235 um.
#Total wire length on LAYER metal3 = 299361 um.
#Total number of vias = 14087
#Up-Via Summary (total 14087):
#           
#-----------------------
#  Metal 1         3134
#  Metal 2        10953
#-----------------------
#                 14087 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 731.39 (MB), peak = 896.22 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 87
#Total wire length = 728657 um.
#Total half perimeter of net bounding box = 699643 um.
#Total wire length on LAYER metal1 = 74061 um.
#Total wire length on LAYER metal2 = 355235 um.
#Total wire length on LAYER metal3 = 299361 um.
#Total number of vias = 14087
#Up-Via Summary (total 14087):
#           
#-----------------------
#  Metal 1         3134
#  Metal 2        10953
#-----------------------
#                 14087 
#
#Total number of DRC violations = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 41.86 (MB)
#Total memory = 731.39 (MB)
#Peak memory = 896.22 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.21 (MB)
#Total memory = 707.30 (MB)
#Peak memory = 896.22 (MB)
#Number of warnings = 4
#Total number of warnings = 108
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 17 18:51:25 2015
#
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 741.5M, totSessionCpu=0:03:20 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'FPU_Control' of instances=4190 and nets=4441 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./FPU_Control_13336_HV5gUs.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 741.5M)
Extracted 10.0041% (CPU Time= 0:00:00.1  MEM= 795.6M)
Extracted 20.003% (CPU Time= 0:00:00.1  MEM= 795.6M)
Extracted 30.0046% (CPU Time= 0:00:00.1  MEM= 795.6M)
Extracted 40.0036% (CPU Time= 0:00:00.1  MEM= 795.6M)
Extracted 50.0051% (CPU Time= 0:00:00.2  MEM= 795.6M)
Extracted 60.0041% (CPU Time= 0:00:00.2  MEM= 795.6M)
Extracted 70.003% (CPU Time= 0:00:00.2  MEM= 795.6M)
Extracted 80.0046% (CPU Time= 0:00:00.2  MEM= 795.6M)
Extracted 90.0036% (CPU Time= 0:00:00.3  MEM= 795.6M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 795.6M)
Number of Extracted Resistors     : 54362
Number of Extracted Ground Cap.   : 58713
Number of Extracted Coupling Cap. : 169716
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 760.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 760.301M)
Finished Generating Timing Windows
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 758.3M, totSessionCpu=0:03:20 **
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 758.3M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 758.3M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 758.3M, InitMEM = 758.3M)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4441,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=820.562 CPU=0:00:01.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 820.6M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 820.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 782.4M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4441,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=796.605 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 796.6M) ***
*** Done Building Timing Graph (cpu=0:00:04, real=0:00:04, mem=758.45M, totSessionCpu=0:03:24).
Setting latch borrow mode to budget during optimization.
Running setup recovery post routing.
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 758.4M, totSessionCpu=0:03:24 **
Checking DRV degradation...
Skipping DRV degradation check as timing recovery is disabled or not needed
Skipping setup slack recovery as setup timing is met
*** Done Building Timing Graph (cpu=0:00:00, real=0:00:00, mem=758.45M, totSessionCpu=0:03:24).
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=758.45M, totSessionCpu=0:03:24 .
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 758.4M, totSessionCpu=0:03:24 **

Active setup views: typical 
Active hold views: typical 
Latch borrow mode reset to max_borrow
Active setup views: typical 
Active hold views: typical 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 758.4M, totSessionCpu=0:03:25 **
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  6.659  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.050%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 758.4M, totSessionCpu=0:03:25 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_postRoute -outDir timingReports
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
Extraction called for design 'FPU_Control' of instances=4190 and nets=4441 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design FPU_Control.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./FPU_Control_13336_HV5gUs.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 758.4M)
Extracted 10.0041% (CPU Time= 0:00:00.1  MEM= 806.4M)
Extracted 20.003% (CPU Time= 0:00:00.2  MEM= 794.1M)
Extracted 30.0046% (CPU Time= 0:00:00.2  MEM= 794.1M)
Extracted 40.0036% (CPU Time= 0:00:00.2  MEM= 794.1M)
Extracted 50.0051% (CPU Time= 0:00:00.3  MEM= 794.1M)
Extracted 60.0041% (CPU Time= 0:00:00.3  MEM= 794.1M)
Extracted 70.003% (CPU Time= 0:00:00.4  MEM= 794.1M)
Extracted 80.0046% (CPU Time= 0:00:00.4  MEM= 794.1M)
Extracted 90.0036% (CPU Time= 0:00:00.4  MEM= 794.1M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 794.1M)
Number of Extracted Resistors     : 54362
Number of Extracted Ground Cap.   : 58713
Number of Extracted Coupling Cap. : 169716
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 766.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 768.082M)
Generate Setup TimingWindows
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 742.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 742.0M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 742.0M, InitMEM = 742.0M)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 4441,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=795.727 CPU=0:00:01.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 795.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 795.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 757.6M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4441,  100.0 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=771.77 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 771.8M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view typical
Found active hold analysis view typical

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  6.659  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   364   |   335   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.050%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.39 sec
Total Real time: 6.0 sec
Total Memory Usage: 731.613281 Mbytes
Reset AAE Options
<CMD> saveDesign FPU_Control.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "FPU_Control.enc.dat/FPU_Control.v.gz" ...
Saving AAE Data ...
Saving clock tree spec file 'FPU_Control.enc.dat/FPU_Control.ctstch' ...
Saving configuration ...
Saving preference file FPU_Control.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=731.7M) ***
Writing DEF file 'FPU_Control.enc.dat/FPU_Control.def.gz', current time is Thu Dec 17 18:52:41 2015 ...
unitPerMicron=100, dbgMicronPerDBU=0.010000, unitPerDBU=1.000000
DEF file 'FPU_Control.enc.dat/FPU_Control.def.gz' is written, current time is Thu Dec 17 18:52:41 2015 ...
Copying Timing Library...
Copying LEF file...
Copying Constraints file(s) ...
Modifying Mode File...
Modifying View File...
typical
Modifying Globals File...
Modifying Power Constraints File...
Generated self-contained design: /home/arnabd/Semester1/DVLSI/Cadence-f15/Project/FPU/16edi_final
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 731.801M, initial mem = 95.305M) ***
*** Message Summary: 150 warning(s), 25 error(s)

--- Ending "Encounter" (totcpu=0:03:43, real=0:08:02, mem=731.8M) ---
