
cp01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000126c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800132c  0800132c  0001132c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001348  08001348  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001348  08001348  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001348  08001348  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001348  08001348  00011348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800134c  0800134c  0001134c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001350  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08001354  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08001354  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002a2b  00000000  00000000  0002006f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000e0d  00000000  00000000  00022a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004c0  00000000  00000000  000238a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000371  00000000  00000000  00023d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000a147  00000000  00000000  000240d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00003d5f  00000000  00000000  0002e220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000341c6  00000000  00000000  00031f7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000fb0  00000000  00000000  00066148  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000670f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001314 	.word	0x08001314

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001314 	.word	0x08001314

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000224:	4b04      	ldr	r3, [pc, #16]	; (8000238 <LL_RCC_HSI_Enable+0x18>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b03      	ldr	r3, [pc, #12]	; (8000238 <LL_RCC_HSI_Enable+0x18>)
 800022a:	2101      	movs	r1, #1
 800022c:	430a      	orrs	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
}
 8000230:	46c0      	nop			; (mov r8, r8)
 8000232:	46bd      	mov	sp, r7
 8000234:	bd80      	pop	{r7, pc}
 8000236:	46c0      	nop			; (mov r8, r8)
 8000238:	40021000 	.word	0x40021000

0800023c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000240:	4b05      	ldr	r3, [pc, #20]	; (8000258 <LL_RCC_HSI_IsReady+0x1c>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	2202      	movs	r2, #2
 8000246:	4013      	ands	r3, r2
 8000248:	3b02      	subs	r3, #2
 800024a:	425a      	negs	r2, r3
 800024c:	4153      	adcs	r3, r2
 800024e:	b2db      	uxtb	r3, r3
}
 8000250:	0018      	movs	r0, r3
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	40021000 	.word	0x40021000

0800025c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000264:	4b06      	ldr	r3, [pc, #24]	; (8000280 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	22f8      	movs	r2, #248	; 0xf8
 800026a:	4393      	bics	r3, r2
 800026c:	0019      	movs	r1, r3
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	00da      	lsls	r2, r3, #3
 8000272:	4b03      	ldr	r3, [pc, #12]	; (8000280 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000274:	430a      	orrs	r2, r1
 8000276:	601a      	str	r2, [r3, #0]
}
 8000278:	46c0      	nop			; (mov r8, r8)
 800027a:	46bd      	mov	sp, r7
 800027c:	b002      	add	sp, #8
 800027e:	bd80      	pop	{r7, pc}
 8000280:	40021000 	.word	0x40021000

08000284 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800028c:	4b06      	ldr	r3, [pc, #24]	; (80002a8 <LL_RCC_SetSysClkSource+0x24>)
 800028e:	685b      	ldr	r3, [r3, #4]
 8000290:	2203      	movs	r2, #3
 8000292:	4393      	bics	r3, r2
 8000294:	0019      	movs	r1, r3
 8000296:	4b04      	ldr	r3, [pc, #16]	; (80002a8 <LL_RCC_SetSysClkSource+0x24>)
 8000298:	687a      	ldr	r2, [r7, #4]
 800029a:	430a      	orrs	r2, r1
 800029c:	605a      	str	r2, [r3, #4]
}
 800029e:	46c0      	nop			; (mov r8, r8)
 80002a0:	46bd      	mov	sp, r7
 80002a2:	b002      	add	sp, #8
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	40021000 	.word	0x40021000

080002ac <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80002b0:	4b03      	ldr	r3, [pc, #12]	; (80002c0 <LL_RCC_GetSysClkSource+0x14>)
 80002b2:	685b      	ldr	r3, [r3, #4]
 80002b4:	220c      	movs	r2, #12
 80002b6:	4013      	ands	r3, r2
}
 80002b8:	0018      	movs	r0, r3
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	46c0      	nop			; (mov r8, r8)
 80002c0:	40021000 	.word	0x40021000

080002c4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80002cc:	4b06      	ldr	r3, [pc, #24]	; (80002e8 <LL_RCC_SetAHBPrescaler+0x24>)
 80002ce:	685b      	ldr	r3, [r3, #4]
 80002d0:	22f0      	movs	r2, #240	; 0xf0
 80002d2:	4393      	bics	r3, r2
 80002d4:	0019      	movs	r1, r3
 80002d6:	4b04      	ldr	r3, [pc, #16]	; (80002e8 <LL_RCC_SetAHBPrescaler+0x24>)
 80002d8:	687a      	ldr	r2, [r7, #4]
 80002da:	430a      	orrs	r2, r1
 80002dc:	605a      	str	r2, [r3, #4]
}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	46bd      	mov	sp, r7
 80002e2:	b002      	add	sp, #8
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	46c0      	nop			; (mov r8, r8)
 80002e8:	40021000 	.word	0x40021000

080002ec <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 80002f4:	4b06      	ldr	r3, [pc, #24]	; (8000310 <LL_RCC_SetAPB1Prescaler+0x24>)
 80002f6:	685b      	ldr	r3, [r3, #4]
 80002f8:	4a06      	ldr	r2, [pc, #24]	; (8000314 <LL_RCC_SetAPB1Prescaler+0x28>)
 80002fa:	4013      	ands	r3, r2
 80002fc:	0019      	movs	r1, r3
 80002fe:	4b04      	ldr	r3, [pc, #16]	; (8000310 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000300:	687a      	ldr	r2, [r7, #4]
 8000302:	430a      	orrs	r2, r1
 8000304:	605a      	str	r2, [r3, #4]
}
 8000306:	46c0      	nop			; (mov r8, r8)
 8000308:	46bd      	mov	sp, r7
 800030a:	b002      	add	sp, #8
 800030c:	bd80      	pop	{r7, pc}
 800030e:	46c0      	nop			; (mov r8, r8)
 8000310:	40021000 	.word	0x40021000
 8000314:	fffff8ff 	.word	0xfffff8ff

08000318 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800031c:	4b04      	ldr	r3, [pc, #16]	; (8000330 <LL_RCC_PLL_Enable+0x18>)
 800031e:	681a      	ldr	r2, [r3, #0]
 8000320:	4b03      	ldr	r3, [pc, #12]	; (8000330 <LL_RCC_PLL_Enable+0x18>)
 8000322:	2180      	movs	r1, #128	; 0x80
 8000324:	0449      	lsls	r1, r1, #17
 8000326:	430a      	orrs	r2, r1
 8000328:	601a      	str	r2, [r3, #0]
}
 800032a:	46c0      	nop			; (mov r8, r8)
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	40021000 	.word	0x40021000

08000334 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000338:	4b07      	ldr	r3, [pc, #28]	; (8000358 <LL_RCC_PLL_IsReady+0x24>)
 800033a:	681a      	ldr	r2, [r3, #0]
 800033c:	2380      	movs	r3, #128	; 0x80
 800033e:	049b      	lsls	r3, r3, #18
 8000340:	4013      	ands	r3, r2
 8000342:	22fe      	movs	r2, #254	; 0xfe
 8000344:	0612      	lsls	r2, r2, #24
 8000346:	4694      	mov	ip, r2
 8000348:	4463      	add	r3, ip
 800034a:	425a      	negs	r2, r3
 800034c:	4153      	adcs	r3, r2
 800034e:	b2db      	uxtb	r3, r3
}
 8000350:	0018      	movs	r0, r3
 8000352:	46bd      	mov	sp, r7
 8000354:	bd80      	pop	{r7, pc}
 8000356:	46c0      	nop			; (mov r8, r8)
 8000358:	40021000 	.word	0x40021000

0800035c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b082      	sub	sp, #8
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
 8000364:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 8000366:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000368:	685b      	ldr	r3, [r3, #4]
 800036a:	4a0e      	ldr	r2, [pc, #56]	; (80003a4 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 800036c:	4013      	ands	r3, r2
 800036e:	0019      	movs	r1, r3
 8000370:	687a      	ldr	r2, [r7, #4]
 8000372:	2380      	movs	r3, #128	; 0x80
 8000374:	025b      	lsls	r3, r3, #9
 8000376:	401a      	ands	r2, r3
 8000378:	683b      	ldr	r3, [r7, #0]
 800037a:	431a      	orrs	r2, r3
 800037c:	4b08      	ldr	r3, [pc, #32]	; (80003a0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800037e:	430a      	orrs	r2, r1
 8000380:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 8000382:	4b07      	ldr	r3, [pc, #28]	; (80003a0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000386:	220f      	movs	r2, #15
 8000388:	4393      	bics	r3, r2
 800038a:	0019      	movs	r1, r3
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	220f      	movs	r2, #15
 8000390:	401a      	ands	r2, r3
 8000392:	4b03      	ldr	r3, [pc, #12]	; (80003a0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000394:	430a      	orrs	r2, r1
 8000396:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000398:	46c0      	nop			; (mov r8, r8)
 800039a:	46bd      	mov	sp, r7
 800039c:	b002      	add	sp, #8
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	40021000 	.word	0x40021000
 80003a4:	ffc2ffff 	.word	0xffc2ffff

080003a8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b084      	sub	sp, #16
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80003b0:	4b07      	ldr	r3, [pc, #28]	; (80003d0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80003b2:	6959      	ldr	r1, [r3, #20]
 80003b4:	4b06      	ldr	r3, [pc, #24]	; (80003d0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80003b6:	687a      	ldr	r2, [r7, #4]
 80003b8:	430a      	orrs	r2, r1
 80003ba:	615a      	str	r2, [r3, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80003bc:	4b04      	ldr	r3, [pc, #16]	; (80003d0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80003be:	695b      	ldr	r3, [r3, #20]
 80003c0:	687a      	ldr	r2, [r7, #4]
 80003c2:	4013      	ands	r3, r2
 80003c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80003c6:	68fb      	ldr	r3, [r7, #12]
}
 80003c8:	46c0      	nop			; (mov r8, r8)
 80003ca:	46bd      	mov	sp, r7
 80003cc:	b004      	add	sp, #16
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	40021000 	.word	0x40021000

080003d4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b084      	sub	sp, #16
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80003dc:	4b07      	ldr	r3, [pc, #28]	; (80003fc <LL_APB1_GRP1_EnableClock+0x28>)
 80003de:	69d9      	ldr	r1, [r3, #28]
 80003e0:	4b06      	ldr	r3, [pc, #24]	; (80003fc <LL_APB1_GRP1_EnableClock+0x28>)
 80003e2:	687a      	ldr	r2, [r7, #4]
 80003e4:	430a      	orrs	r2, r1
 80003e6:	61da      	str	r2, [r3, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80003e8:	4b04      	ldr	r3, [pc, #16]	; (80003fc <LL_APB1_GRP1_EnableClock+0x28>)
 80003ea:	69db      	ldr	r3, [r3, #28]
 80003ec:	687a      	ldr	r2, [r7, #4]
 80003ee:	4013      	ands	r3, r2
 80003f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80003f2:	68fb      	ldr	r3, [r7, #12]
}
 80003f4:	46c0      	nop			; (mov r8, r8)
 80003f6:	46bd      	mov	sp, r7
 80003f8:	b004      	add	sp, #16
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	40021000 	.word	0x40021000

08000400 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b084      	sub	sp, #16
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000408:	4b07      	ldr	r3, [pc, #28]	; (8000428 <LL_APB1_GRP2_EnableClock+0x28>)
 800040a:	6999      	ldr	r1, [r3, #24]
 800040c:	4b06      	ldr	r3, [pc, #24]	; (8000428 <LL_APB1_GRP2_EnableClock+0x28>)
 800040e:	687a      	ldr	r2, [r7, #4]
 8000410:	430a      	orrs	r2, r1
 8000412:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000414:	4b04      	ldr	r3, [pc, #16]	; (8000428 <LL_APB1_GRP2_EnableClock+0x28>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	687a      	ldr	r2, [r7, #4]
 800041a:	4013      	ands	r3, r2
 800041c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800041e:	68fb      	ldr	r3, [r7, #12]
}
 8000420:	46c0      	nop			; (mov r8, r8)
 8000422:	46bd      	mov	sp, r7
 8000424:	b004      	add	sp, #16
 8000426:	bd80      	pop	{r7, pc}
 8000428:	40021000 	.word	0x40021000

0800042c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800042c:	b590      	push	{r4, r7, lr}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
 8000434:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], SYSCFG_EXTICR1_EXTI0 << (Line >> 16), Port << (Line >> 16));
 8000436:	4a0f      	ldr	r2, [pc, #60]	; (8000474 <LL_SYSCFG_SetEXTISource+0x48>)
 8000438:	683b      	ldr	r3, [r7, #0]
 800043a:	21ff      	movs	r1, #255	; 0xff
 800043c:	400b      	ands	r3, r1
 800043e:	3302      	adds	r3, #2
 8000440:	009b      	lsls	r3, r3, #2
 8000442:	589b      	ldr	r3, [r3, r2]
 8000444:	683a      	ldr	r2, [r7, #0]
 8000446:	0c12      	lsrs	r2, r2, #16
 8000448:	210f      	movs	r1, #15
 800044a:	4091      	lsls	r1, r2
 800044c:	000a      	movs	r2, r1
 800044e:	43d2      	mvns	r2, r2
 8000450:	401a      	ands	r2, r3
 8000452:	0011      	movs	r1, r2
 8000454:	683b      	ldr	r3, [r7, #0]
 8000456:	0c1b      	lsrs	r3, r3, #16
 8000458:	687a      	ldr	r2, [r7, #4]
 800045a:	409a      	lsls	r2, r3
 800045c:	4805      	ldr	r0, [pc, #20]	; (8000474 <LL_SYSCFG_SetEXTISource+0x48>)
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	24ff      	movs	r4, #255	; 0xff
 8000462:	4023      	ands	r3, r4
 8000464:	430a      	orrs	r2, r1
 8000466:	3302      	adds	r3, #2
 8000468:	009b      	lsls	r3, r3, #2
 800046a:	501a      	str	r2, [r3, r0]
}
 800046c:	46c0      	nop			; (mov r8, r8)
 800046e:	46bd      	mov	sp, r7
 8000470:	b003      	add	sp, #12
 8000472:	bd90      	pop	{r4, r7, pc}
 8000474:	40010000 	.word	0x40010000

08000478 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b082      	sub	sp, #8
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000480:	4b06      	ldr	r3, [pc, #24]	; (800049c <LL_FLASH_SetLatency+0x24>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2201      	movs	r2, #1
 8000486:	4393      	bics	r3, r2
 8000488:	0019      	movs	r1, r3
 800048a:	4b04      	ldr	r3, [pc, #16]	; (800049c <LL_FLASH_SetLatency+0x24>)
 800048c:	687a      	ldr	r2, [r7, #4]
 800048e:	430a      	orrs	r2, r1
 8000490:	601a      	str	r2, [r3, #0]
}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	46bd      	mov	sp, r7
 8000496:	b002      	add	sp, #8
 8000498:	bd80      	pop	{r7, pc}
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	40022000 	.word	0x40022000

080004a0 <LL_FLASH_GetLatency>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80004a4:	4b03      	ldr	r3, [pc, #12]	; (80004b4 <LL_FLASH_GetLatency+0x14>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	2201      	movs	r2, #1
 80004aa:	4013      	ands	r3, r2
}
 80004ac:	0018      	movs	r0, r3
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)
 80004b4:	40022000 	.word	0x40022000

080004b8 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	2201      	movs	r2, #1
 80004c6:	431a      	orrs	r2, r3
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	601a      	str	r2, [r3, #0]
}
 80004cc:	46c0      	nop			; (mov r8, r8)
 80004ce:	46bd      	mov	sp, r7
 80004d0:	b002      	add	sp, #8
 80004d2:	bd80      	pop	{r7, pc}

080004d4 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
  - SCEN (if Smartcard feature is supported), IREN (if Irda feature is supported) and HDSEL bits in the USART_CR3 register.
  */
#if defined(USART_LIN_SUPPORT)
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	4a07      	ldr	r2, [pc, #28]	; (8000500 <LL_USART_ConfigAsyncMode+0x2c>)
 80004e2:	401a      	ands	r2, r3
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	605a      	str	r2, [r3, #4]
#endif /* USART_IRDA_SUPPORT */
#else
#if defined(USART_IRDA_SUPPORT)
  CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
#else
  CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	689b      	ldr	r3, [r3, #8]
 80004ec:	2208      	movs	r2, #8
 80004ee:	4393      	bics	r3, r2
 80004f0:	001a      	movs	r2, r3
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	609a      	str	r2, [r3, #8]
#endif /* USART_IRDA_SUPPORT */
#endif /* USART_SMARTCARD_SUPPORT */
}
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	46bd      	mov	sp, r7
 80004fa:	b002      	add	sp, #8
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	46c0      	nop			; (mov r8, r8)
 8000500:	fffff7ff 	.word	0xfffff7ff

08000504 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b086      	sub	sp, #24
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800050c:	f3ef 8310 	mrs	r3, PRIMASK
 8000510:	60bb      	str	r3, [r7, #8]
  return(result);
 8000512:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8000514:	617b      	str	r3, [r7, #20]
 8000516:	2301      	movs	r3, #1
 8000518:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	f383 8810 	msr	PRIMASK, r3
}
 8000520:	46c0      	nop			; (mov r8, r8)
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	4a07      	ldr	r2, [pc, #28]	; (8000544 <LL_USART_DisableIT_CTS+0x40>)
 8000528:	401a      	ands	r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	609a      	str	r2, [r3, #8]
 800052e:	697b      	ldr	r3, [r7, #20]
 8000530:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000532:	693b      	ldr	r3, [r7, #16]
 8000534:	f383 8810 	msr	PRIMASK, r3
}
 8000538:	46c0      	nop			; (mov r8, r8)
}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	46bd      	mov	sp, r7
 800053e:	b006      	add	sp, #24
 8000540:	bd80      	pop	{r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	fffffbff 	.word	0xfffffbff

08000548 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b084      	sub	sp, #16
 800054c:	af00      	add	r7, sp, #0
 800054e:	60f8      	str	r0, [r7, #12]
 8000550:	60b9      	str	r1, [r7, #8]
 8000552:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	6819      	ldr	r1, [r3, #0]
 8000558:	68bb      	ldr	r3, [r7, #8]
 800055a:	435b      	muls	r3, r3
 800055c:	001a      	movs	r2, r3
 800055e:	0013      	movs	r3, r2
 8000560:	005b      	lsls	r3, r3, #1
 8000562:	189b      	adds	r3, r3, r2
 8000564:	43db      	mvns	r3, r3
 8000566:	400b      	ands	r3, r1
 8000568:	001a      	movs	r2, r3
 800056a:	68bb      	ldr	r3, [r7, #8]
 800056c:	435b      	muls	r3, r3
 800056e:	6879      	ldr	r1, [r7, #4]
 8000570:	434b      	muls	r3, r1
 8000572:	431a      	orrs	r2, r3
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	601a      	str	r2, [r3, #0]
}
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	b004      	add	sp, #16
 800057e:	bd80      	pop	{r7, pc}

08000580 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	68d9      	ldr	r1, [r3, #12]
 8000590:	68bb      	ldr	r3, [r7, #8]
 8000592:	435b      	muls	r3, r3
 8000594:	001a      	movs	r2, r3
 8000596:	0013      	movs	r3, r2
 8000598:	005b      	lsls	r3, r3, #1
 800059a:	189b      	adds	r3, r3, r2
 800059c:	43db      	mvns	r3, r3
 800059e:	400b      	ands	r3, r1
 80005a0:	001a      	movs	r2, r3
 80005a2:	68bb      	ldr	r3, [r7, #8]
 80005a4:	435b      	muls	r3, r3
 80005a6:	6879      	ldr	r1, [r7, #4]
 80005a8:	434b      	muls	r3, r1
 80005aa:	431a      	orrs	r2, r3
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	60da      	str	r2, [r3, #12]
}
 80005b0:	46c0      	nop			; (mov r8, r8)
 80005b2:	46bd      	mov	sp, r7
 80005b4:	b004      	add	sp, #16
 80005b6:	bd80      	pop	{r7, pc}

080005b8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	683a      	ldr	r2, [r7, #0]
 80005c6:	619a      	str	r2, [r3, #24]
}
 80005c8:	46c0      	nop			; (mov r8, r8)
 80005ca:	46bd      	mov	sp, r7
 80005cc:	b002      	add	sp, #8
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	683a      	ldr	r2, [r7, #0]
 80005de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80005e0:	46c0      	nop			; (mov r8, r8)
 80005e2:	46bd      	mov	sp, r7
 80005e4:	b002      	add	sp, #8
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_SYSCFG);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f7ff ff06 	bl	8000400 <LL_APB1_GRP2_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80005f4:	2380      	movs	r3, #128	; 0x80
 80005f6:	055b      	lsls	r3, r3, #21
 80005f8:	0018      	movs	r0, r3
 80005fa:	f7ff feeb 	bl	80003d4 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fe:	f000 f831 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000602:	f000 f8ed 	bl	80007e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000606:	f000 f86d 	bl	80006e4 <MX_USART2_UART_Init>
		  LL_mDelay(200);
	  }*/


	  static const uint32_t pole = 0b10101001110111011100101010000000;
	  for (int8_t i = 31; i >= 0; i--)
 800060a:	1dfb      	adds	r3, r7, #7
 800060c:	221f      	movs	r2, #31
 800060e:	701a      	strb	r2, [r3, #0]
 8000610:	e021      	b.n	8000656 <main+0x6e>
	  {
		  if (((pole >> i) & 1) == 1)
 8000612:	4b13      	ldr	r3, [pc, #76]	; (8000660 <main+0x78>)
 8000614:	681a      	ldr	r2, [r3, #0]
 8000616:	1dfb      	adds	r3, r7, #7
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	b25b      	sxtb	r3, r3
 800061c:	40da      	lsrs	r2, r3
 800061e:	0013      	movs	r3, r2
 8000620:	2201      	movs	r2, #1
 8000622:	4013      	ands	r3, r2
 8000624:	d006      	beq.n	8000634 <main+0x4c>
		  {
			  LL_GPIO_SetOutputPin(LD2_GPIO_Port, LD2_Pin); //GPIOA->BRR = (1<<5);
 8000626:	2390      	movs	r3, #144	; 0x90
 8000628:	05db      	lsls	r3, r3, #23
 800062a:	2120      	movs	r1, #32
 800062c:	0018      	movs	r0, r3
 800062e:	f7ff ffc3 	bl	80005b8 <LL_GPIO_SetOutputPin>
 8000632:	e005      	b.n	8000640 <main+0x58>
		  }
		  else
		  {
			  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin); // GPIOA->BSRR = (1<<5);
 8000634:	2390      	movs	r3, #144	; 0x90
 8000636:	05db      	lsls	r3, r3, #23
 8000638:	2120      	movs	r1, #32
 800063a:	0018      	movs	r0, r3
 800063c:	f7ff ffc8 	bl	80005d0 <LL_GPIO_ResetOutputPin>
		  }
		  LL_mDelay(200);
 8000640:	20c8      	movs	r0, #200	; 0xc8
 8000642:	f000 fe0b 	bl	800125c <LL_mDelay>
	  for (int8_t i = 31; i >= 0; i--)
 8000646:	1dfb      	adds	r3, r7, #7
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	b25b      	sxtb	r3, r3
 800064c:	b2db      	uxtb	r3, r3
 800064e:	3b01      	subs	r3, #1
 8000650:	b2da      	uxtb	r2, r3
 8000652:	1dfb      	adds	r3, r7, #7
 8000654:	701a      	strb	r2, [r3, #0]
 8000656:	1dfb      	adds	r3, r7, #7
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b7f      	cmp	r3, #127	; 0x7f
 800065c:	d9d9      	bls.n	8000612 <main+0x2a>
  {
 800065e:	e7d4      	b.n	800060a <main+0x22>
 8000660:	0800132c 	.word	0x0800132c

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8000668:	2001      	movs	r0, #1
 800066a:	f7ff ff05 	bl	8000478 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	f7ff ff16 	bl	80004a0 <LL_FLASH_GetLatency>
 8000674:	0003      	movs	r3, r0
 8000676:	2b01      	cmp	r3, #1
 8000678:	d1fa      	bne.n	8000670 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 800067a:	f7ff fdd1 	bl	8000220 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	f7ff fddc 	bl	800023c <LL_RCC_HSI_IsReady>
 8000684:	0003      	movs	r3, r0
 8000686:	2b01      	cmp	r3, #1
 8000688:	d1fa      	bne.n	8000680 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800068a:	2010      	movs	r0, #16
 800068c:	f7ff fde6 	bl	800025c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_12);
 8000690:	23a0      	movs	r3, #160	; 0xa0
 8000692:	039b      	lsls	r3, r3, #14
 8000694:	0019      	movs	r1, r3
 8000696:	2000      	movs	r0, #0
 8000698:	f7ff fe60 	bl	800035c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 800069c:	f7ff fe3c 	bl	8000318 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80006a0:	46c0      	nop			; (mov r8, r8)
 80006a2:	f7ff fe47 	bl	8000334 <LL_RCC_PLL_IsReady>
 80006a6:	0003      	movs	r3, r0
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d1fa      	bne.n	80006a2 <SystemClock_Config+0x3e>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80006ac:	2000      	movs	r0, #0
 80006ae:	f7ff fe09 	bl	80002c4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80006b2:	2000      	movs	r0, #0
 80006b4:	f7ff fe1a 	bl	80002ec <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80006b8:	2002      	movs	r0, #2
 80006ba:	f7ff fde3 	bl	8000284 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	f7ff fdf4 	bl	80002ac <LL_RCC_GetSysClkSource>
 80006c4:	0003      	movs	r3, r0
 80006c6:	2b08      	cmp	r3, #8
 80006c8:	d1fa      	bne.n	80006c0 <SystemClock_Config+0x5c>
  {

  }
  LL_Init1msTick(48000000);
 80006ca:	4b05      	ldr	r3, [pc, #20]	; (80006e0 <SystemClock_Config+0x7c>)
 80006cc:	0018      	movs	r0, r3
 80006ce:	f000 fdb5 	bl	800123c <LL_Init1msTick>
  LL_SetSystemCoreClock(48000000);
 80006d2:	4b03      	ldr	r3, [pc, #12]	; (80006e0 <SystemClock_Config+0x7c>)
 80006d4:	0018      	movs	r0, r3
 80006d6:	f000 fde3 	bl	80012a0 <LL_SetSystemCoreClock>
}
 80006da:	46c0      	nop			; (mov r8, r8)
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	02dc6c00 	.word	0x02dc6c00

080006e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e4:	b590      	push	{r4, r7, lr}
 80006e6:	b08f      	sub	sp, #60	; 0x3c
 80006e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80006ea:	241c      	movs	r4, #28
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	0018      	movs	r0, r3
 80006f0:	231c      	movs	r3, #28
 80006f2:	001a      	movs	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	f000 fde1 	bl	80012bc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	0018      	movs	r0, r3
 80006fe:	2318      	movs	r3, #24
 8000700:	001a      	movs	r2, r3
 8000702:	2100      	movs	r1, #0
 8000704:	f000 fdda 	bl	80012bc <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	029b      	lsls	r3, r3, #10
 800070c:	0018      	movs	r0, r3
 800070e:	f7ff fe61 	bl	80003d4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000712:	2380      	movs	r3, #128	; 0x80
 8000714:	029b      	lsls	r3, r3, #10
 8000716:	0018      	movs	r0, r3
 8000718:	f7ff fe46 	bl	80003a8 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin;
 800071c:	1d3b      	adds	r3, r7, #4
 800071e:	2204      	movs	r2, #4
 8000720:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	2202      	movs	r2, #2
 8000726:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	2200      	movs	r2, #0
 8000732:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	2200      	movs	r2, #0
 8000738:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	2201      	movs	r2, #1
 800073e:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8000740:	1d3a      	adds	r2, r7, #4
 8000742:	2390      	movs	r3, #144	; 0x90
 8000744:	05db      	lsls	r3, r3, #23
 8000746:	0011      	movs	r1, r2
 8000748:	0018      	movs	r0, r3
 800074a:	f000 fabf 	bl	8000ccc <LL_GPIO_Init>

  GPIO_InitStruct.Pin = USART_RX_Pin;
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	2208      	movs	r2, #8
 8000752:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000754:	1d3b      	adds	r3, r7, #4
 8000756:	2202      	movs	r2, #2
 8000758:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800075a:	1d3b      	adds	r3, r7, #4
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000760:	1d3b      	adds	r3, r7, #4
 8000762:	2200      	movs	r2, #0
 8000764:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000766:	1d3b      	adds	r3, r7, #4
 8000768:	2200      	movs	r2, #0
 800076a:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800076c:	1d3b      	adds	r3, r7, #4
 800076e:	2201      	movs	r2, #1
 8000770:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8000772:	1d3a      	adds	r2, r7, #4
 8000774:	2390      	movs	r3, #144	; 0x90
 8000776:	05db      	lsls	r3, r3, #23
 8000778:	0011      	movs	r1, r2
 800077a:	0018      	movs	r0, r3
 800077c:	f000 faa6 	bl	8000ccc <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 38400;
 8000780:	193b      	adds	r3, r7, r4
 8000782:	2296      	movs	r2, #150	; 0x96
 8000784:	0212      	lsls	r2, r2, #8
 8000786:	601a      	str	r2, [r3, #0]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000788:	0021      	movs	r1, r4
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	605a      	str	r2, [r3, #4]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000796:	187b      	adds	r3, r7, r1
 8000798:	2200      	movs	r2, #0
 800079a:	60da      	str	r2, [r3, #12]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800079c:	187b      	adds	r3, r7, r1
 800079e:	220c      	movs	r2, #12
 80007a0:	611a      	str	r2, [r3, #16]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80007a2:	187b      	adds	r3, r7, r1
 80007a4:	2200      	movs	r2, #0
 80007a6:	615a      	str	r2, [r3, #20]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80007a8:	187b      	adds	r3, r7, r1
 80007aa:	2200      	movs	r2, #0
 80007ac:	619a      	str	r2, [r3, #24]
  LL_USART_Init(USART2, &USART_InitStruct);
 80007ae:	187b      	adds	r3, r7, r1
 80007b0:	4a0a      	ldr	r2, [pc, #40]	; (80007dc <MX_USART2_UART_Init+0xf8>)
 80007b2:	0019      	movs	r1, r3
 80007b4:	0010      	movs	r0, r2
 80007b6:	f000 fcbf 	bl	8001138 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <MX_USART2_UART_Init+0xf8>)
 80007bc:	0018      	movs	r0, r3
 80007be:	f7ff fea1 	bl	8000504 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 80007c2:	4b06      	ldr	r3, [pc, #24]	; (80007dc <MX_USART2_UART_Init+0xf8>)
 80007c4:	0018      	movs	r0, r3
 80007c6:	f7ff fe85 	bl	80004d4 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80007ca:	4b04      	ldr	r3, [pc, #16]	; (80007dc <MX_USART2_UART_Init+0xf8>)
 80007cc:	0018      	movs	r0, r3
 80007ce:	f7ff fe73 	bl	80004b8 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007d2:	46c0      	nop			; (mov r8, r8)
 80007d4:	46bd      	mov	sp, r7
 80007d6:	b00f      	add	sp, #60	; 0x3c
 80007d8:	bd90      	pop	{r4, r7, pc}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	40004400 	.word	0x40004400

080007e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e0:	b590      	push	{r4, r7, lr}
 80007e2:	b089      	sub	sp, #36	; 0x24
 80007e4:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80007e6:	2418      	movs	r4, #24
 80007e8:	193b      	adds	r3, r7, r4
 80007ea:	0018      	movs	r0, r3
 80007ec:	2308      	movs	r3, #8
 80007ee:	001a      	movs	r2, r3
 80007f0:	2100      	movs	r1, #0
 80007f2:	f000 fd63 	bl	80012bc <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f6:	003b      	movs	r3, r7
 80007f8:	0018      	movs	r0, r3
 80007fa:	2318      	movs	r3, #24
 80007fc:	001a      	movs	r2, r3
 80007fe:	2100      	movs	r1, #0
 8000800:	f000 fd5c 	bl	80012bc <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000804:	2380      	movs	r3, #128	; 0x80
 8000806:	031b      	lsls	r3, r3, #12
 8000808:	0018      	movs	r0, r3
 800080a:	f7ff fdcd 	bl	80003a8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 800080e:	2380      	movs	r3, #128	; 0x80
 8000810:	03db      	lsls	r3, r3, #15
 8000812:	0018      	movs	r0, r3
 8000814:	f7ff fdc8 	bl	80003a8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000818:	2380      	movs	r3, #128	; 0x80
 800081a:	029b      	lsls	r3, r3, #10
 800081c:	0018      	movs	r0, r3
 800081e:	f7ff fdc3 	bl	80003a8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8000822:	2390      	movs	r3, #144	; 0x90
 8000824:	05db      	lsls	r3, r3, #23
 8000826:	2120      	movs	r1, #32
 8000828:	0018      	movs	r0, r3
 800082a:	f7ff fed1 	bl	80005d0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 800082e:	4b1f      	ldr	r3, [pc, #124]	; (80008ac <MX_GPIO_Init+0xcc>)
 8000830:	0019      	movs	r1, r3
 8000832:	2002      	movs	r0, #2
 8000834:	f7ff fdfa 	bl	800042c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	019b      	lsls	r3, r3, #6
 800083c:	481c      	ldr	r0, [pc, #112]	; (80008b0 <MX_GPIO_Init+0xd0>)
 800083e:	2200      	movs	r2, #0
 8000840:	0019      	movs	r1, r3
 8000842:	f7ff fe9d 	bl	8000580 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8000846:	2380      	movs	r3, #128	; 0x80
 8000848:	019b      	lsls	r3, r3, #6
 800084a:	4819      	ldr	r0, [pc, #100]	; (80008b0 <MX_GPIO_Init+0xd0>)
 800084c:	2200      	movs	r2, #0
 800084e:	0019      	movs	r1, r3
 8000850:	f7ff fe7a 	bl	8000548 <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000854:	0021      	movs	r1, r4
 8000856:	187b      	adds	r3, r7, r1
 8000858:	2280      	movs	r2, #128	; 0x80
 800085a:	0192      	lsls	r2, r2, #6
 800085c:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct.LineCommand = ENABLE;
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2201      	movs	r2, #1
 8000862:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000864:	187b      	adds	r3, r7, r1
 8000866:	2200      	movs	r2, #0
 8000868:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800086a:	187b      	adds	r3, r7, r1
 800086c:	2202      	movs	r2, #2
 800086e:	719a      	strb	r2, [r3, #6]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000870:	187b      	adds	r3, r7, r1
 8000872:	0018      	movs	r0, r3
 8000874:	f000 f8ea 	bl	8000a4c <LL_EXTI_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8000878:	003b      	movs	r3, r7
 800087a:	2220      	movs	r2, #32
 800087c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800087e:	003b      	movs	r3, r7
 8000880:	2201      	movs	r2, #1
 8000882:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000884:	003b      	movs	r3, r7
 8000886:	2200      	movs	r2, #0
 8000888:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800088a:	003b      	movs	r3, r7
 800088c:	2200      	movs	r2, #0
 800088e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000890:	003b      	movs	r3, r7
 8000892:	2200      	movs	r2, #0
 8000894:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000896:	003a      	movs	r2, r7
 8000898:	2390      	movs	r3, #144	; 0x90
 800089a:	05db      	lsls	r3, r3, #23
 800089c:	0011      	movs	r1, r2
 800089e:	0018      	movs	r0, r3
 80008a0:	f000 fa14 	bl	8000ccc <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008a4:	46c0      	nop			; (mov r8, r8)
 80008a6:	46bd      	mov	sp, r7
 80008a8:	b009      	add	sp, #36	; 0x24
 80008aa:	bd90      	pop	{r4, r7, pc}
 80008ac:	00040003 	.word	0x00040003
 80008b0:	48000800 	.word	0x48000800

080008b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008b8:	e7fe      	b.n	80008b8 <NMI_Handler+0x4>

080008ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008be:	e7fe      	b.n	80008be <HardFault_Handler+0x4>

080008c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008d8:	46c0      	nop			; (mov r8, r8)
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008e8:	480d      	ldr	r0, [pc, #52]	; (8000920 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ea:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008ec:	480d      	ldr	r0, [pc, #52]	; (8000924 <LoopForever+0x6>)
  ldr r1, =_edata
 80008ee:	490e      	ldr	r1, [pc, #56]	; (8000928 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008f0:	4a0e      	ldr	r2, [pc, #56]	; (800092c <LoopForever+0xe>)
  movs r3, #0
 80008f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008f4:	e002      	b.n	80008fc <LoopCopyDataInit>

080008f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008fa:	3304      	adds	r3, #4

080008fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000900:	d3f9      	bcc.n	80008f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000902:	4a0b      	ldr	r2, [pc, #44]	; (8000930 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000904:	4c0b      	ldr	r4, [pc, #44]	; (8000934 <LoopForever+0x16>)
  movs r3, #0
 8000906:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000908:	e001      	b.n	800090e <LoopFillZerobss>

0800090a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800090a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800090c:	3204      	adds	r2, #4

0800090e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800090e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000910:	d3fb      	bcc.n	800090a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000912:	f7ff ffe4 	bl	80008de <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000916:	f000 fcd9 	bl	80012cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800091a:	f7ff fe65 	bl	80005e8 <main>

0800091e <LoopForever>:

LoopForever:
    b LoopForever
 800091e:	e7fe      	b.n	800091e <LoopForever>
  ldr   r0, =_estack
 8000920:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000924:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000928:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800092c:	08001350 	.word	0x08001350
  ldr r2, =_sbss
 8000930:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000934:	20000020 	.word	0x20000020

08000938 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000938:	e7fe      	b.n	8000938 <ADC1_IRQHandler>
	...

0800093c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8000944:	4b04      	ldr	r3, [pc, #16]	; (8000958 <LL_EXTI_EnableIT_0_31+0x1c>)
 8000946:	6819      	ldr	r1, [r3, #0]
 8000948:	4b03      	ldr	r3, [pc, #12]	; (8000958 <LL_EXTI_EnableIT_0_31+0x1c>)
 800094a:	687a      	ldr	r2, [r7, #4]
 800094c:	430a      	orrs	r2, r1
 800094e:	601a      	str	r2, [r3, #0]
}
 8000950:	46c0      	nop			; (mov r8, r8)
 8000952:	46bd      	mov	sp, r7
 8000954:	b002      	add	sp, #8
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40010400 	.word	0x40010400

0800095c <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8000964:	4b05      	ldr	r3, [pc, #20]	; (800097c <LL_EXTI_DisableIT_0_31+0x20>)
 8000966:	681a      	ldr	r2, [r3, #0]
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	43d9      	mvns	r1, r3
 800096c:	4b03      	ldr	r3, [pc, #12]	; (800097c <LL_EXTI_DisableIT_0_31+0x20>)
 800096e:	400a      	ands	r2, r1
 8000970:	601a      	str	r2, [r3, #0]
}
 8000972:	46c0      	nop			; (mov r8, r8)
 8000974:	46bd      	mov	sp, r7
 8000976:	b002      	add	sp, #8
 8000978:	bd80      	pop	{r7, pc}
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	40010400 	.word	0x40010400

08000980 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b082      	sub	sp, #8
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8000988:	4b04      	ldr	r3, [pc, #16]	; (800099c <LL_EXTI_EnableEvent_0_31+0x1c>)
 800098a:	6859      	ldr	r1, [r3, #4]
 800098c:	4b03      	ldr	r3, [pc, #12]	; (800099c <LL_EXTI_EnableEvent_0_31+0x1c>)
 800098e:	687a      	ldr	r2, [r7, #4]
 8000990:	430a      	orrs	r2, r1
 8000992:	605a      	str	r2, [r3, #4]

}
 8000994:	46c0      	nop			; (mov r8, r8)
 8000996:	46bd      	mov	sp, r7
 8000998:	b002      	add	sp, #8
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40010400 	.word	0x40010400

080009a0 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80009a8:	4b05      	ldr	r3, [pc, #20]	; (80009c0 <LL_EXTI_DisableEvent_0_31+0x20>)
 80009aa:	685a      	ldr	r2, [r3, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	43d9      	mvns	r1, r3
 80009b0:	4b03      	ldr	r3, [pc, #12]	; (80009c0 <LL_EXTI_DisableEvent_0_31+0x20>)
 80009b2:	400a      	ands	r2, r1
 80009b4:	605a      	str	r2, [r3, #4]
}
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	b002      	add	sp, #8
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	40010400 	.word	0x40010400

080009c4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 80009cc:	4b04      	ldr	r3, [pc, #16]	; (80009e0 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80009ce:	6899      	ldr	r1, [r3, #8]
 80009d0:	4b03      	ldr	r3, [pc, #12]	; (80009e0 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	430a      	orrs	r2, r1
 80009d6:	609a      	str	r2, [r3, #8]

}
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	b002      	add	sp, #8
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40010400 	.word	0x40010400

080009e4 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80009ec:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80009ee:	689a      	ldr	r2, [r3, #8]
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	43d9      	mvns	r1, r3
 80009f4:	4b03      	ldr	r3, [pc, #12]	; (8000a04 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 80009f6:	400a      	ands	r2, r1
 80009f8:	609a      	str	r2, [r3, #8]

}
 80009fa:	46c0      	nop			; (mov r8, r8)
 80009fc:	46bd      	mov	sp, r7
 80009fe:	b002      	add	sp, #8
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	40010400 	.word	0x40010400

08000a08 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8000a10:	4b04      	ldr	r3, [pc, #16]	; (8000a24 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8000a12:	68d9      	ldr	r1, [r3, #12]
 8000a14:	4b03      	ldr	r3, [pc, #12]	; (8000a24 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	430a      	orrs	r2, r1
 8000a1a:	60da      	str	r2, [r3, #12]
}
 8000a1c:	46c0      	nop			; (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40010400 	.word	0x40010400

08000a28 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8000a30:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8000a32:	68da      	ldr	r2, [r3, #12]
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	43d9      	mvns	r1, r3
 8000a38:	4b03      	ldr	r3, [pc, #12]	; (8000a48 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8000a3a:	400a      	ands	r2, r1
 8000a3c:	60da      	str	r2, [r3, #12]
}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b002      	add	sp, #8
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	40010400 	.word	0x40010400

08000a4c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8000a54:	230f      	movs	r3, #15
 8000a56:	18fb      	adds	r3, r7, r3
 8000a58:	2200      	movs	r2, #0
 8000a5a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	791b      	ldrb	r3, [r3, #4]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d100      	bne.n	8000a66 <LL_EXTI_Init+0x1a>
 8000a64:	e068      	b.n	8000b38 <LL_EXTI_Init+0xec>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d100      	bne.n	8000a70 <LL_EXTI_Init+0x24>
 8000a6e:	e06d      	b.n	8000b4c <LL_EXTI_Init+0x100>
    {
      switch (EXTI_InitStruct->Mode)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	795b      	ldrb	r3, [r3, #5]
 8000a74:	2b02      	cmp	r3, #2
 8000a76:	d01b      	beq.n	8000ab0 <LL_EXTI_Init+0x64>
 8000a78:	dc25      	bgt.n	8000ac6 <LL_EXTI_Init+0x7a>
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d002      	beq.n	8000a84 <LL_EXTI_Init+0x38>
 8000a7e:	2b01      	cmp	r3, #1
 8000a80:	d00b      	beq.n	8000a9a <LL_EXTI_Init+0x4e>
 8000a82:	e020      	b.n	8000ac6 <LL_EXTI_Init+0x7a>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f7ff ff89 	bl	80009a0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	0018      	movs	r0, r3
 8000a94:	f7ff ff52 	bl	800093c <LL_EXTI_EnableIT_0_31>
          break;
 8000a98:	e01a      	b.n	8000ad0 <LL_EXTI_Init+0x84>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f7ff ff5c 	bl	800095c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	f7ff ff69 	bl	8000980 <LL_EXTI_EnableEvent_0_31>
          break;
 8000aae:	e00f      	b.n	8000ad0 <LL_EXTI_Init+0x84>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	f7ff ff41 	bl	800093c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f7ff ff5e 	bl	8000980 <LL_EXTI_EnableEvent_0_31>
          break;
 8000ac4:	e004      	b.n	8000ad0 <LL_EXTI_Init+0x84>
        default:
          status = ERROR;
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	18fb      	adds	r3, r7, r3
 8000aca:	2201      	movs	r2, #1
 8000acc:	701a      	strb	r2, [r3, #0]
          break;
 8000ace:	46c0      	nop			; (mov r8, r8)
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	799b      	ldrb	r3, [r3, #6]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d039      	beq.n	8000b4c <LL_EXTI_Init+0x100>
      {
        switch (EXTI_InitStruct->Trigger)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	799b      	ldrb	r3, [r3, #6]
 8000adc:	2b03      	cmp	r3, #3
 8000ade:	d01b      	beq.n	8000b18 <LL_EXTI_Init+0xcc>
 8000ae0:	dc25      	bgt.n	8000b2e <LL_EXTI_Init+0xe2>
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d002      	beq.n	8000aec <LL_EXTI_Init+0xa0>
 8000ae6:	2b02      	cmp	r3, #2
 8000ae8:	d00b      	beq.n	8000b02 <LL_EXTI_Init+0xb6>
 8000aea:	e020      	b.n	8000b2e <LL_EXTI_Init+0xe2>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	0018      	movs	r0, r3
 8000af2:	f7ff ff99 	bl	8000a28 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	0018      	movs	r0, r3
 8000afc:	f7ff ff62 	bl	80009c4 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8000b00:	e024      	b.n	8000b4c <LL_EXTI_Init+0x100>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	0018      	movs	r0, r3
 8000b08:	f7ff ff6c 	bl	80009e4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	0018      	movs	r0, r3
 8000b12:	f7ff ff79 	bl	8000a08 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000b16:	e019      	b.n	8000b4c <LL_EXTI_Init+0x100>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f7ff ff51 	bl	80009c4 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	0018      	movs	r0, r3
 8000b28:	f7ff ff6e 	bl	8000a08 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000b2c:	e00e      	b.n	8000b4c <LL_EXTI_Init+0x100>
          default:
            status = ERROR;
 8000b2e:	230f      	movs	r3, #15
 8000b30:	18fb      	adds	r3, r7, r3
 8000b32:	2201      	movs	r2, #1
 8000b34:	701a      	strb	r2, [r3, #0]
            break;
 8000b36:	e009      	b.n	8000b4c <LL_EXTI_Init+0x100>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f7ff ff0d 	bl	800095c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	0018      	movs	r0, r3
 8000b48:	f7ff ff2a 	bl	80009a0 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8000b4c:	230f      	movs	r3, #15
 8000b4e:	18fb      	adds	r3, r7, r3
 8000b50:	781b      	ldrb	r3, [r3, #0]
}
 8000b52:	0018      	movs	r0, r3
 8000b54:	46bd      	mov	sp, r7
 8000b56:	b004      	add	sp, #16
 8000b58:	bd80      	pop	{r7, pc}

08000b5a <LL_GPIO_SetPinMode>:
{
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	b084      	sub	sp, #16
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	60f8      	str	r0, [r7, #12]
 8000b62:	60b9      	str	r1, [r7, #8]
 8000b64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	6819      	ldr	r1, [r3, #0]
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	435b      	muls	r3, r3
 8000b6e:	001a      	movs	r2, r3
 8000b70:	0013      	movs	r3, r2
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	189b      	adds	r3, r3, r2
 8000b76:	43db      	mvns	r3, r3
 8000b78:	400b      	ands	r3, r1
 8000b7a:	001a      	movs	r2, r3
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	435b      	muls	r3, r3
 8000b80:	6879      	ldr	r1, [r7, #4]
 8000b82:	434b      	muls	r3, r1
 8000b84:	431a      	orrs	r2, r3
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	601a      	str	r2, [r3, #0]
}
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	b004      	add	sp, #16
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <LL_GPIO_SetPinOutputType>:
{
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b084      	sub	sp, #16
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	60f8      	str	r0, [r7, #12]
 8000b9a:	60b9      	str	r1, [r7, #8]
 8000b9c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	68ba      	ldr	r2, [r7, #8]
 8000ba4:	43d2      	mvns	r2, r2
 8000ba6:	401a      	ands	r2, r3
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	6879      	ldr	r1, [r7, #4]
 8000bac:	434b      	muls	r3, r1
 8000bae:	431a      	orrs	r2, r3
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	605a      	str	r2, [r3, #4]
}
 8000bb4:	46c0      	nop			; (mov r8, r8)
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	b004      	add	sp, #16
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <LL_GPIO_SetPinSpeed>:
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	6899      	ldr	r1, [r3, #8]
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	435b      	muls	r3, r3
 8000bd0:	001a      	movs	r2, r3
 8000bd2:	0013      	movs	r3, r2
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	189b      	adds	r3, r3, r2
 8000bd8:	43db      	mvns	r3, r3
 8000bda:	400b      	ands	r3, r1
 8000bdc:	001a      	movs	r2, r3
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	435b      	muls	r3, r3
 8000be2:	6879      	ldr	r1, [r7, #4]
 8000be4:	434b      	muls	r3, r1
 8000be6:	431a      	orrs	r2, r3
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	609a      	str	r2, [r3, #8]
}
 8000bec:	46c0      	nop			; (mov r8, r8)
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	b004      	add	sp, #16
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <LL_GPIO_SetPinPull>:
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	60f8      	str	r0, [r7, #12]
 8000bfc:	60b9      	str	r1, [r7, #8]
 8000bfe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	68d9      	ldr	r1, [r3, #12]
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	435b      	muls	r3, r3
 8000c08:	001a      	movs	r2, r3
 8000c0a:	0013      	movs	r3, r2
 8000c0c:	005b      	lsls	r3, r3, #1
 8000c0e:	189b      	adds	r3, r3, r2
 8000c10:	43db      	mvns	r3, r3
 8000c12:	400b      	ands	r3, r1
 8000c14:	001a      	movs	r2, r3
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	435b      	muls	r3, r3
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	434b      	muls	r3, r1
 8000c1e:	431a      	orrs	r2, r3
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	60da      	str	r2, [r3, #12]
}
 8000c24:	46c0      	nop			; (mov r8, r8)
 8000c26:	46bd      	mov	sp, r7
 8000c28:	b004      	add	sp, #16
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <LL_GPIO_SetAFPin_0_7>:
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	60f8      	str	r0, [r7, #12]
 8000c34:	60b9      	str	r1, [r7, #8]
 8000c36:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	6a19      	ldr	r1, [r3, #32]
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	435b      	muls	r3, r3
 8000c40:	68ba      	ldr	r2, [r7, #8]
 8000c42:	4353      	muls	r3, r2
 8000c44:	68ba      	ldr	r2, [r7, #8]
 8000c46:	435a      	muls	r2, r3
 8000c48:	0013      	movs	r3, r2
 8000c4a:	011b      	lsls	r3, r3, #4
 8000c4c:	1a9b      	subs	r3, r3, r2
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	400b      	ands	r3, r1
 8000c52:	001a      	movs	r2, r3
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	435b      	muls	r3, r3
 8000c58:	68b9      	ldr	r1, [r7, #8]
 8000c5a:	434b      	muls	r3, r1
 8000c5c:	68b9      	ldr	r1, [r7, #8]
 8000c5e:	434b      	muls	r3, r1
 8000c60:	6879      	ldr	r1, [r7, #4]
 8000c62:	434b      	muls	r3, r1
 8000c64:	431a      	orrs	r2, r3
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	621a      	str	r2, [r3, #32]
}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	b004      	add	sp, #16
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <LL_GPIO_SetAFPin_8_15>:
{
 8000c72:	b580      	push	{r7, lr}
 8000c74:	b084      	sub	sp, #16
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	60f8      	str	r0, [r7, #12]
 8000c7a:	60b9      	str	r1, [r7, #8]
 8000c7c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	0a1b      	lsrs	r3, r3, #8
 8000c86:	68ba      	ldr	r2, [r7, #8]
 8000c88:	0a12      	lsrs	r2, r2, #8
 8000c8a:	4353      	muls	r3, r2
 8000c8c:	68ba      	ldr	r2, [r7, #8]
 8000c8e:	0a12      	lsrs	r2, r2, #8
 8000c90:	4353      	muls	r3, r2
 8000c92:	68ba      	ldr	r2, [r7, #8]
 8000c94:	0a12      	lsrs	r2, r2, #8
 8000c96:	435a      	muls	r2, r3
 8000c98:	0013      	movs	r3, r2
 8000c9a:	011b      	lsls	r3, r3, #4
 8000c9c:	1a9b      	subs	r3, r3, r2
 8000c9e:	43db      	mvns	r3, r3
 8000ca0:	400b      	ands	r3, r1
 8000ca2:	001a      	movs	r2, r3
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	0a1b      	lsrs	r3, r3, #8
 8000ca8:	68b9      	ldr	r1, [r7, #8]
 8000caa:	0a09      	lsrs	r1, r1, #8
 8000cac:	434b      	muls	r3, r1
 8000cae:	68b9      	ldr	r1, [r7, #8]
 8000cb0:	0a09      	lsrs	r1, r1, #8
 8000cb2:	434b      	muls	r3, r1
 8000cb4:	68b9      	ldr	r1, [r7, #8]
 8000cb6:	0a09      	lsrs	r1, r1, #8
 8000cb8:	434b      	muls	r3, r1
 8000cba:	6879      	ldr	r1, [r7, #4]
 8000cbc:	434b      	muls	r3, r1
 8000cbe:	431a      	orrs	r2, r3
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000cc4:	46c0      	nop			; (mov r8, r8)
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b004      	add	sp, #16
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000cda:	e048      	b.n	8000d6e <LL_GPIO_Init+0xa2>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	68fa      	ldr	r2, [r7, #12]
 8000ce4:	4091      	lsls	r1, r2
 8000ce6:	000a      	movs	r2, r1
 8000ce8:	4013      	ands	r3, r2
 8000cea:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d03a      	beq.n	8000d68 <LL_GPIO_Init+0x9c>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	d003      	beq.n	8000d02 <LL_GPIO_Init+0x36>
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d10e      	bne.n	8000d20 <LL_GPIO_Init+0x54>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	689a      	ldr	r2, [r3, #8]
 8000d06:	68b9      	ldr	r1, [r7, #8]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f7ff ff56 	bl	8000bbc <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	6819      	ldr	r1, [r3, #0]
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	68da      	ldr	r2, [r3, #12]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f7ff ff39 	bl	8000b92 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	691a      	ldr	r2, [r3, #16]
 8000d24:	68b9      	ldr	r1, [r7, #8]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	0018      	movs	r0, r3
 8000d2a:	f7ff ff63 	bl	8000bf4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	2b02      	cmp	r3, #2
 8000d34:	d111      	bne.n	8000d5a <LL_GPIO_Init+0x8e>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	2bff      	cmp	r3, #255	; 0xff
 8000d3a:	d807      	bhi.n	8000d4c <LL_GPIO_Init+0x80>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	695a      	ldr	r2, [r3, #20]
 8000d40:	68b9      	ldr	r1, [r7, #8]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	0018      	movs	r0, r3
 8000d46:	f7ff ff71 	bl	8000c2c <LL_GPIO_SetAFPin_0_7>
 8000d4a:	e006      	b.n	8000d5a <LL_GPIO_Init+0x8e>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	695a      	ldr	r2, [r3, #20]
 8000d50:	68b9      	ldr	r1, [r7, #8]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	0018      	movs	r0, r3
 8000d56:	f7ff ff8c 	bl	8000c72 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	685a      	ldr	r2, [r3, #4]
 8000d5e:	68b9      	ldr	r1, [r7, #8]
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	0018      	movs	r0, r3
 8000d64:	f7ff fef9 	bl	8000b5a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	40da      	lsrs	r2, r3
 8000d76:	1e13      	subs	r3, r2, #0
 8000d78:	d1b0      	bne.n	8000cdc <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8000d7a:	2300      	movs	r3, #0
}
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b004      	add	sp, #16
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <LL_RCC_HSI_IsReady>:
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000d88:	4b05      	ldr	r3, [pc, #20]	; (8000da0 <LL_RCC_HSI_IsReady+0x1c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2202      	movs	r2, #2
 8000d8e:	4013      	ands	r3, r2
 8000d90:	3b02      	subs	r3, #2
 8000d92:	425a      	negs	r2, r3
 8000d94:	4153      	adcs	r3, r2
 8000d96:	b2db      	uxtb	r3, r3
}
 8000d98:	0018      	movs	r0, r3
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	40021000 	.word	0x40021000

08000da4 <LL_RCC_LSE_IsReady>:
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000da8:	4b05      	ldr	r3, [pc, #20]	; (8000dc0 <LL_RCC_LSE_IsReady+0x1c>)
 8000daa:	6a1b      	ldr	r3, [r3, #32]
 8000dac:	2202      	movs	r2, #2
 8000dae:	4013      	ands	r3, r2
 8000db0:	3b02      	subs	r3, #2
 8000db2:	425a      	negs	r2, r3
 8000db4:	4153      	adcs	r3, r2
 8000db6:	b2db      	uxtb	r3, r3
}
 8000db8:	0018      	movs	r0, r3
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	40021000 	.word	0x40021000

08000dc4 <LL_RCC_GetSysClkSource>:
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000dc8:	4b03      	ldr	r3, [pc, #12]	; (8000dd8 <LL_RCC_GetSysClkSource+0x14>)
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	220c      	movs	r2, #12
 8000dce:	4013      	ands	r3, r2
}
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	40021000 	.word	0x40021000

08000ddc <LL_RCC_GetAHBPrescaler>:
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <LL_RCC_GetAHBPrescaler+0x14>)
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	22f0      	movs	r2, #240	; 0xf0
 8000de6:	4013      	ands	r3, r2
}
 8000de8:	0018      	movs	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	40021000 	.word	0x40021000

08000df4 <LL_RCC_GetAPB1Prescaler>:
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8000df8:	4b03      	ldr	r3, [pc, #12]	; (8000e08 <LL_RCC_GetAPB1Prescaler+0x14>)
 8000dfa:	685a      	ldr	r2, [r3, #4]
 8000dfc:	23e0      	movs	r3, #224	; 0xe0
 8000dfe:	00db      	lsls	r3, r3, #3
 8000e00:	4013      	ands	r3, r2
}
 8000e02:	0018      	movs	r0, r3
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40021000 	.word	0x40021000

08000e0c <LL_RCC_GetUSARTClockSource>:
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000e14:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <LL_RCC_GetUSARTClockSource+0x24>)
 8000e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e18:	2103      	movs	r1, #3
 8000e1a:	687a      	ldr	r2, [r7, #4]
 8000e1c:	4091      	lsls	r1, r2
 8000e1e:	000a      	movs	r2, r1
 8000e20:	401a      	ands	r2, r3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	061b      	lsls	r3, r3, #24
 8000e26:	4313      	orrs	r3, r2
}
 8000e28:	0018      	movs	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	b002      	add	sp, #8
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40021000 	.word	0x40021000

08000e34 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI48 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000e38:	4b03      	ldr	r3, [pc, #12]	; (8000e48 <LL_RCC_PLL_GetMainSource+0x14>)
 8000e3a:	685a      	ldr	r2, [r3, #4]
 8000e3c:	2380      	movs	r3, #128	; 0x80
 8000e3e:	025b      	lsls	r3, r3, #9
 8000e40:	4013      	ands	r3, r2
}
 8000e42:	0018      	movs	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40021000 	.word	0x40021000

08000e4c <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8000e50:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8000e52:	685a      	ldr	r2, [r3, #4]
 8000e54:	23f0      	movs	r3, #240	; 0xf0
 8000e56:	039b      	lsls	r3, r3, #14
 8000e58:	4013      	ands	r3, r2
}
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40021000 	.word	0x40021000

08000e64 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8000e68:	4b03      	ldr	r3, [pc, #12]	; (8000e78 <LL_RCC_PLL_GetPrediv+0x14>)
 8000e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e6c:	220f      	movs	r2, #15
 8000e6e:	4013      	ands	r3, r2
}
 8000e70:	0018      	movs	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	40021000 	.word	0x40021000

08000e7c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000e84:	f000 f85a 	bl	8000f3c <RCC_GetSystemClockFreq>
 8000e88:	0002      	movs	r2, r0
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	0018      	movs	r0, r3
 8000e94:	f000 f878 	bl	8000f88 <RCC_GetHCLKClockFreq>
 8000e98:	0002      	movs	r2, r0
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f000 f886 	bl	8000fb4 <RCC_GetPCLK1ClockFreq>
 8000ea8:	0002      	movs	r2, r0
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	609a      	str	r2, [r3, #8]
}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b002      	add	sp, #8
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d130      	bne.n	8000f2c <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	0018      	movs	r0, r3
 8000ece:	f7ff ff9d 	bl	8000e0c <LL_RCC_GetUSARTClockSource>
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	d00a      	beq.n	8000eee <LL_RCC_GetUSARTClockFreq+0x36>
 8000ed8:	d818      	bhi.n	8000f0c <LL_RCC_GetUSARTClockFreq+0x54>
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d002      	beq.n	8000ee4 <LL_RCC_GetUSARTClockFreq+0x2c>
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d00c      	beq.n	8000efc <LL_RCC_GetUSARTClockFreq+0x44>
 8000ee2:	e013      	b.n	8000f0c <LL_RCC_GetUSARTClockFreq+0x54>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000ee4:	f000 f82a 	bl	8000f3c <RCC_GetSystemClockFreq>
 8000ee8:	0003      	movs	r3, r0
 8000eea:	60fb      	str	r3, [r7, #12]
        break;
 8000eec:	e01e      	b.n	8000f2c <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000eee:	f7ff ff49 	bl	8000d84 <LL_RCC_HSI_IsReady>
 8000ef2:	1e03      	subs	r3, r0, #0
 8000ef4:	d017      	beq.n	8000f26 <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 8000ef6:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <LL_RCC_GetUSARTClockFreq+0x80>)
 8000ef8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000efa:	e014      	b.n	8000f26 <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000efc:	f7ff ff52 	bl	8000da4 <LL_RCC_LSE_IsReady>
 8000f00:	1e03      	subs	r3, r0, #0
 8000f02:	d012      	beq.n	8000f2a <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 8000f04:	2380      	movs	r3, #128	; 0x80
 8000f06:	021b      	lsls	r3, r3, #8
 8000f08:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000f0a:	e00e      	b.n	8000f2a <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000f0c:	f000 f816 	bl	8000f3c <RCC_GetSystemClockFreq>
 8000f10:	0003      	movs	r3, r0
 8000f12:	0018      	movs	r0, r3
 8000f14:	f000 f838 	bl	8000f88 <RCC_GetHCLKClockFreq>
 8000f18:	0003      	movs	r3, r0
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	f000 f84a 	bl	8000fb4 <RCC_GetPCLK1ClockFreq>
 8000f20:	0003      	movs	r3, r0
 8000f22:	60fb      	str	r3, [r7, #12]
        break;
 8000f24:	e002      	b.n	8000f2c <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	e000      	b.n	8000f2c <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8000f2a:	46c0      	nop			; (mov r8, r8)
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
}
 8000f2e:	0018      	movs	r0, r3
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b004      	add	sp, #16
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	007a1200 	.word	0x007a1200

08000f3c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8000f46:	f7ff ff3d 	bl	8000dc4 <LL_RCC_GetSysClkSource>
 8000f4a:	0003      	movs	r3, r0
 8000f4c:	2b08      	cmp	r3, #8
 8000f4e:	d00b      	beq.n	8000f68 <RCC_GetSystemClockFreq+0x2c>
 8000f50:	d80f      	bhi.n	8000f72 <RCC_GetSystemClockFreq+0x36>
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d002      	beq.n	8000f5c <RCC_GetSystemClockFreq+0x20>
 8000f56:	2b04      	cmp	r3, #4
 8000f58:	d003      	beq.n	8000f62 <RCC_GetSystemClockFreq+0x26>
 8000f5a:	e00a      	b.n	8000f72 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8000f5c:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <RCC_GetSystemClockFreq+0x48>)
 8000f5e:	607b      	str	r3, [r7, #4]
      break;
 8000f60:	e00a      	b.n	8000f78 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8000f62:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <RCC_GetSystemClockFreq+0x48>)
 8000f64:	607b      	str	r3, [r7, #4]
      break;
 8000f66:	e007      	b.n	8000f78 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8000f68:	f000 f838 	bl	8000fdc <RCC_PLL_GetFreqDomain_SYS>
 8000f6c:	0003      	movs	r3, r0
 8000f6e:	607b      	str	r3, [r7, #4]
      break;
 8000f70:	e002      	b.n	8000f78 <RCC_GetSystemClockFreq+0x3c>
      frequency = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8000f72:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <RCC_GetSystemClockFreq+0x48>)
 8000f74:	607b      	str	r3, [r7, #4]
      break;
 8000f76:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 8000f78:	687b      	ldr	r3, [r7, #4]
}
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	b002      	add	sp, #8
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	007a1200 	.word	0x007a1200

08000f88 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8000f90:	f7ff ff24 	bl	8000ddc <LL_RCC_GetAHBPrescaler>
 8000f94:	0003      	movs	r3, r0
 8000f96:	091b      	lsrs	r3, r3, #4
 8000f98:	220f      	movs	r2, #15
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	4a04      	ldr	r2, [pc, #16]	; (8000fb0 <RCC_GetHCLKClockFreq+0x28>)
 8000f9e:	5cd3      	ldrb	r3, [r2, r3]
 8000fa0:	001a      	movs	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	40d3      	lsrs	r3, r2
}
 8000fa6:	0018      	movs	r0, r3
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	b002      	add	sp, #8
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	08001330 	.word	0x08001330

08000fb4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8000fbc:	f7ff ff1a 	bl	8000df4 <LL_RCC_GetAPB1Prescaler>
 8000fc0:	0003      	movs	r3, r0
 8000fc2:	0a1b      	lsrs	r3, r3, #8
 8000fc4:	4a04      	ldr	r2, [pc, #16]	; (8000fd8 <RCC_GetPCLK1ClockFreq+0x24>)
 8000fc6:	5cd3      	ldrb	r3, [r2, r3]
 8000fc8:	001a      	movs	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	40d3      	lsrs	r3, r2
}
 8000fce:	0018      	movs	r0, r3
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	b002      	add	sp, #8
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	08001340 	.word	0x08001340

08000fdc <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8000fdc:	b590      	push	{r4, r7, lr}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	607b      	str	r3, [r7, #4]
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8000fea:	f7ff ff23 	bl	8000e34 <LL_RCC_PLL_GetMainSource>
 8000fee:	0003      	movs	r3, r0
 8000ff0:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d005      	beq.n	8001004 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8000ff8:	683a      	ldr	r2, [r7, #0]
 8000ffa:	2380      	movs	r3, #128	; 0x80
 8000ffc:	025b      	lsls	r3, r3, #9
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d003      	beq.n	800100a <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8001002:	e005      	b.n	8001010 <RCC_PLL_GetFreqDomain_SYS+0x34>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001004:	4b0f      	ldr	r3, [pc, #60]	; (8001044 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 8001006:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001008:	e005      	b.n	8001016 <RCC_PLL_GetFreqDomain_SYS+0x3a>
      pllinputfreq = HSI48_VALUE;
      break;
#endif /* RCC_HSI48_SUPPORT */

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800100a:	4b0f      	ldr	r3, [pc, #60]	; (8001048 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800100c:	607b      	str	r3, [r7, #4]
      break;
 800100e:	e002      	b.n	8001016 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8001010:	4b0c      	ldr	r3, [pc, #48]	; (8001044 <RCC_PLL_GetFreqDomain_SYS+0x68>)
 8001012:	607b      	str	r3, [r7, #4]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001014:	46c0      	nop			; (mov r8, r8)
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8001016:	f7ff ff25 	bl	8000e64 <LL_RCC_PLL_GetPrediv>
 800101a:	0003      	movs	r3, r0
 800101c:	3301      	adds	r3, #1
 800101e:	0019      	movs	r1, r3
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff f871 	bl	8000108 <__udivsi3>
 8001026:	0003      	movs	r3, r0
 8001028:	001c      	movs	r4, r3
 800102a:	f7ff ff0f 	bl	8000e4c <LL_RCC_PLL_GetMultiplicator>
 800102e:	0003      	movs	r3, r0
 8001030:	0c9b      	lsrs	r3, r3, #18
 8001032:	220f      	movs	r2, #15
 8001034:	4013      	ands	r3, r2
 8001036:	3302      	adds	r3, #2
 8001038:	4363      	muls	r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 800103a:	0018      	movs	r0, r3
 800103c:	46bd      	mov	sp, r7
 800103e:	b003      	add	sp, #12
 8001040:	bd90      	pop	{r4, r7, pc}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	003d0900 	.word	0x003d0900
 8001048:	007a1200 	.word	0x007a1200

0800104c <LL_USART_IsEnabled>:
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2201      	movs	r2, #1
 800105a:	4013      	ands	r3, r2
 800105c:	2b01      	cmp	r3, #1
 800105e:	d101      	bne.n	8001064 <LL_USART_IsEnabled+0x18>
 8001060:	2301      	movs	r3, #1
 8001062:	e000      	b.n	8001066 <LL_USART_IsEnabled+0x1a>
 8001064:	2300      	movs	r3, #0
}
 8001066:	0018      	movs	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	b002      	add	sp, #8
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <LL_USART_SetStopBitsLength>:
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	4a05      	ldr	r2, [pc, #20]	; (8001094 <LL_USART_SetStopBitsLength+0x24>)
 8001080:	401a      	ands	r2, r3
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	431a      	orrs	r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	605a      	str	r2, [r3, #4]
}
 800108a:	46c0      	nop			; (mov r8, r8)
 800108c:	46bd      	mov	sp, r7
 800108e:	b002      	add	sp, #8
 8001090:	bd80      	pop	{r7, pc}
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	ffffcfff 	.word	0xffffcfff

08001098 <LL_USART_SetHWFlowCtrl>:
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	4a05      	ldr	r2, [pc, #20]	; (80010bc <LL_USART_SetHWFlowCtrl+0x24>)
 80010a8:	401a      	ands	r2, r3
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	431a      	orrs	r2, r3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	609a      	str	r2, [r3, #8]
}
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	46bd      	mov	sp, r7
 80010b6:	b002      	add	sp, #8
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	46c0      	nop			; (mov r8, r8)
 80010bc:	fffffcff 	.word	0xfffffcff

080010c0 <LL_USART_SetBaudRate>:
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
 80010cc:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	2380      	movs	r3, #128	; 0x80
 80010d2:	021b      	lsls	r3, r3, #8
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d11c      	bne.n	8001112 <LL_USART_SetBaudRate+0x52>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	005a      	lsls	r2, r3, #1
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	085b      	lsrs	r3, r3, #1
 80010e0:	18d3      	adds	r3, r2, r3
 80010e2:	6839      	ldr	r1, [r7, #0]
 80010e4:	0018      	movs	r0, r3
 80010e6:	f7ff f80f 	bl	8000108 <__udivsi3>
 80010ea:	0003      	movs	r3, r0
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	4a10      	ldr	r2, [pc, #64]	; (8001134 <LL_USART_SetBaudRate+0x74>)
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	085b      	lsrs	r3, r3, #1
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	001a      	movs	r2, r3
 8001100:	2307      	movs	r3, #7
 8001102:	4013      	ands	r3, r2
 8001104:	693a      	ldr	r2, [r7, #16]
 8001106:	4313      	orrs	r3, r2
 8001108:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	60da      	str	r2, [r3, #12]
}
 8001110:	e00c      	b.n	800112c <LL_USART_SetBaudRate+0x6c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	085a      	lsrs	r2, r3, #1
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	18d3      	adds	r3, r2, r3
 800111a:	6839      	ldr	r1, [r7, #0]
 800111c:	0018      	movs	r0, r3
 800111e:	f7fe fff3 	bl	8000108 <__udivsi3>
 8001122:	0003      	movs	r3, r0
 8001124:	b29b      	uxth	r3, r3
 8001126:	001a      	movs	r2, r3
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	60da      	str	r2, [r3, #12]
}
 800112c:	46c0      	nop			; (mov r8, r8)
 800112e:	46bd      	mov	sp, r7
 8001130:	b006      	add	sp, #24
 8001132:	bd80      	pop	{r7, pc}
 8001134:	0000fff0 	.word	0x0000fff0

08001138 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001138:	b590      	push	{r4, r7, lr}
 800113a:	b089      	sub	sp, #36	; 0x24
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001142:	231f      	movs	r3, #31
 8001144:	18fb      	adds	r3, r7, r3
 8001146:	2201      	movs	r2, #1
 8001148:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800114a:	2300      	movs	r3, #0
 800114c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	0018      	movs	r0, r3
 8001152:	f7ff ff7b 	bl	800104c <LL_USART_IsEnabled>
 8001156:	1e03      	subs	r3, r0, #0
 8001158:	d148      	bne.n	80011ec <LL_USART_Init+0xb4>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a27      	ldr	r2, [pc, #156]	; (80011fc <LL_USART_Init+0xc4>)
 8001160:	401a      	ands	r2, r3
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	6859      	ldr	r1, [r3, #4]
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	4319      	orrs	r1, r3
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	691b      	ldr	r3, [r3, #16]
 8001170:	4319      	orrs	r1, r3
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	699b      	ldr	r3, [r3, #24]
 8001176:	430b      	orrs	r3, r1
 8001178:	431a      	orrs	r2, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	0011      	movs	r1, r2
 8001186:	0018      	movs	r0, r3
 8001188:	f7ff ff72 	bl	8001070 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	695a      	ldr	r2, [r3, #20]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	0011      	movs	r1, r2
 8001194:	0018      	movs	r0, r3
 8001196:	f7ff ff7f 	bl	8001098 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a18      	ldr	r2, [pc, #96]	; (8001200 <LL_USART_Init+0xc8>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d105      	bne.n	80011ae <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80011a2:	2000      	movs	r0, #0
 80011a4:	f7ff fe88 	bl	8000eb8 <LL_RCC_GetUSARTClockFreq>
 80011a8:	0003      	movs	r3, r0
 80011aa:	61bb      	str	r3, [r7, #24]
 80011ac:	e00b      	b.n	80011c6 <LL_USART_Init+0x8e>
    }
#if defined(USART2)
    else if (USARTx == USART2)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a14      	ldr	r2, [pc, #80]	; (8001204 <LL_USART_Init+0xcc>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d107      	bne.n	80011c6 <LL_USART_Init+0x8e>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80011b6:	240c      	movs	r4, #12
 80011b8:	193b      	adds	r3, r7, r4
 80011ba:	0018      	movs	r0, r3
 80011bc:	f7ff fe5e 	bl	8000e7c <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80011c0:	193b      	adds	r3, r7, r4
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d00f      	beq.n	80011ec <LL_USART_Init+0xb4>
        && (USART_InitStruct->BaudRate != 0U))
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d00b      	beq.n	80011ec <LL_USART_Init+0xb4>
    {
      status = SUCCESS;
 80011d4:	231f      	movs	r3, #31
 80011d6:	18fb      	adds	r3, r7, r3
 80011d8:	2200      	movs	r2, #0
 80011da:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	699a      	ldr	r2, [r3, #24]
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	69b9      	ldr	r1, [r7, #24]
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff ff6a 	bl	80010c0 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80011ec:	231f      	movs	r3, #31
 80011ee:	18fb      	adds	r3, r7, r3
 80011f0:	781b      	ldrb	r3, [r3, #0]
}
 80011f2:	0018      	movs	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	b009      	add	sp, #36	; 0x24
 80011f8:	bd90      	pop	{r4, r7, pc}
 80011fa:	46c0      	nop			; (mov r8, r8)
 80011fc:	ffff69f3 	.word	0xffff69f3
 8001200:	40013800 	.word	0x40013800
 8001204:	40004400 	.word	0x40004400

08001208 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001212:	6839      	ldr	r1, [r7, #0]
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7fe ff77 	bl	8000108 <__udivsi3>
 800121a:	0003      	movs	r3, r0
 800121c:	001a      	movs	r2, r3
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <LL_InitTick+0x30>)
 8001220:	3a01      	subs	r2, #1
 8001222:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001224:	4b04      	ldr	r3, [pc, #16]	; (8001238 <LL_InitTick+0x30>)
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800122a:	4b03      	ldr	r3, [pc, #12]	; (8001238 <LL_InitTick+0x30>)
 800122c:	2205      	movs	r2, #5
 800122e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001230:	46c0      	nop			; (mov r8, r8)
 8001232:	46bd      	mov	sp, r7
 8001234:	b002      	add	sp, #8
 8001236:	bd80      	pop	{r7, pc}
 8001238:	e000e010 	.word	0xe000e010

0800123c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001244:	23fa      	movs	r3, #250	; 0xfa
 8001246:	009a      	lsls	r2, r3, #2
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	0011      	movs	r1, r2
 800124c:	0018      	movs	r0, r3
 800124e:	f7ff ffdb 	bl	8001208 <LL_InitTick>
}
 8001252:	46c0      	nop			; (mov r8, r8)
 8001254:	46bd      	mov	sp, r7
 8001256:	b002      	add	sp, #8
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001264:	4b0d      	ldr	r3, [pc, #52]	; (800129c <LL_mDelay+0x40>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800126a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3301      	adds	r3, #1
 8001270:	d00c      	beq.n	800128c <LL_mDelay+0x30>
  {
    Delay++;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	3301      	adds	r3, #1
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	e008      	b.n	800128c <LL_mDelay+0x30>
  }

  while (Delay)
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800127a:	4b08      	ldr	r3, [pc, #32]	; (800129c <LL_mDelay+0x40>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	2380      	movs	r3, #128	; 0x80
 8001280:	025b      	lsls	r3, r3, #9
 8001282:	4013      	ands	r3, r2
 8001284:	d002      	beq.n	800128c <LL_mDelay+0x30>
    {
      Delay--;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3b01      	subs	r3, #1
 800128a:	607b      	str	r3, [r7, #4]
  while (Delay)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d1f3      	bne.n	800127a <LL_mDelay+0x1e>
    }
  }
}
 8001292:	46c0      	nop			; (mov r8, r8)
 8001294:	46c0      	nop			; (mov r8, r8)
 8001296:	46bd      	mov	sp, r7
 8001298:	b004      	add	sp, #16
 800129a:	bd80      	pop	{r7, pc}
 800129c:	e000e010 	.word	0xe000e010

080012a0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80012a8:	4b03      	ldr	r3, [pc, #12]	; (80012b8 <LL_SetSystemCoreClock+0x18>)
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	601a      	str	r2, [r3, #0]
}
 80012ae:	46c0      	nop			; (mov r8, r8)
 80012b0:	46bd      	mov	sp, r7
 80012b2:	b002      	add	sp, #8
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	46c0      	nop			; (mov r8, r8)
 80012b8:	20000000 	.word	0x20000000

080012bc <memset>:
 80012bc:	0003      	movs	r3, r0
 80012be:	1882      	adds	r2, r0, r2
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d100      	bne.n	80012c6 <memset+0xa>
 80012c4:	4770      	bx	lr
 80012c6:	7019      	strb	r1, [r3, #0]
 80012c8:	3301      	adds	r3, #1
 80012ca:	e7f9      	b.n	80012c0 <memset+0x4>

080012cc <__libc_init_array>:
 80012cc:	b570      	push	{r4, r5, r6, lr}
 80012ce:	2600      	movs	r6, #0
 80012d0:	4c0c      	ldr	r4, [pc, #48]	; (8001304 <__libc_init_array+0x38>)
 80012d2:	4d0d      	ldr	r5, [pc, #52]	; (8001308 <__libc_init_array+0x3c>)
 80012d4:	1b64      	subs	r4, r4, r5
 80012d6:	10a4      	asrs	r4, r4, #2
 80012d8:	42a6      	cmp	r6, r4
 80012da:	d109      	bne.n	80012f0 <__libc_init_array+0x24>
 80012dc:	2600      	movs	r6, #0
 80012de:	f000 f819 	bl	8001314 <_init>
 80012e2:	4c0a      	ldr	r4, [pc, #40]	; (800130c <__libc_init_array+0x40>)
 80012e4:	4d0a      	ldr	r5, [pc, #40]	; (8001310 <__libc_init_array+0x44>)
 80012e6:	1b64      	subs	r4, r4, r5
 80012e8:	10a4      	asrs	r4, r4, #2
 80012ea:	42a6      	cmp	r6, r4
 80012ec:	d105      	bne.n	80012fa <__libc_init_array+0x2e>
 80012ee:	bd70      	pop	{r4, r5, r6, pc}
 80012f0:	00b3      	lsls	r3, r6, #2
 80012f2:	58eb      	ldr	r3, [r5, r3]
 80012f4:	4798      	blx	r3
 80012f6:	3601      	adds	r6, #1
 80012f8:	e7ee      	b.n	80012d8 <__libc_init_array+0xc>
 80012fa:	00b3      	lsls	r3, r6, #2
 80012fc:	58eb      	ldr	r3, [r5, r3]
 80012fe:	4798      	blx	r3
 8001300:	3601      	adds	r6, #1
 8001302:	e7f2      	b.n	80012ea <__libc_init_array+0x1e>
 8001304:	08001348 	.word	0x08001348
 8001308:	08001348 	.word	0x08001348
 800130c:	0800134c 	.word	0x0800134c
 8001310:	08001348 	.word	0x08001348

08001314 <_init>:
 8001314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001316:	46c0      	nop			; (mov r8, r8)
 8001318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800131a:	bc08      	pop	{r3}
 800131c:	469e      	mov	lr, r3
 800131e:	4770      	bx	lr

08001320 <_fini>:
 8001320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001326:	bc08      	pop	{r3}
 8001328:	469e      	mov	lr, r3
 800132a:	4770      	bx	lr
