# VLSI-for-Signal-Processing
Given A and B are 64 bit inputs.
With two selection lines s1 and s0 to perform the operations, A+B, A-B, A*B, C+A*B.
The above files have Verilog code files following RTL and self checking testbench.
