{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697341005225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697341005225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 11:36:45 2023 " "Processing started: Sun Oct 15 11:36:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697341005225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697341005225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NCO_quartus -c NCO_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off NCO_quartus -c NCO_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697341005225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697341005498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/subsystem_block1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/subsystem_block1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subsystem_block1 " "Found entity 1: Subsystem_block1" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block1.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/subsystem_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/subsystem_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subsystem_block " "Found entity 1: Subsystem_block" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/piso_shift_reg_right.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/piso_shift_reg_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISO_SHIFT_REG_RIGHT " "Found entity 1: PISO_SHIFT_REG_RIGHT" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_RIGHT.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_RIGHT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/piso_shift_reg_left.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/piso_shift_reg_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISO_SHIFT_REG_LEFT " "Found entity 1: PISO_SHIFT_REG_LEFT" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux31_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux31_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX31_block " "Found entity 1: MUX31_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX31_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX31_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux31.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux31.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX31 " "Found entity 1: MUX31" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX31.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX31.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux30_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux30_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX30_block " "Found entity 1: MUX30_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX30_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX30_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux30.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux30.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX30 " "Found entity 1: MUX30" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX30.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX30.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux29_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux29_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX29_block " "Found entity 1: MUX29_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX29_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX29_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux29.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux29.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX29 " "Found entity 1: MUX29" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX29.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX29.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux28_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux28_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX28_block " "Found entity 1: MUX28_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX28_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX28_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux28.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux28.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX28 " "Found entity 1: MUX28" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX28.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX28.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux27_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux27_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX27_block " "Found entity 1: MUX27_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX27_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX27_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux27.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux27.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX27 " "Found entity 1: MUX27" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX27.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX27.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux26_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux26_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX26_block " "Found entity 1: MUX26_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX26_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX26_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux26.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux26.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX26 " "Found entity 1: MUX26" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX26.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX26.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux25_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux25_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX25_block " "Found entity 1: MUX25_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX25_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX25_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux25.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux25.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX25 " "Found entity 1: MUX25" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX25.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX25.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux24_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux24_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX24_block " "Found entity 1: MUX24_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX24_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX24_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux24.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux24.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX24 " "Found entity 1: MUX24" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX24.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX24.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux23_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux23_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX23_block " "Found entity 1: MUX23_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX23_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX23_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux23.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux23.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX23 " "Found entity 1: MUX23" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX23.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX23.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux22_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux22_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX22_block " "Found entity 1: MUX22_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX22_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX22_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux22.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux22.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX22 " "Found entity 1: MUX22" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX22.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX22.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux21_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux21_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21_block " "Found entity 1: MUX21_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX21_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX21_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX21.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX21.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux20_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux20_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX20_block " "Found entity 1: MUX20_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX20_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX20_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux20.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux20.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX20 " "Found entity 1: MUX20" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX20.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX20.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux19_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux19_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX19_block " "Found entity 1: MUX19_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX19_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX19_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux19.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux19.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX19 " "Found entity 1: MUX19" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX19.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX19.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux18_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux18_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX18_block " "Found entity 1: MUX18_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX18_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX18_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux18.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux18.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX18 " "Found entity 1: MUX18" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX18.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX18.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux17_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux17_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX17_block " "Found entity 1: MUX17_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX17_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX17_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux17.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux17.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX17 " "Found entity 1: MUX17" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX17.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX17.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux16_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux16_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX16_block " "Found entity 1: MUX16_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX16_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX16_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX16 " "Found entity 1: MUX16" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX16.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX16.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux15_block1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux15_block1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX15_block1 " "Found entity 1: MUX15_block1" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX15_block1.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX15_block1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux15_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux15_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX15_block " "Found entity 1: MUX15_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX15_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX15_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux15.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux15.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX15 " "Found entity 1: MUX15" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX15.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX15.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux14_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux14_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX14_block " "Found entity 1: MUX14_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX14_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX14_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux14.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux14.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX14 " "Found entity 1: MUX14" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX14.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX14.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux13_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux13_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX13_block " "Found entity 1: MUX13_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX13_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX13_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux13.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux13.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX13 " "Found entity 1: MUX13" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX13.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX13.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux12_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux12_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX12_block " "Found entity 1: MUX12_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX12_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX12_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux12.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux12.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX12 " "Found entity 1: MUX12" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX12.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX12.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux11_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux11_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX11_block " "Found entity 1: MUX11_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX11_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX11_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux11.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux11.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX11 " "Found entity 1: MUX11" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX11.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX11.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux10_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux10_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX10_block " "Found entity 1: MUX10_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX10_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX10_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux10.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX10 " "Found entity 1: MUX10" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX10.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX10.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux9_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux9_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX9_block " "Found entity 1: MUX9_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX9_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX9_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux9.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX9 " "Found entity 1: MUX9" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX9.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX9.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux8_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux8_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8_block " "Found entity 1: MUX8_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX8_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX8_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8 " "Found entity 1: MUX8" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX8.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX8.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux7_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux7_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX7_block " "Found entity 1: MUX7_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX7_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX7_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux7.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX7 " "Found entity 1: MUX7" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX7.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX7.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux6_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux6_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX6_block " "Found entity 1: MUX6_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX6_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX6_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux6.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX6 " "Found entity 1: MUX6" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX6.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX6.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux5_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux5_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5_block " "Found entity 1: MUX5_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX5_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX5_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX5.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX5.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux4_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux4_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_block " "Found entity 1: MUX4_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX4_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX4_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX4.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX4.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux3_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux3_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3_block " "Found entity 1: MUX3_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX3_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX3_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX3.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX3.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux2_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux2_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_block " "Found entity 1: MUX2_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX2_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX2_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX2.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux1_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux1_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1_block " "Found entity 1: MUX1_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX1_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX1_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX1.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_block " "Found entity 1: MUX_block" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005675 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../../hdl_prj/hdlsrc/I2S/MUX.v " "Entity \"MUX\" obtained from \"../../hdl_prj/hdlsrc/I2S/MUX.v\" instead of from Quartus II megafunction library" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX.v" 22 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1697341005677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../../hdl_prj/hdlsrc/I2S/MUX.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/MUX.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/hdlsrc/i2s/i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK " "Found entity 1: pll_MCLK" {  } { { "../hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/auout_cs4334.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/auout_cs4334.v" { { "Info" "ISGN_ENTITY_NAME" "1 auout_cs4334 " "Found entity 1: auout_cs4334" {  } { { "../hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/auout_cs4334.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005684 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../FIR/hdlsrc/FIR/FIR.v " "Can't analyze file -- file ../../FIR/hdlsrc/FIR/FIR.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1697341005686 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../hdlsrc/mux.v " "Entity \"mux\" obtained from \"../hdlsrc/mux.v\" instead of from Quartus II megafunction library" {  } { { "../hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1697341005689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/rtl_module.v 9 9 " "Found 9 design units, including 9 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005693 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005693 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_LSB_staff_zero " "Found entity 3: bus_LSB_staff_zero" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005693 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_SIPO " "Found entity 4: shift_reg_SIPO" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005693 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_sync " "Found entity 5: cnt_sync" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005693 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_incr " "Found entity 6: cnt_incr" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005693 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_en_0to9 " "Found entity 7: cnt_en_0to9" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005693 ""} { "Info" "ISGN_ENTITY_NAME" "8 cnt_0to9 " "Found entity 8: cnt_0to9" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005693 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC " "Found entity 1: pll_DAC_ADC" {  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_sel.v 3 3 " "Found 3 design units, including 3 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_sel " "Found entity 1: fre_sel" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005699 ""} { "Info" "ISGN_ENTITY_NAME" "2 fre_sel_32b " "Found entity 2: fre_sel_32b" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005699 ""} { "Info" "ISGN_ENTITY_NAME" "3 fre_sel_audio " "Found entity 3: fre_sel_audio" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_div.v 2 2 " "Found 2 design units, including 2 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_even " "Found entity 1: clk_div_even" {  } { { "../hdlsrc/fre_div.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005702 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_odd_div " "Found entity 2: clk_odd_div" {  } { { "../hdlsrc/fre_div.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_div.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/filtercoef.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/filtercoef.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterCoef " "Found entity 1: FilterCoef" {  } { { "../hdlsrc/NCO/FilterCoef.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/FilterCoef.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/filtertapsystolicpreaddwvlin.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/filtertapsystolicpreaddwvlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterTapSystolicPreAddWvlIn " "Found entity 1: FilterTapSystolicPreAddWvlIn" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/subfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/subfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subFilter " "Found entity 1: subFilter" {  } { { "../hdlsrc/NCO/subFilter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/subFilter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "../hdlsrc/NCO/Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/Filter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/discrete_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/discrete_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter " "Found entity 1: Discrete_FIR_Filter" {  } { { "../hdlsrc/NCO/Discrete_FIR_Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/Discrete_FIR_Filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/dithergen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/dithergen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DitherGen " "Found entity 1: DitherGen" {  } { { "../hdlsrc/NCO/DitherGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/DitherGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/lookuptablegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/lookuptablegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTableGen " "Found entity 1: LookUpTableGen" {  } { { "../hdlsrc/NCO/LookUpTableGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/LookUpTableGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../hdlsrc/NCO/WaveformGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/WaveformGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/nco_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/nco_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_block " "Found entity 1: NCO_block" {  } { { "../hdlsrc/NCO/NCO_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/NCO_block.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subsystem " "Found entity 1: Subsystem" {  } { { "../hdlsrc/NCO/Subsystem.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/Subsystem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_32 " "Found entity 1: NCO_32" {  } { { "../hdlsrc/NCO/NCO.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/NCO.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nco_quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_quartus " "Found entity 1: NCO_quartus" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_0 I2S.v(224) " "Verilog HDL Implicit Net warning at I2S.v(224): created implicit net for \"L_DIN_0\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_1 I2S.v(225) " "Verilog HDL Implicit Net warning at I2S.v(225): created implicit net for \"L_DIN_1\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_2 I2S.v(226) " "Verilog HDL Implicit Net warning at I2S.v(226): created implicit net for \"L_DIN_2\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_3 I2S.v(227) " "Verilog HDL Implicit Net warning at I2S.v(227): created implicit net for \"L_DIN_3\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_4 I2S.v(228) " "Verilog HDL Implicit Net warning at I2S.v(228): created implicit net for \"L_DIN_4\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_5 I2S.v(229) " "Verilog HDL Implicit Net warning at I2S.v(229): created implicit net for \"L_DIN_5\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_6 I2S.v(230) " "Verilog HDL Implicit Net warning at I2S.v(230): created implicit net for \"L_DIN_6\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_7 I2S.v(231) " "Verilog HDL Implicit Net warning at I2S.v(231): created implicit net for \"L_DIN_7\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_8 I2S.v(232) " "Verilog HDL Implicit Net warning at I2S.v(232): created implicit net for \"L_DIN_8\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_9 I2S.v(233) " "Verilog HDL Implicit Net warning at I2S.v(233): created implicit net for \"L_DIN_9\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_10 I2S.v(234) " "Verilog HDL Implicit Net warning at I2S.v(234): created implicit net for \"L_DIN_10\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_11 I2S.v(235) " "Verilog HDL Implicit Net warning at I2S.v(235): created implicit net for \"L_DIN_11\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_12 I2S.v(236) " "Verilog HDL Implicit Net warning at I2S.v(236): created implicit net for \"L_DIN_12\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_13 I2S.v(237) " "Verilog HDL Implicit Net warning at I2S.v(237): created implicit net for \"L_DIN_13\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_14 I2S.v(238) " "Verilog HDL Implicit Net warning at I2S.v(238): created implicit net for \"L_DIN_14\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_15 I2S.v(239) " "Verilog HDL Implicit Net warning at I2S.v(239): created implicit net for \"L_DIN_15\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_16 I2S.v(240) " "Verilog HDL Implicit Net warning at I2S.v(240): created implicit net for \"L_DIN_16\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 240 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_17 I2S.v(241) " "Verilog HDL Implicit Net warning at I2S.v(241): created implicit net for \"L_DIN_17\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_18 I2S.v(242) " "Verilog HDL Implicit Net warning at I2S.v(242): created implicit net for \"L_DIN_18\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_19 I2S.v(243) " "Verilog HDL Implicit Net warning at I2S.v(243): created implicit net for \"L_DIN_19\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 243 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_20 I2S.v(244) " "Verilog HDL Implicit Net warning at I2S.v(244): created implicit net for \"L_DIN_20\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_21 I2S.v(245) " "Verilog HDL Implicit Net warning at I2S.v(245): created implicit net for \"L_DIN_21\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 245 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_22 I2S.v(246) " "Verilog HDL Implicit Net warning at I2S.v(246): created implicit net for \"L_DIN_22\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_23 I2S.v(247) " "Verilog HDL Implicit Net warning at I2S.v(247): created implicit net for \"L_DIN_23\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 247 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_24 I2S.v(248) " "Verilog HDL Implicit Net warning at I2S.v(248): created implicit net for \"L_DIN_24\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_25 I2S.v(249) " "Verilog HDL Implicit Net warning at I2S.v(249): created implicit net for \"L_DIN_25\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_26 I2S.v(250) " "Verilog HDL Implicit Net warning at I2S.v(250): created implicit net for \"L_DIN_26\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_27 I2S.v(251) " "Verilog HDL Implicit Net warning at I2S.v(251): created implicit net for \"L_DIN_27\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_28 I2S.v(252) " "Verilog HDL Implicit Net warning at I2S.v(252): created implicit net for \"L_DIN_28\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_29 I2S.v(253) " "Verilog HDL Implicit Net warning at I2S.v(253): created implicit net for \"L_DIN_29\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 253 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_30 I2S.v(254) " "Verilog HDL Implicit Net warning at I2S.v(254): created implicit net for \"L_DIN_30\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L_DIN_31 I2S.v(255) " "Verilog HDL Implicit Net warning at I2S.v(255): created implicit net for \"L_DIN_31\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_0 I2S.v(265) " "Verilog HDL Implicit Net warning at I2S.v(265): created implicit net for \"R_DIN_0\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_1 I2S.v(266) " "Verilog HDL Implicit Net warning at I2S.v(266): created implicit net for \"R_DIN_1\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_2 I2S.v(267) " "Verilog HDL Implicit Net warning at I2S.v(267): created implicit net for \"R_DIN_2\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_3 I2S.v(268) " "Verilog HDL Implicit Net warning at I2S.v(268): created implicit net for \"R_DIN_3\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_4 I2S.v(269) " "Verilog HDL Implicit Net warning at I2S.v(269): created implicit net for \"R_DIN_4\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_5 I2S.v(270) " "Verilog HDL Implicit Net warning at I2S.v(270): created implicit net for \"R_DIN_5\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_6 I2S.v(271) " "Verilog HDL Implicit Net warning at I2S.v(271): created implicit net for \"R_DIN_6\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_7 I2S.v(272) " "Verilog HDL Implicit Net warning at I2S.v(272): created implicit net for \"R_DIN_7\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_8 I2S.v(273) " "Verilog HDL Implicit Net warning at I2S.v(273): created implicit net for \"R_DIN_8\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_9 I2S.v(274) " "Verilog HDL Implicit Net warning at I2S.v(274): created implicit net for \"R_DIN_9\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_10 I2S.v(275) " "Verilog HDL Implicit Net warning at I2S.v(275): created implicit net for \"R_DIN_10\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_11 I2S.v(276) " "Verilog HDL Implicit Net warning at I2S.v(276): created implicit net for \"R_DIN_11\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_12 I2S.v(277) " "Verilog HDL Implicit Net warning at I2S.v(277): created implicit net for \"R_DIN_12\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_13 I2S.v(278) " "Verilog HDL Implicit Net warning at I2S.v(278): created implicit net for \"R_DIN_13\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_14 I2S.v(279) " "Verilog HDL Implicit Net warning at I2S.v(279): created implicit net for \"R_DIN_14\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_15 I2S.v(280) " "Verilog HDL Implicit Net warning at I2S.v(280): created implicit net for \"R_DIN_15\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_16 I2S.v(281) " "Verilog HDL Implicit Net warning at I2S.v(281): created implicit net for \"R_DIN_16\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_17 I2S.v(282) " "Verilog HDL Implicit Net warning at I2S.v(282): created implicit net for \"R_DIN_17\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 282 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_18 I2S.v(283) " "Verilog HDL Implicit Net warning at I2S.v(283): created implicit net for \"R_DIN_18\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_19 I2S.v(284) " "Verilog HDL Implicit Net warning at I2S.v(284): created implicit net for \"R_DIN_19\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_20 I2S.v(285) " "Verilog HDL Implicit Net warning at I2S.v(285): created implicit net for \"R_DIN_20\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_21 I2S.v(286) " "Verilog HDL Implicit Net warning at I2S.v(286): created implicit net for \"R_DIN_21\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_22 I2S.v(287) " "Verilog HDL Implicit Net warning at I2S.v(287): created implicit net for \"R_DIN_22\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_23 I2S.v(288) " "Verilog HDL Implicit Net warning at I2S.v(288): created implicit net for \"R_DIN_23\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_24 I2S.v(289) " "Verilog HDL Implicit Net warning at I2S.v(289): created implicit net for \"R_DIN_24\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_25 I2S.v(290) " "Verilog HDL Implicit Net warning at I2S.v(290): created implicit net for \"R_DIN_25\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_26 I2S.v(291) " "Verilog HDL Implicit Net warning at I2S.v(291): created implicit net for \"R_DIN_26\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_27 I2S.v(292) " "Verilog HDL Implicit Net warning at I2S.v(292): created implicit net for \"R_DIN_27\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_28 I2S.v(293) " "Verilog HDL Implicit Net warning at I2S.v(293): created implicit net for \"R_DIN_28\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_29 I2S.v(294) " "Verilog HDL Implicit Net warning at I2S.v(294): created implicit net for \"R_DIN_29\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_30 I2S.v(295) " "Verilog HDL Implicit Net warning at I2S.v(295): created implicit net for \"R_DIN_30\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 295 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_DIN_31 I2S.v(296) " "Verilog HDL Implicit Net warning at I2S.v(296): created implicit net for \"R_DIN_31\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 296 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NCO_quartus " "Elaborating entity \"NCO_quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697341005887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_DAC_ADC pll_DAC_ADC:inst2 " "Elaborating entity \"pll_DAC_ADC\" for hierarchy \"pll_DAC_ADC:inst2\"" {  } { { "NCO_quartus.bdf" "inst2" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 264 1088 1224 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_DAC_ADC:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_DAC_ADC:inst2\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_DAC_ADC.v" "altpll_component" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_DAC_ADC:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_DAC_ADC:inst2\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_DAC_ADC:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll_DAC_ADC:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_DAC_ADC " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_DAC_ADC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005925 ""}  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697341005925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_dac_adc_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_dac_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC_altpll " "Found entity 1: pll_DAC_ADC_altpll" {  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341005981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341005981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_DAC_ADC_altpll pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated " "Elaborating entity \"pll_DAC_ADC_altpll\" for hierarchy \"pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S I2S:inst13 " "Elaborating entity \"I2S\" for hierarchy \"I2S:inst13\"" {  } { { "NCO_quartus.bdf" "inst13" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 480 1928 2144 656 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO_SHIFT_REG_LEFT I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT " "Elaborating entity \"PISO_SHIFT_REG_LEFT\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "u_PISO_SHIFT_REG_LEFT" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341005998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subsystem I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem " "Elaborating entity \"Subsystem\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_block I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|NCO_block:u_NCO " "Elaborating entity \"NCO_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|NCO_block:u_NCO\"" {  } { { "../hdlsrc/NCO/Subsystem.v" "u_NCO" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/Subsystem.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DitherGen I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|DitherGen:u_dither_inst " "Elaborating entity \"DitherGen\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|DitherGen:u_dither_inst\"" {  } { { "../hdlsrc/NCO/NCO_block.v" "u_dither_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/NCO_block.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveformGen I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst " "Elaborating entity \"WaveformGen\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\"" {  } { { "../hdlsrc/NCO/NCO_block.v" "u_Wave_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/NCO_block.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LookUpTableGen I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst " "Elaborating entity \"LookUpTableGen\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\"" {  } { { "../hdlsrc/NCO/WaveformGen.v" "u_SineWave_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/WaveformGen.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Discrete_FIR_Filter I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter " "Elaborating entity \"Discrete_FIR_Filter\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\"" {  } { { "../hdlsrc/NCO/Subsystem.v" "u_Discrete_FIR_Filter" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/Subsystem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank " "Elaborating entity \"Filter\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\"" {  } { { "../hdlsrc/NCO/Discrete_FIR_Filter.v" "u_FilterBank" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/Discrete_FIR_Filter.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterCoef I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|FilterCoef:u_CoefTable_1 " "Elaborating entity \"FilterCoef\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|FilterCoef:u_CoefTable_1\"" {  } { { "../hdlsrc/NCO/Filter.v" "u_CoefTable_1" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/Filter.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subFilter I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re " "Elaborating entity \"subFilter\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\"" {  } { { "../hdlsrc/NCO/Filter.v" "u_subFilter_1_re" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/Filter.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterTapSystolicPreAddWvlIn I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1 " "Elaborating entity \"FilterTapSystolicPreAddWvlIn\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_LEFT:u_PISO_SHIFT_REG_LEFT\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\"" {  } { { "../hdlsrc/NCO/subFilter.v" "u_FilterTap_1" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/NCO/subFilter.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO_SHIFT_REG_RIGHT I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT " "Elaborating entity \"PISO_SHIFT_REG_RIGHT\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "u_PISO_SHIFT_REG_RIGHT" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subsystem_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem " "Elaborating entity \"Subsystem_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_RIGHT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_RIGHT.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX_block:u_MUX " "Elaborating entity \"MUX_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX_block:u_MUX\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX1_block:u_MUX1 " "Elaborating entity \"MUX1_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX1_block:u_MUX1\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX1" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX2_block:u_MUX2 " "Elaborating entity \"MUX2_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX2_block:u_MUX2\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX2" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX3_block:u_MUX3 " "Elaborating entity \"MUX3_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX3_block:u_MUX3\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX3" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX4_block:u_MUX4 " "Elaborating entity \"MUX4_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX4_block:u_MUX4\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX4" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX5_block:u_MUX5 " "Elaborating entity \"MUX5_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX5_block:u_MUX5\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX5" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX6_block:u_MUX6 " "Elaborating entity \"MUX6_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX6_block:u_MUX6\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX6" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX7_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX7_block:u_MUX7 " "Elaborating entity \"MUX7_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX7_block:u_MUX7\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX7" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX8_block:u_MUX8 " "Elaborating entity \"MUX8_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX8_block:u_MUX8\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX8" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX9_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX9_block:u_MUX9 " "Elaborating entity \"MUX9_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX9_block:u_MUX9\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX9" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX10_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX10_block:u_MUX10 " "Elaborating entity \"MUX10_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX10_block:u_MUX10\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX10" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX11_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX11_block:u_MUX11 " "Elaborating entity \"MUX11_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX11_block:u_MUX11\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX11" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX12_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX12_block:u_MUX12 " "Elaborating entity \"MUX12_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX12_block:u_MUX12\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX12" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX13_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX13_block:u_MUX13 " "Elaborating entity \"MUX13_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX13_block:u_MUX13\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX13" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX14_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX14_block:u_MUX14 " "Elaborating entity \"MUX14_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX14_block:u_MUX14\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX14" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX15_block1 I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX15_block1:u_MUX15 " "Elaborating entity \"MUX15_block1\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX15_block1:u_MUX15\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX15" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX16_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX16_block:u_MUX16 " "Elaborating entity \"MUX16_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX16_block:u_MUX16\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX16" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX17_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX17_block:u_MUX17 " "Elaborating entity \"MUX17_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX17_block:u_MUX17\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX17" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX24_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX24_block:u_MUX24 " "Elaborating entity \"MUX24_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX24_block:u_MUX24\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX24" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX25_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX25_block:u_MUX25 " "Elaborating entity \"MUX25_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX25_block:u_MUX25\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX25" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX26_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX26_block:u_MUX26 " "Elaborating entity \"MUX26_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX26_block:u_MUX26\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX26" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX27_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX27_block:u_MUX27 " "Elaborating entity \"MUX27_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX27_block:u_MUX27\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX27" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX28_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX28_block:u_MUX28 " "Elaborating entity \"MUX28_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX28_block:u_MUX28\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX28" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX29_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX29_block:u_MUX29 " "Elaborating entity \"MUX29_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX29_block:u_MUX29\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX29" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX30_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX30_block:u_MUX30 " "Elaborating entity \"MUX30_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX30_block:u_MUX30\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX30" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX31_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX31_block:u_MUX31 " "Elaborating entity \"MUX31_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX31_block:u_MUX31\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX31" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX18_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX18_block:u_MUX18 " "Elaborating entity \"MUX18_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX18_block:u_MUX18\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX18" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX19_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX19_block:u_MUX19 " "Elaborating entity \"MUX19_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX19_block:u_MUX19\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX19" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX20_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX20_block:u_MUX20 " "Elaborating entity \"MUX20_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX20_block:u_MUX20\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX20" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX21_block:u_MUX21 " "Elaborating entity \"MUX21_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX21_block:u_MUX21\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX21" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX22_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX22_block:u_MUX22 " "Elaborating entity \"MUX22_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX22_block:u_MUX22\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX22" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX23_block I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX23_block:u_MUX23 " "Elaborating entity \"MUX23_block\" for hierarchy \"I2S:inst13\|PISO_SHIFT_REG_RIGHT:u_PISO_SHIFT_REG_RIGHT\|Subsystem_block:u_Subsystem\|MUX23_block:u_MUX23\"" {  } { { "../../hdl_prj/hdlsrc/I2S/Subsystem_block.v" "u_MUX23" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/Subsystem_block.v" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX15 I2S:inst13\|MUX15:u_MUX15 " "Elaborating entity \"MUX15\" for hierarchy \"I2S:inst13\|MUX15:u_MUX15\"" {  } { { "../../hdl_prj/hdlsrc/I2S/I2S.v" "u_MUX15" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/I2S.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_MCLK pll_MCLK:inst1 " "Elaborating entity \"pll_MCLK\" for hierarchy \"pll_MCLK:inst1\"" {  } { { "NCO_quartus.bdf" "inst1" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 488 624 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_MCLK:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_MCLK:inst1\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_MCLK.v" "altpll_component" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_MCLK:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_MCLK:inst1\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_MCLK:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll_MCLK:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1536 " "Parameter \"clk0_multiply_by\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_MCLK " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_MCLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006272 ""}  } { { "../hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697341006272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_mclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_mclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK_altpll " "Found entity 1: pll_MCLK_altpll" {  } { { "db/pll_mclk_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/db/pll_mclk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697341006327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697341006327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_MCLK_altpll pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated " "Elaborating entity \"pll_MCLK_altpll\" for hierarchy \"pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_32 NCO_32:inst " "Elaborating entity \"NCO_32\" for hierarchy \"NCO_32:inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_sync cnt_sync:inst5 " "Elaborating entity \"cnt_sync\" for hierarchy \"cnt_sync:inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_sel_audio fre_sel_audio:inst14 " "Elaborating entity \"fre_sel_audio\" for hierarchy \"fre_sel_audio:inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_interface DAC_interface:inst12 " "Elaborating entity \"DAC_interface\" for hierarchy \"DAC_interface:inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auout_cs4334 auout_cs4334:inst9 " "Elaborating entity \"auout_cs4334\" for hierarchy \"auout_cs4334:inst9\"" {  } { { "NCO_quartus.bdf" "inst9" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 296 2096 2304 440 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341006493 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SCLK_H2L_W auout_cs4334.v(77) " "Verilog HDL or VHDL warning at auout_cs4334.v(77): object \"SCLK_H2L_W\" assigned a value but never read" {  } { { "../hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/auout_cs4334.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1697341006494 "|NCO_quartus|auout_cs4334:inst9"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CLK_1 u_Subsystem " "Port \"CLK_1\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007317 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CLR u_Subsystem " "Port \"CLR\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007317 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In10 u_Subsystem " "Port \"In10\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In11 u_Subsystem " "Port \"In11\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In12 u_Subsystem " "Port \"In12\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In13 u_Subsystem " "Port \"In13\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In14 u_Subsystem " "Port \"In14\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In15 u_Subsystem " "Port \"In15\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In16 u_Subsystem " "Port \"In16\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In17 u_Subsystem " "Port \"In17\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In18 u_Subsystem " "Port \"In18\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In19 u_Subsystem " "Port \"In19\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In2 u_Subsystem " "Port \"In2\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In20 u_Subsystem " "Port \"In20\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In21 u_Subsystem " "Port \"In21\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In22 u_Subsystem " "Port \"In22\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In23 u_Subsystem " "Port \"In23\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In24 u_Subsystem " "Port \"In24\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In25 u_Subsystem " "Port \"In25\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In26 u_Subsystem " "Port \"In26\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In27 u_Subsystem " "Port \"In27\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In28 u_Subsystem " "Port \"In28\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In29 u_Subsystem " "Port \"In29\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In3 u_Subsystem " "Port \"In3\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In30 u_Subsystem " "Port \"In30\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In31 u_Subsystem " "Port \"In31\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In32 u_Subsystem " "Port \"In32\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In4 u_Subsystem " "Port \"In4\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In5 u_Subsystem " "Port \"In5\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In6 u_Subsystem " "Port \"In6\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In7 u_Subsystem " "Port \"In7\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In8 u_Subsystem " "Port \"In8\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "In9 u_Subsystem " "Port \"In9\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "LOAD u_Subsystem " "Port \"LOAD\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "SERIAL_OUT u_Subsystem " "Port \"SERIAL_OUT\" does not exist in macrofunction \"u_Subsystem\"" {  } { { "../../hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/hdlsrc/I2S/PISO_SHIFT_REG_LEFT.v" 151 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697341007318 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1697341007336 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 35 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 35 errors, 69 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697341007562 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 15 11:36:47 2023 " "Processing ended: Sun Oct 15 11:36:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697341007562 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697341007562 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697341007562 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697341007562 ""}
