#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jul  2 21:31:11 2022
# Process ID: 264
# Current directory: C:/Users/green/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1728
# Log file: C:/Users/green/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/green/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/final_final/final_final.xpr
INFO: [Project 1-313] Project file moved from 'C:/Xilinx/final_final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/ip_repo/myip_audio_signal_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1065.371 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_HDMI_TOP_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/ip_repo/myip_audio_signal_1.0'.
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:myPrescaler:1.0 - myPrescaler_0
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_1
Adding component instance block -- xilinx.com:module_ref:myI2STx_v1_0:1.0 - myI2STx_v1_0_0
Adding component instance block -- xilinx.com:module_ref:mySPIRxTx_v1_0:1.0 - mySPIRxTx_v1_0_0
Adding component instance block -- xilinx.com:module_ref:HDMI_TOP:1.0 - HDMI_TOP_0
Successfully read diagram <design_1> from BD file <D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_0 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enemy_shoot_e1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enemy_shoot_e2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enemy_shoot_e3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enemy_shoot_e4'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enemy_shoot_e5'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enemy_shoot_stage4_e1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enemy_shoot_stage4_e2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enemy_shoot_stage4_e3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'item_1_get'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'item_2_get'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'life'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'total_score'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_HDMI_TOP_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_HDMI_TOP_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Xilinx\final_final\final_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.559 ; gain = 70.688
update_module_reference: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1298.559 ; gain = 70.688
startgroup
create_bd_port -dir O -from 4 -to 0 -type data total_score
connect_bd_net [get_bd_pins /HDMI_TOP_0/total_score] [get_bd_ports total_score]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_e1
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_e1] [get_bd_ports enemy_shoot_e1]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_e2
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_e2] [get_bd_ports enemy_shoot_e2]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_e3
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_e3] [get_bd_ports enemy_shoot_e3]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_e4
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_e4] [get_bd_ports enemy_shoot_e4]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_e5
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_e5] [get_bd_ports enemy_shoot_e5]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_stage4_e1
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_stage4_e1] [get_bd_ports enemy_shoot_stage4_e1]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_stage4_e2
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_stage4_e2] [get_bd_ports enemy_shoot_stage4_e2]
endgroup
startgroup
create_bd_port -dir O -type data enemy_shoot_stage4_e3
connect_bd_net [get_bd_pins /HDMI_TOP_0/enemy_shoot_stage4_e3] [get_bd_ports enemy_shoot_stage4_e3]
endgroup
startgroup
create_bd_port -dir O -from 2 -to 0 -type data life
connect_bd_net [get_bd_pins /HDMI_TOP_0/life] [get_bd_ports life]
endgroup
startgroup
create_bd_port -dir O -type data item_1_get
connect_bd_net [get_bd_pins /HDMI_TOP_0/item_1_get] [get_bd_ports item_1_get]
endgroup
startgroup
create_bd_port -dir O -type data item_2_get
connect_bd_net [get_bd_pins /HDMI_TOP_0/item_2_get] [get_bd_ports item_2_get]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP1 {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP1_ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
set_property location {3 914 549} [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP1] [get_bd_intf_pins smartconnect_0/S00_AXI]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins smartconnect_0/aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ahblite_bridge:3.0 axi_ahblite_bridge_0
endgroup
set_property location {4 1386 616} [get_bd_cells axi_ahblite_bridge_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins axi_ahblite_bridge_0/AXI4]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_ahblite_bridge_0/s_axi_aresetn]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_ahblite_bridge_0/s_axi_aclk]
create_bd_port -dir O -type clk HCLK
startgroup
connect_bd_net [get_bd_ports HCLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_ahblite_bridge_0/M_AHB]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </M_AHB_0/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1417.512 ; gain = 37.629
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_fifo_mm_s_0_Mem0] [get_bd_addr_segs processing_system7_0/Data/SEG_axi_fifo_mm_s_1_Mem0]
assign_bd_address
Slave segment '/M_AHB_0/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x83C0_0000 [ 64K ]>.
Slave segment '/axi_fifo_mm_s_0/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/axi_fifo_mm_s_1/S_AXI/Mem0' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
save_bd_design
Wrote  : <D:\Xilinx\final_final\final_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1448.496 ; gain = 2.938
close [ open D:/Xilinx/final_final/final_final.srcs/sources_1/new/sound_effect.v w ]
add_files D:/Xilinx/final_final/final_final.srcs/sources_1/new/sound_effect.v
close [ open D:/Xilinx/final_final/final_final.srcs/sources_1/new/top.v w ]
add_files D:/Xilinx/final_final/final_final.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Xilinx/final_final/final_final.srcs/sources_1/imports/Xilinx/week11_source/stream_delay.v] -no_script -reset -force -quiet
remove_files  D:/Xilinx/final_final/final_final.srcs/sources_1/imports/Xilinx/week11_source/stream_delay.v
make_wrapper -files [get_files D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Xilinx\final_final\final_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
import_files -force -norecurse D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_module_reference design_1_HDMI_TOP_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/ip_repo/myip_audio_signal_1.0'.
Upgrading 'D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_0 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <D:\Xilinx\final_final\final_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <D:\Xilinx\final_final\final_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1616.805 ; gain = 14.328
import_files -force -norecurse D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}
set_property top top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Xilinx\final_final\final_final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP1'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TOP_0 .
Exporting to file d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ahblite_bridge_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
Exporting to file D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Jul  2 22:52:41 2022] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_fifo_mm_s_0_0_synth_1, design_1_axi_fifo_mm_s_1_0_synth_1, design_1_xbar_0_synth_1, design_1_HDMI_TOP_0_0_synth_1, design_1_smartconnect_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_2_synth_1, design_1_axi_ahblite_bridge_0_0_synth_1, design_1_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_fifo_mm_s_0_0_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_axi_fifo_mm_s_0_0_synth_1/runme.log
design_1_axi_fifo_mm_s_1_0_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_axi_fifo_mm_s_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_xbar_0_synth_1/runme.log
design_1_HDMI_TOP_0_0_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_HDMI_TOP_0_0_synth_1/runme.log
design_1_smartconnect_0_0_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_smartconnect_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_axi_ahblite_bridge_0_0_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_axi_ahblite_bridge_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_auto_pc_1_synth_1/runme.log
synth_1: D:/Xilinx/final_final/final_final.runs/synth_1/runme.log
[Sat Jul  2 22:52:43 2022] Launched impl_1...
Run output will be captured here: D:/Xilinx/final_final/final_final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1707.934 ; gain = 47.441
open_bd_design {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}
set_property pfm_name {} [get_files -all {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file D:/Xilinx/final_final/top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Xilinx/final_final/top.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.1/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Xilinx/final_final/top.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1800.422 ; gain = 48.480
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Jul  2 23:20:09 2022] Launched synth_1...
Run output will be captured here: D:/Xilinx/final_final/final_final.runs/synth_1/runme.log
[Sat Jul  2 23:20:09 2022] Launched impl_1...
Run output will be captured here: D:/Xilinx/final_final/final_final.runs/impl_1/runme.log
set_property pfm_name {} [get_files -all {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file D:/Xilinx/final_final/top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Xilinx/final_final/top.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Xilinx/final_final/top.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.559 ; gain = 19.484
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sat Jul  2 23:41:32 2022] Launched impl_1...
Run output will be captured here: D:/Xilinx/final_final/final_final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1896.477 ; gain = 0.918
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

update_module_reference design_1_HDMI_TOP_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/ip_repo/myip_audio_signal_1.0'.
Upgrading 'D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_HDMI_TOP_0_0 from HDMI_TOP_v1_0 1.0 to HDMI_TOP_v1_0 1.0
Wrote  : <D:\Xilinx\final_final\final_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1910.859 ; gain = 0.176
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

save_bd_design
Wrote  : <D:\Xilinx\final_final\final_final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_smartconnect_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_TOP_0 .
Exporting to file d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
Exporting to file D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 918501cd05639c55; cache size = 13.928 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 918501cd05639c55; cache size = 13.928 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = 568ecb16ba9066aa; cache size = 13.928 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_smartconnect_0_0, cache-ID = 1db550e75686b581; cache size = 13.928 MB.
[Sat Jul  2 23:42:52 2022] Launched design_1_HDMI_TOP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_HDMI_TOP_0_0_synth_1: D:/Xilinx/final_final/final_final.runs/design_1_HDMI_TOP_0_0_synth_1/runme.log
synth_1: D:/Xilinx/final_final/final_final.runs/synth_1/runme.log
[Sat Jul  2 23:42:52 2022] Launched impl_1...
Run output will be captured here: D:/Xilinx/final_final/final_final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1910.859 ; gain = 0.000
set_property pfm_name {} [get_files -all {D:/Xilinx/final_final/final_final.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file D:/Xilinx/final_final/top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Xilinx/final_final/top.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Xilinx/final_final/top.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1937.449 ; gain = 26.590
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
archive_project A:/TEAM_MCU.xpr.zip -temp_dir C:/Users/green/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-264-tueszero -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/green/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-264-tueszero' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/ip_repo/myip_audio_signal_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_tx_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_n' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_tx_clk_p' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_tx_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/ip_repo/myip_audio_signal_1.0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axis_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/ip_repo/myip_audio_signal_1.0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/ip_repo/myip_audio_signal_1.0'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IDLE' by 0 for port or parameter 'state'
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/ip_repo/myip_audio_signal_1.0'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_myI2STx_v1_0_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_myPrescaler_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_mySPIRxTx_v1_0_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_fifo_mm_s_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_fifo_mm_s_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_ahblite_bridge_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_HDMI_TOP_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_myI2STx_v1_0_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_myPrescaler_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mySPIRxTx_v1_0_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_fifo_mm_s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_fifo_mm_s_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_ahblite_bridge_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_HDMI_TOP_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_HDMI_TOP_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_HDMI_TOP_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_ahblite_bridge_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_ahblite_bridge_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_fifo_mm_s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_fifo_mm_s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_fifo_mm_s_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_fifo_mm_s_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_myI2STx_v1_0_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_myI2STx_v1_0_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_myPrescaler_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_myPrescaler_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mySPIRxTx_v1_0_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mySPIRxTx_v1_0_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
