#! /home/shay/a/ece270/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1556-g542da1166)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/shay/a/ece270/lib/ivl/system.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/v2005_math.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/va_math.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/v2009.vpi";
S_0x55c5c5bce300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c5c5bce490 .scope module, "t04_controlUnit_tb" "t04_controlUnit_tb" 3 2;
 .timescale -3 -11;
v0x55c5c5bcf490_0 .net "Jal", 0 0, v0x55c5c5bab970_0;  1 drivers
v0x55c5c5bcf550_0 .net "Jalr", 0 0, v0x55c5c5c125f0_0;  1 drivers
v0x55c5c5bcf5f0_0 .net "MemRead", 0 0, v0x55c5c5c126b0_0;  1 drivers
v0x55c5c5bcf690_0 .net "MemWrite", 0 0, v0x55c5c5c12830_0;  1 drivers
v0x55c5c5bcf730_0 .var "branchCondition", 0 0;
v0x55c5c5bcf7d0_0 .var "instruction", 31 0;
v0x55c5c5bcf8a0_0 .net "reg1", 4 0, L_0x55c5c5bcfda0;  1 drivers
v0x55c5c5bcf970_0 .net "reg2", 4 0, L_0x55c5c5bcfe90;  1 drivers
v0x55c5c5bcfa40_0 .net "regd", 4 0, L_0x55c5c5bcfd00;  1 drivers
S_0x55c5c5c566f0 .scope module, "control" "t04_control_unit" 3 8, 4 1 0, S_0x55c5c5bce490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "BranchConditionFlag";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "ALU_result";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "MemToReg";
    .port_info 9 /OUTPUT 1 "Jal";
    .port_info 10 /OUTPUT 1 "Jalr";
    .port_info 11 /OUTPUT 32 "Imm";
    .port_info 12 /OUTPUT 1 "ALU_control";
    .port_info 13 /OUTPUT 5 "RegD";
    .port_info 14 /OUTPUT 5 "Reg2";
    .port_info 15 /OUTPUT 5 "Reg1";
v0x55c5c5ced890_0 .var "ALUSrc", 0 0;
v0x55c5c5c8fbc0_0 .var "ALU_control", 0 0;
o0x7fa9dbd4d078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c5c5c8e8c0_0 .net "ALU_result", 31 0, o0x7fa9dbd4d078;  0 drivers
v0x55c5c5cb7630_0 .var "Branch", 0 0;
v0x55c5c5b98580_0 .net "BranchConditionFlag", 0 0, v0x55c5c5bcf730_0;  1 drivers
v0x55c5c5c334f0_0 .var "Imm", 31 0;
v0x55c5c5bab970_0 .var "Jal", 0 0;
v0x55c5c5c125f0_0 .var "Jalr", 0 0;
v0x55c5c5c126b0_0 .var "MemRead", 0 0;
v0x55c5c5c12770_0 .var "MemToReg", 0 0;
v0x55c5c5c12830_0 .var "MemWrite", 0 0;
v0x55c5c5c128f0_0 .net "Reg1", 4 0, L_0x55c5c5bcfda0;  alias, 1 drivers
v0x55c5c5c2db60_0 .net "Reg2", 4 0, L_0x55c5c5bcfe90;  alias, 1 drivers
v0x55c5c5c2dc40_0 .net "RegD", 4 0, L_0x55c5c5bcfd00;  alias, 1 drivers
v0x55c5c5c2dd20_0 .var "RegWrite", 0 0;
L_0x7fa9dbd04018 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55c5c5c2dde0_0 .net "b", 6 0, L_0x7fa9dbd04018;  1 drivers
L_0x7fa9dbd040a8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55c5c5c2dec0_0 .net "i", 6 0, L_0x7fa9dbd040a8;  1 drivers
v0x55c5c5bfd3c0_0 .net "instruction", 31 0, v0x55c5c5bcf7d0_0;  1 drivers
L_0x7fa9dbd041c8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55c5c5bfd4a0_0 .net "jal", 6 0, L_0x7fa9dbd041c8;  1 drivers
L_0x7fa9dbd04180 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55c5c5bfd580_0 .net "jalr", 6 0, L_0x7fa9dbd04180;  1 drivers
L_0x7fa9dbd040f0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55c5c5bfd660_0 .net "l", 6 0, L_0x7fa9dbd040f0;  1 drivers
v0x55c5c5bfd740_0 .net "opcode", 6 0, L_0x55c5c5bcfc30;  1 drivers
L_0x7fa9dbd04060 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55c5c5bcf0f0_0 .net "r", 6 0, L_0x7fa9dbd04060;  1 drivers
L_0x7fa9dbd04138 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55c5c5bcf1b0_0 .net "s", 6 0, L_0x7fa9dbd04138;  1 drivers
E_0x55c5c5bfe610/0 .event anyedge, v0x55c5c5bfd740_0, v0x55c5c5bfd4a0_0, v0x55c5c5bfd580_0, v0x55c5c5c2dde0_0;
E_0x55c5c5bfe610/1 .event anyedge, v0x55c5c5b98580_0, v0x55c5c5c2dec0_0, v0x55c5c5bfd660_0, v0x55c5c5bcf1b0_0;
E_0x55c5c5bfe610/2 .event anyedge, v0x55c5c5bcf0f0_0, v0x55c5c5bfd3c0_0, v0x55c5c5bfd3c0_0, v0x55c5c5bfd3c0_0;
E_0x55c5c5bfe610/3 .event anyedge, v0x55c5c5bfd3c0_0, v0x55c5c5bfd3c0_0, v0x55c5c5bfd3c0_0, v0x55c5c5bfd3c0_0;
E_0x55c5c5bfe610/4 .event anyedge, v0x55c5c5bfd3c0_0, v0x55c5c5bfd3c0_0, v0x55c5c5bfd3c0_0;
E_0x55c5c5bfe610 .event/or E_0x55c5c5bfe610/0, E_0x55c5c5bfe610/1, E_0x55c5c5bfe610/2, E_0x55c5c5bfe610/3, E_0x55c5c5bfe610/4;
L_0x55c5c5bcfc30 .part v0x55c5c5bcf7d0_0, 0, 7;
L_0x55c5c5bcfd00 .part v0x55c5c5bcf7d0_0, 7, 5;
L_0x55c5c5bcfda0 .part v0x55c5c5bcf7d0_0, 15, 5;
L_0x55c5c5bcfe90 .part v0x55c5c5bcf7d0_0, 20, 5;
    .scope S_0x55c5c5c566f0;
T_0 ;
Ewait_0 .event/or E_0x55c5c5bfe610, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bfd4a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c5c5bab970_0, 0, 1;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bfd580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c5c5c125f0_0, 0, 1;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5c2dde0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.0, 4;
    %load/vec4 v0x55c5c5b98580_0;
    %and;
T_0.0;
    %store/vec4 v0x55c5c5cb7630_0, 0, 1;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5c2dec0_0;
    %cmp/e;
    %jmp/1 T_0.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bfd660_0;
    %cmp/e;
    %flag_or 4, 8;
T_0.2;
    %flag_get/vec4 4;
    %jmp/1 T_0.1, 4;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bcf1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.1;
    %store/vec4 v0x55c5c5ced890_0, 0, 1;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bfd660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c5c5c126b0_0, 0, 1;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bfd660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c5c5c12770_0, 0, 1;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bcf1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c5c5c12830_0, 0, 1;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bfd4a0_0;
    %cmp/e;
    %jmp/1 T_0.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bfd580_0;
    %cmp/e;
    %flag_or 4, 8;
T_0.6;
    %jmp/1 T_0.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bfd660_0;
    %cmp/e;
    %flag_or 4, 8;
T_0.5;
    %jmp/1 T_0.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5bcf0f0_0;
    %cmp/e;
    %flag_or 4, 8;
T_0.4;
    %flag_get/vec4 4;
    %jmp/1 T_0.3, 4;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5c2dec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.3;
    %store/vec4 v0x55c5c5c2dd20_0, 0, 1;
    %load/vec4 v0x55c5c5bfd740_0;
    %load/vec4 v0x55c5c5c2dde0_0;
    %cmp/e;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5c5c8fbc0_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c5c8fbc0_0, 0, 1;
T_0.8 ;
    %load/vec4 v0x55c5c5bfd740_0;
    %dup/vec4;
    %load/vec4 v0x55c5c5c2dec0_0;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %load/vec4 v0x55c5c5bfd660_0;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %load/vec4 v0x55c5c5bfd580_0;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %load/vec4 v0x55c5c5bcf1b0_0;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %load/vec4 v0x55c5c5c2dde0_0;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %load/vec4 v0x55c5c5bfd4a0_0;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c5c5c334f0_0, 0, 32;
    %jmp T_0.16;
T_0.9 ;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5c5c334f0_0, 0, 32;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5c5c334f0_0, 0, 32;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5c5c334f0_0, 0, 32;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c5c5c334f0_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55c5c5c334f0_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c5c5bfd3c0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55c5c5c334f0_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55c5c5bce490;
T_1 ;
    %vpi_call/w 3 20 "$dumpfile", "t04_controlUnit.vcd" {0 0 0};
    %vpi_call/w 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c5c5bce490 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c5c5bcf730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c5c5bcf7d0_0, 0, 32;
    %delay 705032704, 1;
    %pushi/vec4 3211443, 0, 32;
    %store/vec4 v0x55c5c5bcf7d0_0, 0, 32;
    %vpi_call/w 3 30 "$display", "\012r type instruction. expected: reg2 = x3, reg1 = x2, regd = x1\012\012" {0 0 0};
    %vpi_call/w 3 31 "$display", "actual: reg1 = %d, reg2 = %d, regd = %d", v0x55c5c5bcf8a0_0, v0x55c5c5bcf970_0, v0x55c5c5bcfa40_0 {0 0 0};
    %delay 705032704, 1;
    %pushi/vec4 5308563, 0, 32;
    %store/vec4 v0x55c5c5bcf7d0_0, 0, 32;
    %vpi_call/w 3 36 "$display", "i type instruction, im = 5, reg1 = x2, regd = x1" {0 0 0};
    %delay 705032704, 1;
    %pushi/vec4 4263546723, 0, 32;
    %store/vec4 v0x55c5c5bcf7d0_0, 0, 32;
    %vpi_call/w 3 41 "$display", "b type instruction, im = 4092, reg2 = 2, reg1 = 1" {0 0 0};
    %delay 705032704, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c5c5bcf730_0, 0, 1;
    %delay 705032704, 1;
    %pushi/vec4 5809187, 0, 32;
    %store/vec4 v0x55c5c5bcf7d0_0, 0, 32;
    %vpi_call/w 3 48 "$display", "s type instruction, im = 8, reg2 = 5, reg1 = 17" {0 0 0};
    %delay 705032704, 1;
    %pushi/vec4 9601511, 0, 32;
    %store/vec4 v0x55c5c5bcf7d0_0, 0, 32;
    %vpi_call/w 3 53 "$display", "jalr, im = 9, reg1 = 5, regd = 3" {0 0 0};
    %delay 705032704, 1;
    %pushi/vec4 1048815, 0, 32;
    %store/vec4 v0x55c5c5bcf7d0_0, 0, 32;
    %vpi_call/w 3 58 "$display", "jal, im = 16, regd = 1" {0 0 0};
    %delay 705032704, 1;
    %pushi/vec4 4268163, 0, 32;
    %store/vec4 v0x55c5c5bcf7d0_0, 0, 32;
    %vpi_call/w 3 63 "$display", "l type instruction, im = 4, reg1 = 2, regd = 1" {0 0 0};
    %delay 705032704, 1;
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "t04_controlUnit_tb.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv";
