{"vcs1":{"timestamp_begin":1681678785.816471838, "rt":0.70, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681678786.556259680, "rt":1.05, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681678787.629589691, "rt":0.77, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681678785.523445067}
{"VCS_COMP_START_TIME": 1681678785.523445067}
{"VCS_COMP_END_TIME": 1681678789.191558811}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222600}}
