

================================================================
== Vitis HLS Report for 'store_rows_Pipeline_STORE_ROW_STORE_W'
================================================================
* Date:           Fri Oct  3 21:51:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1539|     1539|  15.390 us|  15.390 us|  1539|  1539|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_ROW_STORE_W  |     1537|     1537|         3|          1|          1|  1536|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln748_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln748"   --->   Operation 7 'read' 'sext_ln748_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln748_cast = sext i58 %sext_ln748_read"   --->   Operation 8 'sext' 'sext_ln748_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 1536, void @empty_12, void @empty_30, void @empty_13, i32 16, i32 16, i32 16, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_out3, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [activation_accelerator.cpp:748]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.94ns)   --->   "%icmp_ln748 = icmp_eq  i11 %indvar_flatten_load, i11 1536" [activation_accelerator.cpp:748]   --->   Operation 14 'icmp' 'icmp_ln748' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%add_ln748 = add i11 %indvar_flatten_load, i11 1" [activation_accelerator.cpp:748]   --->   Operation 15 'add' 'add_ln748' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln748 = br i1 %icmp_ln748, void %for.inc5, void %for.end7.exitStub" [activation_accelerator.cpp:748]   --->   Operation 16 'br' 'br_ln748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln752 = store i11 %add_ln748, i11 %indvar_flatten" [activation_accelerator.cpp:752]   --->   Operation 17 'store' 'store_ln752' <Predicate = (!icmp_ln748)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i512 %gmem2, i64 %sext_ln748_cast" [activation_accelerator.cpp:748]   --->   Operation 18 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.55ns)   --->   "%s_out3_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %s_out3" [activation_accelerator.cpp:754]   --->   Operation 19 'read' 's_out3_read' <Predicate = (!icmp_ln748)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln748)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STORE_ROW_STORE_W_str"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln753 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:753]   --->   Operation 22 'specpipeline' 'specpipeline_ln753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln752 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [activation_accelerator.cpp:752]   --->   Operation 23 'specloopname' 'specloopname_ln752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (7.30ns)   --->   "%write_ln754 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem2_addr, i512 %s_out3_read, i64 18446744073709551615" [activation_accelerator.cpp:754]   --->   Operation 24 'write' 'write_ln754' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln752 = br void %for.inc" [activation_accelerator.cpp:752]   --->   Operation 25 'br' 'br_ln752' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [4]  (0 ns)
	'load' operation ('indvar_flatten_load', activation_accelerator.cpp:748) on local variable 'indvar_flatten' [12]  (0 ns)
	'add' operation ('add_ln748', activation_accelerator.cpp:748) [15]  (0.798 ns)
	'store' operation ('store_ln752', activation_accelerator.cpp:752) of variable 'add_ln748', activation_accelerator.cpp:748 on local variable 'indvar_flatten' [24]  (0.427 ns)
	blocking operation 0.146 ns on control path)

 <State 2>: 1.56ns
The critical path consists of the following:
	fifo read operation ('s_out3_read', activation_accelerator.cpp:754) on port 's_out3' (activation_accelerator.cpp:754) [22]  (1.56 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln754', activation_accelerator.cpp:754) on port 'gmem2' (activation_accelerator.cpp:754) [23]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
