---
title: Challenges in implementing lowk dielectrics
videoId: XHrQ-Pmvwao
---

From: [[asianometry]] <br/> 

Integrated circuits require interconnectsâ€”wires for transmitting electrical signals between transistors and other circuit elements <a class="yt-timestamp" data-t="00:00:18">[00:00:18]</a>. These metal interconnects are separated by insulating dielectric material layers, technically called "intermetal dielectric layers" <a class="yt-timestamp" data-t="00:01:56">[00:01:56]</a>. For over 30 years, these insulating layers were made from silicon dioxide <a class="yt-timestamp" data-t="00:00:27">[00:00:27]</a>.

However, as chips became denser and transistors smaller, a phenomenon known as RC delay became a significant issue <a class="yt-timestamp" data-t="00:09:03">[00:09:03]</a>. RC delay is the extra time for an electrical signal to travel through an interconnect <a class="yt-timestamp" data-t="00:03:40">[00:03:40]</a>. Denser clusters of wires lead to more unwanted capacitance, increasing RC delay and slowing down the chip <a class="yt-timestamp" data-t="00:09:03">[00:09:03]</a>. By the mid-1990s, it was clear that simply shrinking interconnects and adding more metal layers was not sustainable <a class="yt-timestamp" data-t="00:09:12">[00:09:12]</a>.

To combat RC delay, engineers sought to replace the interconnect system's materials <a class="yt-timestamp" data-t="00:11:04">[00:11:04]</a>. This involved transitioning from aluminium to copper for the wires and changing the insulating dielectric layer from silicon dioxide to a material with a lower dielectric constant (k-value) <a class="yt-timestamp" data-t="00:11:13">[00:11:13]</a>. This new material needed a k-value lower than silicon dioxide's 3.9 and was thus referred to as "low-K dielectric" <a class="yt-timestamp" data-t="00:11:44">[00:11:44]</a>.

## The Low-K Problem

While copper was an obvious choice for lower resistance <a class="yt-timestamp" data-t="00:11:19">[00:11:19]</a>, finding a suitable low-K material presented a unique set of [[challenges_in_semiconductor_lithography | challenges]] <a class="yt-timestamp" data-t="00:27:13">[00:27:13]</a>. The semiconductor industry struggled to find a good low-K material that could replace silicon dioxide, especially one that fit well into the existing process flow <a class="yt-timestamp" data-t="00:26:56">[00:26:56]</a>. Unlike copper, where the challenge was materials engineering, with low-K, the industry didn't even know what materials they needed to engineer <a class="yt-timestamp" data-t="00:27:29">[00:27:29]</a>. Many proposed materials either fell apart or failed reliability metrics <a class="yt-timestamp" data-t="00:27:07">[00:27:07]</a>.

## Early Attempts and Setbacks

The industry attempted to implement low-K dielectrics at several technology nodes:

*   **250 Nanometer (nm) Node (Late 1990s)** <a class="yt-timestamp" data-t="00:27:37">[00:27:37]</a>:
    *   **Fluorinated Silicon Glass (FSG)**: The first attempt involved doping traditional silicon dioxide with fluorine to create FSG <a class="yt-timestamp" data-t="00:27:40">[00:27:40]</a>. FSG had a k-value of about 3.5, only slightly lower than silicon dioxide's 3.9 <a class="yt-timestamp" data-t="00:27:43">[00:27:43]</a>. It was applied using chemical vapor deposition (CVD) tools <a class="yt-timestamp" data-t="00:27:50">[00:27:50]</a>. Intel, due to its massive capacity needs, initially chose to stick with this second-generation FSG technique for its 130 nm node <a class="yt-timestamp" data-t="00:31:44">[00:31:44]</a>.

*   **180 Nanometer (nm) Node (1999)** <a class="yt-timestamp" data-t="00:27:58">[00:27:58]</a>:
    *   **Hydrogen Silsesquioxane (HSQ)**: The industry tried HSQ, which had a lower k-value of about 2.8 <a class="yt-timestamp" data-t="00:28:03">[00:28:03]</a>. This material was applied using a "spin-on" technique, where the wafer is spun quickly, and the dielectric is poured to spread evenly <a class="yt-timestamp" data-t="00:28:12">[00:28:12]</a>.
    *   **Spin-on Challenges**: Although HSQ passed initial internal tests, it failed to scale in high-volume production <a class="yt-timestamp" data-t="00:28:34">[00:28:34]</a>. The combination of the spin-on technique and high fab temperatures stressed the HSQ layer, causing it to distort beyond acceptable parameters <a class="yt-timestamp" data-t="00:28:41">[00:28:41]</a>. This led to significant setbacks, with TSMC and Texas Instruments scrambling to revert to FSG during production, enduring intense pressure and working without breaks <a class="yt-timestamp" data-t="00:28:53">[00:28:53]</a>. TSMC ultimately shipped its 180 nm chips late <a class="yt-timestamp" data-t="00:29:28">[00:29:28]</a>.

*   **130 Nanometer (nm) Node (Expected 2001)** <a class="yt-timestamp" data-t="00:29:37">[00:29:37]</a>:
    *   **SiLK (Dow Chemical)**: In April 2000, IBM announced its adoption of Dow Chemical's proprietary SiLK material, applied with the spin-on technique, for its 130 nm node <a class="yt-timestamp" data-t="00:30:02">[00:30:02]</a>. SiLK had a k-value of 2.6, potentially even 2.2, which was expected to meet fab needs up to the 65 nm node <a class="yt-timestamp" data-t="00:30:23">[00:30:23]</a>. UMC also joined an IBM-sponsored research consortium, benefiting from IBM's patents and adopting SiLK <a class="yt-timestamp" data-t="00:25:18">[00:25:18]</a>.
    *   **SiLK Failure**: The SiLK and spin-on combination ultimately failed <a class="yt-timestamp" data-t="00:31:53">[00:31:53]</a>. IBM failed to ship a product with it, and UMC's customers also could not ship products due to this technical decision, incurring significant financial and strategic costs <a class="yt-timestamp" data-t="00:31:53">[00:31:53]</a>. IBM's biggest fabless customer, Xilinx, publicly announced delays to their FPGAs specifically due to SiLK <a class="yt-timestamp" data-t="00:33:00">[00:33:00]</a>. IBM eventually switched to CVD as well <a class="yt-timestamp" data-t="00:33:24">[00:33:24]</a>.
    *   **Black Diamond (Applied Materials)**: Texas Instruments (TI) advocated for "Black Diamond" from Applied Materials, which had a k-value of about 2.8 <a class="yt-timestamp" data-t="00:30:38">[00:30:38]</a>. The key difference was that Black Diamond was exclusive to the CVD technique, making it incompatible with spin-on <a class="yt-timestamp" data-t="00:30:55">[00:30:55]</a>. TSMC also chose Black Diamond, partly due to Dr. Chiang's personal vow to never again use the spin-on technique after the HSQ failures <a class="yt-timestamp" data-t="00:31:36">[00:31:36]</a>.
    *   **TSMC's Success**: In October 2001, TSMC became the first to ship 130 nm chips with both copper interconnects and a low-K dielectric (Black Diamond via CVD) <a class="yt-timestamp" data-t="00:32:07">[00:32:07]</a>. They also offered an alternate FSG dielectric version to ensure customer chip delivery <a class="yt-timestamp" data-t="00:32:16">[00:32:16]</a>. While initial yields for products like Nvidia's NV30 were low (in the teens), they reached 70% and higher by late 2002 <a class="yt-timestamp" data-t="00:32:29">[00:32:29]</a>.

The [[challenges_of_working_in_semiconductor_manufacturing | challenges of working in semiconductor manufacturing]], particularly the difficulty in finding a reliable low-K material and implementing it at scale, led to significant delays and strategic realignments within the industry <a class="yt-timestamp" data-t="00:32:40">[00:32:40]</a>. TSMC's success with the 130 nm node ultimately established it as an innovation leader, changing its perception from a simple factory to a formidable force in R&D <a class="yt-timestamp" data-t="00:34:04">[00:34:04]</a>.