/* =====================================================================
 * Project:      PULP DSP Library
 * Title:        plp_dot_prod_i16s_xpulpv2.c
 * Description:  16-bit integer vectorized dot product for XPULPV2
 *
 * $Date:        16. May 2019
 * $Revision:    V0
 *
 * Target Processor: PULP cores
 * ===================================================================== */
/*
 * Copyright (C) 2019 ETH Zurich and University of Bologna.
 *
 * Author: Xiaying Wang, ETH Zurich
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 * Notice: project inspired by ARM CMSIS DSP and parts of source code
 * ported and adopted for RISC-V PULP platform from ARM CMSIS DSP
 * released under Copyright (C) 2010-2019 ARM Limited or its affiliates
 * with Apache-2.0.
 */

#include "plp_math.h"

/**
  @ingroup BasicDotProd
 */

/**
  @addtogroup BasicDotProdKernels
  @{
 */

/**
  @brief Vectorized dot product of 16-bit integer vectors singlecore kernel for XPULPV2 extension.
  @param[in]  pSrcA      points to the first input vector [16 bit]
  @param[in]  pSrcB      points to the second input vector [16 bit]
  @param[in]  blockSize  number of samples in each vector
  @param[out] pRes     output result returned here [32 bit]
  @return        none

  @par Exploiting SIMD instructions
  The 16 bit values are packed two by two into 32 bit vectors and then the two dot products are
  performed simultaneously on 32 bit vectors, with 32 bit accumulator.
 */

void plp_dot_prod_i16s_xpulpv2(const int16_t *__restrict__ pSrcA,
                               const int16_t *__restrict__ pSrcB,
                               uint32_t blockSize,
                               int32_t *__restrict__ pRes) {
    uint32_t blkCnt, tmpBS;     /* Loop counter, temporal BlockSize */
    int32_t sum1 = 0, sum2 = 0; /* Temporary return variable */

#if defined(PLP_MATH_LOOPUNROLL)

    tmpBS = (blockSize >> 2);

    for (blkCnt = 0; blkCnt < tmpBS; blkCnt++) {

        v2s a0 = *((v2s *)((void *)(pSrcA + 4 * blkCnt)));
        int16_t a0_0 = a0[0];
        int16_t a0_1 = a0[1];
        v2s b0 = *((v2s *)((void *)(pSrcB + 4 * blkCnt)));
        int16_t b0_0 = b0[0];
        int16_t b0_1 = b0[1];
        v2s a1 = *((v2s *)((void *)(pSrcA + 4 * blkCnt + 2)));
        int16_t a1_0 = a1[0];
        int16_t a1_1 = a1[1];
        v2s b1 = *((v2s *)((void *)(pSrcB + 4 * blkCnt + 2)));
        int16_t b1_0 = b1[0];
        int16_t b1_1 = b1[1];
        sum1 = __SUMDOTP2(a0, b0, sum1);
        sum2 = __SUMDOTP2(a1, b1, sum2);
    }

    tmpBS = (blockSize % 4U);

    // Code below is for non-4 multiple of blockSize
    for (blkCnt = 0; blkCnt < tmpBS; blkCnt++) {
        int16_t a = *((int16_t *)(pSrcA + 4 * (blockSize / 4) + blkCnt));
        int16_t b = *((int16_t *)(pSrcB + 4 * (blockSize / 4) + blkCnt));
        sum1 += a * b;
        // sum = __MAC(sum, (*pSrcA++), (*pSrcB++));
    }

#else // PLP_MATH_LOOPUNROLL

    for (blkCnt = 0; blkCnt < blockSize; blkCnt++) {
        sum1 = __MAC(sum1, (*pSrcA++), (*pSrcB++));
    }

#endif // PLP_MATH_LOOPUNROLL

    *pRes = sum1 + sum2;
}

/**
  @} end of BasicDotProdKernels group
 */
