(kicad_sch (version 20211014) (generator LogicGatesGenerator)

(sheet
  (title "Transistor-Level Logic Gates")
  (date "2025-09-27")
  (rev "1.0")
  (comp
    (ref M1) (value PMOS) (footprint Transistors:PMOS)
    (symbol PMOS)
    (lib_id "Transistors:PMOS")
    (pins (pin (num 1) (name D) (x 0) (y 20)))
    ...
  )
  (comp
    (ref M2) (value NMOS) (footprint Transistors:NMOS)
    (symbol NMOS)
    (lib_id "Transistors:NMOS")
    ...
  )

  ; NOT gate (inverter)
  (wire (pts (xy 10 10) (xy 20 10)))
  (pin (num 1) (name A) (x 0) (y 10))
  (pin (num 2) (name Y) (x 30) (y 10))

  ; 2-input NAND
  (wire (pts (xy 50 10) (xy 60 10)))
  (pin (num 1) (name A) (x 40) (y 5))
  (pin (num 2) (name B) (x 40) (y 15))
  (pin (num 3) (name Y) (x 70) (y 10))

  ; 2-input NOR
  (wire (pts (xy 90 10) (xy 100 10)))
  (pin (num 1) (name A) (x 80) (y 5))
  (pin (num 2) (name B) (x 80) (y 15))
  (pin (num 3) (name Y) (x 110) (y 10))

  ; 3-input NAND
  (wire (pts (xy 130 10) (xy 140 10)))
  (pin (num 1) (name A) (x 120) (y 0))
  (pin (num 2) (name B) (x 120) (y 10))
  (pin (num 3) (name C) (x 120) (y 20))
  (pin (num 4) (name Y) (x 150) (y 10))

  ; 3-input NOR
  (wire (pts (xy 170 10) (xy 180 10)))
  (pin (num 1) (name A) (x 160) (y 0))
  (pin (num 2) (name B) (x 160) (y 10))
  (pin (num 3) (name C) (x 160) (y 20))
  (pin (num 4) (name Y) (x 190) (y 10))

  ; Tri-state buffer (transmission gate CMOS)
  (wire (pts (xy 210 10) (xy 220 10)))
  (pin (num 1) (name A) (x 200) (y 10))
  (pin (num 2) (name EN) (x 200) (y 20))
  (pin (num 3) (name Y) (x 230) (y 10))

)
)
