v 20140915 2
T 0 3100 5 8 0 0 0 0 1
author=AutoTron
T 0 2950 5 8 0 0 0 0 1
dist-license=GPL3
T 0 2800 5 8 0 0 0 0 1
use-license=unrestricted
T 0 2650 5 8 0 0 0 0 1
symversion=0.1
T 1200 1700 5 10 1 1 0 0 1
value=SI7272
T 0 2500 5 8 0 0 0 0 1
numslots=0
T 0 2200 5 8 0 0 0 0 1
description=Dual N channel MOS transistor
T 1200 1900 8 10 1 1 0 0 1
refdes=Q?
T 0 1900 9 8 0 0 0 0 1
footprint=SO8
T 0 2050 8 8 0 0 0 0 1
model=NMOS NMOS LEVEL=2 CAPOP=3 VTO=1.8
T 0 2350 9 8 0 0 0 0 1
documentation=http://www.wikipedia.org/wiki/MOSFET
P 800 900 1000 900 1 0 1
{
T 725 950 5 5 1 1 0 0 1
pinnumber=1
T 825 950 9 6 1 1 0 0 1
pinlabel=S1
T 725 950 5 5 1 1 0 0 1
pinseq=1
T 1000 900 5 5 0 1 0 0 1
pintype=pas
}
P 0 1200 200 1200 1 0 0
{
T 75 1100 5 5 1 1 0 0 1
pinnumber=2
T 0 1300 9 6 1 1 0 0 1
pinlabel=G1
T 75 1100 5 5 1 1 0 0 1
pinseq=2
T 0 1200 5 5 0 1 0 0 1
pintype=pas
}
P 800 100 1000 100 1 0 1
{
T 900 125 5 5 1 1 0 0 1
pinnumber=3
T 850 0 9 6 1 1 0 0 1
pinlabel=S2
T 900 125 5 5 1 1 0 0 1
pinseq=3
T 1000 100 5 5 0 1 0 0 1
pintype=pas
}
P 0 400 200 400 1 0 0
{
T 75 300 5 5 1 1 0 0 1
pinnumber=4
T 0 500 9 6 1 1 0 0 1
pinlabel=G2
T 75 300 5 5 1 1 0 0 1
pinseq=4
T 0 400 5 5 0 1 0 0 1
pintype=pas
}
P 800 700 1000 700 1 0 1
{
T 725 600 5 5 1 1 0 0 1
pinnumber=5
T 825 750 9 6 1 1 0 0 1
pinlabel=D2
T 725 600 5 5 1 1 0 0 1
pinseq=5
T 1000 700 5 5 0 1 0 0 1
pintype=pas
}
P 800 500 1000 500 1 0 1
{
T 725 400 5 5 1 1 0 0 1
pinnumber=6
T 825 550 9 6 1 1 0 0 1
pinlabel=D2
T 725 400 5 5 1 1 0 0 1
pinseq=6
T 1000 500 5 5 0 1 0 0 1
pintype=pas
}
P 800 1500 1000 1500 1 0 1
{
T 725 1400 5 5 1 1 0 0 1
pinnumber=7
T 825 1550 9 6 1 1 0 0 1
pinlabel=D1
T 725 1400 5 5 1 1 0 0 1
pinseq=7
T 1000 1500 5 5 0 1 0 0 1
pintype=pas
}
P 800 1300 1000 1300 1 0 1
{
T 725 1200 5 5 1 1 0 0 1
pinnumber=8
T 825 1175 9 6 1 1 0 0 1
pinlabel=D1
T 725 1200 5 5 1 1 0 0 1
pinseq=8
T 1000 1300 5 5 0 1 0 0 1
pintype=pas
}
L 350 590 600 590 3 0 0 0 -1 -1
L 350 210 600 210 3 0 0 0 -1 -1
L 350 1390 600 1390 3 0 0 0 -1 -1
L 350 1010 600 1010 3 0 0 0 -1 -1
L 350 400 450 450 3 0 0 0 -1 -1
L 350 400 450 350 3 0 0 0 -1 -1
L 200 400 300 400 3 0 0 0 -1 -1
L 300 600 300 200 3 10 0 0 -1 -1
L 350 400 500 400 3 0 0 0 -1 -1
L 500 210 500 400 3 0 0 0 -1 -1
L 350 135 350 285 3 10 0 0 -1 -1
L 350 340 350 460 3 10 0 0 -1 -1
L 350 515 350 665 3 10 0 0 -1 -1
B 200 0 600 1600 3 0 0 0 100 100 0 0 45 50 135 50
L 600 450 650 350 3 0 0 0 -1 -1
L 600 450 550 350 3 0 0 0 -1 -1
L 550 350 650 350 3 0 0 0 -1 -1
L 600 210 600 350 3 0 0 0 -1 -1
L 600 450 600 600 3 0 0 0 -1 -1
L 550 450 650 450 3 0 0 0 -1 -1
L 350 1200 450 1250 3 0 0 0 -1 -1
L 350 1200 450 1150 3 0 0 0 -1 -1
L 200 1200 300 1200 3 0 0 0 -1 -1
L 300 1400 300 1000 3 10 0 0 -1 -1
L 350 1200 500 1200 3 0 0 0 -1 -1
L 500 1010 500 1200 3 0 0 0 -1 -1
L 450 935 450 1085 3 10 0 0 -1 -1
L 350 1140 350 1260 3 10 0 0 -1 -1
L 350 1315 350 1465 3 10 0 0 -1 -1
L 600 1250 650 1150 3 0 0 0 -1 -1
L 600 1250 550 1150 3 0 0 0 -1 -1
L 550 1150 650 1150 3 0 0 0 -1 -1
L 600 1010 600 1150 3 0 0 0 -1 -1
L 600 1250 600 1400 3 0 0 0 -1 -1
L 550 1250 650 1250 3 0 0 0 -1 -1
L 800 1500 600 1500 3 0 0 0 100 100
L 800 900 600 900 3 0 0 0 100 100
L 800 700 600 700 3 0 0 0 100 100
L 800 100 600 100 3 0 0 0 100 100
L 600 1500 600 1400 3 0 0 0 100 100
L 600 1000 600 900 3 0 0 0 100 100
L 600 700 600 600 3 0 0 0 100 100
L 600 200 600 100 3 0 0 0 100 100
L 700 1500 700 1300 3 0 0 0 100 100
L 700 1300 800 1300 3 0 0 0 100 100
L 700 700 700 500 3 0 0 0 100 100
L 700 500 800 500 3 0 0 0 100 100
T 0 1700 5 10 0 1 0 0 1
device=NMOS
