---
date: '3'
title: 'uEyeriss: A ML accelerator'
cover: './arch.png'
external: 'https://drive.google.com/file/d/1IIOtLmN4TgX0ic5Iyp81DvYFqforiPuw/view?usp=sharing'
github: 'https://github.com/Karthikeyan564/uEyeriss'
cta: ''
tech:
  - Verilog
  - OpenLane
  - Python
  - Verilator
---

A SystemVerilog implementation of the Eyeriss CNN architecture includes Network-on-Chip (NoC) optimization to maximize data reuse. Additionally, it incorporates approximate multipliers to improve both speed and energy efficiency. Implemented using ASAP7 Predictive PDK.
