{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404135450683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404135450683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 15:37:30 2014 " "Processing started: Mon Jun 30 15:37:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404135450683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1404135450683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master -c master " "Command: quartus_map --read_settings_files=on --write_settings_files=off master -c master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1404135450684 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1404135450957 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pll.qsys " "Elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404135450991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.15:37:31 Progress: Loading master/pll.qsys " "2014.06.30.15:37:31 Progress: Loading master/pll.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135451641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.15:37:32 Progress: Reading input file " "2014.06.30.15:37:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135452079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.15:37:32 Progress: Adding clk_0 \[clock_source 13.0\] " "2014.06.30.15:37:32 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135452102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.15:37:32 Progress: Parameterizing module clk_0 " "2014.06.30.15:37:32 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135452259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.15:37:32 Progress: Adding altpll_0 \[altpll 13.0\] " "2014.06.30.15:37:32 Progress: Adding altpll_0 \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135452264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.15:37:32 Progress: Parameterizing module altpll_0 " "2014.06.30.15:37:32 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135452628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.15:37:32 Progress: Building connections " "2014.06.30.15:37:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135452632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.15:37:32 Progress: Parameterizing connections " "2014.06.30.15:37:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135452632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.15:37:32 Progress: Validating " "2014.06.30.15:37:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135452635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2014.06.30.15:37:32 Progress: Done reading input file " "2014.06.30.15:37:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135452794 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1404135453170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Generating pll \"pll\" for QUARTUS_SYNTH " "Pll: Generating pll \"pll\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135453446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections " "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135453817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135453823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135453850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 1 modules, 0 connections " "Merlin_translator_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135453851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"pll\" instantiated altpll \"altpll_0\" " "Altpll_0: \"pll\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135456028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Done pll\" with 2 modules, 2 files, 13320 bytes " "Pll: Done pll\" with 2 modules, 2 files, 13320 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1404135456031 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pll.qsys " "Finished elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404135456880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEAD head SCANCTL2.v(38) " "Verilog HDL Declaration information at SCANCTL2.v(38): object \"HEAD\" differs only in case from object \"head\" in the same scope" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1404135456889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTX countx SCANCTL2.v(39) " "Verilog HDL Declaration information at SCANCTL2.v(39): object \"COUNTX\" differs only in case from object \"countx\" in the same scope" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1404135456889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTY county SCANCTL2.v(40) " "Verilog HDL Declaration information at SCANCTL2.v(40): object \"COUNTY\" differs only in case from object \"county\" in the same scope" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1404135456889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanctl2.v 1 1 " "Found 1 design units, including 1 entities, in source file scanctl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCANCTL2 " "Found entity 1: SCANCTL2" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartctl.v 1 1 " "Found 1 design units, including 1 entities, in source file uartctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTCTL " "Found entity 1: UARTCTL" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/simulation/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/simulation/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/simulation/pll.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(196) " "Verilog HDL Module Instantiation warning at master.v(196): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 196 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456911 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(215) " "Verilog HDL Module Instantiation warning at master.v(215): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 215 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(224) " "Verilog HDL Module Instantiation warning at master.v(224): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 224 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(252) " "Verilog HDL Module Instantiation warning at master.v(252): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 252 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(271) " "Verilog HDL Module Instantiation warning at master.v(271): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 271 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(280) " "Verilog HDL Module Instantiation warning at master.v(280): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 280 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(310) " "Verilog HDL Module Instantiation warning at master.v(310): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 310 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(329) " "Verilog HDL Module Instantiation warning at master.v(329): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 329 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(338) " "Verilog HDL Module Instantiation warning at master.v(338): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 338 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(369) " "Verilog HDL Module Instantiation warning at master.v(369): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 369 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456912 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(388) " "Verilog HDL Module Instantiation warning at master.v(388): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 388 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456913 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(397) " "Verilog HDL Module Instantiation warning at master.v(397): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 397 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456913 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(409) " "Verilog HDL Module Instantiation warning at master.v(409): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 409 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456913 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "master.v(423) " "Verilog HDL Module Instantiation warning at master.v(423): ignored dangling comma in List of Port Connections" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 423 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.v 1 1 " "Found 1 design units, including 1 entities, in source file master.v" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ADCCTL.v(10) " "Verilog HDL Declaration information at ADCCTL.v(10): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "ADCCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCCTL.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1404135456917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcctl.v 1 1 " "Found 1 design units, including 1 entities, in source file adcctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCCTL " "Found entity 1: ADCCTL" {  } { { "ADCCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcread.v 1 1 " "Found 1 design units, including 1 entities, in source file adcread.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCREAD " "Found entity 1: ADCREAD" {  } { { "ADCREAD.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCREAD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX32.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SCANCTL.v(47) " "Verilog HDL Module Instantiation warning at SCANCTL.v(47): ignored dangling comma in List of Port Connections" {  } { { "SCANCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456929 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SCANCTL.v(56) " "Verilog HDL Module Instantiation warning at SCANCTL.v(56): ignored dangling comma in List of Port Connections" {  } { { "SCANCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456929 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SCANCTL.v(65) " "Verilog HDL Module Instantiation warning at SCANCTL.v(65): ignored dangling comma in List of Port Connections" {  } { { "SCANCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1404135456929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanctl.v 1 1 " "Found 1 design units, including 1 entities, in source file scanctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCANCTL " "Found entity 1: SCANCTL" {  } { { "SCANCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signexpand.v 1 1 " "Found 1 design units, including 1 entities, in source file signexpand.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXPAND " "Found entity 1: SIGNEXPAND" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancount.v 1 1 " "Found 1 design units, including 1 entities, in source file scancount.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCANCOUNT " "Found entity 1: SCANCOUNT" {  } { { "SCANCOUNT.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCOUNT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signexpand_duo.v 1 1 " "Found 1 design units, including 1 entities, in source file signexpand_duo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXPAND_DUO " "Found entity 1: SIGNEXPAND_DUO" {  } { { "SIGNEXPAND_DUO.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND_DUO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllneo.v 1 1 " "Found 1 design units, including 1 entities, in source file pllneo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllneo " "Found entity 1: pllneo" {  } { { "pllneo.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/pllneo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "db/ip/pll/pll.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456951 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456951 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0_altpll_a6h2 " "Found entity 3: pll_altpll_0_altpll_a6h2" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456951 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_0 " "Found entity 4: pll_altpll_0" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1404135456951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1404135456951 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A packed master.v(127) " "Verilog HDL Port Declaration warning at master.v(127): data type declaration for \"A\" declares packed dimensions but the port declaration declaration does not" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 127 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1404135456952 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A master.v(68) " "HDL info at master.v(68): see declaration for object \"A\"" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 68 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404135456953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master " "Elaborating entity \"master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1404135457007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_vdd master.v(78) " "Verilog HDL or VHDL warning at master.v(78): object \"sign_vdd\" assigned a value but never read" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404135457027 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sign_o master.v(67) " "Output port \"sign_o\" at master.v(67) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404135457027 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDI1 master.v(70) " "Output port \"SDI1\" at master.v(70) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404135457027 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CS1 master.v(70) " "Output port \"CS1\" at master.v(70) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404135457027 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDI2 master.v(71) " "Output port \"SDI2\" at master.v(71) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404135457027 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDI3 master.v(72) " "Output port \"SDI3\" at master.v(72) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404135457027 "|master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SDI4 master.v(73) " "Output port \"SDI4\" at master.v(73) has no driver" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1404135457027 "|master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "master.v" "pll" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:pll\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:pll\|pll_altpll_0:altpll_0\"" {  } { { "pll/simulation/pll.v" "altpll_0" { Text "C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/pll.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "stdsync2" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "dffpipe3" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_altpll_a6h2 pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1 " "Elaborating entity \"pll_altpll_0_altpll_a6h2\" for hierarchy \"pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "sd1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u1 " "Elaborating entity \"uart\" for hierarchy \"uart:u1\"" {  } { { "master.v" "u1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457076 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_over_run uart.v(40) " "Verilog HDL or VHDL warning at uart.v(40): object \"tx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404135457082 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_frame_err uart.v(47) " "Verilog HDL or VHDL warning at uart.v(47): object \"rx_frame_err\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404135457083 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_over_run uart.v(48) " "Verilog HDL or VHDL warning at uart.v(48): object \"rx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404135457083 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(86) " "Verilog HDL assignment warning at uart.v(86): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457083 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(92) " "Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457083 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457083 "|master|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(136) " "Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457083 "|master|uart:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTCTL UARTCTL:uc1 " "Elaborating entity \"UARTCTL\" for hierarchy \"UARTCTL:uc1\"" {  } { { "master.v" "uc1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nZeros UARTCTL.v(55) " "Verilog HDL or VHDL warning at UARTCTL.v(55): object \"nZeros\" assigned a value but never read" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404135457091 "|master|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_3 UARTCTL.v(56) " "Verilog HDL or VHDL warning at UARTCTL.v(56): object \"count_3\" assigned a value but never read" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1404135457091 "|master|UARTCTL:uc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SYNC_UART UARTCTL.v(62) " "Verilog HDL Always Construct warning at UARTCTL.v(62): variable \"SYNC_UART\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404135457091 "|master|UARTCTL:uc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_2 UARTCTL.v(82) " "Verilog HDL Always Construct warning at UARTCTL.v(82): variable \"count_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404135457091 "|master|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UARTCTL.v(95) " "Verilog HDL assignment warning at UARTCTL.v(95): truncated value with size 32 to match size of target (4)" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457091 "|master|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UARTCTL.v(104) " "Verilog HDL assignment warning at UARTCTL.v(104): truncated value with size 32 to match size of target (8)" {  } { { "UARTCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/UARTCTL.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457091 "|master|UARTCTL:uc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCCTL ADCCTL:adcctl1 " "Elaborating entity \"ADCCTL\" for hierarchy \"ADCCTL:adcctl1\"" {  } { { "master.v" "adcctl1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADCCTL.v(65) " "Verilog HDL assignment warning at ADCCTL.v(65): truncated value with size 32 to match size of target (4)" {  } { { "ADCCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCCTL.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457096 "|master|ADCCTL:adcctl1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADCCTL.v(75) " "Verilog HDL assignment warning at ADCCTL.v(75): truncated value with size 32 to match size of target (4)" {  } { { "ADCCTL.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCCTL.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457096 "|master|ADCCTL:adcctl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCREAD ADCREAD:adcread1 " "Elaborating entity \"ADCREAD\" for hierarchy \"ADCREAD:adcread1\"" {  } { { "master.v" "adcread1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457097 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lastFSO ADCREAD.v(52) " "Verilog HDL Always Construct warning at ADCREAD.v(52): variable \"lastFSO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ADCREAD.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCREAD.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404135457102 "|master|ADCREAD:adcread1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FSO ADCREAD.v(52) " "Verilog HDL Always Construct warning at ADCREAD.v(52): variable \"FSO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ADCREAD.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCREAD.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404135457102 "|master|ADCREAD:adcread1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXPAND SIGNEXPAND:signex1 " "Elaborating entity \"SIGNEXPAND\" for hierarchy \"SIGNEXPAND:signex1\"" {  } { { "master.v" "signex1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457104 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal_in SIGNEXPAND.v(24) " "Verilog HDL Always Construct warning at SIGNEXPAND.v(24): variable \"signal_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404135457108 "|master|SIGNEXPAND:signex1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state SIGNEXPAND.v(21) " "Verilog HDL Always Construct warning at SIGNEXPAND.v(21): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1404135457108 "|master|SIGNEXPAND:signex1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SIGNEXPAND.v(39) " "Verilog HDL assignment warning at SIGNEXPAND.v(39): truncated value with size 32 to match size of target (7)" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457109 "|master|SIGNEXPAND:signex1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state SIGNEXPAND.v(21) " "Inferred latch for \"next_state\" at SIGNEXPAND.v(21)" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404135457109 "|master|SIGNEXPAND:signex1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXPAND SIGNEXPAND:signex2 " "Elaborating entity \"SIGNEXPAND\" for hierarchy \"SIGNEXPAND:signex2\"" {  } { { "master.v" "signex2" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457114 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal_in SIGNEXPAND.v(24) " "Verilog HDL Always Construct warning at SIGNEXPAND.v(24): variable \"signal_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404135457120 "|master|SIGNEXPAND:signex2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state SIGNEXPAND.v(21) " "Verilog HDL Always Construct warning at SIGNEXPAND.v(21): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1404135457120 "|master|SIGNEXPAND:signex2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SIGNEXPAND.v(39) " "Verilog HDL assignment warning at SIGNEXPAND.v(39): truncated value with size 32 to match size of target (7)" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457120 "|master|SIGNEXPAND:signex2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state SIGNEXPAND.v(21) " "Inferred latch for \"next_state\" at SIGNEXPAND.v(21)" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1404135457120 "|master|SIGNEXPAND:signex2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 MUX32:m4 " "Elaborating entity \"MUX32\" for hierarchy \"MUX32:m4\"" {  } { { "master.v" "m4" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCANCTL2 SCANCTL2:scan1 " "Elaborating entity \"SCANCTL2\" for hierarchy \"SCANCTL2:scan1\"" {  } { { "master.v" "scan1" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1404135457139 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter_head SCANCTL2.v(51) " "Verilog HDL Always Construct warning at SCANCTL2.v(51): variable \"counter_head\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404135457145 "|master|SCANCTL2:scan1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SCANCTL2.v(81) " "Verilog HDL assignment warning at SCANCTL2.v(81): truncated value with size 32 to match size of target (1)" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457145 "|master|SCANCTL2:scan1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SCANCTL2.v(89) " "Verilog HDL assignment warning at SCANCTL2.v(89): truncated value with size 32 to match size of target (5)" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457145 "|master|SCANCTL2:scan1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SCANCTL2.v(97) " "Verilog HDL assignment warning at SCANCTL2.v(97): truncated value with size 32 to match size of target (9)" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1404135457145 "|master|SCANCTL2:scan1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state SCANCTL2.v(109) " "Verilog HDL Always Construct warning at SCANCTL2.v(109): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SCANCTL2.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SCANCTL2.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1404135457145 "|master|SCANCTL2:scan1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1404135458028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SIGNEXPAND:signex1\|next_state " "Latch SIGNEXPAND:signex1\|next_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXPAND:signex1\|state " "Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex1\|state" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1404135458058 ""}  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1404135458058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SIGNEXPAND:signex2\|next_state " "Latch SIGNEXPAND:signex2\|next_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXPAND:signex2\|state " "Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex2\|state" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1404135458058 ""}  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1404135458058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SIGNEXPAND:signex3\|next_state " "Latch SIGNEXPAND:signex3\|next_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXPAND:signex3\|state " "Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex3\|state" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1404135458058 ""}  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1404135458058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SIGNEXPAND:signex4\|next_state " "Latch SIGNEXPAND:signex4\|next_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SIGNEXPAND:signex4\|state " "Ports D and ENA on the latch are fed by the same signal SIGNEXPAND:signex4\|state" {  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1404135458058 ""}  } { { "SIGNEXPAND.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/SIGNEXPAND.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1404135458058 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 28 -1 0 } } { "uart.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/uart.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1404135458062 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1404135458062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sign_o GND " "Pin \"sign_o\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|sign_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign_gnd GND " "Pin \"sign_gnd\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|sign_gnd"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSI1 VCC " "Pin \"FSI1\" is stuck at VCC" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|FSI1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDI1 GND " "Pin \"SDI1\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|SDI1"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS1 GND " "Pin \"CS1\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|CS1"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSI2 VCC " "Pin \"FSI2\" is stuck at VCC" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|FSI2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDI2 GND " "Pin \"SDI2\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|SDI2"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS2 GND " "Pin \"CS2\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|CS2"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSI3 VCC " "Pin \"FSI3\" is stuck at VCC" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|FSI3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDI3 GND " "Pin \"SDI3\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|SDI3"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS3 GND " "Pin \"CS3\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|CS3"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSI4 VCC " "Pin \"FSI4\" is stuck at VCC" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|FSI4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDI4 GND " "Pin \"SDI4\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|SDI4"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS4 GND " "Pin \"CS4\" is stuck at GND" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|CS4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC VCC " "Pin \"SYNC\" is stuck at VCC" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1404135458282 "|master|SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1404135458282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1404135458440 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1404135458984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joey/Desktop/FPGA VW/master/output_files/master.map.smsg " "Generated suppressed messages file C:/Users/Joey/Desktop/FPGA VW/master/output_files/master.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1404135459059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1404135459191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404135459191 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx1 " "No output dependent on input pin \"rx1\"" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404135459320 "|master|rx1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx2 " "No output dependent on input pin \"rx2\"" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404135459320 "|master|rx2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx3 " "No output dependent on input pin \"rx3\"" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404135459320 "|master|rx3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx4 " "No output dependent on input pin \"rx4\"" {  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1404135459320 "|master|rx4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1404135459320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1033 " "Implemented 1033 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1404135459320 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1404135459320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "978 " "Implemented 978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1404135459320 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1404135459320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1404135459320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404135459350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 15:37:39 2014 " "Processing ended: Mon Jun 30 15:37:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404135459350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404135459350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404135459350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404135459350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404135460284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404135460285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 15:37:40 2014 " "Processing started: Mon Jun 30 15:37:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404135460285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1404135460285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off master -c master " "Command: quartus_fit --read_settings_files=off --write_settings_files=off master -c master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1404135460285 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1404135460341 ""}
{ "Info" "0" "" "Project  = master" {  } {  } 0 0 "Project  = master" 0 0 "Fitter" 0 0 1404135460342 ""}
{ "Info" "0" "" "Revision = master" {  } {  } 0 0 "Revision = master" 0 0 "Fitter" 0 0 1404135460342 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1404135460401 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "master EP3C5E144C8 " "Selected device EP3C5E144C8 for design \"master\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1404135460412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1404135460459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1404135460459 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[0\] 4 25 0 0 " "Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1404135460514 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[1\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1404135460514 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[2\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1404135460514 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1404135460514 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1404135460549 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1404135460560 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1404135460732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1404135460732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1404135460732 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1404135460732 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1404135460734 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1404135460735 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 54 " "No exact pin location assignment(s) for 2 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sign_o " "Pin sign_o not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sign_o } } } { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sign_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1404135461044 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pll_c0 " "Pin pll_c0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pll_c0 } } } { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_c0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1404135461044 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1404135461044 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1404135461561 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "master.sdc " "Synopsys Design Constraints File file not found: 'master.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1404135461562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1404135461563 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1404135461566 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1404135461574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1404135461576 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1404135461577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1404135461617 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1404135461617 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_altpll_a6h2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1404135461617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1404135461617 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_altpll_a6h2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1404135461617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[2\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|wire_pll7_clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1404135461618 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|pll_altpll_0:altpll_0|pll_altpll_0_altpll_a6h2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1404135461618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SCO2~input (placed in PIN 42 (DQS1B/CQ1B#,DPCLK2)) " "Automatically promoted node SCO2~input (placed in PIN 42 (DQS1B/CQ1B#,DPCLK2))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1404135461618 ""}  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 63 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCO2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 1668 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1404135461618 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FSO1~input (placed in PIN 30 (DIFFIO_L8p, DQS1L/CQ1L#,DPCLK1)) " "Automatically promoted node FSO1~input (placed in PIN 30 (DIFFIO_L8p, DQS1L/CQ1L#,DPCLK1))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1404135461618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADCREAD:adcread1\|result_buff\[19\]~0 " "Destination node ADCREAD:adcread1\|result_buff\[19\]~0" {  } { { "ADCREAD.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCREAD.v" 76 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCREAD:adcread1|result_buff[19]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 1464 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1404135461618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADCREAD:adcread1\|state~6 " "Destination node ADCREAD:adcread1\|state~6" {  } { { "ADCREAD.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCREAD.v" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCREAD:adcread1|state~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 1465 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1404135461618 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADCREAD:adcread1\|lastFSO~0 " "Destination node ADCREAD:adcread1\|lastFSO~0" {  } { { "ADCREAD.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/ADCREAD.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADCREAD:adcread1|lastFSO~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 1480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1404135461618 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1404135461618 ""}  } { { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 62 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSO1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 0 { 0 ""} 0 1666 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1404135461618 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1404135461865 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1404135461867 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1404135461867 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1404135461870 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1404135461872 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1404135461874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1404135461874 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1404135461876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1404135462435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1404135462437 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1404135462437 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1404135462444 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1404135462444 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1404135462444 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 5 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1404135462444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 6 2 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1404135462444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1404135462444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 11 3 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1404135462444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1404135462444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1404135462444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 8 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1404135462444 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 9 3 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1404135462444 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1404135462444 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1404135462444 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|pll7 clk\[0\] clk_out~output " "PLL \"pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|pll7\" output port clk\[0\] feeds output pin \"clk_out~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 276 0 0 } } { "pll/simulation/pll.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/pll.v" 31 0 0 } } { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 157 0 0 } } { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 76 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1404135462464 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|pll7 clk\[1\] pll_c1~output " "PLL \"pll:pll\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_a6h2:sd1\|pll7\" output port clk\[1\] feeds output pin \"pll_c1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/db/ip/pll/submodules/pll_altpll_0.v" 276 0 0 } } { "pll/simulation/pll.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/pll/simulation/pll.v" 31 0 0 } } { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 157 0 0 } } { "master.v" "" { Text "C:/Users/Joey/Desktop/FPGA VW/master/master.v" 67 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1404135462465 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404135462475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1404135463180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404135463513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1404135463526 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1404135464825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404135464826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1404135465440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Joey/Desktop/FPGA VW/master/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1404135466767 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1404135466767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404135468735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1404135468737 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1404135468737 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.23 " "Total time spent on timing analysis during the Fitter is 1.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1404135468762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1404135468798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1404135469169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1404135469202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1404135469491 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1404135470280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joey/Desktop/FPGA VW/master/output_files/master.fit.smsg " "Generated suppressed messages file C:/Users/Joey/Desktop/FPGA VW/master/output_files/master.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1404135470699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404135471436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 15:37:51 2014 " "Processing ended: Mon Jun 30 15:37:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404135471436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404135471436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404135471436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1404135471436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1404135472283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404135472283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 15:37:52 2014 " "Processing started: Mon Jun 30 15:37:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404135472283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1404135472283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off master -c master " "Command: quartus_asm --read_settings_files=off --write_settings_files=off master -c master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1404135472283 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1404135472856 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1404135472874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404135473124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 15:37:53 2014 " "Processing ended: Mon Jun 30 15:37:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404135473124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404135473124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404135473124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1404135473124 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1404135473705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1404135474048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 15:37:53 2014 " "Processing started: Mon Jun 30 15:37:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404135474049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1404135474049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta master -c master " "Command: quartus_sta master -c master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1404135474049 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1404135474111 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1404135474242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1404135474290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1404135474290 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1404135474459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "master.sdc " "Synopsys Design Constraints File file not found: 'master.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1404135474523 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1404135474524 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 4 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 4 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll\|altpll_0\|sd1\|pll7\|clk\[2\]\} \{pll\|altpll_0\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSO1 FSO1 " "create_clock -period 1.000 -name FSO1 FSO1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADCREAD:adcread2\|result_valid ADCREAD:adcread2\|result_valid " "create_clock -period 1.000 -name ADCREAD:adcread2\|result_valid ADCREAD:adcread2\|result_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCO1 SCO1 " "create_clock -period 1.000 -name SCO1 SCO1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADCREAD:adcread3\|result_valid ADCREAD:adcread3\|result_valid " "create_clock -period 1.000 -name ADCREAD:adcread3\|result_valid ADCREAD:adcread3\|result_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADCREAD:adcread4\|result_valid ADCREAD:adcread4\|result_valid " "create_clock -period 1.000 -name ADCREAD:adcread4\|result_valid ADCREAD:adcread4\|result_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCO2 SCO2 " "create_clock -period 1.000 -name SCO2 SCO2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCO3 SCO3 " "create_clock -period 1.000 -name SCO3 SCO3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCO4 SCO4 " "create_clock -period 1.000 -name SCO4 SCO4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADCREAD:adcread1\|result_valid ADCREAD:adcread1\|result_valid " "create_clock -period 1.000 -name ADCREAD:adcread1\|result_valid ADCREAD:adcread1\|result_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474527 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1404135474633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474637 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1404135474639 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1404135474663 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1404135474726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1404135474726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.482 " "Worst-case setup slack is -6.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.482      -452.670 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -6.482      -452.670 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.663      -131.741 SCO3  " "   -2.663      -131.741 SCO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.646      -122.662 SCO4  " "   -2.646      -122.662 SCO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.475      -118.933 SCO2  " "   -2.475      -118.933 SCO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.427      -121.000 SCO1  " "   -2.427      -121.000 SCO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265        -2.265 ADCREAD:adcread3\|result_valid  " "   -2.265        -2.265 ADCREAD:adcread3\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.131        -2.131 ADCREAD:adcread1\|result_valid  " "   -2.131        -2.131 ADCREAD:adcread1\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125        -2.125 ADCREAD:adcread2\|result_valid  " "   -2.125        -2.125 ADCREAD:adcread2\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.065        -2.065 ADCREAD:adcread4\|result_valid  " "   -2.065        -2.065 ADCREAD:adcread4\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.027       -26.914 FSO1  " "   -2.027       -26.914 FSO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305        -4.981 pll\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   -1.305        -4.981 pll\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.842         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135474730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114         0.000 SCO1  " "    0.114         0.000 SCO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.432         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.453         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 SCO2  " "    0.465         0.000 SCO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 FSO1  " "    0.466         0.000 FSO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.491         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497         0.000 SCO3  " "    0.497         0.000 SCO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497         0.000 SCO4  " "    0.497         0.000 SCO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581         0.000 ADCREAD:adcread1\|result_valid  " "    0.581         0.000 ADCREAD:adcread1\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652         0.000 ADCREAD:adcread2\|result_valid  " "    0.652         0.000 ADCREAD:adcread2\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786         0.000 ADCREAD:adcread4\|result_valid  " "    0.786         0.000 ADCREAD:adcread4\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.868         0.000 ADCREAD:adcread3\|result_valid  " "    0.868         0.000 ADCREAD:adcread3\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135474742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.254 " "Worst-case recovery slack is -0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254        -3.938 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.254        -3.938 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135474747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.326 " "Worst-case removal slack is 3.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.326         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.326         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135474751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -90.733 SCO1  " "   -3.000       -90.733 SCO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -90.733 SCO2  " "   -3.000       -90.733 SCO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -90.733 SCO3  " "   -3.000       -90.733 SCO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -90.733 SCO4  " "   -3.000       -90.733 SCO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -31.253 FSO1  " "   -3.000       -31.253 FSO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406         0.000 ADCREAD:adcread1\|result_valid  " "    0.406         0.000 ADCREAD:adcread1\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 ADCREAD:adcread2\|result_valid  " "    0.407         0.000 ADCREAD:adcread2\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 ADCREAD:adcread4\|result_valid  " "    0.407         0.000 ADCREAD:adcread4\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429         0.000 ADCREAD:adcread3\|result_valid  " "    0.429         0.000 ADCREAD:adcread3\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.219         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.219         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.675         0.000 clock  " "    9.675         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.219         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   12.219         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.191         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   62.191         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135474755 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1404135475431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1404135475455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1404135476027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476143 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1404135476172 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1404135476172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.850 " "Worst-case setup slack is -5.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.850      -394.687 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -5.850      -394.687 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403      -120.622 SCO3  " "   -2.403      -120.622 SCO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.377      -112.622 SCO4  " "   -2.377      -112.622 SCO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.339      -111.847 SCO2  " "   -2.339      -111.847 SCO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.276      -109.776 SCO1  " "   -2.276      -109.776 SCO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212        -2.212 ADCREAD:adcread3\|result_valid  " "   -2.212        -2.212 ADCREAD:adcread3\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.085        -2.085 ADCREAD:adcread2\|result_valid  " "   -2.085        -2.085 ADCREAD:adcread2\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.081        -2.081 ADCREAD:adcread1\|result_valid  " "   -2.081        -2.081 ADCREAD:adcread1\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.032        -2.032 ADCREAD:adcread4\|result_valid  " "   -2.032        -2.032 ADCREAD:adcread4\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.806       -23.823 FSO1  " "   -1.806       -23.823 FSO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.988        -3.735 pll\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   -0.988        -3.735 pll\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    1.252         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135476181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.102 " "Worst-case hold slack is 0.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 SCO1  " "    0.102         0.000 SCO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315         0.000 SCO4  " "    0.315         0.000 SCO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.382         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.401         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 FSO1  " "    0.419         0.000 FSO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 SCO2  " "    0.419         0.000 SCO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447         0.000 SCO3  " "    0.447         0.000 SCO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.453         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757         0.000 ADCREAD:adcread1\|result_valid  " "    0.757         0.000 ADCREAD:adcread1\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824         0.000 ADCREAD:adcread2\|result_valid  " "    0.824         0.000 ADCREAD:adcread2\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958         0.000 ADCREAD:adcread4\|result_valid  " "    0.958         0.000 ADCREAD:adcread4\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005         0.000 ADCREAD:adcread3\|result_valid  " "    1.005         0.000 ADCREAD:adcread3\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135476200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.246 " "Worst-case recovery slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.246         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135476210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.908 " "Worst-case removal slack is 2.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.908         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    2.908         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135476220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -90.733 SCO1  " "   -3.000       -90.733 SCO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -90.733 SCO2  " "   -3.000       -90.733 SCO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -90.733 SCO3  " "   -3.000       -90.733 SCO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -90.733 SCO4  " "   -3.000       -90.733 SCO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -31.253 FSO1  " "   -3.000       -31.253 FSO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436         0.000 ADCREAD:adcread2\|result_valid  " "    0.436         0.000 ADCREAD:adcread2\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436         0.000 ADCREAD:adcread4\|result_valid  " "    0.436         0.000 ADCREAD:adcread4\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437         0.000 ADCREAD:adcread1\|result_valid  " "    0.437         0.000 ADCREAD:adcread1\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443         0.000 ADCREAD:adcread3\|result_valid  " "    0.443         0.000 ADCREAD:adcread3\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.216         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.216         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.620         0.000 clock  " "    9.620         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.217         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   12.217         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.164         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   62.164         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135476231 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1404135476955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477101 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1404135477109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1404135477109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.136 " "Worst-case setup slack is -3.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.136      -166.463 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -3.136      -166.463 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.407       -34.462 SCO4  " "   -1.407       -34.462 SCO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365       -40.652 SCO3  " "   -1.365       -40.652 SCO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205       -34.399 SCO1  " "   -1.205       -34.399 SCO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.148       -31.615 SCO2  " "   -1.148       -31.615 SCO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603        -0.603 ADCREAD:adcread3\|result_valid  " "   -0.603        -0.603 ADCREAD:adcread3\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.560        -0.560 ADCREAD:adcread1\|result_valid  " "   -0.560        -0.560 ADCREAD:adcread1\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537        -0.537 ADCREAD:adcread2\|result_valid  " "   -0.537        -0.537 ADCREAD:adcread2\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513        -0.513 ADCREAD:adcread4\|result_valid  " "   -0.513        -0.513 ADCREAD:adcread4\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430        -1.631 pll\|altpll_0\|sd1\|pll7\|clk\[2\]  " "   -0.430        -1.631 pll\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282        -2.474 FSO1  " "   -0.282        -2.474 FSO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.933         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.933         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135477126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.021 " "Worst-case hold slack is -0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021        -0.021 SCO1  " "   -0.021        -0.021 SCO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.179         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.186         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191         0.000 FSO1  " "    0.191         0.000 FSO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191         0.000 SCO2  " "    0.191         0.000 SCO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    0.195         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 SCO3  " "    0.201         0.000 SCO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204         0.000 SCO4  " "    0.204         0.000 SCO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359         0.000 ADCREAD:adcread1\|result_valid  " "    0.359         0.000 ADCREAD:adcread1\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390         0.000 ADCREAD:adcread2\|result_valid  " "    0.390         0.000 ADCREAD:adcread2\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 ADCREAD:adcread4\|result_valid  " "    0.427         0.000 ADCREAD:adcread4\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489         0.000 ADCREAD:adcread3\|result_valid  " "    0.489         0.000 ADCREAD:adcread3\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135477149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.445 " "Worst-case recovery slack is 2.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.445         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    2.445         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135477167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.561 " "Worst-case removal slack is 1.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.561         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.561         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135477184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -72.670 SCO4  " "   -3.000       -72.670 SCO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -71.768 SCO3  " "   -3.000       -71.768 SCO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -69.844 SCO1  " "   -3.000       -69.844 SCO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -67.699 SCO2  " "   -3.000       -67.699 SCO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.147 FSO1  " "   -3.000       -24.147 FSO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 ADCREAD:adcread1\|result_valid  " "    0.431         0.000 ADCREAD:adcread1\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 ADCREAD:adcread2\|result_valid  " "    0.431         0.000 ADCREAD:adcread2\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 ADCREAD:adcread4\|result_valid  " "    0.433         0.000 ADCREAD:adcread4\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442         0.000 ADCREAD:adcread3\|result_valid  " "    0.442         0.000 ADCREAD:adcread3\|result_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.296         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\]  " "    2.296         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.477         0.000 clock  " "    9.477         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.297         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   12.297         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   62.268         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   62.268         0.000 pll\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1404135477201 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1404135478348 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1404135478349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404135478577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 15:37:58 2014 " "Processing ended: Mon Jun 30 15:37:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404135478577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404135478577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404135478577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404135478577 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus II Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1404135479350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1404135969811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1404135969811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 30 15:46:09 2014 " "Processing started: Mon Jun 30 15:46:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1404135969811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1404135969811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp master -c master --netlist_type=sgate " "Command: quartus_rpp master -c master --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1404135969811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1404135970114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 30 15:46:10 2014 " "Processing ended: Mon Jun 30 15:46:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1404135970114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1404135970114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1404135970114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1404135970114 ""}
