Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Sep  7 16:26:24 2018
| Host         : guan-X450LN running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file zedboard_base_wrapper_utilization_placed.rpt -pb zedboard_base_wrapper_utilization_placed.pb
| Design       : zedboard_base_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4487 |     0 |    274080 |  1.64 |
|   LUT as Logic             | 3991 |     0 |    274080 |  1.46 |
|   LUT as Memory            |  496 |     0 |    144000 |  0.34 |
|     LUT as Distributed RAM |  360 |     0 |           |       |
|     LUT as Shift Register  |  136 |     0 |           |       |
| CLB Registers              | 6372 |     0 |    548160 |  1.16 |
|   Register as Flip Flop    | 6372 |     0 |    548160 |  1.16 |
|   Register as Latch        |    0 |     0 |    548160 |  0.00 |
| CARRY8                     |   62 |     0 |     34260 |  0.18 |
| F7 Muxes                   |    6 |     0 |    137040 | <0.01 |
| F8 Muxes                   |    0 |     0 |     68520 |  0.00 |
| F9 Muxes                   |    0 |     0 |     34260 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 175   |          Yes |         Set |            - |
| 5993  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  991 |     0 |     34260 |  2.89 |
|   CLBL                                    |  499 |     0 |           |       |
|   CLBM                                    |  492 |     0 |           |       |
| LUT as Logic                              | 3991 |     0 |    274080 |  1.46 |
|   using O5 output only                    |  148 |       |           |       |
|   using O6 output only                    | 2702 |       |           |       |
|   using O5 and O6                         | 1141 |       |           |       |
| LUT as Memory                             |  496 |     0 |    144000 |  0.34 |
|   LUT as Distributed RAM                  |  360 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |  360 |       |           |       |
|   LUT as Shift Register                   |  136 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |  110 |       |           |       |
|     using O5 and O6                       |   26 |       |           |       |
| LUT Flip Flop Pairs                       | 2381 |     0 |    274080 |  0.87 |
|   fully used LUT-FF pairs                 | 1052 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 1281 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1040 |       |           |       |
| Unique Control Sets                       |  279 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   14 |     0 |       912 |  1.54 |
|   RAMB36/FIFO*    |   14 |     0 |       912 |  1.54 |
|     RAMB36E2 only |   14 |       |           |       |
|   RAMB18          |    0 |     0 |      1824 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       404 |  0.50 |
|   BUFGCE             |    1 |     0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5993 |            Register |
| LUT3     | 1585 |                 CLB |
| LUT6     | 1415 |                 CLB |
| LUT5     |  996 |                 CLB |
| RAMD32   |  630 |                 CLB |
| LUT4     |  539 |                 CLB |
| LUT2     |  493 |                 CLB |
| FDSE     |  175 |            Register |
| FDCE     |  138 |            Register |
| LUT1     |  104 |                 CLB |
| RAMS32   |   90 |                 CLB |
| SRL16E   |   84 |                 CLB |
| SRLC32E  |   78 |                 CLB |
| FDPE     |   66 |            Register |
| CARRY8   |   62 |                 CLB |
| RAMB36E2 |   14 |           Block Ram |
| MUXF7    |    6 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| zedboard_base_zynq_ultra_ps_e_0_0 |    1 |
| zedboard_base_xbar_1              |    1 |
| zedboard_base_rst_ps8_0_99M_0     |    1 |
| zedboard_base_ddr_hls_test_0_0    |    1 |
| zedboard_base_axi_smc_1           |    1 |
| zedboard_base_auto_pc_1           |    1 |
| zedboard_base_auto_pc_0           |    1 |
| zedboard_base_auto_ds_1           |    1 |
| zedboard_base_auto_ds_0           |    1 |
+-----------------------------------+------+


