#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan  2 16:58:13 2021
# Process ID: 5198
# Current directory: /home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/fpga/vivado/XC7K
# Command line: vivado -nojournal -log vivado.log -mode batch -source ../knn.tcl -tclargs iob_knn ../../../../hardware/src/iob_knn.v ../../../../hardware/src/circuit.v ../../../../hardware/src/control_unit.v ../../../../hardware/src/top_circuit.v ../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include  DATA_W=32 xc7a35tcpg236-1
# Log file: /home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/fpga/vivado/XC7K/vivado.log
# Journal file: 
#-----------------------------------------------------------
source ../knn.tcl
# set TOP [lindex $argv 0]
# set PART [lindex $argv 4]
# set VSRC [lindex $argv 1]
# set HW_INCLUDE [lindex $argv 2]
# set HW_DEFINE [lindex $argv 3]
# puts $VSRC
../../../../hardware/src/iob_knn.v ../../../../hardware/src/circuit.v ../../../../hardware/src/control_unit.v ../../../../hardware/src/top_circuit.v
# foreach file [split $VSRC \ ] {
#     puts $file
#     if {$file != "" && $file != " " && $file != "\n"} {
#         read_verilog -sv $file
#     }
# }
../../../../hardware/src/iob_knn.v
../../../../hardware/src/circuit.v
../../../../hardware/src/control_unit.v
../../../../hardware/src/top_circuit.v
# set_property part $PART [current_project]
# synth_design -include_dirs $HW_INCLUDE -verilog_define $HW_DEFINE -part $PART -top $TOP -mode out_of_context -flatten_hierarchy none -verbose
Command: synth_design -include_dirs {../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include} -verilog_define DATA_W=32 -part xc7a35tcpg236-1 -top iob_knn -mode out_of_context -flatten_hierarchy none -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5229 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1618.859 ; gain = 186.645 ; free physical = 163 ; free virtual = 2358
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'iob_knn' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/iob_knn.v:6]
	Parameter ADDR_W bound to: 3 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_circuit' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/top_circuit.v:5]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_insert' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:64]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
	Parameter C bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_distances' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:5]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_distances' (1#1) [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:5]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:42]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter S bound to: 16 - type: integer 
	Parameter N bound to: 10 - type: integer 
	Parameter data_info bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (2#1) [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'nb_list_aux_reg' and it is trimmed from '160' to '128' bits. [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:97]
INFO: [Synth 8-6155] done synthesizing module 'calc_insert' (3#1) [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:64]
WARNING: [Synth 8-689] width (160) of port connection 'nb_list' does not match port width (128) of module 'calc_insert' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/top_circuit.v:53]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/control_unit.v:4]
	Parameter state0 bound to: 0 - type: integer 
	Parameter state1 bound to: 1 - type: integer 
	Parameter state2 bound to: 2 - type: integer 
	Parameter state3 bound to: 3 - type: integer 
	Parameter state4 bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (4#1) [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/control_unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_circuit' (5#1) [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/top_circuit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iob_knn' (6#1) [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/iob_knn.v:6]
WARNING: [Synth 8-3331] design comparator has unconnected port B[7]
WARNING: [Synth 8-3331] design comparator has unconnected port B[6]
WARNING: [Synth 8-3331] design comparator has unconnected port B[5]
WARNING: [Synth 8-3331] design comparator has unconnected port B[4]
WARNING: [Synth 8-3331] design comparator has unconnected port B[3]
WARNING: [Synth 8-3331] design comparator has unconnected port B[2]
WARNING: [Synth 8-3331] design comparator has unconnected port B[1]
WARNING: [Synth 8-3331] design comparator has unconnected port B[0]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[31]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[30]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[29]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[28]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[27]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[26]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[25]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[24]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[23]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[22]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[21]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[20]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[19]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[18]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[17]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[16]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[15]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[14]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[13]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[12]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[11]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[10]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[9]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[8]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[7]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[6]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[5]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[4]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[3]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[2]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[1]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[0]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[31]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[30]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[29]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[28]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[27]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[26]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[25]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[24]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[23]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[22]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[21]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[20]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[19]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[18]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[17]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[16]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[15]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[14]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[13]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[12]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[11]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[10]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[9]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[8]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[7]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[6]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[5]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[4]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[3]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[2]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[1]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[0]
WARNING: [Synth 8-3331] design calc_insert has unconnected port enable[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1680.609 ; gain = 248.395 ; free physical = 215 ; free virtual = 2394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1683.578 ; gain = 251.363 ; free physical = 209 ; free virtual = 2392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1691.582 ; gain = 259.367 ; free physical = 208 ; free virtual = 2391
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'nbregin_reg[3]' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'nbregin_reg[2]' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'nbregin_reg[1]' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'nbregin_reg[0]' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'start_cnt_aux_reg' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/control_unit.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/control_unit.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/control_unit.v:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  state0 |                            00001 |                              000
                  state1 |                            00010 |                              001
                  state2 |                            00100 |                              010
                  state3 |                            01000 |                              011
                  state4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/control_unit.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'en_nb_aux_reg' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/control_unit.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'inc_cnt_aux_reg' [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/control_unit.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1708.496 ; gain = 276.281 ; free physical = 157 ; free virtual = 2353
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component detection 
Module iob_knn 
File: /home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/iob_knn.v 
Found Register "ready_int_reg" of size 1-bit
Found Register "KNN_RESET_reg" of size 1-bit
Found Register "TESTP_reg" of size 32-bit
Found Register "DATAP_REG_reg" of size 32-bit
Found Register "LABEL_REG_reg" of size 8-bit
Found Register "KNN_ENABLE_reg" of size 1-bit
Module comparator 
File: /home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v 
Found Comparator "C0" of operand size {32 Bit, 32 Bit} at Line:59
Module calc_insert 
File: /home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/src/circuit.v 
Found Register "genblk1[3].nbregout_reg[3]" of size 40-bit
Found Register "genblk1[2].nbregout_reg[2]" of size 40-bit
Found Register "genblk1[1].nbregout_reg[1]" of size 40-bit
Found Register "genblk1[0].nbregout_reg[0]" of size 40-bit
Found Comparator "cnt1" of operand size {<const>, 16 Bit} at Line:117
Found Register "dist_out_reg" of size 32-bit
Found Comparator "(null)" of operand size {<const>, 16 Bit} at Line:133
Found Comparator "(null)" of operand size {<const>, 16 Bit} at Line:133
Found Comparator "(null)" of operand size {<const>, 16 Bit} at Line:133
Hierarchical RTL Component report 
Module iob_knn 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module calc_insert 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design comparator has unconnected port B[7]
WARNING: [Synth 8-3331] design comparator has unconnected port B[6]
WARNING: [Synth 8-3331] design comparator has unconnected port B[5]
WARNING: [Synth 8-3331] design comparator has unconnected port B[4]
WARNING: [Synth 8-3331] design comparator has unconnected port B[3]
WARNING: [Synth 8-3331] design comparator has unconnected port B[2]
WARNING: [Synth 8-3331] design comparator has unconnected port B[1]
WARNING: [Synth 8-3331] design comparator has unconnected port B[0]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[31]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[30]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[29]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[28]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[27]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[26]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[25]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[24]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[23]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[22]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[21]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[20]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[19]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[18]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[17]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[16]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[15]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[14]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[13]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[12]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[11]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[10]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[9]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[8]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[7]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[6]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[5]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[4]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[3]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[2]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[1]
WARNING: [Synth 8-3331] design calc_distances has unconnected port test_point[0]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[31]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[30]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[29]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[28]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[27]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[26]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[25]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[24]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[23]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[22]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[21]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[20]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[19]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[18]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[17]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[16]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[15]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[14]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[13]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[12]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[11]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[10]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[9]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[8]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[7]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[6]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[5]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[4]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[3]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[2]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[1]
WARNING: [Synth 8-3331] design calc_distances has unconnected port data_point[0]
WARNING: [Synth 8-3331] design calc_insert has unconnected port enable[0]
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][39]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][38]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][37]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][36]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][35]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][34]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][33]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][32]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][31]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][30]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][29]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][28]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][27]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][26]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][25]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][24]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][23]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][22]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][21]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][20]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][19]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][18]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][17]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][16]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][15]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][14]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][13]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][12]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][11]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][10]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][9]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][8]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][7]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][6]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][5]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][4]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][3]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][2]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][1]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[3][0]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][39]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][38]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][37]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][36]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][35]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][34]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][33]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][32]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][31]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][30]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][29]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][28]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][27]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][26]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][25]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][24]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][23]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][22]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][21]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][20]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][19]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][18]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][17]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][16]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][15]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][14]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][13]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][12]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][11]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][10]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][9]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][8]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][7]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][6]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][5]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][4]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][3]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][2]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][1]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[2][0]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][39]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][38]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][37]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][36]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][35]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][34]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][33]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][32]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][31]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][30]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][29]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][28]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][27]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][26]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][25]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][24]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][23]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][22]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][21]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][20]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][19]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][18]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][17]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][16]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][15]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][14]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][13]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][12]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][11]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][10]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][9]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][8]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][7]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][6]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][5]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][4]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][3]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][2]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][1]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[1][0]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][39]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][38]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][37]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][36]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][35]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][34]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][33]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][32]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][31]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][30]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][29]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][28]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][27]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][26]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][25]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][24]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][23]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][22]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][21]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][20]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][19]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][18]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][17]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][16]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][15]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][14]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][13]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][12]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][11]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][10]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][9]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][8]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][7]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][6]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][5]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][4]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][3]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][2]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][1]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (nbregin_reg[0][0]) is unused and will be removed from module calc_insert.
WARNING: [Synth 8-3332] Sequential element (start_cnt_aux_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_current_state_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_current_state_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_current_state_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_current_state_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_current_state_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[4]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[3]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[2]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[1]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (en_nb_aux_reg[0]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (inc_cnt_aux_reg[0]) is unused and will be removed from module control_unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1815.934 ; gain = 383.719 ; free physical = 113 ; free virtual = 2188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1815.934 ; gain = 383.719 ; free physical = 120 ; free virtual = 2186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1815.934 ; gain = 383.719 ; free physical = 113 ; free virtual = 2186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1815.934 ; gain = 383.719 ; free physical = 131 ; free virtual = 2187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1815.934 ; gain = 383.719 ; free physical = 131 ; free virtual = 2187
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1815.934 ; gain = 383.719 ; free physical = 131 ; free virtual = 2187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |FDCE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1815.934 ; gain = 383.719 ; free physical = 131 ; free virtual = 2187
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 331 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1815.934 ; gain = 383.719 ; free physical = 133 ; free virtual = 2189
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1815.941 ; gain = 383.719 ; free physical = 133 ; free virtual = 2189
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1830.809 ; gain = 0.000 ; free physical = 194 ; free virtual = 2255
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.465 ; gain = 0.000 ; free physical = 112 ; free virtual = 2171
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 331 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1905.465 ; gain = 473.324 ; free physical = 245 ; free virtual = 2306
# read_xdc ../knn.xdc
Parsing XDC File [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/fpga/vivado/knn.xdc]
Finished Parsing XDC File [/home/laisa/Documents/new_knn/iob-soc-knn/submodules/KNN/hardware/fpga/vivado/knn.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1937.480 ; gain = 32.016 ; free physical = 241 ; free virtual = 2301

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 414663d5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2202.527 ; gain = 265.047 ; free physical = 104 ; free virtual = 1929

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 414663d5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 126 ; free virtual = 1791
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 414663d5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 126 ; free virtual = 1791
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 414663d5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 126 ; free virtual = 1791
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 414663d5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 126 ; free virtual = 1791
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 414663d5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 126 ; free virtual = 1791
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 414663d5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 126 ; free virtual = 1791
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 126 ; free virtual = 1792
Ending Logic Optimization Task | Checksum: 414663d5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 126 ; free virtual = 1791

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 414663d5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 124 ; free virtual = 1791

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 414663d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 124 ; free virtual = 1791

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 124 ; free virtual = 1791
Ending Netlist Obfuscation Task | Checksum: 414663d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.527 ; gain = 0.000 ; free physical = 124 ; free virtual = 1791
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2333.527 ; gain = 428.062 ; free physical = 124 ; free virtual = 1791
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.324 ; gain = 0.000 ; free physical = 113 ; free virtual = 1788
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2390.324 ; gain = 0.000 ; free physical = 113 ; free virtual = 1788
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.324 ; gain = 0.000 ; free physical = 113 ; free virtual = 1789

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2390.324 ; gain = 0.000 ; free physical = 106 ; free virtual = 1785

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14d8fa13

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 115 ; free virtual = 1787

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14d8fa13

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 115 ; free virtual = 1787
Phase 1 Placer Initialization | Checksum: 14d8fa13

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 114 ; free virtual = 1787

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14d8fa13

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 112 ; free virtual = 1786

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 14d8fa13

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 114 ; free virtual = 1776
Phase 2 Global Placement | Checksum: 14d8fa13

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 114 ; free virtual = 1776

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d8fa13

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 113 ; free virtual = 1776

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 3928f694

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 110 ; free virtual = 1776

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ac128ebf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 110 ; free virtual = 1776

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ac128ebf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 110 ; free virtual = 1776

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16b4327d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 105 ; free virtual = 1775

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16b4327d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 105 ; free virtual = 1775

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16b4327d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 105 ; free virtual = 1775
Phase 3 Detail Placement | Checksum: 16b4327d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 105 ; free virtual = 1775

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 16b4327d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 105 ; free virtual = 1775

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b4327d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 104 ; free virtual = 1775

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16b4327d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 104 ; free virtual = 1775

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.336 ; gain = 0.000 ; free physical = 104 ; free virtual = 1775
Phase 4.4 Final Placement Cleanup | Checksum: 16b4327d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 104 ; free virtual = 1775
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16b4327d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 104 ; free virtual = 1775
Ending Placer Task | Checksum: f06d0da9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2414.336 ; gain = 24.012 ; free physical = 104 ; free virtual = 1775
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f06d0da9 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk[0]" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "valid[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 10e43c221

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2484.922 ; gain = 59.676 ; free physical = 113 ; free virtual = 1663
Post Restoration Checksum: NetGraph: c79c68f4 NumContArr: 46a7592d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 10e43c221

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2520.668 ; gain = 95.422 ; free physical = 105 ; free virtual = 1657

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10e43c221

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2520.668 ; gain = 95.422 ; free physical = 103 ; free virtual = 1641

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10e43c221

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2520.668 ; gain = 95.422 ; free physical = 102 ; free virtual = 1643

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 10e43c221

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2520.668 ; gain = 95.422 ; free physical = 112 ; free virtual = 1642
Phase 2.4 Timing Verification | Checksum: 10e43c221

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2520.668 ; gain = 95.422 ; free physical = 112 ; free virtual = 1642
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 10e43c221

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2522.676 ; gain = 97.430 ; free physical = 111 ; free virtual = 1642

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 10e43c221

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2522.676 ; gain = 97.430 ; free physical = 110 ; free virtual = 1639

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 10e43c221

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2522.676 ; gain = 97.430 ; free physical = 114 ; free virtual = 1639
Phase 2 Router Initialization | Checksum: 10e43c221

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2522.676 ; gain = 97.430 ; free physical = 116 ; free virtual = 1639

Phase 3 Post Router Timing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 10e43c221

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2522.676 ; gain = 97.430 ; free physical = 117 ; free virtual = 1639
Phase 3 Post Router Timing | Checksum: 10e43c221

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2522.676 ; gain = 97.430 ; free physical = 117 ; free virtual = 1639
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2522.676 ; gain = 97.430 ; free physical = 126 ; free virtual = 1657

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2522.676 ; gain = 108.340 ; free physical = 125 ; free virtual = 1658
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jan  2 17:00:23 2021
| Host         : laisa-ThinkPad-E560 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_utilization
| Design       : iob_knn
| Device       : 7a35tcpg236-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |    1 |     0 |     20800 | <0.01 |
|   LUT as Logic          |    1 |     0 |     20800 | <0.01 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         |    1 |     0 |     41600 | <0.01 |
|   Register as Flip Flop |    1 |     0 |     41600 | <0.01 |
|   Register as Latch     |    0 |     0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 1     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |    1 |     0 |      8150 |  0.01 |
|   SLICEL                                   |    1 |     0 |           |       |
|   SLICEM                                   |    0 |     0 |           |       |
| LUT as Logic                               |    1 |     0 |     20800 | <0.01 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |    1 |       |           |       |
|   using O5 and O6                          |    0 |       |           |       |
| LUT as Memory                              |    0 |     0 |      9600 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |    1 |     0 |     41600 | <0.01 |
|   Register driven from within the Slice    |    0 |       |           |       |
|   Register driven from outside the Slice   |    1 |       |           |       |
|     LUT in front of the register is unused |    0 |       |           |       |
|     LUT in front of the register is used   |    1 |       |           |       |
| Unique Control Sets                        |    1 |       |      8150 |  0.01 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        90 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       106 |  0.00 |
| Bonded IPADs                |    0 |     0 |        10 |  0.00 |
| Bonded OPADs                |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       104 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         2 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       106 |  0.00 |
| OLOGIC                      |    0 |     0 |       106 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT3     |    1 |                 LUT |
| FDCE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jan  2 17:00:23 2021
| Host         : laisa-ThinkPad-E560 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing
| Design       : iob_knn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            ready_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst[0] (IN)
                         net (fo=0)                   0.973     0.973    rst[0]
    SLICE_X36Y75         FDCE                                         f  ready_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.924     0.924    clk[0]
    SLICE_X36Y75         FDCE                                         r  ready_int_reg[0]/C




# report_clocks
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jan  2 17:00:24 2021
| Host         : laisa-ThinkPad-E560 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_clocks
| Design       : iob_knn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock  Period(ns)  Waveform(ns)   Attributes  Sources
clk    10.000      {0.000 5.000}  P           {clk[0]}


====================================================
Generated Clocks
====================================================



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


# write_edif -force $TOP.edif
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.676 ; gain = 0.000 ; free physical = 116 ; free virtual = 1656
# set TOP_STUB $TOP
# append TOP_STUB "_stub"
# write_verilog -force -mode synth_stub $TOP_STUB.v
INFO: [Common 17-206] Exiting Vivado at Sat Jan  2 17:00:24 2021...
