// Seed: 2415661478
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output uwire id_2,
    input wire id_3,
    input wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    output wor id_9,
    input uwire id_10
    , id_15,
    output wire id_11,
    input wand id_12,
    output tri0 id_13
);
  xor (id_2, id_0, id_5, id_7, id_12, id_8, id_3, id_6, id_15, id_10);
  module_0(
      id_15, id_15, id_15, id_15, id_15, id_15
  );
endmodule
