# review-2
This project implements and compares Exact and Approximate 3Ã—3 convolution architectures using Verilog HDL. The design focuses on achieving low-power, hardware-efficient image processing, making it suitable for embedded systems, IoT devices, and edge-AI applications.
