#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa43a406780 .scope module, "ripplecounter_tb" "ripplecounter_tb" 2 4;
 .timescale -9 -10;
v0x7fa43a4185e0_0 .var "CP", 0 0;
v0x7fa43a418670_0 .net "Q0", 0 0, v0x7fa43a416ee0_0;  1 drivers
v0x7fa43a418700_0 .net "Q1", 0 0, v0x7fa43a417440_0;  1 drivers
v0x7fa43a418790_0 .net "Q2", 0 0, v0x7fa43a4179b0_0;  1 drivers
v0x7fa43a418820_0 .net "Q3", 0 0, v0x7fa43a417f20_0;  1 drivers
v0x7fa43a418930_0 .var "Rd", 0 0;
S_0x7fa43a4068e0 .scope module, "counter1" "ripplecounter" 2 7, 3 1 0, S_0x7fa43a406780;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "Q0"
    .port_info 1 /OUTPUT 1 "Q1"
    .port_info 2 /OUTPUT 1 "Q2"
    .port_info 3 /OUTPUT 1 "Q3"
    .port_info 4 /INPUT 1 "CP"
    .port_info 5 /INPUT 1 "Rd"
L_0x7fa43a4189c0 .functor NOT 1, v0x7fa43a416ee0_0, C4<0>, C4<0>, C4<0>;
L_0x7fa43a418ab0 .functor NOT 1, v0x7fa43a417440_0, C4<0>, C4<0>, C4<0>;
L_0x7fa43a418ba0 .functor NOT 1, v0x7fa43a4179b0_0, C4<0>, C4<0>, C4<0>;
L_0x7fa43a418c90 .functor NOT 1, v0x7fa43a417f20_0, C4<0>, C4<0>, C4<0>;
v0x7fa43a4180c0_0 .net "CP", 0 0, v0x7fa43a4185e0_0;  1 drivers
v0x7fa43a418160_0 .net "Q0", 0 0, v0x7fa43a416ee0_0;  alias, 1 drivers
v0x7fa43a418230_0 .net "Q1", 0 0, v0x7fa43a417440_0;  alias, 1 drivers
v0x7fa43a418300_0 .net "Q2", 0 0, v0x7fa43a4179b0_0;  alias, 1 drivers
v0x7fa43a4183d0_0 .net "Q3", 0 0, v0x7fa43a417f20_0;  alias, 1 drivers
v0x7fa43a4184a0_0 .net "Rd", 0 0, v0x7fa43a418930_0;  1 drivers
S_0x7fa43a406b50 .scope module, "FF0" "D_FF" 3 4, 3 10 0, S_0x7fa43a4068e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "CP"
    .port_info 3 /INPUT 1 "Rd"
v0x7fa43a406d90_0 .net "CP", 0 0, v0x7fa43a4185e0_0;  alias, 1 drivers
v0x7fa43a416e40_0 .net "D", 0 0, L_0x7fa43a4189c0;  1 drivers
v0x7fa43a416ee0_0 .var "Q", 0 0;
v0x7fa43a416f90_0 .net "Rd", 0 0, v0x7fa43a418930_0;  alias, 1 drivers
E_0x7fa43a406d60/0 .event negedge, v0x7fa43a416f90_0;
E_0x7fa43a406d60/1 .event posedge, v0x7fa43a406d90_0;
E_0x7fa43a406d60 .event/or E_0x7fa43a406d60/0, E_0x7fa43a406d60/1;
S_0x7fa43a417090 .scope module, "FF1" "D_FF" 3 5, 3 10 0, S_0x7fa43a4068e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "CP"
    .port_info 3 /INPUT 1 "Rd"
v0x7fa43a4172f0_0 .net "CP", 0 0, v0x7fa43a416ee0_0;  alias, 1 drivers
v0x7fa43a4173b0_0 .net "D", 0 0, L_0x7fa43a418ab0;  1 drivers
v0x7fa43a417440_0 .var "Q", 0 0;
v0x7fa43a4174f0_0 .net "Rd", 0 0, v0x7fa43a418930_0;  alias, 1 drivers
E_0x7fa43a4172b0/0 .event negedge, v0x7fa43a416f90_0;
E_0x7fa43a4172b0/1 .event posedge, v0x7fa43a416ee0_0;
E_0x7fa43a4172b0 .event/or E_0x7fa43a4172b0/0, E_0x7fa43a4172b0/1;
S_0x7fa43a4175f0 .scope module, "FF2" "D_FF" 3 6, 3 10 0, S_0x7fa43a4068e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "CP"
    .port_info 3 /INPUT 1 "Rd"
v0x7fa43a417860_0 .net "CP", 0 0, v0x7fa43a417440_0;  alias, 1 drivers
v0x7fa43a417920_0 .net "D", 0 0, L_0x7fa43a418ba0;  1 drivers
v0x7fa43a4179b0_0 .var "Q", 0 0;
v0x7fa43a417a60_0 .net "Rd", 0 0, v0x7fa43a418930_0;  alias, 1 drivers
E_0x7fa43a417820/0 .event negedge, v0x7fa43a416f90_0;
E_0x7fa43a417820/1 .event posedge, v0x7fa43a417440_0;
E_0x7fa43a417820 .event/or E_0x7fa43a417820/0, E_0x7fa43a417820/1;
S_0x7fa43a417b70 .scope module, "FF3" "D_FF" 3 7, 3 10 0, S_0x7fa43a4068e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /INPUT 1 "CP"
    .port_info 3 /INPUT 1 "Rd"
v0x7fa43a417dd0_0 .net "CP", 0 0, v0x7fa43a4179b0_0;  alias, 1 drivers
v0x7fa43a417e90_0 .net "D", 0 0, L_0x7fa43a418c90;  1 drivers
v0x7fa43a417f20_0 .var "Q", 0 0;
v0x7fa43a417fd0_0 .net "Rd", 0 0, v0x7fa43a418930_0;  alias, 1 drivers
E_0x7fa43a417d80/0 .event negedge, v0x7fa43a416f90_0;
E_0x7fa43a417d80/1 .event posedge, v0x7fa43a4179b0_0;
E_0x7fa43a417d80 .event/or E_0x7fa43a417d80/0, E_0x7fa43a417d80/1;
    .scope S_0x7fa43a406b50;
T_0 ;
    %wait E_0x7fa43a406d60;
    %load/vec4 v0x7fa43a416f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa43a416ee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa43a416e40_0;
    %assign/vec4 v0x7fa43a416ee0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa43a417090;
T_1 ;
    %wait E_0x7fa43a4172b0;
    %load/vec4 v0x7fa43a4174f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa43a417440_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa43a4173b0_0;
    %assign/vec4 v0x7fa43a417440_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa43a4175f0;
T_2 ;
    %wait E_0x7fa43a417820;
    %load/vec4 v0x7fa43a417a60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa43a4179b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa43a417920_0;
    %assign/vec4 v0x7fa43a4179b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa43a417b70;
T_3 ;
    %wait E_0x7fa43a417d80;
    %load/vec4 v0x7fa43a417fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa43a417f20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa43a417e90_0;
    %assign/vec4 v0x7fa43a417f20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa43a406780;
T_4 ;
    %vpi_call 2 9 "$dumpfile", "ripplecounter.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa43a406780 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa43a418930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43a4185e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43a418930_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa43a418930_0, 0, 1;
    %delay 280, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fa43a406780;
T_5 ;
    %delay 20, 0;
    %load/vec4 v0x7fa43a4185e0_0;
    %inv;
    %store/vec4 v0x7fa43a4185e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/Users/Kelizai/Desktop/Coding/Verilog/ripplecounter/ripplecounter_tb.vt";
    "./ripplecounter.v";
