# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Modified modelsim.ini
# Modified modelsim.ini
vsim -gui work.runninglight_tb(testbench) -voptargs=+acc
# vsim -gui work.runninglight_tb(testbench) -voptargs="+acc" 
# Start time: 13:36:35 on Nov 17,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.runninglight_tb(testbench)#1
# Loading work.runninglight(twoprocesshandmade)#1
# Loading work.runninglight(twoprocesswithcase)#1
# Loading work.runninglight(oneprocesswithcase)#1
add wave -position end  sim:/runninglight_tb/Clk
add wave -position end  sim:/runninglight_tb/State_Hand
add wave -position end  sim:/runninglight_tb/State_Case1P
add wave -position end  sim:/runninglight_tb/State_Case2P
add wave -position end  sim:/runninglight_tb/nResetAsync
run
run
run
run
run
run
run
# End time: 13:44:11 on Nov 17,2025, Elapsed time: 0:07:36
# Errors: 0, Warnings: 0
