INFO: [VRFC 10-2263] Analyzing Verilog file "D:/competition/competition.sim/sim_1/synth/func/xsim/picture_fangz_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Img_Processor
INFO: [VRFC 10-311] analyzing module Mean_Filter
INFO: [VRFC 10-311] analyzing module RGB_YCBCR
INFO: [VRFC 10-311] analyzing module Shift_RAM_3X3
INFO: [VRFC 10-311] analyzing module Shift_RAM_3X3_8bit
INFO: [VRFC 10-311] analyzing module picture_show
INFO: [VRFC 10-311] analyzing module vga_rom
INFO: [VRFC 10-311] analyzing module Shift_RAM_3X3_8bit_c_shift_ram_v12_0_12
INFO: [VRFC 10-311] analyzing module vga_rom_bindec
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module vga_rom_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module Shift_RAM_3X3_8bit_c_shift_ram_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module Shift_RAM_3X3_8bit_c_shift_ram_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/competition/competition.srcs/sim_1/new/picture_fangz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picture_fangz
