(module r-sil_9 (layer F.Cu) (tedit 63309D71)
  (descr "R-net, sil package, 9pin")
  (tags "CONN DEV")
  (fp_text reference RN? (at 0 -2.2) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.2)))
  )
  (fp_text value r-sil_9 (at 0 2.2) (layer F.SilkS) hide
    (effects (font (size 1 1) (thickness 0.2)))
  )
  (fp_line (start -11.43 1.27) (end -11.43 -1.27) (layer F.SilkS) (width 0.3048))
  (fp_line (start 11.43 1.27) (end -11.43 1.27) (layer F.SilkS) (width 0.3048))
  (fp_line (start 11.43 -1.27) (end 11.43 1.27) (layer F.SilkS) (width 0.3048))
  (fp_line (start -11.43 -1.27) (end 11.43 -1.27) (layer F.SilkS) (width 0.3048))
  (fp_line (start -8.89 -1.27) (end -8.89 1.27) (layer F.SilkS) (width 0.3048))
  (pad 1 thru_hole rect (at -10.16 0) (size 1.5 2.2) (drill 0.8) (layers *.Cu *.Mask))
  (pad 2 thru_hole oval (at -7.62 0) (size 1.5 2.2) (drill 0.8) (layers *.Cu *.Mask))
  (pad 3 thru_hole oval (at -5.08 0) (size 1.5 2.2) (drill 0.8) (layers *.Cu *.Mask))
  (pad 4 thru_hole oval (at -2.54 0) (size 1.5 2.2) (drill 0.8) (layers *.Cu *.Mask))
  (pad 5 thru_hole oval (at 0 0) (size 1.5 2.2) (drill 0.8) (layers *.Cu *.Mask))
  (pad 6 thru_hole oval (at 2.54 0) (size 1.5 2.2) (drill 0.8) (layers *.Cu *.Mask))
  (pad 7 thru_hole oval (at 5.08 0) (size 1.5 2.2) (drill 0.8) (layers *.Cu *.Mask))
  (pad 8 thru_hole oval (at 7.62 0) (size 1.5 2.2) (drill 0.8) (layers *.Cu *.Mask))
  (pad 9 thru_hole oval (at 10.16 0) (size 1.5 2.2) (drill 0.8) (layers *.Cu *.Mask))
  (model walter/pth_resistors.3dshapes/r-sil_9.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
