#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Feb  7 13:13:11 2024
# Process ID: 27166
# Current directory: /h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier
# Command line: vivado
# Log file: /h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/vivado.log
# Journal file: /h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/vivado.jou
# Running On: ylva.fransg.eit.lth.se, OS: Linux, CPU Frequency: 3999.938 MHz, CPU Physical cores: 6, Host memory: 16611 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /usr/local-eit/cad2/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.xpr
INFO: [Project 1-313] Project file moved from 'D:/MASTERS/LUND UNIVERSITY/STUDY/Semester-2/Period 3/ICP-1/Matix_multiplier/Matrix_multiplier' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/Matrix_multiplier/Matrix_multiplier.gen/sources_1', nor could it be found using path '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_nmultiplier_work/Matrix_multiplier/D:/MASTERS/LUND UNIVERSITY/STUDY/Semester-2/Period 3/ICP-1/Matix_multiplier/Matrix_multiplier/Matrix_multiplier.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name FeatureSet
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2023) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2023) not recognized by Vivado. 

WARNING: [Project 1-231] Project 'Matrix_multiplier.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local-eit/cad2/xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
save_project_as Matrix_multiplier_work4 /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4 -force
set_property is_enabled true [get_files  /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/sram_wrapper.vhd]
set_property is_enabled true [get_files  /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: ST_SPHDL_1216x32m16_bL
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
ERROR: [Synth 8-2841] use of undefined macro suppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:69]
ERROR: [Synth 8-2841] use of undefined macro enable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:70]
ERROR: [Synth 8-2841] use of undefined macro disable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3031]
ERROR: [Synth 8-2841] use of undefined macro nosuppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3032]
Failed to read verilog '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: ST_SPHDL_1216x32m16_bL
ERROR: [Synth 8-2841] use of undefined macro suppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:69]
ERROR: [Synth 8-2841] use of undefined macro enable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:70]
ERROR: [Synth 8-2841] use of undefined macro disable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3031]
ERROR: [Synth 8-2841] use of undefined macro nosuppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3032]
Failed to read verilog '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v'
0 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property is_enabled false [get_files  /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/sram_wrapper.vhd]
set_property is_enabled false [get_files  /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: RAM_controller
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8236.242 ; gain = 0.000 ; free physical = 1148 ; free virtual = 25195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAM_controller' [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:34]
WARNING: [Synth 8-614] signal 'mu_1_2' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:98]
WARNING: [Synth 8-614] signal 'mu_3_4' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:98]
WARNING: [Synth 8-614] signal 'MU_1_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:98]
WARNING: [Synth 8-614] signal 'MU_2_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:98]
WARNING: [Synth 8-614] signal 'MU_3_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:98]
WARNING: [Synth 8-614] signal 'MU_4_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:98]
WARNING: [Synth 8-614] signal 'data_out' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element data_in_reg was removed.  [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element RY_reg was removed.  [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:84]
WARNING: [Synth 8-3848] Net ready_to_start in module/entity RAM_controller does not have driver. [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RAM_controller' (1#1) [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:34]
WARNING: [Synth 8-7129] Port ready_to_start in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port load in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_ram in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mul_en in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[0] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[0] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[0] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[0] in module RAM_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 8236.242 ; gain = 0.000 ; free physical = 1196 ; free virtual = 25245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8236.242 ; gain = 0.000 ; free physical = 1217 ; free virtual = 25266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8236.242 ; gain = 0.000 ; free physical = 1217 ; free virtual = 25266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8236.242 ; gain = 0.000 ; free physical = 1208 ; free virtual = 25257
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8317.055 ; gain = 0.000 ; free physical = 1124 ; free virtual = 25182
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 8368.680 ; gain = 132.438 ; free physical = 1027 ; free virtual = 25090
4 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 8368.680 ; gain = 149.449 ; free physical = 1019 ; free virtual = 25090
set_property is_enabled true [get_files  /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/sram_wrapper.vhd]
set_property is_enabled true [get_files  /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ram_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ST_SPHDL_160x32m8_L_main
INFO: [VRFC 10-311] analyzing module ST_SPHDL_160x32m8_L_OPschlr
INFO: [VRFC 10-311] analyzing module ST_SPHDL_160x32m8_L
INFO: [VRFC 10-2458] undeclared symbol CS, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:2272]
INFO: [VRFC 10-2458] undeclared symbol TBYPASSN, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:2275]
INFO: [VRFC 10-2458] undeclared symbol WE, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:2276]
INFO: [VRFC 10-2458] undeclared symbol CSWE, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:2278]
INFO: [VRFC 10-2458] undeclared symbol CSWEN, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:2281]
INFO: [VRFC 10-2458] undeclared symbol ICRYint, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3015]
INFO: [VRFC 10-311] analyzing module ST_SPHDL_1216x32m16_bL_main
INFO: [VRFC 10-311] analyzing module ST_SPHDL_1216x32m16_bL_OPschlr
INFO: [VRFC 10-311] analyzing module ST_SPHDL_1216x32m16_bL
INFO: [VRFC 10-2458] undeclared symbol CS, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:5309]
INFO: [VRFC 10-2458] undeclared symbol TBYPASSN, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:5312]
INFO: [VRFC 10-2458] undeclared symbol WE, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:5313]
INFO: [VRFC 10-2458] undeclared symbol CSWE, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:5315]
INFO: [VRFC 10-2458] undeclared symbol CSWEN, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:5318]
INFO: [VRFC 10-2458] undeclared symbol ICRYint, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:6579]
INFO: [VRFC 10-311] analyzing module ST_SPHDL_160x64m8_L_main
INFO: [VRFC 10-311] analyzing module ST_SPHDL_160x64m8_L_OPschlr
INFO: [VRFC 10-311] analyzing module ST_SPHDL_160x64m8_L
INFO: [VRFC 10-2458] undeclared symbol CS, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:9160]
INFO: [VRFC 10-2458] undeclared symbol TBYPASSN, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:9163]
INFO: [VRFC 10-2458] undeclared symbol WE, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:9164]
INFO: [VRFC 10-2458] undeclared symbol CSWE, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:9166]
INFO: [VRFC 10-2458] undeclared symbol CSWEN, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:9169]
INFO: [VRFC 10-2458] undeclared symbol ICRYint, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:10479]
INFO: [VRFC 10-311] analyzing module ST_SPHDL_640x32m16_L_main
INFO: [VRFC 10-311] analyzing module ST_SPHDL_640x32m16_L_OPschlr
INFO: [VRFC 10-311] analyzing module ST_SPHDL_640x32m16_L
INFO: [VRFC 10-2458] undeclared symbol CS, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:12740]
INFO: [VRFC 10-2458] undeclared symbol TBYPASSN, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:12743]
INFO: [VRFC 10-2458] undeclared symbol WE, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:12744]
INFO: [VRFC 10-2458] undeclared symbol CSWE, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:12746]
INFO: [VRFC 10-2458] undeclared symbol CSWEN, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:12749]
INFO: [VRFC 10-2458] undeclared symbol ICRYint, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:13491]
INFO: [VRFC 10-311] analyzing module ST_SPHDL_160x64m8_bL_main
INFO: [VRFC 10-311] analyzing module ST_SPHDL_160x64m8_bL_OPschlr
INFO: [VRFC 10-311] analyzing module ST_SPHDL_160x64m8_bL
INFO: [VRFC 10-2458] undeclared symbol CS, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:16105]
INFO: [VRFC 10-2458] undeclared symbol TBYPASSN, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:16108]
INFO: [VRFC 10-2458] undeclared symbol WE, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:16109]
INFO: [VRFC 10-2458] undeclared symbol CSWE, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:16111]
INFO: [VRFC 10-2458] undeclared symbol CSWEN, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:16114]
INFO: [VRFC 10-2458] undeclared symbol ICRYint, assumed default net type wire [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:18451]
INFO: [VRFC 10-2263] Analyzing Verilog file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/sram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sram_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ram_test_behav -key {Behavioral:sim_1:Functional:ram_test} -tclbatch {ram_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source ram_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ram_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 8501.922 ; gain = 18.961 ; free physical = 907 ; free virtual = 24980
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/usr/local-eit/cad2/xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'ram_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
ERROR: [VRFC 10-3353] formal port 'mul_en' has no actual or default value [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd:41]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
ERROR: [VRFC 10-3353] formal port 'mul_en' has no actual or default value [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd:41]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8660.996 ; gain = 0.000 ; free physical = 875 ; free virtual = 24962
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8660.996 ; gain = 0.000 ; free physical = 850 ; free virtual = 24938
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
ERROR: [VRFC 10-1491] unexpected EOF [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd:69]
INFO: [VRFC 10-3070] VHDL file '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
ERROR: [VRFC 10-1491] unexpected EOF [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd:69]
INFO: [VRFC 10-3070] VHDL file '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8682.000 ; gain = 0.000 ; free physical = 863 ; free virtual = 24939
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8722.020 ; gain = 0.000 ; free physical = 833 ; free virtual = 24921
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8727.020 ; gain = 0.000 ; free physical = 837 ; free virtual = 24915
run 10 us
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 1785 ns  Iteration: 10000
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 275 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8741.039 ; gain = 0.000 ; free physical = 765 ; free virtual = 24850
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 275 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8741.039 ; gain = 0.000 ; free physical = 747 ; free virtual = 24828
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 275 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8770.051 ; gain = 0.000 ; free physical = 783 ; free virtual = 24858
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 275 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8770.051 ; gain = 0.000 ; free physical = 810 ; free virtual = 24905
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:96]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:32]
INFO: [VRFC 10-3070] VHDL file '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 275 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8858.082 ; gain = 20.812 ; free physical = 646 ; free virtual = 24769
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8898.113 ; gain = 0.000 ; free physical = 741 ; free virtual = 24864
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 275 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8911.105 ; gain = 0.000 ; free physical = 493 ; free virtual = 24674
add_bp {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd} 124
remove_bps -file {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd} -line 124
add_bp {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd} 124
remove_bps -file {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd} -line 124
add_bp {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd} 124
remove_bps -file {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd} -line 124
add_bp {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd} 124
remove_bps -file {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd} -line 124
add_bp {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd} 124
remove_bps -file {/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd} -line 124
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 275 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8911.105 ; gain = 0.000 ; free physical = 523 ; free virtual = 24692
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 275 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8912.105 ; gain = 0.000 ; free physical = 515 ; free virtual = 24689
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 275 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8965.145 ; gain = 0.000 ; free physical = 357 ; free virtual = 24542
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 8965.145 ; gain = 0.000 ; free physical = 384 ; free virtual = 24558
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8976.148 ; gain = 0.000 ; free physical = 499 ; free virtual = 24663
refresh_design
ERROR: [Synth 8-2841] use of undefined macro suppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:69]
ERROR: [Synth 8-2841] use of undefined macro enable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:70]
ERROR: [Synth 8-2841] use of undefined macro disable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3031]
ERROR: [Synth 8-2841] use of undefined macro nosuppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3032]
Failed to read verilog '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2841] use of undefined macro suppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:69]
ERROR: [Synth 8-2841] use of undefined macro enable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:70]
ERROR: [Synth 8-2841] use of undefined macro disable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3031]
ERROR: [Synth 8-2841] use of undefined macro nosuppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3032]
Failed to read verilog '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2841] use of undefined macro suppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:69]
ERROR: [Synth 8-2841] use of undefined macro enable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:70]
ERROR: [Synth 8-2841] use of undefined macro disable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3031]
ERROR: [Synth 8-2841] use of undefined macro nosuppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3032]
Failed to read verilog '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2841] use of undefined macro suppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:69]
ERROR: [Synth 8-2841] use of undefined macro enable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:70]
ERROR: [Synth 8-2841] use of undefined macro disable_portfaults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3031]
ERROR: [Synth 8-2841] use of undefined macro nosuppress_faults [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v:3032]
Failed to read verilog '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9126.895 ; gain = 0.000 ; free physical = 333 ; free virtual = 24504
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9126.895 ; gain = 0.000 ; free physical = 362 ; free virtual = 24522
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9126.895 ; gain = 0.000 ; free physical = 293 ; free virtual = 24459
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9154.898 ; gain = 0.000 ; free physical = 313 ; free virtual = 24480
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9154.898 ; gain = 0.000 ; free physical = 293 ; free virtual = 24455
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9189.914 ; gain = 0.000 ; free physical = 281 ; free virtual = 24449
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9202.922 ; gain = 0.000 ; free physical = 267 ; free virtual = 24451
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9202.922 ; gain = 0.000 ; free physical = 304 ; free virtual = 24472
set_property is_enabled false [get_files  /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/sram_wrapper.vhd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9282.680 ; gain = 9.742 ; free physical = 241 ; free virtual = 24402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAM_controller' [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:32]
WARNING: [Synth 8-614] signal 'mu_1_2' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'mu_3_4' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'MU_1_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'MU_2_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'MU_3_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'MU_4_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'data_out' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element RY_reg was removed.  [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:80]
WARNING: [Synth 8-3848] Net data_out in module/entity RAM_controller does not have driver. [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'RAM_controller' (1#1) [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:32]
WARNING: [Synth 8-7129] Port MU_1_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[0] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[0] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[0] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[0] in module RAM_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9303.695 ; gain = 30.758 ; free physical = 295 ; free virtual = 24456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9321.500 ; gain = 48.562 ; free physical = 298 ; free virtual = 24459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9321.500 ; gain = 48.562 ; free physical = 298 ; free virtual = 24459
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9325.496 ; gain = 0.000 ; free physical = 367 ; free virtual = 24544
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 9327.504 ; gain = 62.570 ; free physical = 320 ; free virtual = 24497
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9369.520 ; gain = 0.000 ; free physical = 254 ; free virtual = 24415
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAM_controller' [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:32]
WARNING: [Synth 8-614] signal 'mu_1_2' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'mu_3_4' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'MU_1_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'MU_2_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'MU_3_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'MU_4_in' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-614] signal 'data_out' is read in the process but is not in the sensitivity list [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element RY_reg was removed.  [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:80]
WARNING: [Synth 8-3848] Net data_out in module/entity RAM_controller does not have driver. [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'RAM_controller' (1#1) [/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd:32]
WARNING: [Synth 8-7129] Port MU_1_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_1_in[0] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_2_in[0] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_3_in[0] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[15] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[14] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[13] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[12] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[11] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[10] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[9] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[8] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[7] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[6] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[5] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[4] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[3] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[2] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[1] in module RAM_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port MU_4_in[0] in module RAM_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9369.520 ; gain = 0.000 ; free physical = 303 ; free virtual = 24465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9369.520 ; gain = 0.000 ; free physical = 305 ; free virtual = 24467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9369.520 ; gain = 0.000 ; free physical = 305 ; free virtual = 24467
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9369.520 ; gain = 0.000 ; free physical = 379 ; free virtual = 24550
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9369.520 ; gain = 40.012 ; free physical = 292 ; free virtual = 24463
set_property is_enabled true [get_files  /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/sram_wrapper.vhd]
set_property is_enabled true [get_files  /h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/SPHD110420.v]
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9405.449 ; gain = 0.000 ; free physical = 305 ; free virtual = 24474
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9405.449 ; gain = 0.000 ; free physical = 247 ; free virtual = 24420
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9423.461 ; gain = 0.000 ; free physical = 254 ; free virtual = 24363
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9450.457 ; gain = 0.000 ; free physical = 278 ; free virtual = 24388
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9460.465 ; gain = 8.000 ; free physical = 307 ; free virtual = 24412
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9479.477 ; gain = 0.000 ; free physical = 319 ; free virtual = 24435
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9492.480 ; gain = 0.000 ; free physical = 300 ; free virtual = 24406
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9500.484 ; gain = 0.000 ; free physical = 316 ; free virtual = 24428
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sim_1/new/ram_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_test'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9508.492 ; gain = 0.000 ; free physical = 317 ; free virtual = 24428
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9525.508 ; gain = 0.000 ; free physical = 259 ; free virtual = 24371
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 9546.520 ; gain = 0.000 ; free physical = 292 ; free virtual = 24367
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9624.551 ; gain = 0.000 ; free physical = 344 ; free virtual = 24412
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9631.562 ; gain = 0.000 ; free physical = 306 ; free virtual = 24349
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 9647.559 ; gain = 0.000 ; free physical = 264 ; free virtual = 24130
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9700.582 ; gain = 0.000 ; free physical = 422 ; free virtual = 24243
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ram_test_vlog.prj
xvhdl --incr --relax -prj ram_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.srcs/sources_1/new/RAM_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_controller'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'ram_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/h/dk/f/ar4013si-s/ICP_VP1/Matrix_multiplier_work4/Matrix_multiplier_work4.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /usr/local-eit/cad2/xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ram_test_behav xil_defaultlib.ram_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_main_default
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L_OPschlr
Compiling module xil_defaultlib.ST_SPHDL_160x32m8_L(Fault_file_n...
Compiling architecture rtl of entity xil_defaultlib.sram_wrapper [sram_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_controller [ram_controller_default]
Compiling architecture bench of entity xil_defaultlib.ram_test
Built simulation snapshot ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011  INFORMATION
***************************************
The Model is Operating in TIMING MODE
Please make sure that SDF is properly annotated otherwise dummy values will be used
                 All Messages are Switched ON
***************************************
Configurable Fault Functionality is OFF
***************************************
ram_test.uut.wrapper.DUT_ST_SPHDL_160x32_mem2011.ST_SPHDL_160x32m8_L_maininst.ReadCycle - 5.00 ns (MSG_ID 008) WARNING: Read Port:  Illegal Value on Address Bus. Memory and Output Corrupted 
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9716.590 ; gain = 0.000 ; free physical = 331 ; free virtual = 24161
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  7 17:15:21 2024...
