INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/3.21adder32x4/3.21adder32x4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/3.21adder32x4/3.21adder32x4.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
