INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Desktop/LFSR/LFSR.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ahmet/Desktop/LFSR/LFSR.srcs/sim_1/new/testhbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr_tb
