# 
# 
# 
# 
# //  Questa Sim-64
# //  Version 10.4e win64 Apr  9 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# vsim -novopt spi_svt_top -do "do runsim.do" 
# Start time: 14:48:04 on Oct 09,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing F:/SPI_PROJECT/SPI/spi_sim/work.spi_svt_top
# Refreshing F:/SPI_PROJECT/SPI/spi_sim/work.spi_svt_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.spi_svt_pkg
# Refreshing F:/SPI_PROJECT/SPI/spi_sim/work.spi_svt_top_sv_unit
# Loading work.spi_svt_top_sv_unit
# Loading work.spi_svt_top
# Loading mtiUvm.questa_uvm_pkg
# Loading C:/questasim64_10.4e/uvm-1.1d\win64\uvm_dpi.dll
# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 14:48:07 on Oct 09,2023
# vlog -reportprogress 300 ../spi_test/spi_svt_pkg.sv "+incdir+../spi_env" "+incdir+../spi_test" ../spi_top/spi_svt_top.sv 
# -- Compiling interface spi_svt_inf
# -- Compiling package spi_svt_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+C:/questasim64_10.4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# ** Warning: ../spi_top/spi_svt_top.sv(10): (vlog-13233) 'spi_svt_top_sv_unit' already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# 
# -- Compiling package spi_svt_top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module spi_svt_top
# -- Importing package spi_svt_pkg
# 
# Top level modules:
# 	spi_svt_top
# End time: 14:48:07 on Oct 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 14:48:08 on Oct 09,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
# vsim -novopt spi_svt_top 
# Start time: 14:48:08 on Oct 09,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# Refreshing F:/SPI_PROJECT/SPI/spi_sim/work.spi_svt_top
# Refreshing F:/SPI_PROJECT/SPI/spi_sim/work.spi_svt_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.spi_svt_pkg
# Refreshing F:/SPI_PROJECT/SPI/spi_sim/work.spi_svt_top_sv_unit
# Loading work.spi_svt_top_sv_unit
# Loading work.spi_svt_top
# Loading mtiUvm.questa_uvm_pkg
# Loading C:/questasim64_10.4e/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test spi_svt_base_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------------
# Name                           Type                              Size  Value
# ----------------------------------------------------------------------------
# uvm_test_top                   spi_svt_base_test                 -     @460 
#   env_h                        spi_svt_env                       -     @473 
#     spi_svt_master_uvc         spi_svt_master_uvc                -     @482 
#       magent_h[0]              spi_svt_master_agent              -     @671 
#         a_mport                uvm_analysis_port                 -     @679 
#         mcov_h                 spi_svt_master_coverage           -     @856 
#           analysis_imp         uvm_analysis_imp                  -     @864 
#         mdrv_h                 spi_svt_master_driver             -     @813 
#           rsp_port             uvm_analysis_port                 -     @830 
#           seq_item_port        uvm_seq_item_pull_port            -     @821 
#         mmon_h                 spi_svt_master_monitor            -     @839 
#           item_collected_port  uvm_analysis_port                 -     @847 
#         mseqr_h                spi_svt_master_sequencer          -     @690 
#           rsp_export           uvm_analysis_export               -     @698 
#           seq_item_export      uvm_seq_item_pull_imp             -     @804 
#           arbitration_queue    array                             0     -    
#           lock_queue           array                             0     -    
#           num_last_reqs        integral                          32    'd1  
#           num_last_rsps        integral                          32    'd1  
#       u_mport                  uvm_analysis_port                 -     @490 
#     spi_svt_scoreboard         spi_svt_scoreboard                -     @516 
#       mmon_imp                 uvm_analysis_imp_spi_svt_mas_mon  -     @524 
#       smon_imp                 uvm_analysis_imp_spi_svt_slv_mon  -     @533 
#     spi_svt_slave_uvc          spi_svt_slave_uvc                 -     @499 
#       sagent_h[0]              spi_svt_slave_agent               -     @884 
#         a_sport                uvm_analysis_port                 -     @892 
#         scov_h                 spi_svt_slave_coverage            -     @1069
#           analysis_imp         uvm_analysis_imp                  -     @1077
#         sdrv_h                 spi_svt_slave_driver              -     @1026
#           rsp_port             uvm_analysis_port                 -     @1043
#           seq_item_port        uvm_seq_item_pull_port            -     @1034
#         smon_h                 spi_svt_slave_monitor             -     @1052
#           item_collected_port  uvm_analysis_port                 -     @1060
#         sseqr_h                spi_svt_slave_sequencer           -     @903 
#           rsp_export           uvm_analysis_export               -     @911 
#           seq_item_export      uvm_seq_item_pull_imp             -     @1017
#           arbitration_queue    array                             0     -    
#           lock_queue           array                             0     -    
#           num_last_reqs        integral                          32    'd1  
#           num_last_rsps        integral                          32    'd1  
#       u_sport                  uvm_analysis_port                 -     @507 
#     vseqr_h                    spi_svt_virtual_sequencer         -     @542 
#       rsp_export               uvm_analysis_export               -     @550 
#       seq_item_export          uvm_seq_item_pull_imp             -     @656 
#       arbitration_queue        array                             0     -    
#       lock_queue               array                             0     -    
#       num_last_reqs            integral                          32    'd1  
#       num_last_rsps            integral                          32    'd1  
# ----------------------------------------------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : C:/questasim64_10.4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 216  Instance: /spi_svt_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 14:48:14 on Oct 09,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 1
