// Automatically generated by PRGA's blackbox library generator
`timescale 1ns/1ps
module {{ module.vpr_model }} (
    input wire clk

    , input wire we
    , input wire [{{ module.ports.waddr|length - 1 }}:0] waddr
    , input wire din

    , input wire [{{ module.ports.raddr|length - 1 }}:0] raddr
    , output reg dout
    );

    reg data [0:{{ 2 ** module.ports.waddr|length - 1 }}];

    always @(posedge clk) begin
        if (we) begin
            data[waddr] <= din;
        end

        dout <= data[raddr];
    end

endmodule
