

================================================================
== Vitis HLS Report for 'compute_pss'
================================================================
* Date:           Thu Jun  2 15:26:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.30 ns|  11.899 ns|     4.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      268|      397|  4.368 us|  6.471 us|  268|  397|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_40_18_s_fu_535  |sqrt_fixed_40_18_s  |        4|        4|  65.200 ns|  65.200 ns|    1|    1|      yes|
        |grp_sqrt_fixed_40_18_s_fu_540  |sqrt_fixed_40_18_s  |        4|        4|  65.200 ns|  65.200 ns|    1|    1|      yes|
        |grp_sqrt_fixed_40_18_s_fu_545  |sqrt_fixed_40_18_s  |        4|        4|  65.200 ns|  65.200 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1   |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_97_2   |      127|      127|         2|          1|          1|   127|       yes|
        |- VITIS_LOOP_107_3  |      128|      128|         2|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1143|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    14|    2160|   19771|    -|
|Memory           |       12|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     381|    -|
|Register         |        -|     -|     512|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|    14|    2672|   21295|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+----+-----+------+-----+
    |            Instance           |        Module        | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------+---------+----+-----+------+-----+
    |mul_23s_31ns_48_1_1_U17        |mul_23s_31ns_48_1_1   |        0|   1|    0|    20|    0|
    |mul_23s_31ns_48_1_1_U18        |mul_23s_31ns_48_1_1   |        0|   1|    0|    20|    0|
    |mul_31ns_14ns_44_1_1_U34       |mul_31ns_14ns_44_1_1  |        0|   1|    0|    20|    0|
    |mul_31ns_14ns_44_1_1_U35       |mul_31ns_14ns_44_1_1  |        0|   1|    0|    20|    0|
    |mul_31ns_14ns_44_1_1_U36       |mul_31ns_14ns_44_1_1  |        0|   1|    0|    20|    0|
    |mul_32s_22s_53_1_1_U20         |mul_32s_22s_53_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_22s_53_1_1_U22         |mul_32s_22s_53_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_22s_53_1_1_U23         |mul_32s_22s_53_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_22s_53_1_1_U25         |mul_32s_22s_53_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_22s_53_1_1_U26         |mul_32s_22s_53_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_23s_54_1_1_U19         |mul_32s_23s_54_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_32s_50_1_1_U28         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_32s_32s_50_1_1_U29         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_32s_32s_50_1_1_U30         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_32s_32s_50_1_1_U31         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_32s_32s_50_1_1_U32         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_32s_32s_50_1_1_U33         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_33s_23s_55_1_1_U21         |mul_33s_23s_55_1_1    |        0|   1|    0|    21|    0|
    |mul_33s_23s_55_1_1_U24         |mul_33s_23s_55_1_1    |        0|   1|    0|    21|    0|
    |mul_33s_23s_55_1_1_U27         |mul_33s_23s_55_1_1    |        0|   1|    0|    21|    0|
    |grp_sqrt_fixed_40_18_s_fu_535  |sqrt_fixed_40_18_s    |        0|   0|  720|  6456|    0|
    |grp_sqrt_fixed_40_18_s_fu_540  |sqrt_fixed_40_18_s    |        0|   0|  720|  6456|    0|
    |grp_sqrt_fixed_40_18_s_fu_545  |sqrt_fixed_40_18_s    |        0|   0|  720|  6456|    0|
    +-------------------------------+----------------------+---------+----+-----+------+-----+
    |Total                          |                      |        0|  14| 2160| 19771|    0|
    +-------------------------------+----------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |IN_R_buff_V_0_U    |compute_pss_IN_R_buff_V_0    |        1|  0|   0|    0|    64|   32|     1|         2048|
    |IN_I_buff_V_0_U    |compute_pss_IN_R_buff_V_0    |        1|  0|   0|    0|    64|   32|     1|         2048|
    |IN_R_buff_V_1_U    |compute_pss_IN_R_buff_V_1    |        2|  0|   0|    0|    64|   32|     1|         2048|
    |IN_I_buff_V_1_U    |compute_pss_IN_R_buff_V_1    |        2|  0|   0|    0|    64|   32|     1|         2048|
    |td_pss_imag_V_0_U  |compute_pss_td_pss_imag_V_0  |        1|  0|   0|    0|   128|   22|     1|         2816|
    |td_pss_imag_V_1_U  |compute_pss_td_pss_imag_V_1  |        1|  0|   0|    0|   128|   22|     1|         2816|
    |td_pss_imag_V_2_U  |compute_pss_td_pss_imag_V_2  |        1|  0|   0|    0|   128|   22|     1|         2816|
    |td_pss_real_V_0_U  |compute_pss_td_pss_real_V_0  |        1|  0|   0|    0|   128|   23|     1|         2944|
    |td_pss_real_V_1_U  |compute_pss_td_pss_real_V_1  |        1|  0|   0|    0|   128|   22|     1|         2816|
    |td_pss_real_V_2_U  |compute_pss_td_pss_real_V_1  |        1|  0|   0|    0|   128|   22|     1|         2816|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                             |       12|  0|   0|    0|  1024|  261|    10|        25216|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_618_p2       |         +|   0|  0|  13|           6|           1|
    |i_V_7_fu_562_p2           |         +|   0|  0|  15|           8|           1|
    |i_V_9_fu_714_p2           |         +|   0|  0|  15|           8|           1|
    |ret_V_11_fu_956_p2        |         +|   0|  0|  47|          40|          40|
    |ret_V_13_fu_1042_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_17_fu_1124_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_19_fu_1210_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_23_fu_1292_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_24_fu_842_p2        |         +|   0|  0|  38|          31|          31|
    |ret_V_25_fu_884_p2        |         +|   0|  0|  40|          33|          33|
    |ret_V_27_fu_938_p2        |         +|   0|  0|  32|          32|          32|
    |ret_V_28_fu_1024_p2       |         +|   0|  0|  37|          30|          30|
    |ret_V_30_fu_1106_p2       |         +|   0|  0|  32|          32|          32|
    |ret_V_31_fu_1192_p2       |         +|   0|  0|  37|          30|          30|
    |ret_V_33_fu_1274_p2       |         +|   0|  0|  32|          32|          32|
    |ret_V_3_fu_1364_p2        |         +|   0|  0|  57|          50|          50|
    |ret_V_4_fu_1400_p2        |         +|   0|  0|  57|          50|          50|
    |ret_V_6_fu_860_p2         |         +|   0|  0|  47|          40|          40|
    |ret_V_fu_1328_p2          |         +|   0|  0|  57|          50|          50|
    |ret_fu_602_p2             |         +|   0|  0|  14|           7|           1|
    |ret_V_14_fu_1066_p2       |         -|   0|  0|  30|          23|          23|
    |ret_V_20_fu_1234_p2       |         -|   0|  0|  30|          23|          23|
    |ret_V_26_fu_928_p2        |         -|   0|  0|  32|          32|          32|
    |ret_V_29_fu_1096_p2       |         -|   0|  0|  32|          32|          32|
    |ret_V_32_fu_1264_p2       |         -|   0|  0|  32|          32|          32|
    |ret_V_8_fu_894_p2         |         -|   0|  0|  30|          23|          23|
    |icmp_ln1116_fu_758_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln878_2_fu_608_p2    |      icmp|   0|  0|  10|           7|           2|
    |icmp_ln878_3_fu_720_p2    |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln878_fu_568_p2      |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln92_fu_596_p2       |      icmp|   0|  0|   8|           2|           1|
    |run_fu_556_p2             |      icmp|   0|  0|  13|          17|           1|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |r_V_44_fu_764_p3          |    select|   0|  0|  32|           1|          32|
    |r_V_45_fu_799_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln100_1_fu_664_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln100_fu_647_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1143|         859|         937|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |IN_I_buff_V_0_address0           |  14|          3|    6|         18|
    |IN_I_buff_V_0_address1           |  14|          3|    6|         18|
    |IN_I_buff_V_0_d0                 |  14|          3|   32|         96|
    |IN_I_buff_V_1_address0           |  20|          4|    6|         24|
    |IN_I_buff_V_1_address1           |  14|          3|    6|         18|
    |IN_I_buff_V_1_d0                 |  14|          3|   32|         96|
    |IN_R_buff_V_0_address0           |  14|          3|    6|         18|
    |IN_R_buff_V_0_address1           |  14|          3|    6|         18|
    |IN_R_buff_V_0_d0                 |  14|          3|   32|         96|
    |IN_R_buff_V_1_address0           |  20|          4|    6|         24|
    |IN_R_buff_V_1_address1           |  14|          3|    6|         18|
    |IN_R_buff_V_1_d0                 |  14|          3|   32|         96|
    |acc_i_0_V_2_reg_511              |   9|          2|   32|         64|
    |acc_i_1_V_2_reg_487              |   9|          2|   32|         64|
    |acc_i_2_V_2_reg_463              |   9|          2|   32|         64|
    |acc_r_0_V_2_reg_523              |   9|          2|   32|         64|
    |acc_r_1_V_2_reg_499              |   9|          2|   32|         64|
    |acc_r_2_V_2_reg_475              |   9|          2|   32|         64|
    |ap_NS_fsm                        |  65|         16|    1|         16|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |  14|          3|    1|          3|
    |ap_phi_mux_i_V_11_phi_fu_445_p4  |   9|          2|    7|         14|
    |i_V_11_reg_441                   |   9|          2|    7|         14|
    |i_V_8_reg_452                    |   9|          2|    8|         16|
    |i_V_reg_430                      |   9|          2|    8|         16|
    |trunc_ln264_blk_n                |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 381|         84|  403|       1010|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_i_0_V_2_reg_511      |  32|   0|   32|          0|
    |acc_i_1_V_2_reg_487      |  32|   0|   32|          0|
    |acc_i_2_V_2_reg_463      |  32|   0|   32|          0|
    |acc_r_0_V_2_reg_523      |  32|   0|   32|          0|
    |acc_r_1_V_2_reg_499      |  32|   0|   32|          0|
    |acc_r_2_V_2_reg_475      |  32|   0|   32|          0|
    |ap_CS_fsm                |  15|   0|   15|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |i_V_11_reg_441           |   7|   0|    7|          0|
    |i_V_8_reg_452            |   8|   0|    8|          0|
    |i_V_reg_430              |   8|   0|    8|          0|
    |icmp_ln1116_reg_1584     |   1|   0|    1|          0|
    |icmp_ln878_2_reg_1532    |   1|   0|    1|          0|
    |icmp_ln878_3_reg_1570    |   1|   0|    1|          0|
    |r_V_12_reg_1510          |  23|   0|   23|          0|
    |r_V_18_reg_1675          |  31|   0|   31|          0|
    |r_V_24_reg_1680          |  31|   0|   31|          0|
    |r_V_30_reg_1685          |  31|   0|   31|          0|
    |r_V_reg_1505             |  23|   0|   23|          0|
    |ret_reg_1526             |   7|   0|    7|          0|
    |run_reg_1501             |   1|   0|    1|          0|
    |tmp_80_reg_1551          |   1|   0|    1|          0|
    |trunc_ln1346_reg_1536    |   6|   0|    6|          0|
    |x_V_1_reg_1665           |  40|   0|   40|          0|
    |x_V_2_reg_1670           |  40|   0|   40|          0|
    |x_V_reg_1660             |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 512|   0|  512|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_return_0          |  out|   20|  ap_ctrl_hs|   compute_pss|  return value|
|ap_return_1          |  out|   20|  ap_ctrl_hs|   compute_pss|  return value|
|ap_return_2          |  out|   20|  ap_ctrl_hs|   compute_pss|  return value|
|IN_real_V_address1   |  out|   17|   ap_memory|     IN_real_V|         array|
|IN_real_V_ce1        |  out|    1|   ap_memory|     IN_real_V|         array|
|IN_real_V_q1         |   in|   23|   ap_memory|     IN_real_V|         array|
|trunc_ln264_dout     |   in|   17|     ap_fifo|   trunc_ln264|       pointer|
|trunc_ln264_empty_n  |   in|    1|     ap_fifo|   trunc_ln264|       pointer|
|trunc_ln264_read     |  out|    1|     ap_fifo|   trunc_ln264|       pointer|
|IN_imag_V_address1   |  out|   17|   ap_memory|     IN_imag_V|         array|
|IN_imag_V_ce1        |  out|    1|   ap_memory|     IN_imag_V|         array|
|IN_imag_V_q1         |   in|   23|   ap_memory|     IN_imag_V|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 3 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.07>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%trunc_ln264_read = read i17 @_ssdm_op_Read.ap_fifo.i17P0A, i17 %trunc_ln264" [lte_cell_search.cpp:260]   --->   Operation 18 'read' 'trunc_ln264_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i17 %trunc_ln264_read" [lte_cell_search.cpp:256->lte_cell_search.cpp:259]   --->   Operation 19 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%IN_real_V_addr = getelementptr i23 %IN_real_V, i64 0, i64 %zext_ln256" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 20 'getelementptr' 'IN_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%r_V = load i17 %IN_real_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 21 'load' 'r_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%IN_imag_V_addr = getelementptr i23 %IN_imag_V, i64 0, i64 %zext_ln256" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 22 'getelementptr' 'IN_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%r_V_12 = load i17 %IN_imag_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 23 'load' 'r_V_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_1 : Operation 24 [1/1] (1.09ns)   --->   "%run = icmp_eq  i17 %trunc_ln264_read, i17 0" [lte_cell_search.cpp:260->lte_cell_search.cpp:259]   --->   Operation 24 'icmp' 'run' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i23 %IN_real_V, void @p_str"   --->   Operation 25 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i23 %IN_imag_V, void @p_str"   --->   Operation 26 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i23 %IN_imag_V, i32 1, void @p_str"   --->   Operation 27 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i23 %IN_real_V, i32 1, void @p_str"   --->   Operation 28 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %trunc_ln264, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%r_V = load i17 %IN_real_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 30 'load' 'r_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%r_V_12 = load i17 %IN_imag_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 31 'load' 'r_V_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %run, void %.loopexit.i.i, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.i.i.preheader" [lte_cell_search.cpp:87->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 32 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%br_ln259 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.i.i" [lte_cell_search.cpp:259]   --->   Operation 33 'br' 'br_ln259' <Predicate = (run)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_V = phi i8 %i_V_7, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split1244.i.i, i8 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.i.i.preheader"   --->   Operation 34 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.76ns)   --->   "%i_V_7 = add i8 %i_V, i8 1" [lte_cell_search.cpp:259]   --->   Operation 35 'add' 'i_V_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.84ns)   --->   "%icmp_ln878 = icmp_eq  i8 %i_V, i8 128" [lte_cell_search.cpp:259]   --->   Operation 36 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln878, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split.i.i, void %.loopexit.i.i.loopexit" [lte_cell_search.cpp:89->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 38 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [lte_cell_search.cpp:259]   --->   Operation 39 'specpipeline' 'specpipeline_ln259' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [lte_cell_search.cpp:259]   --->   Operation 40 'specloopname' 'specloopname_ln259' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i8 %i_V" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 41 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i6 %trunc_ln92" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 42 'zext' 'zext_ln92' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%IN_R_buff_V_0_addr = getelementptr i32 %IN_R_buff_V_0, i64 0, i64 %zext_ln92" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 43 'getelementptr' 'IN_R_buff_V_0_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%IN_R_buff_V_1_addr = getelementptr i32 %IN_R_buff_V_1, i64 0, i64 %zext_ln92" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 44 'getelementptr' 'IN_R_buff_V_1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %i_V, i32 6, i32 7" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 45 'partselect' 'tmp' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.44ns)   --->   "%icmp_ln92 = icmp_eq  i2 %tmp, i2 0" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 46 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln878)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %branch1.i.i, void %branch0.i.i" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 47 'br' 'br_ln92' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln92 = store i32 0, i6 %IN_R_buff_V_1_addr" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 48 'store' 'store_ln92' <Predicate = (!icmp_ln878 & !icmp_ln92)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln92 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split12.i.i" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 49 'br' 'br_ln92' <Predicate = (!icmp_ln878 & !icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln92 = store i32 0, i6 %IN_R_buff_V_0_addr" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 50 'store' 'store_ln92' <Predicate = (!icmp_ln878 & icmp_ln92)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln92 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split12.i.i" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 51 'br' 'br_ln92' <Predicate = (!icmp_ln878 & icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%IN_I_buff_V_0_addr = getelementptr i32 %IN_I_buff_V_0, i64 0, i64 %zext_ln92" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 52 'getelementptr' 'IN_I_buff_V_0_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%IN_I_buff_V_1_addr = getelementptr i32 %IN_I_buff_V_1, i64 0, i64 %zext_ln92" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 53 'getelementptr' 'IN_I_buff_V_1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln92, void %branch9.i.i, void %branch8.i.i" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 54 'br' 'br_ln93' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 0, i6 %IN_I_buff_V_1_addr" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 55 'store' 'store_ln93' <Predicate = (!icmp_ln878 & !icmp_ln92)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln93 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split1244.i.i" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 56 'br' 'br_ln93' <Predicate = (!icmp_ln878 & !icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 0, i6 %IN_I_buff_V_0_addr" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 57 'store' 'store_ln93' <Predicate = (!icmp_ln878 & icmp_ln92)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln93 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split1244.i.i" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 58 'br' 'br_ln93' <Predicate = (!icmp_ln878 & icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.i.i"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit.i.i"   --->   Operation 60 'br' 'br_ln0' <Predicate = (run)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln97 = br void" [lte_cell_search.cpp:97->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 61 'br' 'br_ln97' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%i_V_11 = phi i7 0, void %.loopexit.i.i, i7 %ret, void %.split19285160.i.i"   --->   Operation 62 'phi' 'i_V_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.77ns)   --->   "%ret = add i7 %i_V_11, i7 1" [lte_cell_search.cpp:259]   --->   Operation 63 'add' 'ret' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.81ns)   --->   "%icmp_ln878_2 = icmp_eq  i7 %i_V_11, i7 127" [lte_cell_search.cpp:259]   --->   Operation 64 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127"   --->   Operation 65 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln878_2, void %.split.i.i_ifconv, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i" [lte_cell_search.cpp:97->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 66 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1346 = trunc i7 %i_V_11" [lte_cell_search.cpp:259]   --->   Operation 67 'trunc' 'trunc_ln1346' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln100 = add i6 %trunc_ln1346, i6 1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 68 'add' 'add_ln100' <Predicate = (!icmp_ln878_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i6 %add_ln100" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 69 'zext' 'zext_ln100' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%IN_R_buff_V_0_addr_1 = getelementptr i32 %IN_R_buff_V_0, i64 0, i64 %zext_ln100" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 70 'getelementptr' 'IN_R_buff_V_0_addr_1' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%IN_R_buff_V_1_addr_1 = getelementptr i32 %IN_R_buff_V_1, i64 0, i64 %zext_ln100" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 71 'getelementptr' 'IN_R_buff_V_1_addr_1' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (1.23ns)   --->   "%IN_R_buff_V_0_load = load i6 %IN_R_buff_V_0_addr_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 72 'load' 'IN_R_buff_V_0_load' <Predicate = (!icmp_ln878_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 73 [2/2] (1.23ns)   --->   "%IN_R_buff_V_1_load = load i6 %IN_R_buff_V_1_addr_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 73 'load' 'IN_R_buff_V_1_load' <Predicate = (!icmp_ln878_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_V_11, i32 6" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 74 'bitselect' 'tmp_80' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %tmp_80, void %branch4.i.i, void %branch5.i.i" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 75 'br' 'br_ln100' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%IN_I_buff_V_0_addr_2 = getelementptr i32 %IN_I_buff_V_0, i64 0, i64 %zext_ln100" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 76 'getelementptr' 'IN_I_buff_V_0_addr_2' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%IN_I_buff_V_1_addr_2 = getelementptr i32 %IN_I_buff_V_1, i64 0, i64 %zext_ln100" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 77 'getelementptr' 'IN_I_buff_V_1_addr_2' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (1.23ns)   --->   "%IN_I_buff_V_0_load_1 = load i6 %IN_I_buff_V_0_addr_2" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 78 'load' 'IN_I_buff_V_0_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 79 [2/2] (1.23ns)   --->   "%IN_I_buff_V_1_load_1 = load i6 %IN_I_buff_V_1_addr_2" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 79 'load' 'IN_I_buff_V_1_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %tmp_80, void %branch12.i.i, void %branch13.i.i" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 80 'br' 'br_ln101' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [lte_cell_search.cpp:259]   --->   Operation 82 'specpipeline' 'specpipeline_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [lte_cell_search.cpp:259]   --->   Operation 83 'specloopname' 'specloopname_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %ret, i32 6" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 84 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/2] (1.23ns)   --->   "%IN_R_buff_V_0_load = load i6 %IN_R_buff_V_0_addr_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 85 'load' 'IN_R_buff_V_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 86 [1/2] (1.23ns)   --->   "%IN_R_buff_V_1_load = load i6 %IN_R_buff_V_1_addr_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 86 'load' 'IN_R_buff_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 87 [1/1] (0.44ns)   --->   "%select_ln100 = select i1 %tmp_79, i32 %IN_R_buff_V_1_load, i32 %IN_R_buff_V_0_load" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 87 'select' 'select_ln100' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i6 %trunc_ln1346" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 88 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%IN_R_buff_V_0_addr_3 = getelementptr i32 %IN_R_buff_V_0, i64 0, i64 %zext_ln100_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 89 'getelementptr' 'IN_R_buff_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%IN_R_buff_V_1_addr_3 = getelementptr i32 %IN_R_buff_V_1, i64 0, i64 %zext_ln100_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 90 'getelementptr' 'IN_R_buff_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %select_ln100, i6 %IN_R_buff_V_0_addr_3" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 91 'store' 'store_ln100' <Predicate = (!tmp_80)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split1928.i.i_ifconv" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 92 'br' 'br_ln100' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %select_ln100, i6 %IN_R_buff_V_1_addr_3" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 93 'store' 'store_ln100' <Predicate = (tmp_80)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split1928.i.i_ifconv" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 94 'br' 'br_ln100' <Predicate = (tmp_80)> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (1.23ns)   --->   "%IN_I_buff_V_0_load_1 = load i6 %IN_I_buff_V_0_addr_2" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 95 'load' 'IN_I_buff_V_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 96 [1/2] (1.23ns)   --->   "%IN_I_buff_V_1_load_1 = load i6 %IN_I_buff_V_1_addr_2" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 96 'load' 'IN_I_buff_V_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 97 [1/1] (0.44ns)   --->   "%select_ln100_1 = select i1 %tmp_79, i32 %IN_I_buff_V_1_load_1, i32 %IN_I_buff_V_0_load_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 97 'select' 'select_ln100_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%IN_I_buff_V_0_addr_3 = getelementptr i32 %IN_I_buff_V_0, i64 0, i64 %zext_ln100_1" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 98 'getelementptr' 'IN_I_buff_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%IN_I_buff_V_1_addr_3 = getelementptr i32 %IN_I_buff_V_1, i64 0, i64 %zext_ln100_1" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 99 'getelementptr' 'IN_I_buff_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %select_ln100_1, i6 %IN_I_buff_V_0_addr_3" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 100 'store' 'store_ln101' <Predicate = (!tmp_80)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln101 = br void %.split19285160.i.i" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 101 'br' 'br_ln101' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %select_ln100_1, i6 %IN_I_buff_V_1_addr_3" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 102 'store' 'store_ln101' <Predicate = (tmp_80)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln101 = br void %.split19285160.i.i" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 103 'br' 'br_ln101' <Predicate = (tmp_80)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.61>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i23 %r_V" [lte_cell_search.cpp:259]   --->   Operation 104 'sext' 'sext_ln1115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (3.37ns)   --->   "%r_V_11 = mul i48 %sext_ln1115, i48 1048576000" [lte_cell_search.cpp:259]   --->   Operation 105 'mul' 'r_V_11' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_11, i32 16, i32 47" [lte_cell_search.cpp:259]   --->   Operation 106 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln104 = store i32 %trunc_ln9, i32 63" [lte_cell_search.cpp:104->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 107 'store' 'store_ln104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i23 %r_V_12" [lte_cell_search.cpp:259]   --->   Operation 108 'sext' 'sext_ln1115_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (3.37ns)   --->   "%r_V_13 = mul i48 %sext_ln1115_1, i48 1048576000" [lte_cell_search.cpp:259]   --->   Operation 109 'mul' 'r_V_13' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_13, i32 16, i32 47" [lte_cell_search.cpp:259]   --->   Operation 110 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln105 = store i32 %trunc_ln708_s, i32 63" [lte_cell_search.cpp:105->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 111 'store' 'store_ln105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 112 [1/1] (0.42ns)   --->   "%br_ln107 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.i.i" [lte_cell_search.cpp:107->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 112 'br' 'br_ln107' <Predicate = true> <Delay = 0.42>

State 8 <SV = 6> <Delay = 1.23>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%i_V_8 = phi i8 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i8 %i_V_9, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 113 'phi' 'i_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%acc_i_2_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_i_2_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 114 'phi' 'acc_i_2_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%acc_r_2_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_r_2_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 115 'phi' 'acc_r_2_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%acc_i_1_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_i_1_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 116 'phi' 'acc_i_1_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%acc_r_1_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_r_1_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 117 'phi' 'acc_r_1_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%acc_i_0_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_i_0_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 118 'phi' 'acc_i_0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%acc_r_0_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_r_0_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 119 'phi' 'acc_r_0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.76ns)   --->   "%i_V_9 = add i8 %i_V_8, i8 1" [lte_cell_search.cpp:259]   --->   Operation 120 'add' 'i_V_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.84ns)   --->   "%icmp_ln878_3 = icmp_eq  i8 %i_V_8, i8 128" [lte_cell_search.cpp:259]   --->   Operation 121 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 122 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln878_3, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv, void %.exit" [lte_cell_search.cpp:107->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 123 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i8 %i_V_8" [lte_cell_search.cpp:259]   --->   Operation 124 'zext' 'zext_ln534' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i8 %i_V_8" [lte_cell_search.cpp:259]   --->   Operation 125 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %trunc_ln1116" [lte_cell_search.cpp:259]   --->   Operation 126 'zext' 'zext_ln1116' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%IN_R_buff_V_0_addr_2 = getelementptr i32 %IN_R_buff_V_0, i64 0, i64 %zext_ln1116" [lte_cell_search.cpp:259]   --->   Operation 127 'getelementptr' 'IN_R_buff_V_0_addr_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%IN_R_buff_V_1_addr_2 = getelementptr i32 %IN_R_buff_V_1, i64 0, i64 %zext_ln1116" [lte_cell_search.cpp:259]   --->   Operation 128 'getelementptr' 'IN_R_buff_V_1_addr_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %i_V_8, i32 6, i32 7" [lte_cell_search.cpp:259]   --->   Operation 129 'partselect' 'tmp_81' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.44ns)   --->   "%icmp_ln1116 = icmp_eq  i2 %tmp_81, i2 0" [lte_cell_search.cpp:259]   --->   Operation 130 'icmp' 'icmp_ln1116' <Predicate = (!icmp_ln878_3)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [2/2] (1.23ns)   --->   "%IN_R_buff_V_0_load_1 = load i6 %IN_R_buff_V_0_addr_2" [lte_cell_search.cpp:259]   --->   Operation 131 'load' 'IN_R_buff_V_0_load_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 132 [2/2] (1.23ns)   --->   "%IN_R_buff_V_1_load_1 = load i6 %IN_R_buff_V_1_addr_2" [lte_cell_search.cpp:259]   --->   Operation 132 'load' 'IN_R_buff_V_1_load_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%td_pss_real_V_0_addr = getelementptr i23 %td_pss_real_V_0, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 133 'getelementptr' 'td_pss_real_V_0_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 134 [2/2] (1.23ns)   --->   "%lhs_V_1 = load i7 %td_pss_real_V_0_addr" [lte_cell_search.cpp:259]   --->   Operation 134 'load' 'lhs_V_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%IN_I_buff_V_0_addr_1 = getelementptr i32 %IN_I_buff_V_0, i64 0, i64 %zext_ln1116" [lte_cell_search.cpp:259]   --->   Operation 135 'getelementptr' 'IN_I_buff_V_0_addr_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%IN_I_buff_V_1_addr_1 = getelementptr i32 %IN_I_buff_V_1, i64 0, i64 %zext_ln1116" [lte_cell_search.cpp:259]   --->   Operation 136 'getelementptr' 'IN_I_buff_V_1_addr_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 137 [2/2] (1.23ns)   --->   "%IN_I_buff_V_0_load = load i6 %IN_I_buff_V_0_addr_1" [lte_cell_search.cpp:259]   --->   Operation 137 'load' 'IN_I_buff_V_0_load' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 138 [2/2] (1.23ns)   --->   "%IN_I_buff_V_1_load = load i6 %IN_I_buff_V_1_addr_1" [lte_cell_search.cpp:259]   --->   Operation 138 'load' 'IN_I_buff_V_1_load' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%td_pss_imag_V_0_addr = getelementptr i22 %td_pss_imag_V_0, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 139 'getelementptr' 'td_pss_imag_V_0_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 140 [2/2] (1.23ns)   --->   "%rhs_2 = load i7 %td_pss_imag_V_0_addr" [lte_cell_search.cpp:259]   --->   Operation 140 'load' 'rhs_2' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%td_pss_real_V_1_addr = getelementptr i22 %td_pss_real_V_1, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 141 'getelementptr' 'td_pss_real_V_1_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (1.23ns)   --->   "%lhs_V_7 = load i7 %td_pss_real_V_1_addr" [lte_cell_search.cpp:259]   --->   Operation 142 'load' 'lhs_V_7' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%td_pss_imag_V_1_addr = getelementptr i22 %td_pss_imag_V_1, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 143 'getelementptr' 'td_pss_imag_V_1_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (1.23ns)   --->   "%rhs_5 = load i7 %td_pss_imag_V_1_addr" [lte_cell_search.cpp:259]   --->   Operation 144 'load' 'rhs_5' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%td_pss_real_V_2_addr = getelementptr i22 %td_pss_real_V_2, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 145 'getelementptr' 'td_pss_real_V_2_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 146 [2/2] (1.23ns)   --->   "%lhs_V_13 = load i7 %td_pss_real_V_2_addr" [lte_cell_search.cpp:259]   --->   Operation 146 'load' 'lhs_V_13' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%td_pss_imag_V_2_addr = getelementptr i22 %td_pss_imag_V_2, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 147 'getelementptr' 'td_pss_imag_V_2_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 148 [2/2] (1.23ns)   --->   "%rhs_8 = load i7 %td_pss_imag_V_2_addr" [lte_cell_search.cpp:259]   --->   Operation 148 'load' 'rhs_8' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>

State 9 <SV = 7> <Delay = 7.88>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [lte_cell_search.cpp:83->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 149 'specpipeline' 'specpipeline_ln83' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [lte_cell_search.cpp:83->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 150 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (1.23ns)   --->   "%IN_R_buff_V_0_load_1 = load i6 %IN_R_buff_V_0_addr_2" [lte_cell_search.cpp:259]   --->   Operation 151 'load' 'IN_R_buff_V_0_load_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 152 [1/2] (1.23ns)   --->   "%IN_R_buff_V_1_load_1 = load i6 %IN_R_buff_V_1_addr_2" [lte_cell_search.cpp:259]   --->   Operation 152 'load' 'IN_R_buff_V_1_load_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 153 [1/1] (0.44ns)   --->   "%r_V_44 = select i1 %icmp_ln1116, i32 %IN_R_buff_V_0_load_1, i32 %IN_R_buff_V_1_load_1" [lte_cell_search.cpp:259]   --->   Operation 153 'select' 'r_V_44' <Predicate = (!icmp_ln878_3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1115_8 = sext i32 %r_V_44" [lte_cell_search.cpp:259]   --->   Operation 154 'sext' 'sext_ln1115_8' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1115_9 = sext i32 %r_V_44" [lte_cell_search.cpp:259]   --->   Operation 155 'sext' 'sext_ln1115_9' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 156 [1/2] (1.23ns)   --->   "%lhs_V_1 = load i7 %td_pss_real_V_0_addr" [lte_cell_search.cpp:259]   --->   Operation 156 'load' 'lhs_V_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i23 %lhs_V_1" [lte_cell_search.cpp:259]   --->   Operation 157 'sext' 'sext_ln1118' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (3.42ns)   --->   "%r_V_33 = mul i54 %sext_ln1115_9, i54 %sext_ln1118" [lte_cell_search.cpp:259]   --->   Operation 158 'mul' 'r_V_33' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i30 @_ssdm_op_PartSelect.i30.i54.i32.i32, i54 %r_V_33, i32 24, i32 53" [lte_cell_search.cpp:259]   --->   Operation 159 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 160 [1/2] (1.23ns)   --->   "%IN_I_buff_V_0_load = load i6 %IN_I_buff_V_0_addr_1" [lte_cell_search.cpp:259]   --->   Operation 160 'load' 'IN_I_buff_V_0_load' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 161 [1/2] (1.23ns)   --->   "%IN_I_buff_V_1_load = load i6 %IN_I_buff_V_1_addr_1" [lte_cell_search.cpp:259]   --->   Operation 161 'load' 'IN_I_buff_V_1_load' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 162 [1/1] (0.44ns)   --->   "%r_V_45 = select i1 %icmp_ln1116, i32 %IN_I_buff_V_0_load, i32 %IN_I_buff_V_1_load" [lte_cell_search.cpp:259]   --->   Operation 162 'select' 'r_V_45' <Predicate = (!icmp_ln878_3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1115_10 = sext i32 %r_V_45" [lte_cell_search.cpp:259]   --->   Operation 163 'sext' 'sext_ln1115_10' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 164 [1/2] (1.23ns)   --->   "%rhs_2 = load i7 %td_pss_imag_V_0_addr" [lte_cell_search.cpp:259]   --->   Operation 164 'load' 'rhs_2' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i22 %rhs_2" [lte_cell_search.cpp:259]   --->   Operation 165 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (3.42ns)   --->   "%r_V_35 = mul i53 %sext_ln1115_10, i53 %sext_ln1118_2" [lte_cell_search.cpp:259]   --->   Operation 166 'mul' 'r_V_35' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i29 @_ssdm_op_PartSelect.i29.i53.i32.i32, i53 %r_V_35, i32 24, i32 52" [lte_cell_search.cpp:259]   --->   Operation 167 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i30 %trunc_ln708_2" [lte_cell_search.cpp:259]   --->   Operation 168 'sext' 'sext_ln703' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i30 %trunc_ln708_2" [lte_cell_search.cpp:259]   --->   Operation 169 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i29 %trunc_ln708_3" [lte_cell_search.cpp:259]   --->   Operation 170 'sext' 'sext_ln1192_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.99ns)   --->   "%ret_V_24 = add i31 %sext_ln703_1, i31 %sext_ln1192_6" [lte_cell_search.cpp:259]   --->   Operation 171 'add' 'ret_V_24' <Predicate = (!icmp_ln878_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_r_0_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 172 'bitconcatenate' 'lhs_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i31 %ret_V_24" [lte_cell_search.cpp:259]   --->   Operation 173 'sext' 'sext_ln1192' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.03ns)   --->   "%ret_V_6 = add i40 %lhs_2, i40 %sext_ln1192" [lte_cell_search.cpp:259]   --->   Operation 174 'add' 'ret_V_6' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%acc_r_0_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_6, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 175 'partselect' 'acc_r_0_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i32 %r_V_44" [lte_cell_search.cpp:259]   --->   Operation 176 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i32 %r_V_45" [lte_cell_search.cpp:259]   --->   Operation 177 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (1.01ns)   --->   "%ret_V_25 = add i33 %sext_ln703_3, i33 %sext_ln703_2" [lte_cell_search.cpp:259]   --->   Operation 178 'add' 'ret_V_25' <Predicate = (!icmp_ln878_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i22 %rhs_2" [lte_cell_search.cpp:259]   --->   Operation 179 'sext' 'sext_ln1193' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.92ns)   --->   "%ret_V_8 = sub i23 %lhs_V_1, i23 %sext_ln1193" [lte_cell_search.cpp:259]   --->   Operation 180 'sub' 'ret_V_8' <Predicate = (!icmp_ln878_3)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1115_11 = sext i33 %ret_V_25" [lte_cell_search.cpp:259]   --->   Operation 181 'sext' 'sext_ln1115_11' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i23 %ret_V_8" [lte_cell_search.cpp:259]   --->   Operation 182 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (3.41ns)   --->   "%r_V_37 = mul i55 %sext_ln1115_11, i55 %sext_ln1118_3" [lte_cell_search.cpp:259]   --->   Operation 183 'mul' 'r_V_37' <Predicate = (!icmp_ln878_3)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i31 @_ssdm_op_PartSelect.i31.i55.i32.i32, i55 %r_V_37, i32 24, i32 54" [lte_cell_search.cpp:259]   --->   Operation 184 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1193_5 = sext i31 %trunc_ln708_4" [lte_cell_search.cpp:259]   --->   Operation 185 'sext' 'sext_ln1193_5' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = sub i32 %sext_ln1193_5, i32 %sext_ln703" [lte_cell_search.cpp:259]   --->   Operation 186 'sub' 'ret_V_26' <Predicate = (!icmp_ln878_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i29 %trunc_ln708_3" [lte_cell_search.cpp:259]   --->   Operation 187 'sext' 'sext_ln1192_7' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_27 = add i32 %ret_V_26, i32 %sext_ln1192_7" [lte_cell_search.cpp:259]   --->   Operation 188 'add' 'ret_V_27' <Predicate = (!icmp_ln878_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_i_0_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 189 'bitconcatenate' 'lhs_V_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i32 %ret_V_27" [lte_cell_search.cpp:259]   --->   Operation 190 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (1.03ns)   --->   "%ret_V_11 = add i40 %lhs_V_4, i40 %sext_ln1192_1" [lte_cell_search.cpp:259]   --->   Operation 191 'add' 'ret_V_11' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%acc_i_0_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_11, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 192 'partselect' 'acc_i_0_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 193 [1/2] (1.23ns)   --->   "%lhs_V_7 = load i7 %td_pss_real_V_1_addr" [lte_cell_search.cpp:259]   --->   Operation 193 'load' 'lhs_V_7' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i22 %lhs_V_7" [lte_cell_search.cpp:259]   --->   Operation 194 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (3.42ns)   --->   "%r_V_38 = mul i53 %sext_ln1115_8, i53 %sext_ln1118_4" [lte_cell_search.cpp:259]   --->   Operation 195 'mul' 'r_V_38' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = partselect i29 @_ssdm_op_PartSelect.i29.i53.i32.i32, i53 %r_V_38, i32 24, i32 52" [lte_cell_search.cpp:259]   --->   Operation 196 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 197 [1/2] (1.23ns)   --->   "%rhs_5 = load i7 %td_pss_imag_V_1_addr" [lte_cell_search.cpp:259]   --->   Operation 197 'load' 'rhs_5' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i22 %rhs_5" [lte_cell_search.cpp:259]   --->   Operation 198 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (3.42ns)   --->   "%r_V_39 = mul i53 %sext_ln1115_10, i53 %sext_ln1118_5" [lte_cell_search.cpp:259]   --->   Operation 199 'mul' 'r_V_39' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = partselect i29 @_ssdm_op_PartSelect.i29.i53.i32.i32, i53 %r_V_39, i32 24, i32 52" [lte_cell_search.cpp:259]   --->   Operation 200 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i29 %trunc_ln708_5" [lte_cell_search.cpp:259]   --->   Operation 201 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i29 %trunc_ln708_5" [lte_cell_search.cpp:259]   --->   Operation 202 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i29 %trunc_ln708_6" [lte_cell_search.cpp:259]   --->   Operation 203 'sext' 'sext_ln1192_8' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.98ns)   --->   "%ret_V_28 = add i30 %sext_ln1192_8, i30 %sext_ln703_5" [lte_cell_search.cpp:259]   --->   Operation 204 'add' 'ret_V_28' <Predicate = (!icmp_ln878_3)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%lhs_V_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_r_1_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 205 'bitconcatenate' 'lhs_V_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i30 %ret_V_28" [lte_cell_search.cpp:259]   --->   Operation 206 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (1.03ns)   --->   "%ret_V_13 = add i40 %lhs_V_6, i40 %sext_ln1192_2" [lte_cell_search.cpp:259]   --->   Operation 207 'add' 'ret_V_13' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%acc_r_1_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_13, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 208 'partselect' 'acc_r_1_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i22 %lhs_V_7" [lte_cell_search.cpp:259]   --->   Operation 209 'sext' 'sext_ln1193_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i22 %rhs_5" [lte_cell_search.cpp:259]   --->   Operation 210 'sext' 'sext_ln1193_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.91ns)   --->   "%ret_V_14 = sub i23 %sext_ln1193_1, i23 %sext_ln1193_2" [lte_cell_search.cpp:259]   --->   Operation 211 'sub' 'ret_V_14' <Predicate = (!icmp_ln878_3)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i23 %ret_V_14" [lte_cell_search.cpp:259]   --->   Operation 212 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (3.41ns)   --->   "%r_V_40 = mul i55 %sext_ln1115_11, i55 %sext_ln1118_6" [lte_cell_search.cpp:259]   --->   Operation 213 'mul' 'r_V_40' <Predicate = (!icmp_ln878_3)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i31 @_ssdm_op_PartSelect.i31.i55.i32.i32, i55 %r_V_40, i32 24, i32 54" [lte_cell_search.cpp:259]   --->   Operation 214 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1193_6 = sext i31 %trunc_ln708_7" [lte_cell_search.cpp:259]   --->   Operation 215 'sext' 'sext_ln1193_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = sub i32 %sext_ln1193_6, i32 %sext_ln703_4" [lte_cell_search.cpp:259]   --->   Operation 216 'sub' 'ret_V_29' <Predicate = (!icmp_ln878_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i29 %trunc_ln708_6" [lte_cell_search.cpp:259]   --->   Operation 217 'sext' 'sext_ln1192_9' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_30 = add i32 %ret_V_29, i32 %sext_ln1192_9" [lte_cell_search.cpp:259]   --->   Operation 218 'add' 'ret_V_30' <Predicate = (!icmp_ln878_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_V_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_i_1_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 219 'bitconcatenate' 'lhs_V_10' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i32 %ret_V_30" [lte_cell_search.cpp:259]   --->   Operation 220 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (1.03ns)   --->   "%ret_V_17 = add i40 %lhs_V_10, i40 %sext_ln1192_3" [lte_cell_search.cpp:259]   --->   Operation 221 'add' 'ret_V_17' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%acc_i_1_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_17, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 222 'partselect' 'acc_i_1_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 223 [1/2] (1.23ns)   --->   "%lhs_V_13 = load i7 %td_pss_real_V_2_addr" [lte_cell_search.cpp:259]   --->   Operation 223 'load' 'lhs_V_13' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i22 %lhs_V_13" [lte_cell_search.cpp:259]   --->   Operation 224 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (3.42ns)   --->   "%r_V_41 = mul i53 %sext_ln1115_8, i53 %sext_ln1118_7" [lte_cell_search.cpp:259]   --->   Operation 225 'mul' 'r_V_41' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i29 @_ssdm_op_PartSelect.i29.i53.i32.i32, i53 %r_V_41, i32 24, i32 52" [lte_cell_search.cpp:259]   --->   Operation 226 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 227 [1/2] (1.23ns)   --->   "%rhs_8 = load i7 %td_pss_imag_V_2_addr" [lte_cell_search.cpp:259]   --->   Operation 227 'load' 'rhs_8' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i22 %rhs_8" [lte_cell_search.cpp:259]   --->   Operation 228 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (3.42ns)   --->   "%r_V_42 = mul i53 %sext_ln1115_10, i53 %sext_ln1118_8" [lte_cell_search.cpp:259]   --->   Operation 229 'mul' 'r_V_42' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = partselect i29 @_ssdm_op_PartSelect.i29.i53.i32.i32, i53 %r_V_42, i32 24, i32 52" [lte_cell_search.cpp:259]   --->   Operation 230 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i29 %trunc_ln708_8" [lte_cell_search.cpp:259]   --->   Operation 231 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i29 %trunc_ln708_8" [lte_cell_search.cpp:259]   --->   Operation 232 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i29 %trunc_ln708_9" [lte_cell_search.cpp:259]   --->   Operation 233 'sext' 'sext_ln1192_10' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.98ns)   --->   "%ret_V_31 = add i30 %sext_ln1192_10, i30 %sext_ln703_7" [lte_cell_search.cpp:259]   --->   Operation 234 'add' 'ret_V_31' <Predicate = (!icmp_ln878_3)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%lhs_V_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_r_2_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 235 'bitconcatenate' 'lhs_V_12' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i30 %ret_V_31" [lte_cell_search.cpp:259]   --->   Operation 236 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (1.03ns)   --->   "%ret_V_19 = add i40 %lhs_V_12, i40 %sext_ln1192_4" [lte_cell_search.cpp:259]   --->   Operation 237 'add' 'ret_V_19' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%acc_r_2_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_19, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 238 'partselect' 'acc_r_2_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i22 %lhs_V_13" [lte_cell_search.cpp:259]   --->   Operation 239 'sext' 'sext_ln1193_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i22 %rhs_8" [lte_cell_search.cpp:259]   --->   Operation 240 'sext' 'sext_ln1193_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.91ns)   --->   "%ret_V_20 = sub i23 %sext_ln1193_3, i23 %sext_ln1193_4" [lte_cell_search.cpp:259]   --->   Operation 241 'sub' 'ret_V_20' <Predicate = (!icmp_ln878_3)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i23 %ret_V_20" [lte_cell_search.cpp:259]   --->   Operation 242 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (3.41ns)   --->   "%r_V_43 = mul i55 %sext_ln1115_11, i55 %sext_ln1118_9" [lte_cell_search.cpp:259]   --->   Operation 243 'mul' 'r_V_43' <Predicate = (!icmp_ln878_3)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i31 @_ssdm_op_PartSelect.i31.i55.i32.i32, i55 %r_V_43, i32 24, i32 54" [lte_cell_search.cpp:259]   --->   Operation 244 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1193_7 = sext i31 %trunc_ln708_1" [lte_cell_search.cpp:259]   --->   Operation 245 'sext' 'sext_ln1193_7' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_32 = sub i32 %sext_ln1193_7, i32 %sext_ln703_6" [lte_cell_search.cpp:259]   --->   Operation 246 'sub' 'ret_V_32' <Predicate = (!icmp_ln878_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i29 %trunc_ln708_9" [lte_cell_search.cpp:259]   --->   Operation 247 'sext' 'sext_ln1192_11' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_33 = add i32 %ret_V_32, i32 %sext_ln1192_11" [lte_cell_search.cpp:259]   --->   Operation 248 'add' 'ret_V_33' <Predicate = (!icmp_ln878_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%lhs_V_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_i_2_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 249 'bitconcatenate' 'lhs_V_16' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i32 %ret_V_33" [lte_cell_search.cpp:259]   --->   Operation 250 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (1.03ns)   --->   "%ret_V_23 = add i40 %lhs_V_16, i40 %sext_ln1192_5" [lte_cell_search.cpp:259]   --->   Operation 251 'add' 'ret_V_23' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%acc_i_2_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_23, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 252 'partselect' 'acc_i_2_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.i.i"   --->   Operation 253 'br' 'br_ln0' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 4.52>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i32 %acc_r_0_V_2" [lte_cell_search.cpp:259]   --->   Operation 254 'sext' 'sext_ln1115_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (3.42ns)   --->   "%r_V_15 = mul i50 %sext_ln1115_2, i50 %sext_ln1115_2" [lte_cell_search.cpp:259]   --->   Operation 255 'mul' 'r_V_15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1115_3 = sext i32 %acc_i_0_V_2" [lte_cell_search.cpp:259]   --->   Operation 256 'sext' 'sext_ln1115_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (3.42ns)   --->   "%r_V_17 = mul i50 %sext_ln1115_3, i50 %sext_ln1115_3" [lte_cell_search.cpp:259]   --->   Operation 257 'mul' 'r_V_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (1.10ns)   --->   "%ret_V = add i50 %r_V_17, i50 %r_V_15" [lte_cell_search.cpp:259]   --->   Operation 258 'add' 'ret_V' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%x_V = partselect i40 @_ssdm_op_PartSelect.i40.i50.i32.i32, i50 %ret_V, i32 10, i32 49" [lte_cell_search.cpp:259]   --->   Operation 259 'partselect' 'x_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1115_4 = sext i32 %acc_r_1_V_2" [lte_cell_search.cpp:259]   --->   Operation 260 'sext' 'sext_ln1115_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (3.42ns)   --->   "%r_V_21 = mul i50 %sext_ln1115_4, i50 %sext_ln1115_4" [lte_cell_search.cpp:259]   --->   Operation 261 'mul' 'r_V_21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1115_5 = sext i32 %acc_i_1_V_2" [lte_cell_search.cpp:259]   --->   Operation 262 'sext' 'sext_ln1115_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (3.42ns)   --->   "%r_V_23 = mul i50 %sext_ln1115_5, i50 %sext_ln1115_5" [lte_cell_search.cpp:259]   --->   Operation 263 'mul' 'r_V_23' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (1.10ns)   --->   "%ret_V_3 = add i50 %r_V_23, i50 %r_V_21" [lte_cell_search.cpp:259]   --->   Operation 264 'add' 'ret_V_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%x_V_1 = partselect i40 @_ssdm_op_PartSelect.i40.i50.i32.i32, i50 %ret_V_3, i32 10, i32 49" [lte_cell_search.cpp:259]   --->   Operation 265 'partselect' 'x_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1115_6 = sext i32 %acc_r_2_V_2" [lte_cell_search.cpp:259]   --->   Operation 266 'sext' 'sext_ln1115_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (3.42ns)   --->   "%r_V_27 = mul i50 %sext_ln1115_6, i50 %sext_ln1115_6" [lte_cell_search.cpp:259]   --->   Operation 267 'mul' 'r_V_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1115_7 = sext i32 %acc_i_2_V_2" [lte_cell_search.cpp:259]   --->   Operation 268 'sext' 'sext_ln1115_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (3.42ns)   --->   "%r_V_29 = mul i50 %sext_ln1115_7, i50 %sext_ln1115_7" [lte_cell_search.cpp:259]   --->   Operation 269 'mul' 'r_V_29' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (1.10ns)   --->   "%ret_V_4 = add i50 %r_V_29, i50 %r_V_27" [lte_cell_search.cpp:259]   --->   Operation 270 'add' 'ret_V_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%x_V_2 = partselect i40 @_ssdm_op_PartSelect.i40.i50.i32.i32, i50 %ret_V_4, i32 10, i32 49" [lte_cell_search.cpp:259]   --->   Operation 271 'partselect' 'x_V_2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 11.8>
ST_11 : Operation 272 [6/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 272 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 273 [6/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 273 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 274 [6/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 274 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 11.8>
ST_12 : Operation 275 [5/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 275 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 276 [5/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 276 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 277 [5/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 277 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 11.8>
ST_13 : Operation 278 [4/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 278 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 279 [4/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 279 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 280 [4/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 280 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 11.8>
ST_14 : Operation 281 [3/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 281 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 282 [3/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 282 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 283 [3/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 283 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 11.8>
ST_15 : Operation 284 [2/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 284 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 285 [2/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 285 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 286 [2/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 286 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 11.8>
ST_16 : Operation 287 [1/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 287 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 288 [1/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 288 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 289 [1/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 289 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 3.37>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i31 %r_V_18" [lte_cell_search.cpp:259]   --->   Operation 290 'zext' 'zext_ln1115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (3.37ns)   --->   "%r_V_19 = mul i44 %zext_ln1115, i44 4194" [lte_cell_search.cpp:259]   --->   Operation 291 'mul' 'r_V_19' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%pss_rslt_0_V_write_assign = partselect i20 @_ssdm_op_PartSelect.i20.i44.i32.i32, i44 %r_V_19, i32 24, i32 43" [lte_cell_search.cpp:259]   --->   Operation 292 'partselect' 'pss_rslt_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1115_3 = zext i31 %r_V_24" [lte_cell_search.cpp:259]   --->   Operation 293 'zext' 'zext_ln1115_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (3.37ns)   --->   "%r_V_25 = mul i44 %zext_ln1115_3, i44 4194" [lte_cell_search.cpp:259]   --->   Operation 294 'mul' 'r_V_25' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%pss_rslt_1_V_write_assign = partselect i20 @_ssdm_op_PartSelect.i20.i44.i32.i32, i44 %r_V_25, i32 24, i32 43" [lte_cell_search.cpp:259]   --->   Operation 295 'partselect' 'pss_rslt_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1115_4 = zext i31 %r_V_30" [lte_cell_search.cpp:259]   --->   Operation 296 'zext' 'zext_ln1115_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (3.37ns)   --->   "%r_V_31 = mul i44 %zext_ln1115_4, i44 4194" [lte_cell_search.cpp:259]   --->   Operation 297 'mul' 'r_V_31' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%pss_rslt_2_V_write_assign = partselect i20 @_ssdm_op_PartSelect.i20.i44.i32.i32, i44 %r_V_31, i32 24, i32 43" [lte_cell_search.cpp:259]   --->   Operation 298 'partselect' 'pss_rslt_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%mrv = insertvalue i60 <undef>, i20 %pss_rslt_0_V_write_assign" [lte_cell_search.cpp:259]   --->   Operation 299 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i60 %mrv, i20 %pss_rslt_1_V_write_assign" [lte_cell_search.cpp:259]   --->   Operation 300 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i60 %mrv_1, i20 %pss_rslt_2_V_write_assign" [lte_cell_search.cpp:259]   --->   Operation 301 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%ret_ln259 = ret i60 %mrv_2" [lte_cell_search.cpp:259]   --->   Operation 302 'ret' 'ret_ln259' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[31]; IO mode=ap_memory:ce=0
Port [ trunc_ln264]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IN_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[31]; IO mode=ap_memory:ce=0
Port [ IN_R_buff_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ IN_R_buff_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ IN_I_buff_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ IN_I_buff_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ td_pss_real_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_imag_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_real_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_imag_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_real_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_imag_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
trunc_ln264_read          (read             ) [ 000000000000000000]
zext_ln256                (zext             ) [ 000000000000000000]
IN_real_V_addr            (getelementptr    ) [ 001000000000000000]
IN_imag_V_addr            (getelementptr    ) [ 001000000000000000]
run                       (icmp             ) [ 001110000000000000]
specshared_ln0            (specshared       ) [ 000000000000000000]
specshared_ln0            (specshared       ) [ 000000000000000000]
specbindport_ln0          (specbindport     ) [ 000000000000000000]
specbindport_ln0          (specbindport     ) [ 000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000]
r_V                       (load             ) [ 000111110000000000]
r_V_12                    (load             ) [ 000111110000000000]
br_ln87                   (br               ) [ 000000000000000000]
br_ln259                  (br               ) [ 001100000000000000]
i_V                       (phi              ) [ 000100000000000000]
i_V_7                     (add              ) [ 001100000000000000]
icmp_ln878                (icmp             ) [ 000100000000000000]
empty                     (speclooptripcount) [ 000000000000000000]
br_ln89                   (br               ) [ 000000000000000000]
specpipeline_ln259        (specpipeline     ) [ 000000000000000000]
specloopname_ln259        (specloopname     ) [ 000000000000000000]
trunc_ln92                (trunc            ) [ 000000000000000000]
zext_ln92                 (zext             ) [ 000000000000000000]
IN_R_buff_V_0_addr        (getelementptr    ) [ 000000000000000000]
IN_R_buff_V_1_addr        (getelementptr    ) [ 000000000000000000]
tmp                       (partselect       ) [ 000000000000000000]
icmp_ln92                 (icmp             ) [ 000100000000000000]
br_ln92                   (br               ) [ 000000000000000000]
store_ln92                (store            ) [ 000000000000000000]
br_ln92                   (br               ) [ 000000000000000000]
store_ln92                (store            ) [ 000000000000000000]
br_ln92                   (br               ) [ 000000000000000000]
IN_I_buff_V_0_addr        (getelementptr    ) [ 000000000000000000]
IN_I_buff_V_1_addr        (getelementptr    ) [ 000000000000000000]
br_ln93                   (br               ) [ 000000000000000000]
store_ln93                (store            ) [ 000000000000000000]
br_ln93                   (br               ) [ 000000000000000000]
store_ln93                (store            ) [ 000000000000000000]
br_ln93                   (br               ) [ 000000000000000000]
br_ln0                    (br               ) [ 001100000000000000]
br_ln0                    (br               ) [ 000000000000000000]
br_ln97                   (br               ) [ 000011100000000000]
i_V_11                    (phi              ) [ 000001100000000000]
ret                       (add              ) [ 000011100000000000]
icmp_ln878_2              (icmp             ) [ 000001100000000000]
empty_100                 (speclooptripcount) [ 000000000000000000]
br_ln97                   (br               ) [ 000000000000000000]
trunc_ln1346              (trunc            ) [ 000001100000000000]
add_ln100                 (add              ) [ 000000000000000000]
zext_ln100                (zext             ) [ 000000000000000000]
IN_R_buff_V_0_addr_1      (getelementptr    ) [ 000001100000000000]
IN_R_buff_V_1_addr_1      (getelementptr    ) [ 000001100000000000]
tmp_80                    (bitselect        ) [ 000001100000000000]
br_ln100                  (br               ) [ 000000000000000000]
IN_I_buff_V_0_addr_2      (getelementptr    ) [ 000001100000000000]
IN_I_buff_V_1_addr_2      (getelementptr    ) [ 000001100000000000]
br_ln101                  (br               ) [ 000000000000000000]
br_ln0                    (br               ) [ 000011100000000000]
specpipeline_ln259        (specpipeline     ) [ 000000000000000000]
specloopname_ln259        (specloopname     ) [ 000000000000000000]
tmp_79                    (bitselect        ) [ 000000000000000000]
IN_R_buff_V_0_load        (load             ) [ 000000000000000000]
IN_R_buff_V_1_load        (load             ) [ 000000000000000000]
select_ln100              (select           ) [ 000000000000000000]
zext_ln100_1              (zext             ) [ 000000000000000000]
IN_R_buff_V_0_addr_3      (getelementptr    ) [ 000000000000000000]
IN_R_buff_V_1_addr_3      (getelementptr    ) [ 000000000000000000]
store_ln100               (store            ) [ 000000000000000000]
br_ln100                  (br               ) [ 000000000000000000]
store_ln100               (store            ) [ 000000000000000000]
br_ln100                  (br               ) [ 000000000000000000]
IN_I_buff_V_0_load_1      (load             ) [ 000000000000000000]
IN_I_buff_V_1_load_1      (load             ) [ 000000000000000000]
select_ln100_1            (select           ) [ 000000000000000000]
IN_I_buff_V_0_addr_3      (getelementptr    ) [ 000000000000000000]
IN_I_buff_V_1_addr_3      (getelementptr    ) [ 000000000000000000]
store_ln101               (store            ) [ 000000000000000000]
br_ln101                  (br               ) [ 000000000000000000]
store_ln101               (store            ) [ 000000000000000000]
br_ln101                  (br               ) [ 000000000000000000]
sext_ln1115               (sext             ) [ 000000000000000000]
r_V_11                    (mul              ) [ 000000000000000000]
trunc_ln9                 (partselect       ) [ 000000000000000000]
store_ln104               (store            ) [ 000000000000000000]
sext_ln1115_1             (sext             ) [ 000000000000000000]
r_V_13                    (mul              ) [ 000000000000000000]
trunc_ln708_s             (partselect       ) [ 000000000000000000]
store_ln105               (store            ) [ 000000000000000000]
br_ln107                  (br               ) [ 000000011100000000]
i_V_8                     (phi              ) [ 000000001000000000]
acc_i_2_V_2               (phi              ) [ 000000001110000000]
acc_r_2_V_2               (phi              ) [ 000000001110000000]
acc_i_1_V_2               (phi              ) [ 000000001110000000]
acc_r_1_V_2               (phi              ) [ 000000001110000000]
acc_i_0_V_2               (phi              ) [ 000000001110000000]
acc_r_0_V_2               (phi              ) [ 000000001110000000]
i_V_9                     (add              ) [ 000000011100000000]
icmp_ln878_3              (icmp             ) [ 000000001100000000]
empty_101                 (speclooptripcount) [ 000000000000000000]
br_ln107                  (br               ) [ 000000000000000000]
zext_ln534                (zext             ) [ 000000000000000000]
trunc_ln1116              (trunc            ) [ 000000000000000000]
zext_ln1116               (zext             ) [ 000000000000000000]
IN_R_buff_V_0_addr_2      (getelementptr    ) [ 000000001100000000]
IN_R_buff_V_1_addr_2      (getelementptr    ) [ 000000001100000000]
tmp_81                    (partselect       ) [ 000000000000000000]
icmp_ln1116               (icmp             ) [ 000000001100000000]
td_pss_real_V_0_addr      (getelementptr    ) [ 000000001100000000]
IN_I_buff_V_0_addr_1      (getelementptr    ) [ 000000001100000000]
IN_I_buff_V_1_addr_1      (getelementptr    ) [ 000000001100000000]
td_pss_imag_V_0_addr      (getelementptr    ) [ 000000001100000000]
td_pss_real_V_1_addr      (getelementptr    ) [ 000000001100000000]
td_pss_imag_V_1_addr      (getelementptr    ) [ 000000001100000000]
td_pss_real_V_2_addr      (getelementptr    ) [ 000000001100000000]
td_pss_imag_V_2_addr      (getelementptr    ) [ 000000001100000000]
specpipeline_ln83         (specpipeline     ) [ 000000000000000000]
specloopname_ln83         (specloopname     ) [ 000000000000000000]
IN_R_buff_V_0_load_1      (load             ) [ 000000000000000000]
IN_R_buff_V_1_load_1      (load             ) [ 000000000000000000]
r_V_44                    (select           ) [ 000000000000000000]
sext_ln1115_8             (sext             ) [ 000000000000000000]
sext_ln1115_9             (sext             ) [ 000000000000000000]
lhs_V_1                   (load             ) [ 000000000000000000]
sext_ln1118               (sext             ) [ 000000000000000000]
r_V_33                    (mul              ) [ 000000000000000000]
trunc_ln708_2             (partselect       ) [ 000000000000000000]
IN_I_buff_V_0_load        (load             ) [ 000000000000000000]
IN_I_buff_V_1_load        (load             ) [ 000000000000000000]
r_V_45                    (select           ) [ 000000000000000000]
sext_ln1115_10            (sext             ) [ 000000000000000000]
rhs_2                     (load             ) [ 000000000000000000]
sext_ln1118_2             (sext             ) [ 000000000000000000]
r_V_35                    (mul              ) [ 000000000000000000]
trunc_ln708_3             (partselect       ) [ 000000000000000000]
sext_ln703                (sext             ) [ 000000000000000000]
sext_ln703_1              (sext             ) [ 000000000000000000]
sext_ln1192_6             (sext             ) [ 000000000000000000]
ret_V_24                  (add              ) [ 000000000000000000]
lhs_2                     (bitconcatenate   ) [ 000000000000000000]
sext_ln1192               (sext             ) [ 000000000000000000]
ret_V_6                   (add              ) [ 000000000000000000]
acc_r_0_V                 (partselect       ) [ 000000011100000000]
sext_ln703_2              (sext             ) [ 000000000000000000]
sext_ln703_3              (sext             ) [ 000000000000000000]
ret_V_25                  (add              ) [ 000000000000000000]
sext_ln1193               (sext             ) [ 000000000000000000]
ret_V_8                   (sub              ) [ 000000000000000000]
sext_ln1115_11            (sext             ) [ 000000000000000000]
sext_ln1118_3             (sext             ) [ 000000000000000000]
r_V_37                    (mul              ) [ 000000000000000000]
trunc_ln708_4             (partselect       ) [ 000000000000000000]
sext_ln1193_5             (sext             ) [ 000000000000000000]
ret_V_26                  (sub              ) [ 000000000000000000]
sext_ln1192_7             (sext             ) [ 000000000000000000]
ret_V_27                  (add              ) [ 000000000000000000]
lhs_V_4                   (bitconcatenate   ) [ 000000000000000000]
sext_ln1192_1             (sext             ) [ 000000000000000000]
ret_V_11                  (add              ) [ 000000000000000000]
acc_i_0_V                 (partselect       ) [ 000000011100000000]
lhs_V_7                   (load             ) [ 000000000000000000]
sext_ln1118_4             (sext             ) [ 000000000000000000]
r_V_38                    (mul              ) [ 000000000000000000]
trunc_ln708_5             (partselect       ) [ 000000000000000000]
rhs_5                     (load             ) [ 000000000000000000]
sext_ln1118_5             (sext             ) [ 000000000000000000]
r_V_39                    (mul              ) [ 000000000000000000]
trunc_ln708_6             (partselect       ) [ 000000000000000000]
sext_ln703_4              (sext             ) [ 000000000000000000]
sext_ln703_5              (sext             ) [ 000000000000000000]
sext_ln1192_8             (sext             ) [ 000000000000000000]
ret_V_28                  (add              ) [ 000000000000000000]
lhs_V_6                   (bitconcatenate   ) [ 000000000000000000]
sext_ln1192_2             (sext             ) [ 000000000000000000]
ret_V_13                  (add              ) [ 000000000000000000]
acc_r_1_V                 (partselect       ) [ 000000011100000000]
sext_ln1193_1             (sext             ) [ 000000000000000000]
sext_ln1193_2             (sext             ) [ 000000000000000000]
ret_V_14                  (sub              ) [ 000000000000000000]
sext_ln1118_6             (sext             ) [ 000000000000000000]
r_V_40                    (mul              ) [ 000000000000000000]
trunc_ln708_7             (partselect       ) [ 000000000000000000]
sext_ln1193_6             (sext             ) [ 000000000000000000]
ret_V_29                  (sub              ) [ 000000000000000000]
sext_ln1192_9             (sext             ) [ 000000000000000000]
ret_V_30                  (add              ) [ 000000000000000000]
lhs_V_10                  (bitconcatenate   ) [ 000000000000000000]
sext_ln1192_3             (sext             ) [ 000000000000000000]
ret_V_17                  (add              ) [ 000000000000000000]
acc_i_1_V                 (partselect       ) [ 000000011100000000]
lhs_V_13                  (load             ) [ 000000000000000000]
sext_ln1118_7             (sext             ) [ 000000000000000000]
r_V_41                    (mul              ) [ 000000000000000000]
trunc_ln708_8             (partselect       ) [ 000000000000000000]
rhs_8                     (load             ) [ 000000000000000000]
sext_ln1118_8             (sext             ) [ 000000000000000000]
r_V_42                    (mul              ) [ 000000000000000000]
trunc_ln708_9             (partselect       ) [ 000000000000000000]
sext_ln703_6              (sext             ) [ 000000000000000000]
sext_ln703_7              (sext             ) [ 000000000000000000]
sext_ln1192_10            (sext             ) [ 000000000000000000]
ret_V_31                  (add              ) [ 000000000000000000]
lhs_V_12                  (bitconcatenate   ) [ 000000000000000000]
sext_ln1192_4             (sext             ) [ 000000000000000000]
ret_V_19                  (add              ) [ 000000000000000000]
acc_r_2_V                 (partselect       ) [ 000000011100000000]
sext_ln1193_3             (sext             ) [ 000000000000000000]
sext_ln1193_4             (sext             ) [ 000000000000000000]
ret_V_20                  (sub              ) [ 000000000000000000]
sext_ln1118_9             (sext             ) [ 000000000000000000]
r_V_43                    (mul              ) [ 000000000000000000]
trunc_ln708_1             (partselect       ) [ 000000000000000000]
sext_ln1193_7             (sext             ) [ 000000000000000000]
ret_V_32                  (sub              ) [ 000000000000000000]
sext_ln1192_11            (sext             ) [ 000000000000000000]
ret_V_33                  (add              ) [ 000000000000000000]
lhs_V_16                  (bitconcatenate   ) [ 000000000000000000]
sext_ln1192_5             (sext             ) [ 000000000000000000]
ret_V_23                  (add              ) [ 000000000000000000]
acc_i_2_V                 (partselect       ) [ 000000011100000000]
br_ln0                    (br               ) [ 000000011100000000]
sext_ln1115_2             (sext             ) [ 000000000000000000]
r_V_15                    (mul              ) [ 000000000000000000]
sext_ln1115_3             (sext             ) [ 000000000000000000]
r_V_17                    (mul              ) [ 000000000000000000]
ret_V                     (add              ) [ 000000000000000000]
x_V                       (partselect       ) [ 000000000001111110]
sext_ln1115_4             (sext             ) [ 000000000000000000]
r_V_21                    (mul              ) [ 000000000000000000]
sext_ln1115_5             (sext             ) [ 000000000000000000]
r_V_23                    (mul              ) [ 000000000000000000]
ret_V_3                   (add              ) [ 000000000000000000]
x_V_1                     (partselect       ) [ 000000000001111110]
sext_ln1115_6             (sext             ) [ 000000000000000000]
r_V_27                    (mul              ) [ 000000000000000000]
sext_ln1115_7             (sext             ) [ 000000000000000000]
r_V_29                    (mul              ) [ 000000000000000000]
ret_V_4                   (add              ) [ 000000000000000000]
x_V_2                     (partselect       ) [ 000000000001111110]
r_V_18                    (call             ) [ 000000000000000001]
r_V_24                    (call             ) [ 000000000000000001]
r_V_30                    (call             ) [ 000000000000000001]
zext_ln1115               (zext             ) [ 000000000000000000]
r_V_19                    (mul              ) [ 000000000000000000]
pss_rslt_0_V_write_assign (partselect       ) [ 000000000000000000]
zext_ln1115_3             (zext             ) [ 000000000000000000]
r_V_25                    (mul              ) [ 000000000000000000]
pss_rslt_1_V_write_assign (partselect       ) [ 000000000000000000]
zext_ln1115_4             (zext             ) [ 000000000000000000]
r_V_31                    (mul              ) [ 000000000000000000]
pss_rslt_2_V_write_assign (partselect       ) [ 000000000000000000]
mrv                       (insertvalue      ) [ 000000000000000000]
mrv_1                     (insertvalue      ) [ 000000000000000000]
mrv_2                     (insertvalue      ) [ 000000000000000000]
ret_ln259                 (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_real_V"/><MemPortTyVec>3 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln264">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln264"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IN_imag_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_imag_V"/><MemPortTyVec>3 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IN_R_buff_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_buff_V_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IN_R_buff_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_buff_V_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IN_I_buff_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_I_buff_V_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="IN_I_buff_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_I_buff_V_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="td_pss_real_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_real_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="td_pss_imag_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_imag_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="td_pss_real_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_real_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="td_pss_imag_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_imag_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="td_pss_real_V_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_real_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="td_pss_imag_V_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_imag_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i17P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBindPort"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i53.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<40, 18>"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln264_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="0"/>
<pin id="145" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln264_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="IN_real_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="23" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="17" slack="0"/>
<pin id="152" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_real_V_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="23" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="23" slack="2147483647"/>
<pin id="163" dir="1" index="7" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="IN_imag_V_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="23" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="17" slack="0"/>
<pin id="169" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_imag_V_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="178" dir="0" index="5" bw="23" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="23" slack="2147483647"/>
<pin id="180" dir="1" index="7" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_12/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="IN_R_buff_V_0_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_R_buff_V_0_addr/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="IN_R_buff_V_1_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_R_buff_V_1_addr/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="257" dir="0" index="4" bw="6" slack="0"/>
<pin id="258" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
<pin id="260" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln92/3 IN_R_buff_V_1_load/5 store_ln100/6 store_ln104/7 IN_R_buff_V_1_load_1/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="0"/>
<pin id="252" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="253" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="255" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln92/3 IN_R_buff_V_0_load/5 store_ln100/6 IN_R_buff_V_0_load_1/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="IN_I_buff_V_0_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_I_buff_V_0_addr/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="IN_I_buff_V_1_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_I_buff_V_1_addr/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="0"/>
<pin id="281" dir="0" index="4" bw="6" slack="0"/>
<pin id="282" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
<pin id="284" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln93/3 IN_I_buff_V_1_load_1/5 store_ln101/6 store_ln105/7 IN_I_buff_V_1_load/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="0"/>
<pin id="276" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="277" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="279" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln93/3 IN_I_buff_V_0_load_1/5 store_ln101/6 IN_I_buff_V_0_load/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="IN_R_buff_V_0_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_R_buff_V_0_addr_1/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="IN_R_buff_V_1_addr_1_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_R_buff_V_1_addr_1/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="IN_I_buff_V_0_addr_2_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_I_buff_V_0_addr_2/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="IN_I_buff_V_1_addr_2_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_I_buff_V_1_addr_2/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="IN_R_buff_V_0_addr_3_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_R_buff_V_0_addr_3/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="IN_R_buff_V_1_addr_3_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_R_buff_V_1_addr_3/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="IN_I_buff_V_0_addr_3_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_I_buff_V_0_addr_3/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="IN_I_buff_V_1_addr_3_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_I_buff_V_1_addr_3/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="IN_R_buff_V_0_addr_2_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_R_buff_V_0_addr_2/8 "/>
</bind>
</comp>

<comp id="327" class="1004" name="IN_R_buff_V_1_addr_2_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_R_buff_V_1_addr_2/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="td_pss_real_V_0_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="23" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="td_pss_real_V_0_addr/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_1/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="IN_I_buff_V_0_addr_1_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_I_buff_V_0_addr_1/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="IN_I_buff_V_1_addr_1_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_I_buff_V_1_addr_1/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="td_pss_imag_V_0_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="22" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="td_pss_imag_V_0_addr/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_2/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="td_pss_real_V_1_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="22" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="8" slack="0"/>
<pin id="382" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="td_pss_real_V_1_addr/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_7/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="td_pss_imag_V_1_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="22" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="8" slack="0"/>
<pin id="395" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="td_pss_imag_V_1_addr/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_5/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="td_pss_real_V_2_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="22" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="td_pss_real_V_2_addr/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_13/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="td_pss_imag_V_2_addr_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="22" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="8" slack="0"/>
<pin id="421" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="td_pss_imag_V_2_addr/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_8/8 "/>
</bind>
</comp>

<comp id="430" class="1005" name="i_V_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="i_V_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="1" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="441" class="1005" name="i_V_11_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="1"/>
<pin id="443" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_V_11 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="i_V_11_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="7" slack="0"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V_11/5 "/>
</bind>
</comp>

<comp id="452" class="1005" name="i_V_8_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_V_8 (phireg) "/>
</bind>
</comp>

<comp id="456" class="1004" name="i_V_8_phi_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="8" slack="0"/>
<pin id="460" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V_8/8 "/>
</bind>
</comp>

<comp id="463" class="1005" name="acc_i_2_V_2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_i_2_V_2 (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="acc_i_2_V_2_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="32" slack="1"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_i_2_V_2/8 "/>
</bind>
</comp>

<comp id="475" class="1005" name="acc_r_2_V_2_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_r_2_V_2 (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="acc_r_2_V_2_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="32" slack="1"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_r_2_V_2/8 "/>
</bind>
</comp>

<comp id="487" class="1005" name="acc_i_1_V_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_i_1_V_2 (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="acc_i_1_V_2_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="32" slack="1"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_i_1_V_2/8 "/>
</bind>
</comp>

<comp id="499" class="1005" name="acc_r_1_V_2_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_r_1_V_2 (phireg) "/>
</bind>
</comp>

<comp id="503" class="1004" name="acc_r_1_V_2_phi_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="32" slack="1"/>
<pin id="507" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_r_1_V_2/8 "/>
</bind>
</comp>

<comp id="511" class="1005" name="acc_i_0_V_2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_i_0_V_2 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="acc_i_0_V_2_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="32" slack="1"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_i_0_V_2/8 "/>
</bind>
</comp>

<comp id="523" class="1005" name="acc_r_0_V_2_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_r_0_V_2 (phireg) "/>
</bind>
</comp>

<comp id="527" class="1004" name="acc_r_0_V_2_phi_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="32" slack="1"/>
<pin id="531" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_r_0_V_2/8 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_sqrt_fixed_40_18_s_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="31" slack="0"/>
<pin id="537" dir="0" index="1" bw="40" slack="1"/>
<pin id="538" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="r_V_18/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_sqrt_fixed_40_18_s_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="31" slack="0"/>
<pin id="542" dir="0" index="1" bw="40" slack="1"/>
<pin id="543" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="r_V_24/11 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_sqrt_fixed_40_18_s_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="0"/>
<pin id="547" dir="0" index="1" bw="40" slack="1"/>
<pin id="548" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="r_V_30/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln256_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="17" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln256/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="run_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="17" slack="0"/>
<pin id="558" dir="0" index="1" bw="17" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="run/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="i_V_7_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_7/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln878_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln92_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln92_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="4" slack="0"/>
<pin id="590" dir="0" index="3" bw="4" slack="0"/>
<pin id="591" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln92_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="0"/>
<pin id="598" dir="0" index="1" bw="2" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="ret_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="icmp_ln878_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="0"/>
<pin id="610" dir="0" index="1" bw="7" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_2/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln1346_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="7" slack="0"/>
<pin id="616" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1346/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln100_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln100_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_80_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="7" slack="0"/>
<pin id="635" dir="0" index="2" bw="4" slack="0"/>
<pin id="636" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_79_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="7" slack="1"/>
<pin id="643" dir="0" index="2" bw="4" slack="0"/>
<pin id="644" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="select_ln100_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="32" slack="0"/>
<pin id="651" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln100_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="1"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100_1/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="select_ln100_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="32" slack="0"/>
<pin id="668" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100_1/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sext_ln1115_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="23" slack="4"/>
<pin id="676" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="r_V_11_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="23" slack="0"/>
<pin id="679" dir="0" index="1" bw="31" slack="0"/>
<pin id="680" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln9_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="48" slack="0"/>
<pin id="686" dir="0" index="2" bw="6" slack="0"/>
<pin id="687" dir="0" index="3" bw="7" slack="0"/>
<pin id="688" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/7 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sext_ln1115_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="23" slack="4"/>
<pin id="696" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_1/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="r_V_13_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="23" slack="0"/>
<pin id="699" dir="0" index="1" bw="31" slack="0"/>
<pin id="700" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="trunc_ln708_s_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="48" slack="0"/>
<pin id="706" dir="0" index="2" bw="6" slack="0"/>
<pin id="707" dir="0" index="3" bw="7" slack="0"/>
<pin id="708" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="i_V_9_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_9/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="icmp_ln878_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_3/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln534_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="trunc_ln1116_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln1116_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_81_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="2" slack="0"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="0" index="2" bw="4" slack="0"/>
<pin id="752" dir="0" index="3" bw="4" slack="0"/>
<pin id="753" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="icmp_ln1116_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="0"/>
<pin id="760" dir="0" index="1" bw="2" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1116/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="r_V_44_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="32" slack="0"/>
<pin id="768" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_44/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln1115_8_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_8/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln1115_9_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_9/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="sext_ln1118_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="23" slack="0"/>
<pin id="781" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/9 "/>
</bind>
</comp>

<comp id="783" class="1004" name="r_V_33_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="23" slack="0"/>
<pin id="786" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/9 "/>
</bind>
</comp>

<comp id="789" class="1004" name="trunc_ln708_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="30" slack="0"/>
<pin id="791" dir="0" index="1" bw="54" slack="0"/>
<pin id="792" dir="0" index="2" bw="6" slack="0"/>
<pin id="793" dir="0" index="3" bw="7" slack="0"/>
<pin id="794" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/9 "/>
</bind>
</comp>

<comp id="799" class="1004" name="r_V_45_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="32" slack="0"/>
<pin id="803" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_45/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln1115_10_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_10/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln1118_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="22" slack="0"/>
<pin id="812" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/9 "/>
</bind>
</comp>

<comp id="814" class="1004" name="r_V_35_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="0" index="1" bw="22" slack="0"/>
<pin id="817" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/9 "/>
</bind>
</comp>

<comp id="820" class="1004" name="trunc_ln708_3_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="29" slack="0"/>
<pin id="822" dir="0" index="1" bw="53" slack="0"/>
<pin id="823" dir="0" index="2" bw="6" slack="0"/>
<pin id="824" dir="0" index="3" bw="7" slack="0"/>
<pin id="825" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sext_ln703_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="30" slack="0"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sext_ln703_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="30" slack="0"/>
<pin id="836" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln1192_6_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="29" slack="0"/>
<pin id="840" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/9 "/>
</bind>
</comp>

<comp id="842" class="1004" name="ret_V_24_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="30" slack="0"/>
<pin id="844" dir="0" index="1" bw="29" slack="0"/>
<pin id="845" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/9 "/>
</bind>
</comp>

<comp id="848" class="1004" name="lhs_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="40" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="1"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_2/9 "/>
</bind>
</comp>

<comp id="856" class="1004" name="sext_ln1192_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="31" slack="0"/>
<pin id="858" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/9 "/>
</bind>
</comp>

<comp id="860" class="1004" name="ret_V_6_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="40" slack="0"/>
<pin id="862" dir="0" index="1" bw="31" slack="0"/>
<pin id="863" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="acc_r_0_V_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="0" index="1" bw="40" slack="0"/>
<pin id="869" dir="0" index="2" bw="5" slack="0"/>
<pin id="870" dir="0" index="3" bw="7" slack="0"/>
<pin id="871" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_r_0_V/9 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sext_ln703_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/9 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sext_ln703_3_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/9 "/>
</bind>
</comp>

<comp id="884" class="1004" name="ret_V_25_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="0"/>
<pin id="887" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/9 "/>
</bind>
</comp>

<comp id="890" class="1004" name="sext_ln1193_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="22" slack="0"/>
<pin id="892" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="ret_V_8_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="23" slack="0"/>
<pin id="896" dir="0" index="1" bw="22" slack="0"/>
<pin id="897" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/9 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sext_ln1115_11_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="33" slack="0"/>
<pin id="902" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_11/9 "/>
</bind>
</comp>

<comp id="904" class="1004" name="sext_ln1118_3_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="23" slack="0"/>
<pin id="906" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/9 "/>
</bind>
</comp>

<comp id="908" class="1004" name="r_V_37_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="33" slack="0"/>
<pin id="910" dir="0" index="1" bw="23" slack="0"/>
<pin id="911" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/9 "/>
</bind>
</comp>

<comp id="914" class="1004" name="trunc_ln708_4_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="31" slack="0"/>
<pin id="916" dir="0" index="1" bw="55" slack="0"/>
<pin id="917" dir="0" index="2" bw="6" slack="0"/>
<pin id="918" dir="0" index="3" bw="7" slack="0"/>
<pin id="919" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/9 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sext_ln1193_5_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="31" slack="0"/>
<pin id="926" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_5/9 "/>
</bind>
</comp>

<comp id="928" class="1004" name="ret_V_26_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="31" slack="0"/>
<pin id="930" dir="0" index="1" bw="30" slack="0"/>
<pin id="931" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_26/9 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sext_ln1192_7_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="29" slack="0"/>
<pin id="936" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/9 "/>
</bind>
</comp>

<comp id="938" class="1004" name="ret_V_27_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="0" index="1" bw="29" slack="0"/>
<pin id="941" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_27/9 "/>
</bind>
</comp>

<comp id="944" class="1004" name="lhs_V_4_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="40" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="1"/>
<pin id="947" dir="0" index="2" bw="1" slack="0"/>
<pin id="948" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/9 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sext_ln1192_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="0"/>
<pin id="954" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/9 "/>
</bind>
</comp>

<comp id="956" class="1004" name="ret_V_11_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="40" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/9 "/>
</bind>
</comp>

<comp id="962" class="1004" name="acc_i_0_V_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="0" index="1" bw="40" slack="0"/>
<pin id="965" dir="0" index="2" bw="5" slack="0"/>
<pin id="966" dir="0" index="3" bw="7" slack="0"/>
<pin id="967" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_i_0_V/9 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sext_ln1118_4_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="22" slack="0"/>
<pin id="974" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/9 "/>
</bind>
</comp>

<comp id="976" class="1004" name="r_V_38_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="0" index="1" bw="22" slack="0"/>
<pin id="979" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_38/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="trunc_ln708_5_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="29" slack="0"/>
<pin id="984" dir="0" index="1" bw="53" slack="0"/>
<pin id="985" dir="0" index="2" bw="6" slack="0"/>
<pin id="986" dir="0" index="3" bw="7" slack="0"/>
<pin id="987" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/9 "/>
</bind>
</comp>

<comp id="992" class="1004" name="sext_ln1118_5_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="22" slack="0"/>
<pin id="994" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/9 "/>
</bind>
</comp>

<comp id="996" class="1004" name="r_V_39_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="22" slack="0"/>
<pin id="999" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_39/9 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="trunc_ln708_6_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="29" slack="0"/>
<pin id="1004" dir="0" index="1" bw="53" slack="0"/>
<pin id="1005" dir="0" index="2" bw="6" slack="0"/>
<pin id="1006" dir="0" index="3" bw="7" slack="0"/>
<pin id="1007" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/9 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sext_ln703_4_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="29" slack="0"/>
<pin id="1014" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/9 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln703_5_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="29" slack="0"/>
<pin id="1018" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/9 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="sext_ln1192_8_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="29" slack="0"/>
<pin id="1022" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/9 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="ret_V_28_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="29" slack="0"/>
<pin id="1026" dir="0" index="1" bw="29" slack="0"/>
<pin id="1027" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/9 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="lhs_V_6_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="40" slack="0"/>
<pin id="1032" dir="0" index="1" bw="32" slack="1"/>
<pin id="1033" dir="0" index="2" bw="1" slack="0"/>
<pin id="1034" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/9 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sext_ln1192_2_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="30" slack="0"/>
<pin id="1040" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/9 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="ret_V_13_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="40" slack="0"/>
<pin id="1044" dir="0" index="1" bw="30" slack="0"/>
<pin id="1045" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/9 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="acc_r_1_V_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="32" slack="0"/>
<pin id="1050" dir="0" index="1" bw="40" slack="0"/>
<pin id="1051" dir="0" index="2" bw="5" slack="0"/>
<pin id="1052" dir="0" index="3" bw="7" slack="0"/>
<pin id="1053" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_r_1_V/9 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="sext_ln1193_1_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="22" slack="0"/>
<pin id="1060" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/9 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sext_ln1193_2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="22" slack="0"/>
<pin id="1064" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_2/9 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="ret_V_14_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="22" slack="0"/>
<pin id="1068" dir="0" index="1" bw="22" slack="0"/>
<pin id="1069" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_14/9 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="sext_ln1118_6_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="23" slack="0"/>
<pin id="1074" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/9 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="r_V_40_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="33" slack="0"/>
<pin id="1078" dir="0" index="1" bw="23" slack="0"/>
<pin id="1079" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_40/9 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="trunc_ln708_7_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="31" slack="0"/>
<pin id="1084" dir="0" index="1" bw="55" slack="0"/>
<pin id="1085" dir="0" index="2" bw="6" slack="0"/>
<pin id="1086" dir="0" index="3" bw="7" slack="0"/>
<pin id="1087" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/9 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="sext_ln1193_6_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="31" slack="0"/>
<pin id="1094" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_6/9 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="ret_V_29_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="31" slack="0"/>
<pin id="1098" dir="0" index="1" bw="29" slack="0"/>
<pin id="1099" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_29/9 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sext_ln1192_9_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="29" slack="0"/>
<pin id="1104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/9 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="ret_V_30_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="0"/>
<pin id="1108" dir="0" index="1" bw="29" slack="0"/>
<pin id="1109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/9 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="lhs_V_10_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="40" slack="0"/>
<pin id="1114" dir="0" index="1" bw="32" slack="1"/>
<pin id="1115" dir="0" index="2" bw="1" slack="0"/>
<pin id="1116" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_10/9 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="sext_ln1192_3_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/9 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="ret_V_17_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="40" slack="0"/>
<pin id="1126" dir="0" index="1" bw="32" slack="0"/>
<pin id="1127" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/9 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="acc_i_1_V_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="0"/>
<pin id="1132" dir="0" index="1" bw="40" slack="0"/>
<pin id="1133" dir="0" index="2" bw="5" slack="0"/>
<pin id="1134" dir="0" index="3" bw="7" slack="0"/>
<pin id="1135" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_i_1_V/9 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sext_ln1118_7_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="22" slack="0"/>
<pin id="1142" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/9 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="r_V_41_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="0" index="1" bw="22" slack="0"/>
<pin id="1147" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_41/9 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="trunc_ln708_8_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="29" slack="0"/>
<pin id="1152" dir="0" index="1" bw="53" slack="0"/>
<pin id="1153" dir="0" index="2" bw="6" slack="0"/>
<pin id="1154" dir="0" index="3" bw="7" slack="0"/>
<pin id="1155" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/9 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="sext_ln1118_8_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="22" slack="0"/>
<pin id="1162" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/9 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="r_V_42_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="0"/>
<pin id="1166" dir="0" index="1" bw="22" slack="0"/>
<pin id="1167" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_42/9 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="trunc_ln708_9_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="29" slack="0"/>
<pin id="1172" dir="0" index="1" bw="53" slack="0"/>
<pin id="1173" dir="0" index="2" bw="6" slack="0"/>
<pin id="1174" dir="0" index="3" bw="7" slack="0"/>
<pin id="1175" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/9 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="sext_ln703_6_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="29" slack="0"/>
<pin id="1182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/9 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="sext_ln703_7_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="29" slack="0"/>
<pin id="1186" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/9 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sext_ln1192_10_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="29" slack="0"/>
<pin id="1190" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/9 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="ret_V_31_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="29" slack="0"/>
<pin id="1194" dir="0" index="1" bw="29" slack="0"/>
<pin id="1195" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/9 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="lhs_V_12_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="40" slack="0"/>
<pin id="1200" dir="0" index="1" bw="32" slack="1"/>
<pin id="1201" dir="0" index="2" bw="1" slack="0"/>
<pin id="1202" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_12/9 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="sext_ln1192_4_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="30" slack="0"/>
<pin id="1208" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/9 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="ret_V_19_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="40" slack="0"/>
<pin id="1212" dir="0" index="1" bw="30" slack="0"/>
<pin id="1213" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/9 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="acc_r_2_V_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="0"/>
<pin id="1218" dir="0" index="1" bw="40" slack="0"/>
<pin id="1219" dir="0" index="2" bw="5" slack="0"/>
<pin id="1220" dir="0" index="3" bw="7" slack="0"/>
<pin id="1221" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_r_2_V/9 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="sext_ln1193_3_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="22" slack="0"/>
<pin id="1228" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_3/9 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="sext_ln1193_4_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="22" slack="0"/>
<pin id="1232" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_4/9 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="ret_V_20_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="22" slack="0"/>
<pin id="1236" dir="0" index="1" bw="22" slack="0"/>
<pin id="1237" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_20/9 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="sext_ln1118_9_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="23" slack="0"/>
<pin id="1242" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/9 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="r_V_43_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="33" slack="0"/>
<pin id="1246" dir="0" index="1" bw="23" slack="0"/>
<pin id="1247" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_43/9 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="trunc_ln708_1_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="31" slack="0"/>
<pin id="1252" dir="0" index="1" bw="55" slack="0"/>
<pin id="1253" dir="0" index="2" bw="6" slack="0"/>
<pin id="1254" dir="0" index="3" bw="7" slack="0"/>
<pin id="1255" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/9 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="sext_ln1193_7_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="31" slack="0"/>
<pin id="1262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_7/9 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="ret_V_32_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="31" slack="0"/>
<pin id="1266" dir="0" index="1" bw="29" slack="0"/>
<pin id="1267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_32/9 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="sext_ln1192_11_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="29" slack="0"/>
<pin id="1272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/9 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="ret_V_33_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="0"/>
<pin id="1276" dir="0" index="1" bw="29" slack="0"/>
<pin id="1277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/9 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="lhs_V_16_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="40" slack="0"/>
<pin id="1282" dir="0" index="1" bw="32" slack="1"/>
<pin id="1283" dir="0" index="2" bw="1" slack="0"/>
<pin id="1284" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_16/9 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="sext_ln1192_5_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="32" slack="0"/>
<pin id="1290" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/9 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="ret_V_23_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="40" slack="0"/>
<pin id="1294" dir="0" index="1" bw="32" slack="0"/>
<pin id="1295" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/9 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="acc_i_2_V_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="0"/>
<pin id="1300" dir="0" index="1" bw="40" slack="0"/>
<pin id="1301" dir="0" index="2" bw="5" slack="0"/>
<pin id="1302" dir="0" index="3" bw="7" slack="0"/>
<pin id="1303" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_i_2_V/9 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="sext_ln1115_2_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="1"/>
<pin id="1310" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_2/10 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="r_V_15_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="0"/>
<pin id="1314" dir="0" index="1" bw="32" slack="0"/>
<pin id="1315" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/10 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="sext_ln1115_3_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="1"/>
<pin id="1320" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_3/10 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="r_V_17_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="0"/>
<pin id="1324" dir="0" index="1" bw="32" slack="0"/>
<pin id="1325" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/10 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="ret_V_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="50" slack="0"/>
<pin id="1330" dir="0" index="1" bw="50" slack="0"/>
<pin id="1331" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="x_V_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="40" slack="0"/>
<pin id="1336" dir="0" index="1" bw="50" slack="0"/>
<pin id="1337" dir="0" index="2" bw="5" slack="0"/>
<pin id="1338" dir="0" index="3" bw="7" slack="0"/>
<pin id="1339" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_V/10 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="sext_ln1115_4_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_4/10 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="r_V_21_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="0"/>
<pin id="1350" dir="0" index="1" bw="32" slack="0"/>
<pin id="1351" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/10 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="sext_ln1115_5_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_5/10 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="r_V_23_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="0"/>
<pin id="1360" dir="0" index="1" bw="32" slack="0"/>
<pin id="1361" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/10 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="ret_V_3_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="50" slack="0"/>
<pin id="1366" dir="0" index="1" bw="50" slack="0"/>
<pin id="1367" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/10 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="x_V_1_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="40" slack="0"/>
<pin id="1372" dir="0" index="1" bw="50" slack="0"/>
<pin id="1373" dir="0" index="2" bw="5" slack="0"/>
<pin id="1374" dir="0" index="3" bw="7" slack="0"/>
<pin id="1375" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_V_1/10 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="sext_ln1115_6_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_6/10 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="r_V_27_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="0"/>
<pin id="1386" dir="0" index="1" bw="32" slack="0"/>
<pin id="1387" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/10 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="sext_ln1115_7_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115_7/10 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="r_V_29_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="0"/>
<pin id="1396" dir="0" index="1" bw="32" slack="0"/>
<pin id="1397" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/10 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="ret_V_4_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="50" slack="0"/>
<pin id="1402" dir="0" index="1" bw="50" slack="0"/>
<pin id="1403" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/10 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="x_V_2_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="40" slack="0"/>
<pin id="1408" dir="0" index="1" bw="50" slack="0"/>
<pin id="1409" dir="0" index="2" bw="5" slack="0"/>
<pin id="1410" dir="0" index="3" bw="7" slack="0"/>
<pin id="1411" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_V_2/10 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="zext_ln1115_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="31" slack="1"/>
<pin id="1418" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115/17 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="r_V_19_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="31" slack="0"/>
<pin id="1421" dir="0" index="1" bw="14" slack="0"/>
<pin id="1422" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/17 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="pss_rslt_0_V_write_assign_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="20" slack="0"/>
<pin id="1427" dir="0" index="1" bw="44" slack="0"/>
<pin id="1428" dir="0" index="2" bw="6" slack="0"/>
<pin id="1429" dir="0" index="3" bw="7" slack="0"/>
<pin id="1430" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pss_rslt_0_V_write_assign/17 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="zext_ln1115_3_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="31" slack="1"/>
<pin id="1437" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115_3/17 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="r_V_25_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="31" slack="0"/>
<pin id="1440" dir="0" index="1" bw="14" slack="0"/>
<pin id="1441" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/17 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="pss_rslt_1_V_write_assign_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="20" slack="0"/>
<pin id="1446" dir="0" index="1" bw="44" slack="0"/>
<pin id="1447" dir="0" index="2" bw="6" slack="0"/>
<pin id="1448" dir="0" index="3" bw="7" slack="0"/>
<pin id="1449" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pss_rslt_1_V_write_assign/17 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="zext_ln1115_4_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="31" slack="1"/>
<pin id="1456" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115_4/17 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="r_V_31_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="31" slack="0"/>
<pin id="1459" dir="0" index="1" bw="14" slack="0"/>
<pin id="1460" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/17 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="pss_rslt_2_V_write_assign_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="20" slack="0"/>
<pin id="1465" dir="0" index="1" bw="44" slack="0"/>
<pin id="1466" dir="0" index="2" bw="6" slack="0"/>
<pin id="1467" dir="0" index="3" bw="7" slack="0"/>
<pin id="1468" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pss_rslt_2_V_write_assign/17 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="mrv_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="60" slack="0"/>
<pin id="1475" dir="0" index="1" bw="20" slack="0"/>
<pin id="1476" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/17 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="mrv_1_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="60" slack="0"/>
<pin id="1481" dir="0" index="1" bw="20" slack="0"/>
<pin id="1482" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/17 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="mrv_2_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="60" slack="0"/>
<pin id="1487" dir="0" index="1" bw="20" slack="0"/>
<pin id="1488" dir="1" index="2" bw="60" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/17 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="IN_real_V_addr_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="17" slack="1"/>
<pin id="1493" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="IN_real_V_addr "/>
</bind>
</comp>

<comp id="1496" class="1005" name="IN_imag_V_addr_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="17" slack="1"/>
<pin id="1498" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="IN_imag_V_addr "/>
</bind>
</comp>

<comp id="1501" class="1005" name="run_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="1"/>
<pin id="1503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="run "/>
</bind>
</comp>

<comp id="1505" class="1005" name="r_V_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="23" slack="4"/>
<pin id="1507" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1510" class="1005" name="r_V_12_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="23" slack="4"/>
<pin id="1512" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="i_V_7_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="8" slack="0"/>
<pin id="1517" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V_7 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="ret_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="7" slack="0"/>
<pin id="1528" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="1532" class="1005" name="icmp_ln878_2_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="1" slack="1"/>
<pin id="1534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_2 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="trunc_ln1346_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="6" slack="1"/>
<pin id="1538" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1346 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="IN_R_buff_V_0_addr_1_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="6" slack="1"/>
<pin id="1543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_R_buff_V_0_addr_1 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="IN_R_buff_V_1_addr_1_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="6" slack="1"/>
<pin id="1548" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_R_buff_V_1_addr_1 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="tmp_80_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="1" slack="1"/>
<pin id="1553" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="IN_I_buff_V_0_addr_2_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="6" slack="1"/>
<pin id="1557" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_I_buff_V_0_addr_2 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="IN_I_buff_V_1_addr_2_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="6" slack="1"/>
<pin id="1562" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_I_buff_V_1_addr_2 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="i_V_9_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="8" slack="0"/>
<pin id="1567" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V_9 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="icmp_ln878_3_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="1" slack="1"/>
<pin id="1572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_3 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="IN_R_buff_V_0_addr_2_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="6" slack="1"/>
<pin id="1576" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_R_buff_V_0_addr_2 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="IN_R_buff_V_1_addr_2_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="6" slack="1"/>
<pin id="1581" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_R_buff_V_1_addr_2 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="icmp_ln1116_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="1"/>
<pin id="1586" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1116 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="td_pss_real_V_0_addr_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="7" slack="1"/>
<pin id="1592" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="td_pss_real_V_0_addr "/>
</bind>
</comp>

<comp id="1595" class="1005" name="IN_I_buff_V_0_addr_1_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="6" slack="1"/>
<pin id="1597" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_I_buff_V_0_addr_1 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="IN_I_buff_V_1_addr_1_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="6" slack="1"/>
<pin id="1602" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IN_I_buff_V_1_addr_1 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="td_pss_imag_V_0_addr_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="7" slack="1"/>
<pin id="1607" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="td_pss_imag_V_0_addr "/>
</bind>
</comp>

<comp id="1610" class="1005" name="td_pss_real_V_1_addr_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="7" slack="1"/>
<pin id="1612" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="td_pss_real_V_1_addr "/>
</bind>
</comp>

<comp id="1615" class="1005" name="td_pss_imag_V_1_addr_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="7" slack="1"/>
<pin id="1617" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="td_pss_imag_V_1_addr "/>
</bind>
</comp>

<comp id="1620" class="1005" name="td_pss_real_V_2_addr_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="7" slack="1"/>
<pin id="1622" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="td_pss_real_V_2_addr "/>
</bind>
</comp>

<comp id="1625" class="1005" name="td_pss_imag_V_2_addr_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="7" slack="1"/>
<pin id="1627" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="td_pss_imag_V_2_addr "/>
</bind>
</comp>

<comp id="1630" class="1005" name="acc_r_0_V_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="1"/>
<pin id="1632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_r_0_V "/>
</bind>
</comp>

<comp id="1635" class="1005" name="acc_i_0_V_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="1"/>
<pin id="1637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_i_0_V "/>
</bind>
</comp>

<comp id="1640" class="1005" name="acc_r_1_V_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="32" slack="1"/>
<pin id="1642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_r_1_V "/>
</bind>
</comp>

<comp id="1645" class="1005" name="acc_i_1_V_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="32" slack="1"/>
<pin id="1647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_i_1_V "/>
</bind>
</comp>

<comp id="1650" class="1005" name="acc_r_2_V_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="32" slack="1"/>
<pin id="1652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_r_2_V "/>
</bind>
</comp>

<comp id="1655" class="1005" name="acc_i_2_V_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="32" slack="1"/>
<pin id="1657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_i_2_V "/>
</bind>
</comp>

<comp id="1660" class="1005" name="x_V_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="40" slack="1"/>
<pin id="1662" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

<comp id="1665" class="1005" name="x_V_1_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="40" slack="1"/>
<pin id="1667" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="x_V_1 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="x_V_2_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="40" slack="1"/>
<pin id="1672" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="x_V_2 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="r_V_18_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="31" slack="1"/>
<pin id="1677" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="r_V_24_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="31" slack="1"/>
<pin id="1682" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="r_V_30_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="31" slack="1"/>
<pin id="1687" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="148" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="165" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="182" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="210" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="238" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="261"><net_src comp="245" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="262" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="285"><net_src comp="269" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="291"><net_src comp="6" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="8" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="286" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="301"><net_src comp="293" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="302" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="317"><net_src comp="309" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="318"><net_src comp="98" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="319"><net_src comp="100" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="8" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="320" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="335"><net_src comp="327" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="28" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="10" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="28" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="349" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="364"><net_src comp="356" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="370"><net_src comp="16" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="20" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="391" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="22" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="28" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="24" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="417" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="78" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="52" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="44" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="467" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="478"><net_src comp="44" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="479" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="490"><net_src comp="44" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="491" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="502"><net_src comp="44" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="503" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="514"><net_src comp="44" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="515" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="526"><net_src comp="44" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="533"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="527" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="539"><net_src comp="132" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="132" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="132" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="142" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="560"><net_src comp="142" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="30" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="434" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="54" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="434" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="56" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="434" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="592"><net_src comp="70" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="434" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="72" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="74" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="600"><net_src comp="586" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="76" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="445" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="80" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="445" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="82" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="445" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="86" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="637"><net_src comp="88" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="445" pin="4"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="72" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="88" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="72" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="640" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="196" pin="7"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="203" pin="7"/><net_sink comp="647" pin=2"/></net>

<net id="655"><net_src comp="647" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="656"><net_src comp="647" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="660"><net_src comp="657" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="669"><net_src comp="640" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="224" pin="7"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="231" pin="7"/><net_sink comp="664" pin=2"/></net>

<net id="672"><net_src comp="664" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="673"><net_src comp="664" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="92" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="689"><net_src comp="94" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="691"><net_src comp="48" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="692"><net_src comp="96" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="693"><net_src comp="683" pin="4"/><net_sink comp="196" pin=4"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="92" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="709"><net_src comp="94" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="48" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="712"><net_src comp="96" pin="0"/><net_sink comp="703" pin=3"/></net>

<net id="713"><net_src comp="703" pin="4"/><net_sink comp="224" pin=4"/></net>

<net id="718"><net_src comp="456" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="54" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="456" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="56" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="456" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="735"><net_src comp="726" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="739"><net_src comp="456" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="736" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="754"><net_src comp="70" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="456" pin="4"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="72" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="74" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="762"><net_src comp="748" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="76" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="203" pin="7"/><net_sink comp="764" pin=1"/></net>

<net id="770"><net_src comp="196" pin="3"/><net_sink comp="764" pin=2"/></net>

<net id="774"><net_src comp="764" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="764" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="343" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="775" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="104" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="106" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="108" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="804"><net_src comp="231" pin="7"/><net_sink comp="799" pin=1"/></net>

<net id="805"><net_src comp="224" pin="3"/><net_sink comp="799" pin=2"/></net>

<net id="809"><net_src comp="799" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="372" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="806" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="826"><net_src comp="110" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="814" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="106" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="829"><net_src comp="112" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="833"><net_src comp="789" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="789" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="820" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="834" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="114" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="523" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="52" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="859"><net_src comp="842" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="848" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="872"><net_src comp="116" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="860" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="118" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="120" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="879"><net_src comp="764" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="799" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="888"><net_src comp="880" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="876" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="893"><net_src comp="372" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="343" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="890" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="884" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="894" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="900" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="904" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="920"><net_src comp="122" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="908" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="106" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="923"><net_src comp="124" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="927"><net_src comp="914" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="924" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="830" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="937"><net_src comp="820" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="928" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="934" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="949"><net_src comp="114" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="511" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="52" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="955"><net_src comp="938" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="960"><net_src comp="944" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="952" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="968"><net_src comp="116" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="956" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="970"><net_src comp="118" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="971"><net_src comp="120" pin="0"/><net_sink comp="962" pin=3"/></net>

<net id="975"><net_src comp="385" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="980"><net_src comp="771" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="972" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="988"><net_src comp="110" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="976" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="990"><net_src comp="106" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="991"><net_src comp="112" pin="0"/><net_sink comp="982" pin=3"/></net>

<net id="995"><net_src comp="398" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="806" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="992" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1008"><net_src comp="110" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1010"><net_src comp="106" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1011"><net_src comp="112" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1015"><net_src comp="982" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="982" pin="4"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="1002" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1028"><net_src comp="1020" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="1016" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1035"><net_src comp="114" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="499" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1037"><net_src comp="52" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1041"><net_src comp="1024" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1030" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1038" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1054"><net_src comp="116" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1056"><net_src comp="118" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1057"><net_src comp="120" pin="0"/><net_sink comp="1048" pin=3"/></net>

<net id="1061"><net_src comp="385" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="398" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1058" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1080"><net_src comp="900" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1072" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1088"><net_src comp="122" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="106" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1091"><net_src comp="124" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1095"><net_src comp="1082" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1012" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1105"><net_src comp="1002" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1110"><net_src comp="1096" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1102" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1117"><net_src comp="114" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1118"><net_src comp="487" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1119"><net_src comp="52" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1123"><net_src comp="1106" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1128"><net_src comp="1112" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1120" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1136"><net_src comp="116" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="1124" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1138"><net_src comp="118" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1139"><net_src comp="120" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1143"><net_src comp="411" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="771" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="1140" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1156"><net_src comp="110" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1157"><net_src comp="1144" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1158"><net_src comp="106" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1159"><net_src comp="112" pin="0"/><net_sink comp="1150" pin=3"/></net>

<net id="1163"><net_src comp="424" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1168"><net_src comp="806" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1160" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1176"><net_src comp="110" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1177"><net_src comp="1164" pin="2"/><net_sink comp="1170" pin=1"/></net>

<net id="1178"><net_src comp="106" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1179"><net_src comp="112" pin="0"/><net_sink comp="1170" pin=3"/></net>

<net id="1183"><net_src comp="1150" pin="4"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="1150" pin="4"/><net_sink comp="1184" pin=0"/></net>

<net id="1191"><net_src comp="1170" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1196"><net_src comp="1188" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="1184" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1203"><net_src comp="114" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="475" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="52" pin="0"/><net_sink comp="1198" pin=2"/></net>

<net id="1209"><net_src comp="1192" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1214"><net_src comp="1198" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="1206" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1222"><net_src comp="116" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1223"><net_src comp="1210" pin="2"/><net_sink comp="1216" pin=1"/></net>

<net id="1224"><net_src comp="118" pin="0"/><net_sink comp="1216" pin=2"/></net>

<net id="1225"><net_src comp="120" pin="0"/><net_sink comp="1216" pin=3"/></net>

<net id="1229"><net_src comp="411" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1233"><net_src comp="424" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1238"><net_src comp="1226" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="1230" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1243"><net_src comp="1234" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1248"><net_src comp="900" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="1240" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1256"><net_src comp="122" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="1244" pin="2"/><net_sink comp="1250" pin=1"/></net>

<net id="1258"><net_src comp="106" pin="0"/><net_sink comp="1250" pin=2"/></net>

<net id="1259"><net_src comp="124" pin="0"/><net_sink comp="1250" pin=3"/></net>

<net id="1263"><net_src comp="1250" pin="4"/><net_sink comp="1260" pin=0"/></net>

<net id="1268"><net_src comp="1260" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="1180" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1273"><net_src comp="1170" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1278"><net_src comp="1264" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="1270" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1285"><net_src comp="114" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1286"><net_src comp="463" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1287"><net_src comp="52" pin="0"/><net_sink comp="1280" pin=2"/></net>

<net id="1291"><net_src comp="1274" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1296"><net_src comp="1280" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="1288" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1304"><net_src comp="116" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1305"><net_src comp="1292" pin="2"/><net_sink comp="1298" pin=1"/></net>

<net id="1306"><net_src comp="118" pin="0"/><net_sink comp="1298" pin=2"/></net>

<net id="1307"><net_src comp="120" pin="0"/><net_sink comp="1298" pin=3"/></net>

<net id="1311"><net_src comp="523" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1316"><net_src comp="1308" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="1308" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1321"><net_src comp="511" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1326"><net_src comp="1318" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1318" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="1322" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="1312" pin="2"/><net_sink comp="1328" pin=1"/></net>

<net id="1340"><net_src comp="126" pin="0"/><net_sink comp="1334" pin=0"/></net>

<net id="1341"><net_src comp="1328" pin="2"/><net_sink comp="1334" pin=1"/></net>

<net id="1342"><net_src comp="128" pin="0"/><net_sink comp="1334" pin=2"/></net>

<net id="1343"><net_src comp="130" pin="0"/><net_sink comp="1334" pin=3"/></net>

<net id="1347"><net_src comp="499" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1352"><net_src comp="1344" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="1344" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1357"><net_src comp="487" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1362"><net_src comp="1354" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1363"><net_src comp="1354" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1368"><net_src comp="1358" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="1348" pin="2"/><net_sink comp="1364" pin=1"/></net>

<net id="1376"><net_src comp="126" pin="0"/><net_sink comp="1370" pin=0"/></net>

<net id="1377"><net_src comp="1364" pin="2"/><net_sink comp="1370" pin=1"/></net>

<net id="1378"><net_src comp="128" pin="0"/><net_sink comp="1370" pin=2"/></net>

<net id="1379"><net_src comp="130" pin="0"/><net_sink comp="1370" pin=3"/></net>

<net id="1383"><net_src comp="475" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1388"><net_src comp="1380" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="1380" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1393"><net_src comp="463" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1398"><net_src comp="1390" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1399"><net_src comp="1390" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="1404"><net_src comp="1394" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1405"><net_src comp="1384" pin="2"/><net_sink comp="1400" pin=1"/></net>

<net id="1412"><net_src comp="126" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="1400" pin="2"/><net_sink comp="1406" pin=1"/></net>

<net id="1414"><net_src comp="128" pin="0"/><net_sink comp="1406" pin=2"/></net>

<net id="1415"><net_src comp="130" pin="0"/><net_sink comp="1406" pin=3"/></net>

<net id="1423"><net_src comp="1416" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="134" pin="0"/><net_sink comp="1419" pin=1"/></net>

<net id="1431"><net_src comp="136" pin="0"/><net_sink comp="1425" pin=0"/></net>

<net id="1432"><net_src comp="1419" pin="2"/><net_sink comp="1425" pin=1"/></net>

<net id="1433"><net_src comp="106" pin="0"/><net_sink comp="1425" pin=2"/></net>

<net id="1434"><net_src comp="138" pin="0"/><net_sink comp="1425" pin=3"/></net>

<net id="1442"><net_src comp="1435" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1443"><net_src comp="134" pin="0"/><net_sink comp="1438" pin=1"/></net>

<net id="1450"><net_src comp="136" pin="0"/><net_sink comp="1444" pin=0"/></net>

<net id="1451"><net_src comp="1438" pin="2"/><net_sink comp="1444" pin=1"/></net>

<net id="1452"><net_src comp="106" pin="0"/><net_sink comp="1444" pin=2"/></net>

<net id="1453"><net_src comp="138" pin="0"/><net_sink comp="1444" pin=3"/></net>

<net id="1461"><net_src comp="1454" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1462"><net_src comp="134" pin="0"/><net_sink comp="1457" pin=1"/></net>

<net id="1469"><net_src comp="136" pin="0"/><net_sink comp="1463" pin=0"/></net>

<net id="1470"><net_src comp="1457" pin="2"/><net_sink comp="1463" pin=1"/></net>

<net id="1471"><net_src comp="106" pin="0"/><net_sink comp="1463" pin=2"/></net>

<net id="1472"><net_src comp="138" pin="0"/><net_sink comp="1463" pin=3"/></net>

<net id="1477"><net_src comp="140" pin="0"/><net_sink comp="1473" pin=0"/></net>

<net id="1478"><net_src comp="1425" pin="4"/><net_sink comp="1473" pin=1"/></net>

<net id="1483"><net_src comp="1473" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="1444" pin="4"/><net_sink comp="1479" pin=1"/></net>

<net id="1489"><net_src comp="1479" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1490"><net_src comp="1463" pin="4"/><net_sink comp="1485" pin=1"/></net>

<net id="1494"><net_src comp="148" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1499"><net_src comp="165" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1504"><net_src comp="556" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1508"><net_src comp="155" pin="7"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1513"><net_src comp="172" pin="7"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1518"><net_src comp="562" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1529"><net_src comp="602" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1535"><net_src comp="608" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1539"><net_src comp="614" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1544"><net_src comp="238" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1549"><net_src comp="245" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1554"><net_src comp="632" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1558"><net_src comp="262" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1563"><net_src comp="269" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1568"><net_src comp="714" pin="2"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1573"><net_src comp="720" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1577"><net_src comp="320" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1582"><net_src comp="327" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="1587"><net_src comp="758" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1589"><net_src comp="1584" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1593"><net_src comp="336" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1598"><net_src comp="349" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1603"><net_src comp="356" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1608"><net_src comp="365" pin="3"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1613"><net_src comp="378" pin="3"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1618"><net_src comp="391" pin="3"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1623"><net_src comp="404" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1628"><net_src comp="417" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1633"><net_src comp="866" pin="4"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="1638"><net_src comp="962" pin="4"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="1643"><net_src comp="1048" pin="4"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1648"><net_src comp="1130" pin="4"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1653"><net_src comp="1216" pin="4"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1658"><net_src comp="1298" pin="4"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1663"><net_src comp="1334" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="1668"><net_src comp="1370" pin="4"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1673"><net_src comp="1406" pin="4"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1678"><net_src comp="535" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1683"><net_src comp="540" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1688"><net_src comp="545" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1454" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: IN_real_V | {}
	Port: IN_imag_V | {}
	Port: IN_R_buff_V_0 | {3 6 }
	Port: IN_R_buff_V_1 | {3 6 7 }
	Port: IN_I_buff_V_0 | {3 6 }
	Port: IN_I_buff_V_1 | {3 6 7 }
	Port: td_pss_real_V_0 | {}
	Port: td_pss_imag_V_0 | {}
	Port: td_pss_real_V_1 | {}
	Port: td_pss_imag_V_1 | {}
	Port: td_pss_real_V_2 | {}
	Port: td_pss_imag_V_2 | {}
 - Input state : 
	Port: compute_pss : IN_real_V | {1 2 }
	Port: compute_pss : trunc_ln264 | {1 }
	Port: compute_pss : IN_imag_V | {1 2 }
	Port: compute_pss : IN_R_buff_V_0 | {5 6 8 9 }
	Port: compute_pss : IN_R_buff_V_1 | {5 6 8 9 }
	Port: compute_pss : IN_I_buff_V_0 | {5 6 8 9 }
	Port: compute_pss : IN_I_buff_V_1 | {5 6 8 9 }
	Port: compute_pss : td_pss_real_V_0 | {8 9 }
	Port: compute_pss : td_pss_imag_V_0 | {8 9 }
	Port: compute_pss : td_pss_real_V_1 | {8 9 }
	Port: compute_pss : td_pss_imag_V_1 | {8 9 }
	Port: compute_pss : td_pss_real_V_2 | {8 9 }
	Port: compute_pss : td_pss_imag_V_2 | {8 9 }
  - Chain level:
	State 1
		IN_real_V_addr : 1
		r_V : 2
		IN_imag_V_addr : 1
		r_V_12 : 2
	State 2
	State 3
		i_V_7 : 1
		icmp_ln878 : 1
		br_ln89 : 2
		trunc_ln92 : 1
		zext_ln92 : 2
		IN_R_buff_V_0_addr : 3
		IN_R_buff_V_1_addr : 3
		tmp : 1
		icmp_ln92 : 2
		br_ln92 : 3
		store_ln92 : 4
		store_ln92 : 4
		IN_I_buff_V_0_addr : 3
		IN_I_buff_V_1_addr : 3
		br_ln93 : 3
		store_ln93 : 4
		store_ln93 : 4
	State 4
	State 5
		ret : 1
		icmp_ln878_2 : 1
		br_ln97 : 2
		trunc_ln1346 : 1
		add_ln100 : 2
		zext_ln100 : 3
		IN_R_buff_V_0_addr_1 : 4
		IN_R_buff_V_1_addr_1 : 4
		IN_R_buff_V_0_load : 5
		IN_R_buff_V_1_load : 5
		tmp_80 : 1
		br_ln100 : 2
		IN_I_buff_V_0_addr_2 : 4
		IN_I_buff_V_1_addr_2 : 4
		IN_I_buff_V_0_load_1 : 5
		IN_I_buff_V_1_load_1 : 5
		br_ln101 : 2
	State 6
		select_ln100 : 1
		IN_R_buff_V_0_addr_3 : 1
		IN_R_buff_V_1_addr_3 : 1
		store_ln100 : 2
		store_ln100 : 2
		select_ln100_1 : 1
		IN_I_buff_V_0_addr_3 : 1
		IN_I_buff_V_1_addr_3 : 1
		store_ln101 : 2
		store_ln101 : 2
	State 7
		r_V_11 : 1
		trunc_ln9 : 2
		store_ln104 : 3
		r_V_13 : 1
		trunc_ln708_s : 2
		store_ln105 : 3
	State 8
		i_V_9 : 1
		icmp_ln878_3 : 1
		br_ln107 : 2
		zext_ln534 : 1
		trunc_ln1116 : 1
		zext_ln1116 : 2
		IN_R_buff_V_0_addr_2 : 3
		IN_R_buff_V_1_addr_2 : 3
		tmp_81 : 1
		icmp_ln1116 : 2
		IN_R_buff_V_0_load_1 : 4
		IN_R_buff_V_1_load_1 : 4
		td_pss_real_V_0_addr : 2
		lhs_V_1 : 3
		IN_I_buff_V_0_addr_1 : 3
		IN_I_buff_V_1_addr_1 : 3
		IN_I_buff_V_0_load : 4
		IN_I_buff_V_1_load : 4
		td_pss_imag_V_0_addr : 2
		rhs_2 : 3
		td_pss_real_V_1_addr : 2
		lhs_V_7 : 3
		td_pss_imag_V_1_addr : 2
		rhs_5 : 3
		td_pss_real_V_2_addr : 2
		lhs_V_13 : 3
		td_pss_imag_V_2_addr : 2
		rhs_8 : 3
	State 9
		r_V_44 : 1
		sext_ln1115_8 : 2
		sext_ln1115_9 : 2
		sext_ln1118 : 1
		r_V_33 : 3
		trunc_ln708_2 : 4
		r_V_45 : 1
		sext_ln1115_10 : 2
		sext_ln1118_2 : 1
		r_V_35 : 3
		trunc_ln708_3 : 4
		sext_ln703 : 5
		sext_ln703_1 : 5
		sext_ln1192_6 : 5
		ret_V_24 : 6
		sext_ln1192 : 7
		ret_V_6 : 8
		acc_r_0_V : 9
		sext_ln703_2 : 2
		sext_ln703_3 : 2
		ret_V_25 : 3
		sext_ln1193 : 1
		ret_V_8 : 2
		sext_ln1115_11 : 4
		sext_ln1118_3 : 3
		r_V_37 : 5
		trunc_ln708_4 : 6
		sext_ln1193_5 : 7
		ret_V_26 : 8
		sext_ln1192_7 : 5
		ret_V_27 : 9
		sext_ln1192_1 : 10
		ret_V_11 : 11
		acc_i_0_V : 12
		sext_ln1118_4 : 1
		r_V_38 : 3
		trunc_ln708_5 : 4
		sext_ln1118_5 : 1
		r_V_39 : 3
		trunc_ln708_6 : 4
		sext_ln703_4 : 5
		sext_ln703_5 : 5
		sext_ln1192_8 : 5
		ret_V_28 : 6
		sext_ln1192_2 : 7
		ret_V_13 : 8
		acc_r_1_V : 9
		sext_ln1193_1 : 1
		sext_ln1193_2 : 1
		ret_V_14 : 2
		sext_ln1118_6 : 3
		r_V_40 : 5
		trunc_ln708_7 : 6
		sext_ln1193_6 : 7
		ret_V_29 : 8
		sext_ln1192_9 : 5
		ret_V_30 : 9
		sext_ln1192_3 : 10
		ret_V_17 : 11
		acc_i_1_V : 12
		sext_ln1118_7 : 1
		r_V_41 : 3
		trunc_ln708_8 : 4
		sext_ln1118_8 : 1
		r_V_42 : 3
		trunc_ln708_9 : 4
		sext_ln703_6 : 5
		sext_ln703_7 : 5
		sext_ln1192_10 : 5
		ret_V_31 : 6
		sext_ln1192_4 : 7
		ret_V_19 : 8
		acc_r_2_V : 9
		sext_ln1193_3 : 1
		sext_ln1193_4 : 1
		ret_V_20 : 2
		sext_ln1118_9 : 3
		r_V_43 : 5
		trunc_ln708_1 : 6
		sext_ln1193_7 : 7
		ret_V_32 : 8
		sext_ln1192_11 : 5
		ret_V_33 : 9
		sext_ln1192_5 : 10
		ret_V_23 : 11
		acc_i_2_V : 12
	State 10
		r_V_15 : 1
		r_V_17 : 1
		ret_V : 2
		x_V : 3
		r_V_21 : 1
		r_V_23 : 1
		ret_V_3 : 2
		x_V_1 : 3
		r_V_27 : 1
		r_V_29 : 1
		ret_V_4 : 2
		x_V_2 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		r_V_19 : 1
		pss_rslt_0_V_write_assign : 2
		r_V_25 : 1
		pss_rslt_1_V_write_assign : 2
		r_V_31 : 1
		pss_rslt_2_V_write_assign : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		ret_ln259 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |   grp_sqrt_fixed_40_18_s_fu_535   |    0    |   570   |   6585  |
|   call   |   grp_sqrt_fixed_40_18_s_fu_540   |    0    |   570   |   6585  |
|          |   grp_sqrt_fixed_40_18_s_fu_545   |    0    |   570   |   6585  |
|----------|-----------------------------------|---------|---------|---------|
|          |            i_V_7_fu_562           |    0    |    0    |    15   |
|          |             ret_fu_602            |    0    |    0    |    14   |
|          |          add_ln100_fu_618         |    0    |    0    |    13   |
|          |            i_V_9_fu_714           |    0    |    0    |    15   |
|          |          ret_V_24_fu_842          |    0    |    0    |    37   |
|          |           ret_V_6_fu_860          |    0    |    0    |    47   |
|          |          ret_V_25_fu_884          |    0    |    0    |    39   |
|          |          ret_V_27_fu_938          |    0    |    0    |    32   |
|          |          ret_V_11_fu_956          |    0    |    0    |    47   |
|    add   |          ret_V_28_fu_1024         |    0    |    0    |    36   |
|          |          ret_V_13_fu_1042         |    0    |    0    |    47   |
|          |          ret_V_30_fu_1106         |    0    |    0    |    32   |
|          |          ret_V_17_fu_1124         |    0    |    0    |    47   |
|          |          ret_V_31_fu_1192         |    0    |    0    |    36   |
|          |          ret_V_19_fu_1210         |    0    |    0    |    47   |
|          |          ret_V_33_fu_1274         |    0    |    0    |    32   |
|          |          ret_V_23_fu_1292         |    0    |    0    |    47   |
|          |           ret_V_fu_1328           |    0    |    0    |    57   |
|          |          ret_V_3_fu_1364          |    0    |    0    |    57   |
|          |          ret_V_4_fu_1400          |    0    |    0    |    57   |
|----------|-----------------------------------|---------|---------|---------|
|          |           r_V_11_fu_677           |    1    |    0    |    20   |
|          |           r_V_13_fu_697           |    1    |    0    |    20   |
|          |           r_V_33_fu_783           |    1    |    0    |    20   |
|          |           r_V_35_fu_814           |    1    |    0    |    20   |
|          |           r_V_37_fu_908           |    1    |    0    |    21   |
|          |           r_V_38_fu_976           |    1    |    0    |    20   |
|          |           r_V_39_fu_996           |    1    |    0    |    20   |
|          |           r_V_40_fu_1076          |    1    |    0    |    21   |
|          |           r_V_41_fu_1144          |    1    |    0    |    20   |
|    mul   |           r_V_42_fu_1164          |    1    |    0    |    20   |
|          |           r_V_43_fu_1244          |    1    |    0    |    21   |
|          |           r_V_15_fu_1312          |    0    |    0    |    20   |
|          |           r_V_17_fu_1322          |    0    |    0    |    20   |
|          |           r_V_21_fu_1348          |    0    |    0    |    20   |
|          |           r_V_23_fu_1358          |    0    |    0    |    20   |
|          |           r_V_27_fu_1384          |    0    |    0    |    20   |
|          |           r_V_29_fu_1394          |    0    |    0    |    20   |
|          |           r_V_19_fu_1419          |    1    |    0    |    20   |
|          |           r_V_25_fu_1438          |    1    |    0    |    20   |
|          |           r_V_31_fu_1457          |    1    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|          |           ret_V_8_fu_894          |    0    |    0    |    30   |
|          |          ret_V_26_fu_928          |    0    |    0    |    32   |
|    sub   |          ret_V_14_fu_1066         |    0    |    0    |    29   |
|          |          ret_V_29_fu_1096         |    0    |    0    |    32   |
|          |          ret_V_20_fu_1234         |    0    |    0    |    29   |
|          |          ret_V_32_fu_1264         |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|          |        select_ln100_fu_647        |    0    |    0    |    32   |
|  select  |       select_ln100_1_fu_664       |    0    |    0    |    32   |
|          |           r_V_44_fu_764           |    0    |    0    |    32   |
|          |           r_V_45_fu_799           |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|          |             run_fu_556            |    0    |    0    |    13   |
|          |         icmp_ln878_fu_568         |    0    |    0    |    11   |
|   icmp   |          icmp_ln92_fu_596         |    0    |    0    |    8    |
|          |        icmp_ln878_2_fu_608        |    0    |    0    |    10   |
|          |        icmp_ln878_3_fu_720        |    0    |    0    |    11   |
|          |         icmp_ln1116_fu_758        |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|   read   |    trunc_ln264_read_read_fu_142   |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln256_fu_550         |    0    |    0    |    0    |
|          |          zext_ln92_fu_578         |    0    |    0    |    0    |
|          |         zext_ln100_fu_624         |    0    |    0    |    0    |
|          |        zext_ln100_1_fu_657        |    0    |    0    |    0    |
|   zext   |         zext_ln534_fu_726         |    0    |    0    |    0    |
|          |         zext_ln1116_fu_740        |    0    |    0    |    0    |
|          |        zext_ln1115_fu_1416        |    0    |    0    |    0    |
|          |       zext_ln1115_3_fu_1435       |    0    |    0    |    0    |
|          |       zext_ln1115_4_fu_1454       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         trunc_ln92_fu_574         |    0    |    0    |    0    |
|   trunc  |        trunc_ln1346_fu_614        |    0    |    0    |    0    |
|          |        trunc_ln1116_fu_736        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_586            |    0    |    0    |    0    |
|          |          trunc_ln9_fu_683         |    0    |    0    |    0    |
|          |        trunc_ln708_s_fu_703       |    0    |    0    |    0    |
|          |           tmp_81_fu_748           |    0    |    0    |    0    |
|          |        trunc_ln708_2_fu_789       |    0    |    0    |    0    |
|          |        trunc_ln708_3_fu_820       |    0    |    0    |    0    |
|          |          acc_r_0_V_fu_866         |    0    |    0    |    0    |
|          |        trunc_ln708_4_fu_914       |    0    |    0    |    0    |
|          |          acc_i_0_V_fu_962         |    0    |    0    |    0    |
|          |        trunc_ln708_5_fu_982       |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_1002       |    0    |    0    |    0    |
|          |         acc_r_1_V_fu_1048         |    0    |    0    |    0    |
|partselect|       trunc_ln708_7_fu_1082       |    0    |    0    |    0    |
|          |         acc_i_1_V_fu_1130         |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_1150       |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_1170       |    0    |    0    |    0    |
|          |         acc_r_2_V_fu_1216         |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_1250       |    0    |    0    |    0    |
|          |         acc_i_2_V_fu_1298         |    0    |    0    |    0    |
|          |            x_V_fu_1334            |    0    |    0    |    0    |
|          |           x_V_1_fu_1370           |    0    |    0    |    0    |
|          |           x_V_2_fu_1406           |    0    |    0    |    0    |
|          | pss_rslt_0_V_write_assign_fu_1425 |    0    |    0    |    0    |
|          | pss_rslt_1_V_write_assign_fu_1444 |    0    |    0    |    0    |
|          | pss_rslt_2_V_write_assign_fu_1463 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|           tmp_80_fu_632           |    0    |    0    |    0    |
|          |           tmp_79_fu_640           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         sext_ln1115_fu_674        |    0    |    0    |    0    |
|          |        sext_ln1115_1_fu_694       |    0    |    0    |    0    |
|          |        sext_ln1115_8_fu_771       |    0    |    0    |    0    |
|          |        sext_ln1115_9_fu_775       |    0    |    0    |    0    |
|          |         sext_ln1118_fu_779        |    0    |    0    |    0    |
|          |       sext_ln1115_10_fu_806       |    0    |    0    |    0    |
|          |        sext_ln1118_2_fu_810       |    0    |    0    |    0    |
|          |         sext_ln703_fu_830         |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_834        |    0    |    0    |    0    |
|          |        sext_ln1192_6_fu_838       |    0    |    0    |    0    |
|          |         sext_ln1192_fu_856        |    0    |    0    |    0    |
|          |        sext_ln703_2_fu_876        |    0    |    0    |    0    |
|          |        sext_ln703_3_fu_880        |    0    |    0    |    0    |
|          |         sext_ln1193_fu_890        |    0    |    0    |    0    |
|          |       sext_ln1115_11_fu_900       |    0    |    0    |    0    |
|          |        sext_ln1118_3_fu_904       |    0    |    0    |    0    |
|          |        sext_ln1193_5_fu_924       |    0    |    0    |    0    |
|          |        sext_ln1192_7_fu_934       |    0    |    0    |    0    |
|          |        sext_ln1192_1_fu_952       |    0    |    0    |    0    |
|          |        sext_ln1118_4_fu_972       |    0    |    0    |    0    |
|          |        sext_ln1118_5_fu_992       |    0    |    0    |    0    |
|          |        sext_ln703_4_fu_1012       |    0    |    0    |    0    |
|          |        sext_ln703_5_fu_1016       |    0    |    0    |    0    |
|          |       sext_ln1192_8_fu_1020       |    0    |    0    |    0    |
|   sext   |       sext_ln1192_2_fu_1038       |    0    |    0    |    0    |
|          |       sext_ln1193_1_fu_1058       |    0    |    0    |    0    |
|          |       sext_ln1193_2_fu_1062       |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_1072       |    0    |    0    |    0    |
|          |       sext_ln1193_6_fu_1092       |    0    |    0    |    0    |
|          |       sext_ln1192_9_fu_1102       |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_1120       |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_1140       |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_1160       |    0    |    0    |    0    |
|          |        sext_ln703_6_fu_1180       |    0    |    0    |    0    |
|          |        sext_ln703_7_fu_1184       |    0    |    0    |    0    |
|          |       sext_ln1192_10_fu_1188      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_1206       |    0    |    0    |    0    |
|          |       sext_ln1193_3_fu_1226       |    0    |    0    |    0    |
|          |       sext_ln1193_4_fu_1230       |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_1240       |    0    |    0    |    0    |
|          |       sext_ln1193_7_fu_1260       |    0    |    0    |    0    |
|          |       sext_ln1192_11_fu_1270      |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_1288       |    0    |    0    |    0    |
|          |       sext_ln1115_2_fu_1308       |    0    |    0    |    0    |
|          |       sext_ln1115_3_fu_1318       |    0    |    0    |    0    |
|          |       sext_ln1115_4_fu_1344       |    0    |    0    |    0    |
|          |       sext_ln1115_5_fu_1354       |    0    |    0    |    0    |
|          |       sext_ln1115_6_fu_1380       |    0    |    0    |    0    |
|          |       sext_ln1115_7_fu_1390       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            lhs_2_fu_848           |    0    |    0    |    0    |
|          |           lhs_V_4_fu_944          |    0    |    0    |    0    |
|bitconcatenate|          lhs_V_6_fu_1030          |    0    |    0    |    0    |
|          |          lhs_V_10_fu_1112         |    0    |    0    |    0    |
|          |          lhs_V_12_fu_1198         |    0    |    0    |    0    |
|          |          lhs_V_16_fu_1280         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            mrv_fu_1473            |    0    |    0    |    0    |
|insertvalue|           mrv_1_fu_1479           |    0    |    0    |    0    |
|          |           mrv_2_fu_1485           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    14   |   1710  |  21285  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|IN_I_buff_V_0_addr_1_reg_1595|    6   |
|IN_I_buff_V_0_addr_2_reg_1555|    6   |
|IN_I_buff_V_1_addr_1_reg_1600|    6   |
|IN_I_buff_V_1_addr_2_reg_1560|    6   |
|IN_R_buff_V_0_addr_1_reg_1541|    6   |
|IN_R_buff_V_0_addr_2_reg_1574|    6   |
|IN_R_buff_V_1_addr_1_reg_1546|    6   |
|IN_R_buff_V_1_addr_2_reg_1579|    6   |
|   IN_imag_V_addr_reg_1496   |   17   |
|   IN_real_V_addr_reg_1491   |   17   |
|     acc_i_0_V_2_reg_511     |   32   |
|      acc_i_0_V_reg_1635     |   32   |
|     acc_i_1_V_2_reg_487     |   32   |
|      acc_i_1_V_reg_1645     |   32   |
|     acc_i_2_V_2_reg_463     |   32   |
|      acc_i_2_V_reg_1655     |   32   |
|     acc_r_0_V_2_reg_523     |   32   |
|      acc_r_0_V_reg_1630     |   32   |
|     acc_r_1_V_2_reg_499     |   32   |
|      acc_r_1_V_reg_1640     |   32   |
|     acc_r_2_V_2_reg_475     |   32   |
|      acc_r_2_V_reg_1650     |   32   |
|        i_V_11_reg_441       |    7   |
|        i_V_7_reg_1515       |    8   |
|        i_V_8_reg_452        |    8   |
|        i_V_9_reg_1565       |    8   |
|         i_V_reg_430         |    8   |
|     icmp_ln1116_reg_1584    |    1   |
|    icmp_ln878_2_reg_1532    |    1   |
|    icmp_ln878_3_reg_1570    |    1   |
|       r_V_12_reg_1510       |   23   |
|       r_V_18_reg_1675       |   31   |
|       r_V_24_reg_1680       |   31   |
|       r_V_30_reg_1685       |   31   |
|         r_V_reg_1505        |   23   |
|         ret_reg_1526        |    7   |
|         run_reg_1501        |    1   |
|td_pss_imag_V_0_addr_reg_1605|    7   |
|td_pss_imag_V_1_addr_reg_1615|    7   |
|td_pss_imag_V_2_addr_reg_1625|    7   |
|td_pss_real_V_0_addr_reg_1590|    7   |
|td_pss_real_V_1_addr_reg_1610|    7   |
|td_pss_real_V_2_addr_reg_1620|    7   |
|       tmp_80_reg_1551       |    1   |
|    trunc_ln1346_reg_1536    |    6   |
|        x_V_1_reg_1665       |   40   |
|        x_V_2_reg_1670       |   40   |
|         x_V_reg_1660        |   40   |
+-----------------------------+--------+
|            Total            |   824  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_155  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_172  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_196  |  p0  |   4  |   6  |   24   ||    20   |
|  grp_access_fu_196  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_196  |  p2  |   3  |   0  |    0   ||    14   |
|  grp_access_fu_203  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_203  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_203  |  p2  |   4  |   0  |    0   ||    20   |
|  grp_access_fu_224  |  p0  |   4  |   6  |   24   ||    20   |
|  grp_access_fu_224  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_224  |  p2  |   3  |   0  |    0   ||    14   |
|  grp_access_fu_231  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_231  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_231  |  p2  |   4  |   0  |    0   ||    20   |
|  grp_access_fu_343  |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_372  |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_385  |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_398  |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_411  |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_424  |  p0  |   2  |   7  |   14   ||    9    |
| acc_i_2_V_2_reg_463 |  p0  |   2  |  32  |   64   ||    9    |
| acc_r_2_V_2_reg_475 |  p0  |   2  |  32  |   64   ||    9    |
| acc_i_1_V_2_reg_487 |  p0  |   2  |  32  |   64   ||    9    |
| acc_r_1_V_2_reg_499 |  p0  |   2  |  32  |   64   ||    9    |
| acc_i_0_V_2_reg_511 |  p0  |   2  |  32  |   64   ||    9    |
| acc_r_0_V_2_reg_523 |  p0  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   796  ||  11.592 ||   288   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |  1710  |  21285 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   288  |
|  Register |    -   |    -   |   824  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   11   |  2534  |  21573 |
+-----------+--------+--------+--------+--------+
