{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 18:26:19 2025 " "Info: Processing started: Sat Dec 06 18:26:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parallel_Serial_Manchester -c Parallel_Serial_Manchester " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Parallel_Serial_Manchester -c Parallel_Serial_Manchester" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_parallel_serial_manchester.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bit_parallel_serial_manchester.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4Bit_Parallel_Serial_Manchester " "Info: Found entity 1: 4Bit_Parallel_Serial_Manchester" {  } { { "4Bit_Parallel_Serial_Manchester.bdf" "" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/4Bit_Parallel_Serial_Manchester.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6bit_parallel_serial_manchester.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 6bit_parallel_serial_manchester.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6Bit_Parallel_Serial_Manchester " "Info: Found entity 1: 6Bit_Parallel_Serial_Manchester" {  } { { "6Bit_Parallel_Serial_Manchester.bdf" "" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "6Bit_Parallel_Serial_Manchester " "Info: Elaborating entity \"6Bit_Parallel_Serial_Manchester\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst6 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst6\"" {  } { { "6Bit_Parallel_Serial_Manchester.bdf" "inst6" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { { 56 472 592 240 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst6 " "Info: Elaborated megafunction instantiation \"74161:inst6\"" {  } { { "6Bit_Parallel_Serial_Manchester.bdf" "" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { { 56 472 592 240 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst6\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"74161:inst6\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "e:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst6\|f74161:sub 74161:inst6 " "Info: Elaborated megafunction instantiation \"74161:inst6\|f74161:sub\", which is child of megafunction instantiation \"74161:inst6\"" {  } { { "74161.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "6Bit_Parallel_Serial_Manchester.bdf" "" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { { 56 472 592 240 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst5 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst5\"" {  } { { "6Bit_Parallel_Serial_Manchester.bdf" "inst5" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { { 280 480 600 464 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst5 " "Info: Elaborated megafunction instantiation \"74161:inst5\"" {  } { { "6Bit_Parallel_Serial_Manchester.bdf" "" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { { 280 480 600 464 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:inst1 " "Info: Elaborating entity \"74194\" for hierarchy \"74194:inst1\"" {  } { { "6Bit_Parallel_Serial_Manchester.bdf" "inst1" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { { 24 296 416 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:inst1 " "Info: Elaborated megafunction instantiation \"74194:inst1\"" {  } { { "6Bit_Parallel_Serial_Manchester.bdf" "" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { { 24 296 416 216 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst2 " "Info: Elaborating entity \"74151\" for hierarchy \"74151:inst2\"" {  } { { "6Bit_Parallel_Serial_Manchester.bdf" "inst2" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { { 312 648 768 536 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst2 " "Info: Elaborated megafunction instantiation \"74151:inst2\"" {  } { { "6Bit_Parallel_Serial_Manchester.bdf" "" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { { 312 648 768 536 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst2\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"74151:inst2\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "e:/altera/91sp2/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst2\|f74151:sub 74151:inst2 " "Info: Elaborated megafunction instantiation \"74151:inst2\|f74151:sub\", which is child of megafunction instantiation \"74151:inst2\"" {  } { { "74151.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "6Bit_Parallel_Serial_Manchester.bdf" "" { Schematic "E:/Quartus_FPGA/Parallel_Serial_Manchester25_12_06/6Bit_Parallel_Serial_Manchester.bdf" { { 312 648 768 536 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "3 " "Info: Ignored 3 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "2 " "Info: Ignored 2 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_CASCADE" "1 " "Info: Ignored 1 CASCADE buffer(s)" {  } {  } 0 0 "Ignored %1!d! CASCADE buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Parallel_Serial_Manchester " "Warning: Ignored assignments for entity \"Parallel_Serial_Manchester\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Parallel_Serial_Manchester -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Parallel_Serial_Manchester -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Parallel_Serial_Manchester -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Parallel_Serial_Manchester -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Info: Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 18:26:20 2025 " "Info: Processing ended: Sat Dec 06 18:26:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
