{"vcs1":{"timestamp_begin":1746711458.891148255, "rt":6.65, "ut":6.34, "st":0.24}}
{"vcselab":{"timestamp_begin":1746711465.622486836, "rt":0.28, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1746711465.955933569, "rt":0.28, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746711458.576069586}
{"VCS_COMP_START_TIME": 1746711458.576069586}
{"VCS_COMP_END_TIME": 1746711466.305775288}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379528}}
{"vcselab": {"peak_mem": 174924}}
