#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_000000000287b120 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000000028d0e80_0 .net "ans", 16 0, v0000000002865800_0;  1 drivers
v00000000028d1560_0 .var "b", 15 0;
v00000000028d1600_0 .net "carry", 0 0, v000000000286bf10_0;  1 drivers
v00000000028d0fc0_0 .var "clk", 0 0;
v00000000028d16a0_0 .net "counter", 15 0, v0000000002879d00_0;  1 drivers
v00000000028d0b60_0 .var "inst", 3 0;
v00000000028d0980_0 .var "reset", 0 0;
v00000000028d0a20_0 .net "w", 15 0, v00000000028d1060_0;  1 drivers
S_000000000287b2a0 .scope module, "u0" "pcounter" 2 9, 3 1 0, S_000000000287b120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "counter"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0000000002879c60_0 .net "clk", 0 0, v00000000028d0fc0_0;  1 drivers
v0000000002879d00_0 .var "counter", 15 0;
v0000000002865540_0 .net "reset", 0 0, v00000000028d0980_0;  1 drivers
E_0000000002879000 .event posedge, v0000000002865540_0, v0000000002879c60_0;
S_00000000028655e0 .scope module, "u1" "alu" 2 10, 4 1 0, S_000000000287b120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inst"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 16 "b"
    .port_info 3 /INPUT 16 "a"
    .port_info 4 /OUTPUT 17 "ans"
v0000000002865760_0 .net "a", 15 0, v00000000028d1060_0;  alias, 1 drivers
v0000000002865800_0 .var "ans", 16 0;
v00000000028658a0_0 .net "b", 15 0, v00000000028d1560_0;  1 drivers
v000000000286bbb0_0 .net "inst", 3 0, v00000000028d0b60_0;  1 drivers
v000000000286bc50_0 .net "reset", 0 0, v00000000028d0980_0;  alias, 1 drivers
E_0000000002879080 .event edge, v0000000002865760_0, v00000000028658a0_0, v000000000286bbb0_0;
S_000000000286bcf0 .scope module, "u2" "w_reg" 2 11, 5 1 0, S_000000000287b120;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ans"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "carry"
    .port_info 4 /OUTPUT 16 "w"
v000000000286be70_0 .net "ans", 16 0, v0000000002865800_0;  alias, 1 drivers
v000000000286bf10_0 .var "carry", 0 0;
v00000000001e6850_0 .net "clk", 0 0, v00000000028d0fc0_0;  alias, 1 drivers
v00000000001e68f0_0 .net "reset", 0 0, v00000000028d0980_0;  alias, 1 drivers
v00000000028d1060_0 .var "w", 15 0;
    .scope S_000000000287b2a0;
T_0 ;
    %wait E_0000000002879000;
    %load/vec4 v0000000002865540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000002879d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002879d00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000002879d00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000028655e0;
T_1 ;
    %wait E_0000000002879080;
    %load/vec4 v000000000286bbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %load/vec4 v0000000002865800_0;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.0 ;
    %load/vec4 v00000000028658a0_0;
    %pad/u 17;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.1 ;
    %load/vec4 v0000000002865760_0;
    %pad/u 17;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0000000002865760_0;
    %pad/u 17;
    %load/vec4 v00000000028658a0_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0000000002865760_0;
    %pad/u 17;
    %load/vec4 v00000000028658a0_0;
    %pad/u 17;
    %sub;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0000000002865760_0;
    %pad/u 17;
    %load/vec4 v00000000028658a0_0;
    %pad/u 17;
    %and;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v00000000028658a0_0;
    %pad/u 17;
    %addi 1, 0, 17;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v00000000028658a0_0;
    %pad/u 17;
    %subi 1, 0, 17;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0000000002865760_0;
    %pad/u 17;
    %load/vec4 v00000000028658a0_0;
    %pad/u 17;
    %xor;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0000000002865800_0;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0000000002865760_0;
    %pad/u 17;
    %load/vec4 v00000000028658a0_0;
    %pad/u 17;
    %or;
    %assign/vec4 v0000000002865800_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000286bcf0;
T_2 ;
    %wait E_0000000002879000;
    %load/vec4 v00000000001e68f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000028d1060_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000286be70_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v00000000028d1060_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000287b120;
T_3 ;
    %vpi_call/w 2 14 "$display", "\012clk  \011reset \011counter \011inst \011    b \011    w \011     ans " {0 0 0};
    %vpi_call/w 2 15 "$monitor", "%b \011%b \011%d \011\011%b \011%d \011%d \011%d", v00000000028d0fc0_0, v00000000028d0980_0, v00000000028d16a0_0, v00000000028d0b60_0, v00000000028d1560_0, v00000000028d0a20_0, v00000000028d0e80_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d0fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d0980_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000028d1560_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028d0980_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028d0980_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v00000000028d1560_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v00000000028d1560_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000000028d1560_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000000028d1560_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %pushi/vec4 11, 0, 16;
    %store/vec4 v00000000028d1560_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v00000000028d1560_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000000028d1560_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v00000000028d1560_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000000028d1560_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000028d0b60_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_000000000287b120;
T_4 ;
    %delay 5, 0;
    %load/vec4 v00000000028d0fc0_0;
    %inv;
    %store/vec4 v00000000028d0fc0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000287b120;
T_5 ;
    %delay 250, 0;
    %vpi_call/w 2 58 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./testbench.sv";
    "./program_counter.sv";
    "./alu.sv";
    "./w_reg.sv";
