<stg><name>Crypto_Pipeline_VITIS_LOOP_72_210</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %DataIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_8, i32 0, i32 0, void @empty_27, i32 1, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast

]]></Node>
<StgValue><ssdm name="RAMSel_cast_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i13 0, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc90.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc90.2:0 %j_4 = load i13 %j

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc90.2:1 %icmp_ln72 = icmp_eq  i13 %j_4, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc90.2:2 %add_ln72 = add i13 %j_4, i13 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc90.2:3 %br_ln72 = br i1 %icmp_ln72, void %for.inc90.2.split, void %sw.epilog.loopexit9.exitStub

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="13">
<![CDATA[
for.inc90.2.split:0 %zext_ln72 = zext i13 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc90.2.split:4 %DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc90.2.split:5 %DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc90.2.split:6 %DataRAM_8_addr = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc90.2.split:7 %DataRAM_11_addr = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="12">
<![CDATA[
for.inc90.2.split:8 %DataRAM_2_load = load i12 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="12">
<![CDATA[
for.inc90.2.split:9 %DataRAM_5_load = load i12 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="12">
<![CDATA[
for.inc90.2.split:10 %DataRAM_8_load = load i12 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="DataRAM_8_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
for.inc90.2.split:11 %DataRAM_11_load = load i12 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="DataRAM_11_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="13">
<![CDATA[
for.inc90.2.split:13 %trunc_ln74 = trunc i13 %j_4

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc90.2.split:18 %store_ln72 = store i13 %add_ln72, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="12">
<![CDATA[
for.inc90.2.split:8 %DataRAM_2_load = load i12 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="12">
<![CDATA[
for.inc90.2.split:9 %DataRAM_5_load = load i12 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="12">
<![CDATA[
for.inc90.2.split:10 %DataRAM_8_load = load i12 %DataRAM_8_addr

]]></Node>
<StgValue><ssdm name="DataRAM_8_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
for.inc90.2.split:11 %DataRAM_11_load = load i12 %DataRAM_11_addr

]]></Node>
<StgValue><ssdm name="DataRAM_11_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc90.2.split:12 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load, i32 %DataRAM_5_load, i32 %DataRAM_8_load, i32 %DataRAM_11_load, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
sw.epilog.loopexit9.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc90.2.split:1 %specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_27

]]></Node>
<StgValue><ssdm name="specpipeline_ln73"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc90.2.split:2 %speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln72"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc90.2.split:3 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="2" op_2_bw="12">
<![CDATA[
for.inc90.2.split:14 %tmp_12_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 2, i12 %trunc_ln74

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="14">
<![CDATA[
for.inc90.2.split:15 %zext_ln74 = zext i14 %tmp_12_cast

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc90.2.split:16 %DataIn_addr = getelementptr i32 %DataIn, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="DataIn_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc90.2.split:17 %store_ln74 = store i32 %tmp_1, i14 %DataIn_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc90.2.split:19 %br_ln72 = br void %for.inc90.2

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="DataRAM_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="DataRAM_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="DataRAM_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="DataRAM_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataRAM_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="RAMSel_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RAMSel_cast"/></StgValue>
</port>
<port id="57" name="DataIn" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="DataIn"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="StgValue_58" to="j" fromId="58" toId="6">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="62" from="DataIn" to="specmemcore_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="DataIn" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="73" from="empty_8" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="78" from="empty_27" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="80" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="81" from="empty_27" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="82" from="empty_27" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="83" from="empty_27" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="87" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="88" from="empty_27" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="89" from="empty_27" to="specinterface_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="92" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i2" to="RAMSel_cast_read" fromId="93" toId="9">
</dataflow>
<dataflow id="95" from="RAMSel_cast" to="RAMSel_cast_read" fromId="56" toId="9">
</dataflow>
<dataflow id="97" from="StgValue_96" to="store_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="98" from="j" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="99" from="j" to="j_4" fromId="6" toId="12">
</dataflow>
<dataflow id="100" from="j_4" to="icmp_ln72" fromId="12" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln72" fromId="101" toId="13">
</dataflow>
<dataflow id="103" from="j_4" to="add_ln72" fromId="12" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_104" to="add_ln72" fromId="104" toId="14">
</dataflow>
<dataflow id="106" from="icmp_ln72" to="br_ln72" fromId="13" toId="15">
</dataflow>
<dataflow id="107" from="j_4" to="zext_ln72" fromId="12" toId="16">
</dataflow>
<dataflow id="108" from="DataRAM_2" to="DataRAM_2_addr" fromId="52" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_109" to="DataRAM_2_addr" fromId="109" toId="17">
</dataflow>
<dataflow id="111" from="zext_ln72" to="DataRAM_2_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="112" from="DataRAM_5" to="DataRAM_5_addr" fromId="53" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_109" to="DataRAM_5_addr" fromId="109" toId="18">
</dataflow>
<dataflow id="114" from="zext_ln72" to="DataRAM_5_addr" fromId="16" toId="18">
</dataflow>
<dataflow id="115" from="DataRAM_8" to="DataRAM_8_addr" fromId="54" toId="19">
</dataflow>
<dataflow id="116" from="StgValue_109" to="DataRAM_8_addr" fromId="109" toId="19">
</dataflow>
<dataflow id="117" from="zext_ln72" to="DataRAM_8_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="118" from="DataRAM_11" to="DataRAM_11_addr" fromId="55" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_109" to="DataRAM_11_addr" fromId="109" toId="20">
</dataflow>
<dataflow id="120" from="zext_ln72" to="DataRAM_11_addr" fromId="16" toId="20">
</dataflow>
<dataflow id="121" from="DataRAM_2_addr" to="DataRAM_2_load" fromId="17" toId="21">
</dataflow>
<dataflow id="122" from="DataRAM_5_addr" to="DataRAM_5_load" fromId="18" toId="22">
</dataflow>
<dataflow id="123" from="DataRAM_8_addr" to="DataRAM_8_load" fromId="19" toId="23">
</dataflow>
<dataflow id="124" from="DataRAM_11_addr" to="DataRAM_11_load" fromId="20" toId="24">
</dataflow>
<dataflow id="125" from="j_4" to="trunc_ln74" fromId="12" toId="25">
</dataflow>
<dataflow id="126" from="add_ln72" to="store_ln72" fromId="14" toId="26">
</dataflow>
<dataflow id="127" from="j" to="store_ln72" fromId="6" toId="26">
</dataflow>
<dataflow id="128" from="DataRAM_2_addr" to="DataRAM_2_load" fromId="17" toId="27">
</dataflow>
<dataflow id="129" from="DataRAM_5_addr" to="DataRAM_5_load" fromId="18" toId="28">
</dataflow>
<dataflow id="130" from="DataRAM_8_addr" to="DataRAM_8_load" fromId="19" toId="29">
</dataflow>
<dataflow id="131" from="DataRAM_11_addr" to="DataRAM_11_load" fromId="20" toId="30">
</dataflow>
<dataflow id="133" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp_1" fromId="132" toId="31">
</dataflow>
<dataflow id="134" from="DataRAM_2_load" to="tmp_1" fromId="27" toId="31">
</dataflow>
<dataflow id="135" from="DataRAM_5_load" to="tmp_1" fromId="28" toId="31">
</dataflow>
<dataflow id="136" from="DataRAM_8_load" to="tmp_1" fromId="29" toId="31">
</dataflow>
<dataflow id="137" from="DataRAM_11_load" to="tmp_1" fromId="30" toId="31">
</dataflow>
<dataflow id="138" from="RAMSel_cast_read" to="tmp_1" fromId="9" toId="31">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecPipeline" to="specpipeline_ln73" fromId="139" toId="32">
</dataflow>
<dataflow id="141" from="StgValue_90" to="specpipeline_ln73" fromId="90" toId="32">
</dataflow>
<dataflow id="142" from="StgValue_74" to="specpipeline_ln73" fromId="74" toId="32">
</dataflow>
<dataflow id="143" from="StgValue_74" to="specpipeline_ln73" fromId="74" toId="32">
</dataflow>
<dataflow id="144" from="StgValue_74" to="specpipeline_ln73" fromId="74" toId="32">
</dataflow>
<dataflow id="145" from="empty_27" to="specpipeline_ln73" fromId="77" toId="32">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln72" fromId="146" toId="33">
</dataflow>
<dataflow id="149" from="StgValue_148" to="speclooptripcount_ln72" fromId="148" toId="33">
</dataflow>
<dataflow id="150" from="StgValue_148" to="speclooptripcount_ln72" fromId="148" toId="33">
</dataflow>
<dataflow id="151" from="StgValue_148" to="speclooptripcount_ln72" fromId="148" toId="33">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecLoopName" to="specloopname_ln72" fromId="152" toId="34">
</dataflow>
<dataflow id="155" from="empty_18" to="specloopname_ln72" fromId="154" toId="34">
</dataflow>
<dataflow id="157" from="_ssdm_op_BitConcatenate.i14.i2.i12" to="tmp_12_cast" fromId="156" toId="35">
</dataflow>
<dataflow id="159" from="StgValue_158" to="tmp_12_cast" fromId="158" toId="35">
</dataflow>
<dataflow id="160" from="trunc_ln74" to="tmp_12_cast" fromId="25" toId="35">
</dataflow>
<dataflow id="161" from="tmp_12_cast" to="zext_ln74" fromId="35" toId="36">
</dataflow>
<dataflow id="162" from="DataIn" to="DataIn_addr" fromId="57" toId="37">
</dataflow>
<dataflow id="163" from="StgValue_109" to="DataIn_addr" fromId="109" toId="37">
</dataflow>
<dataflow id="164" from="zext_ln74" to="DataIn_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="165" from="tmp_1" to="store_ln74" fromId="31" toId="38">
</dataflow>
<dataflow id="166" from="DataIn_addr" to="store_ln74" fromId="37" toId="38">
</dataflow>
<dataflow id="167" from="icmp_ln72" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="168" from="icmp_ln72" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
