{
  "files": [
    "Day 5 VLSI.md",
    "Day 7 VLSI.md",
    "Day 8 VLSI.md",
    "Day 9 VLSI.md",
    "Untitled.md",
    "Verilog.canvas",
    "directory-listing.json"
  ],
  "folders": [
    "Behavioral",
    "Data Type & Operations",
    "DataFllow",
    "Full",
    "Gate Switch",
    "Img",
    "Module",
    "Other",
    "Ques",
    "Start"
  ],
  "path": "D:\\my\\Whiteboards\\study\\Hosted\\s1\\notesob\\Verilog",
  "last_updated": "1755516103.1900203"
}