`timescale 1ns / 1ps


module datapath(
    input clk,          
    input rst,          
    input [31:0] instr,
    input [31:0] readdata,
    
    //---------------------------    
    output [31:0] aluout,    
    output [31:0] pc,           
    output [31:0] writedata,     
    output [31:0] memwrite
    );

    // æ•°æ®ä¿¡å·----------------------
    wire [31:0] PC_, PC_new, PCF, InstrD;
    wire [31:0] PCPlus4F, PCPlus4D, PCPlus4E;               
    wire [31:0] Rd1D, Rd2D, Rd1E, Rd2E;
    wire [4:0] RtE, RdE, RsE, RsD, RtD, RdD;
    wire [31:0] SignImmD, SignImmE;
    wire [31:0] SrcAE, SrcBE, WriteDataE,WriteDataM;
    wire [4:0] WriteRegE, WriteRegM, WriteRegW;
    wire [31:0] PCBranchE, PCBranchM, PCBranchD;
    wire [31:0] ALUOutE, ALUOutM, ALUOutW;
    wire ZeroE, ZeroM;
    wire [31:0] ReadDataW, ResultW;
    //-------------------------------

    // æ§åˆ¶ä¿¡å·-----------------------
    wire RegWriteD, RegWriteE, RegWriteM, RegWriteW;
    wire MemtoRegD, MemtoRegE, MemtoRegM, MemtoRegW;
    wire MemWriteD, MemWriteE, MemWriteM;
    wire BranchD, BranchE, BranchM;
    wire [2:0] ALUControlD, ALUControlE;
    wire ALUSrcD, ALUSrcE;
    wire RegDstD, RegDstE;
    wire PCSrcM, PCSrcD;
    wire JumpD;
    //-------------------

    // ç«äº‰å¤„ç†ä¿¡å·------------------
    wire [1:0]ForwardAE, ForwardBE;
    wire StallF, StallD, FlushE;
    wire ForwardAD, ForwardBD;
    //----------------------------------

    // åˆ†æ”¯é¢„æµ‹ä¿¡å·------------------
    wire BPF, BPD; // é¢„æµ‹è·³è½¬ç»“æœ
    wire branchPreD, branchPreE, branchPreM;    // æ ¹æ®é¢„æµ‹ä»¥åŠbranchåˆ¤æ–­çš„pcè·³è½¬å‘½ä»¤
    wire jumpPreD, jumpPreE, jumpPreM;      
    wire PreReE,PreReM; // é¢„æµ‹ç»“æœæ­£ç¡®ä¸å¦
    wire [31:0] PCD, PCE, PCM; // ä¼ ï¿½?ï¿½pcä¿¡å·
    wire [31:0] PCJumpD, PCJumpE, PCJumpM;
    wire JumpE, JumpM;
    wire clearPre, selectPre;
    wire [31:0] PCVal, PC_new_pre;
    reg [8:0]sigPF;  // fetché˜¶æ®µè·å–æŒ‡ä»¤è¯‘ç 
    wire JumpOrBranchF;
    wire  P1F,P2F,P1D,P2D,P1E,P2E,P1M,P2M;
    //----------------------------------



    
    //ä¿¡å·è¿æ¥-----------------------
    assign aluout = ALUOutM;
    assign pc = PCF;
    assign writedata = WriteDataM;
    assign memwrite = MemWriteM;

    assign RsD = InstrD[25:21];
    assign RtD = InstrD[20:16];
    assign RdD = InstrD[15:11];
    //--------------------------


    
    // *****************************************************
    // ********         ç«äº‰å†’é™©æ¨¡å—           **************
    // *****************************************************
    hazard ha(
        .RsE(RsE),
        .RtE(RtE),
        .RsD(RsD),
        .RtD(RtD),
        .WriteRegM(WriteRegM),
        .WriteRegW(WriteRegW),
        .WriteRegE(WriteRegE), 
        .RegWriteM(RegWriteM), 
        .RegWriteW(RegWriteW),
        .RegWriteE(RegWriteE),
        .MemtoRegE(MemtoRegE), 
        .MemtoRegM(MemtoRegM),
        .MemtoRegW(MemtoRegW), 
        .BranchD(BranchD), 
        
        //----------
        .ForwardAE(ForwardAE), 
        .ForwardBE(ForwardBE),
        .ForwardAD(ForwardAD), 
        .ForwardBD(ForwardBD),  
        .StallF(StallF), 
        .StallD(StallD), 
        .FlushE(FlushE)
    );

    // *****************************************************
    // ********          åˆ†æ”¯é¢„æµ‹æ¨¡å—           **************
    // *****************************************************
    branchPredict bp(
        .PCPredict(PCF),                    // ï¿????è¦é¢„æµ‹pc
        .rst(rst),   
        .bp(BPF),                           // é¢„æµ‹ç»“æœ
        .preRe(PreReM),                     // é¢„æµ‹ç»“æœæ˜¯å¦æ­£ç¡®
        .branch(BranchM),                   // branchæŒ‡ä»¤
        .jump(JumpM),                       // jumpæŒ‡ä»¤
        .PC(PCM),                           // pcï¿????
        .PCBranch(PCBranchM),               // branch pcï¿????
        .PCJump(PCJumpM),                    // jump pcï¿????
        .branchPre(branchPreM),                        // branchæŒ‡ä»¤çš„é¢„æµ‹ç»“ï¿????
        .jumpPre(jumpPreM),                          // jumpæŒ‡ä»¤çš„é¢„æµ‹ç»“ï¿????
        .clear(clearPre),
        .PCVal(PCVal),
        .selectPre(selectPre),
        .JumpOrBranchF(JumpOrBranchF),
        .P1F(P1F),
        .P2F(P2F),
        .P1M(P1M),
        .P2M(P2M)
    );



    // =========================================================================
    // ===================              Fetché˜¶æ®µ            ===================
    // =========================================================================

    mux2 #(32) pc_mux1(.a(PCPlus4F), .b(PCBranchD), .f(branchPreD), .c(PC_));
    mux2 #(32) pc_mux2(.a(PC_), .b(PCJumpD), .f(jumpPreD), .c(PC_new));
    assign PCJumpD = {PCPlus4F[31:28], InstrD[25:0], 2'b00};

    // åˆ†æ”¯é¢„æµ‹æ¨¡å—
    mux2 #(32) pc_mux3(.a(PC_new), .b(PCVal), .f(selectPre), .c(PC_new_pre));
    pc p(
        .clk(clk), 
        .rst(rst),
        .clr(1'b0),
        .en(~StallF),
        .newpc(PC_new_pre), 
        .pc(PCF)
    );
    
    assign PCPlus4F = PCF + 32'h4;

    // 32+32
    flopenrc #(200) flop_D(
        .clk(clk), 
        .rst(rst), 
        .en(~StallD), 
        // .clear(PCSrcD),
        .clear(clearPre),
        .d({instr, PCPlus4F}), 
        .q({InstrD, PCPlus4D})
    ); 

    // åˆ†æ”¯é¢„æµ‹æ¨¡å—
    // åœ¨é¢„æµ‹é˜¶æ®µæ ¹ï¿????? PC å€¼ç´¢ï¿????? BHTï¼Œå¾—åˆ°å¯¹åº”çš„ BHRï¼Œæ ¹ï¿????? BHR çš„å†…å®¹ç´¢ï¿????? PHTï¼Œå¾—åˆ°å¯¹åº”çš„é¥±å’Œè®¡æ•°å™¨ï¼Œç„¶åæ ¹æ®é¥±å’Œè®¡æ•°å™¨çš„å†…å®¹å¾—åˆ°é¢„æµ‹æ–¹å‘
    always @(instr) begin
        case(instr[31:26])
            6'b000_000: sigPF = 9'b01100_0010;     //R-type
            6'b100_011: sigPF = 9'b01010_0100;     //lw
            6'b101_011: sigPF = 9'b00010_1000;     //sw
            6'b000_100: sigPF = 9'b00001_0001;     //beq
            6'b001_000: sigPF = 9'b01010_0000;     //addi
            6'b000_010: sigPF = 9'b10000_0000;     //j
            default: sigPF = 9'b00000_0000;
        endcase
    end
    assign JumpOrBranchF = sigPF[4] || sigPF[8];

    flopenrc #(200) flop_D_bp(
        .clk(clk), 
        .rst(rst), 
        .en(~StallD), 
        // .clear(PCSrcD),
        .clear(clearPre),
        .d({BPF, PCF, P1F, P2F}), 
        .q({BPD, PCD, P1D, P2D}) 
    ); 

    // =========================================================================
    // ===================              decodeé˜¶æ®µ            ===================
    // =========================================================================

    // æ§åˆ¶ç«äº‰
    wire [31:0]t_rd1, t_rd2;
    mux2 rd1_mux(.a(Rd1D), .b(ALUOutM), .f(ForwardAD), .c(t_rd1));
    mux2 rd2_mux(.a(Rd2D), .b(ALUOutM), .f(ForwardBD), .c(t_rd2));

    assign PCSrcD = BranchD & (t_rd1 == t_rd2);
    
    controller c(
		.inst(InstrD),
		//------------------
		.regwrite(RegWriteD),
		.memtoreg(MemtoRegD),
		.memwrite(MemWriteD),
		.branch(BranchD),
		.alucontrol(ALUControlD),
		.alusrc(ALUSrcD),
		.regdst(RegDstD),
        .jump(JumpD)
	);

    regfile rf( 
        .clk(clk),
        .we3(RegWriteW), 
        .ra1(InstrD[25:21]), 
        .ra2(InstrD[20:16]), 
        .wa3(WriteRegW), 
        .wd3(ResultW),
        .rd1(Rd1D), 
        .rd2(Rd2D)
    );


    assign SignImmD = {{16{InstrD[15]}}, InstrD[15:0]};
    adder branch_add(.a({SignImmD[29:0], 2'b00}), .b(PCPlus4D), .y(PCBranchD));

    // (1+1+1+1+1+1+3)+(32+32+5+5+5+32) = 120
    flopenrc #(200) flop_E(
        .clk(clk), 
        .en(1'b1), 
        // .clear(FlushE), 
        .clear(clearPre),
        .rst(rst), 
        .d({RegWriteD,MemtoRegD,MemWriteD,BranchD,ALUControlD,ALUSrcD,RegDstD,Rd1D, Rd2D, InstrD[25:11], SignImmD}), 
        .q({RegWriteE,MemtoRegE,MemWriteE,BranchE,ALUControlE,ALUSrcE,RegDstE,Rd1E, Rd2E, RsE, RtE, RdE, SignImmE})    
    );

    // åˆ†æ”¯é¢„æµ‹æ¨¡å—
    assign branchPreD = BranchD & BPD; // åˆ¤æ–­å½“å‰æŒ‡ä»¤æ˜¯å¦æ˜¯åˆ†æ”¯æŒ‡ä»¤ï¼Œç»“åˆå–æŒ‡é˜¶æ®µå¾—åˆ°çš„é¢„æµ‹æ–¹å‘ï¼Œåˆ¤æ–­æ˜¯å¦è·³è½¬
    assign jumpPreD = JumpD & BPD;
    flopenrc #(200) flop_E_bp(
        .clk(clk), 
        .en(1'b1), 
        // .clear(FlushE), 
        .clear(clearPre),
        .rst(rst), 
        .d({branchPreD, jumpPreD, PCD, PCBranchD, PCJumpD, JumpD, BranchD, P1D,P2D}), 
        .q({branchPreE, jumpPreE, PCE, PCBranchE, PCJumpE, JumpE, BranchE, P1E,P2E})    
    );


    // =========================================================================
    // ===================              Executeé˜¶æ®µ          ===================
    // =========================================================================

    alu #(32) alu(.A(SrcAE), .B(SrcBE), .F(ALUControlE), .result(ALUOutE));
    mux2 #(32) alu_mux(.a(WriteDataE), .b(SignImmE), .f(ALUSrcE), .c(SrcBE));
    mux2 #(5) reg_mux(.a(RtE), .b(RdE), .f(RegDstE), .c(WriteRegE));
    assign ZeroE = ALUOutE == 32'b0;

    //æ•°æ®å‰æ¨
    mux3 SrcAE_mux(.a(Rd1E), .b(ResultW), .c(ALUOutM), .f(ForwardAE), .y(SrcAE));
    mux3 SrcBE_mux(.a(Rd2E), .b(ResultW), .c(ALUOutM), .f(ForwardBE), .y(WriteDataE));

    // (1+1+1)+(32+32+5) = 72
    flopenrc #(200) flop_M(
        .clk(clk), 
        .rst(rst),
        .en(1'b1), 
        // .clear(1'b0),
        .clear(clearPre),
        .d({RegWriteE,MemtoRegE,MemWriteE, ALUOutE, WriteDataE,WriteRegE}), 
        .q({RegWriteM,MemtoRegM,MemWriteM, ALUOutM, WriteDataM, WriteRegM})
    );

    // åˆ†æ”¯é¢„æµ‹æ¨¡å— åˆ¤æ–­é¢„æµ‹ç»“æœæ˜¯å¦æ­£ç¡®
    assign PreReE = BranchE ? (ZeroE == branchPreE) :(JumpE ? (JumpE == jumpPreE): 1'b0);

    flopenrc #(200) flop_M_bp(
        .clk(clk), 
        .rst(rst),
        .en(1'b1), 
        // .clear(1'b0),
        .clear(clearPre),
        .d({PreReE, BranchE, JumpE, jumpPreE, branchPreE, PCE, PCBranchE, PCJumpE, ZeroE, P1E, P2E}), 
        .q({PreReM, BranchM, JumpM, jumpPreM, branchPreM, PCM, PCBranchM, PCJumpM, ZeroM, P1M, P2M})
    );


    // =========================================================================
    // ===================              Memoryé˜¶æ®µ          ===================
    // =========================================================================

    // (1+1)+(32+32+5) = 71
    flopenrc #(200) flop_W(
        .clk(clk), 
        .rst(rst), 
        .clear(1'b0),
        .en(1'b1),
        .d({RegWriteM,MemtoRegM,ALUOutM, readdata, WriteRegM}), 
        .q({RegWriteW,MemtoRegW,ALUOutW, ReadDataW, WriteRegW})
    );

    // =========================================================================
    // ===================              Writebacké˜¶æ®µ          ===================
    // =========================================================================

    mux2 #(32) result_mux(.a(ALUOutW), .b(ReadDataW), .f(MemtoRegW), .c(ResultW));

    
endmodule