Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 26 22:26:14 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_guess_number_timing_summary_routed.rpt -rpx test_guess_number_timing_summary_routed.rpx -warn_on_violation
| Design       : test_guess_number
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.235        0.000                      0                  141        0.168        0.000                      0                  141        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.235        0.000                      0                  141        0.168        0.000                      0                  141        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 U_GUESS_NUMBER/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/cuenta_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 2.385ns (49.638%)  route 2.420ns (50.362%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.708     5.311    U_GUESS_NUMBER/CLK
    SLICE_X1Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_GUESS_NUMBER/cuenta_reg[0]/Q
                         net (fo=34, routed)          1.301     7.067    U_GUESS_NUMBER/cuenta_reg_n_0_[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.647 r  U_GUESS_NUMBER/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    U_GUESS_NUMBER/cuenta0_carry_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  U_GUESS_NUMBER/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.761    U_GUESS_NUMBER/cuenta0_carry__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  U_GUESS_NUMBER/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.875    U_GUESS_NUMBER/cuenta0_carry__1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  U_GUESS_NUMBER/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.999    U_GUESS_NUMBER/cuenta0_carry__2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  U_GUESS_NUMBER/cuenta0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.113    U_GUESS_NUMBER/cuenta0_carry__3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.227 r  U_GUESS_NUMBER/cuenta0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.227    U_GUESS_NUMBER/cuenta0_carry__4_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.341 r  U_GUESS_NUMBER/cuenta0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.341    U_GUESS_NUMBER/cuenta0_carry__5_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.675 r  U_GUESS_NUMBER/cuenta0_carry__6/O[1]
                         net (fo=1, routed)           1.110     9.784    U_GUESS_NUMBER/data0[30]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.331    10.115 r  U_GUESS_NUMBER/cuenta[30]_i_1/O
                         net (fo=1, routed)           0.000    10.115    U_GUESS_NUMBER/cuenta[30]
    SLICE_X1Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.591    15.014    U_GUESS_NUMBER/CLK
    SLICE_X1Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[30]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.075    15.350    U_GUESS_NUMBER/cuenta_reg[30]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 U_GUESS_NUMBER/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/cuenta_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 2.289ns (51.770%)  route 2.133ns (48.230%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.708     5.311    U_GUESS_NUMBER/CLK
    SLICE_X1Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_GUESS_NUMBER/cuenta_reg[0]/Q
                         net (fo=34, routed)          1.301     7.067    U_GUESS_NUMBER/cuenta_reg_n_0_[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.647 r  U_GUESS_NUMBER/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    U_GUESS_NUMBER/cuenta0_carry_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  U_GUESS_NUMBER/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.761    U_GUESS_NUMBER/cuenta0_carry__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  U_GUESS_NUMBER/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.875    U_GUESS_NUMBER/cuenta0_carry__1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  U_GUESS_NUMBER/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.999    U_GUESS_NUMBER/cuenta0_carry__2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  U_GUESS_NUMBER/cuenta0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.113    U_GUESS_NUMBER/cuenta0_carry__3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.227 r  U_GUESS_NUMBER/cuenta0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.227    U_GUESS_NUMBER/cuenta0_carry__4_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.341 r  U_GUESS_NUMBER/cuenta0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.341    U_GUESS_NUMBER/cuenta0_carry__5_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.580 r  U_GUESS_NUMBER/cuenta0_carry__6/O[2]
                         net (fo=1, routed)           0.823     9.402    U_GUESS_NUMBER/data0[31]
    SLICE_X4Y77          LUT5 (Prop_lut5_I4_O)        0.330     9.732 r  U_GUESS_NUMBER/cuenta[31]_i_1/O
                         net (fo=1, routed)           0.000     9.732    U_GUESS_NUMBER/cuenta[31]
    SLICE_X4Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.589    15.012    U_GUESS_NUMBER/CLK
    SLICE_X4Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[31]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.075    15.310    U_GUESS_NUMBER/cuenta_reg[31]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 U_GUESS_NUMBER/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/cuenta_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 2.243ns (51.472%)  route 2.115ns (48.528%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.708     5.311    U_GUESS_NUMBER/CLK
    SLICE_X1Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_GUESS_NUMBER/cuenta_reg[0]/Q
                         net (fo=34, routed)          1.301     7.067    U_GUESS_NUMBER/cuenta_reg_n_0_[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.647 r  U_GUESS_NUMBER/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    U_GUESS_NUMBER/cuenta0_carry_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  U_GUESS_NUMBER/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.761    U_GUESS_NUMBER/cuenta0_carry__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  U_GUESS_NUMBER/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.875    U_GUESS_NUMBER/cuenta0_carry__1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  U_GUESS_NUMBER/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.999    U_GUESS_NUMBER/cuenta0_carry__2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  U_GUESS_NUMBER/cuenta0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.113    U_GUESS_NUMBER/cuenta0_carry__3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.227 r  U_GUESS_NUMBER/cuenta0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.227    U_GUESS_NUMBER/cuenta0_carry__4_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.561 r  U_GUESS_NUMBER/cuenta0_carry__5/O[1]
                         net (fo=1, routed)           0.805     9.365    U_GUESS_NUMBER/data0[26]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.303     9.668 r  U_GUESS_NUMBER/cuenta[26]_i_1/O
                         net (fo=1, routed)           0.000     9.668    U_GUESS_NUMBER/cuenta[26]
    SLICE_X1Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.591    15.014    U_GUESS_NUMBER/CLK
    SLICE_X1Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[26]/C
                         clock pessimism              0.297    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X1Y77          FDCE (Setup_fdce_C_D)        0.031    15.306    U_GUESS_NUMBER/cuenta_reg[26]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 U_GUESS_NUMBER/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 2.127ns (49.996%)  route 2.127ns (50.004%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.708     5.311    U_GUESS_NUMBER/CLK
    SLICE_X1Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_GUESS_NUMBER/cuenta_reg[0]/Q
                         net (fo=34, routed)          1.301     7.067    U_GUESS_NUMBER/cuenta_reg_n_0_[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.647 r  U_GUESS_NUMBER/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    U_GUESS_NUMBER/cuenta0_carry_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  U_GUESS_NUMBER/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.761    U_GUESS_NUMBER/cuenta0_carry__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  U_GUESS_NUMBER/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.875    U_GUESS_NUMBER/cuenta0_carry__1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  U_GUESS_NUMBER/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.999    U_GUESS_NUMBER/cuenta0_carry__2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  U_GUESS_NUMBER/cuenta0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.113    U_GUESS_NUMBER/cuenta0_carry__3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.227 r  U_GUESS_NUMBER/cuenta0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.227    U_GUESS_NUMBER/cuenta0_carry__4_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.449 r  U_GUESS_NUMBER/cuenta0_carry__5/O[0]
                         net (fo=1, routed)           0.818     9.266    U_GUESS_NUMBER/data0[25]
    SLICE_X4Y77          LUT5 (Prop_lut5_I4_O)        0.299     9.565 r  U_GUESS_NUMBER/cuenta[25]_i_1/O
                         net (fo=1, routed)           0.000     9.565    U_GUESS_NUMBER/cuenta[25]
    SLICE_X4Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.589    15.012    U_GUESS_NUMBER/CLK
    SLICE_X4Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[25]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.031    15.266    U_GUESS_NUMBER/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 U_GUESS_NUMBER/numTry1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/numTry7_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.257ns (31.955%)  route 2.677ns (68.045%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.712     5.315    U_GUESS_NUMBER/CLK
    SLICE_X2Y79          FDCE                                         r  U_GUESS_NUMBER/numTry1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478     5.793 r  U_GUESS_NUMBER/numTry1_reg[3]/Q
                         net (fo=6, routed)           0.729     6.522    U_GUESS_NUMBER/numTry1_reg__0[3]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.327     6.849 r  U_GUESS_NUMBER/numTry2[3]_i_3/O
                         net (fo=2, routed)           0.958     7.807    U_GUESS_NUMBER/numTry2[3]_i_3_n_0
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.328     8.135 r  U_GUESS_NUMBER/numTry3[3]_i_3/O
                         net (fo=8, routed)           0.468     8.603    U_GUESS_NUMBER/numTry3[3]_i_1_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.727 r  U_GUESS_NUMBER/numTry7[3]_i_1/O
                         net (fo=4, routed)           0.521     9.248    U_GUESS_NUMBER/numTry7
    SLICE_X4Y78          FDCE                                         r  U_GUESS_NUMBER/numTry7_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.591    15.014    U_GUESS_NUMBER/CLK
    SLICE_X4Y78          FDCE                                         r  U_GUESS_NUMBER/numTry7_reg[0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_CE)      -0.205    15.032    U_GUESS_NUMBER/numTry7_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 U_GUESS_NUMBER/numTry1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/numTry7_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.257ns (31.955%)  route 2.677ns (68.045%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.712     5.315    U_GUESS_NUMBER/CLK
    SLICE_X2Y79          FDCE                                         r  U_GUESS_NUMBER/numTry1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478     5.793 r  U_GUESS_NUMBER/numTry1_reg[3]/Q
                         net (fo=6, routed)           0.729     6.522    U_GUESS_NUMBER/numTry1_reg__0[3]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.327     6.849 r  U_GUESS_NUMBER/numTry2[3]_i_3/O
                         net (fo=2, routed)           0.958     7.807    U_GUESS_NUMBER/numTry2[3]_i_3_n_0
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.328     8.135 r  U_GUESS_NUMBER/numTry3[3]_i_3/O
                         net (fo=8, routed)           0.468     8.603    U_GUESS_NUMBER/numTry3[3]_i_1_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.727 r  U_GUESS_NUMBER/numTry7[3]_i_1/O
                         net (fo=4, routed)           0.521     9.248    U_GUESS_NUMBER/numTry7
    SLICE_X4Y78          FDCE                                         r  U_GUESS_NUMBER/numTry7_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.591    15.014    U_GUESS_NUMBER/CLK
    SLICE_X4Y78          FDCE                                         r  U_GUESS_NUMBER/numTry7_reg[1]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_CE)      -0.205    15.032    U_GUESS_NUMBER/numTry7_reg[1]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 U_GUESS_NUMBER/numTry1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/numTry7_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.257ns (31.955%)  route 2.677ns (68.045%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.712     5.315    U_GUESS_NUMBER/CLK
    SLICE_X2Y79          FDCE                                         r  U_GUESS_NUMBER/numTry1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478     5.793 r  U_GUESS_NUMBER/numTry1_reg[3]/Q
                         net (fo=6, routed)           0.729     6.522    U_GUESS_NUMBER/numTry1_reg__0[3]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.327     6.849 r  U_GUESS_NUMBER/numTry2[3]_i_3/O
                         net (fo=2, routed)           0.958     7.807    U_GUESS_NUMBER/numTry2[3]_i_3_n_0
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.328     8.135 r  U_GUESS_NUMBER/numTry3[3]_i_3/O
                         net (fo=8, routed)           0.468     8.603    U_GUESS_NUMBER/numTry3[3]_i_1_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.727 r  U_GUESS_NUMBER/numTry7[3]_i_1/O
                         net (fo=4, routed)           0.521     9.248    U_GUESS_NUMBER/numTry7
    SLICE_X4Y78          FDCE                                         r  U_GUESS_NUMBER/numTry7_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.591    15.014    U_GUESS_NUMBER/CLK
    SLICE_X4Y78          FDCE                                         r  U_GUESS_NUMBER/numTry7_reg[2]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_CE)      -0.205    15.032    U_GUESS_NUMBER/numTry7_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 U_GUESS_NUMBER/numTry1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/numTry7_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.257ns (31.955%)  route 2.677ns (68.045%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.712     5.315    U_GUESS_NUMBER/CLK
    SLICE_X2Y79          FDCE                                         r  U_GUESS_NUMBER/numTry1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.478     5.793 r  U_GUESS_NUMBER/numTry1_reg[3]/Q
                         net (fo=6, routed)           0.729     6.522    U_GUESS_NUMBER/numTry1_reg__0[3]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.327     6.849 r  U_GUESS_NUMBER/numTry2[3]_i_3/O
                         net (fo=2, routed)           0.958     7.807    U_GUESS_NUMBER/numTry2[3]_i_3_n_0
    SLICE_X4Y79          LUT4 (Prop_lut4_I0_O)        0.328     8.135 r  U_GUESS_NUMBER/numTry3[3]_i_3/O
                         net (fo=8, routed)           0.468     8.603    U_GUESS_NUMBER/numTry3[3]_i_1_n_0
    SLICE_X5Y78          LUT5 (Prop_lut5_I4_O)        0.124     8.727 r  U_GUESS_NUMBER/numTry7[3]_i_1/O
                         net (fo=4, routed)           0.521     9.248    U_GUESS_NUMBER/numTry7
    SLICE_X4Y78          FDCE                                         r  U_GUESS_NUMBER/numTry7_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.591    15.014    U_GUESS_NUMBER/CLK
    SLICE_X4Y78          FDCE                                         r  U_GUESS_NUMBER/numTry7_reg[3]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_CE)      -0.205    15.032    U_GUESS_NUMBER/numTry7_reg[3]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 U_GUESS_NUMBER/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 2.129ns (50.239%)  route 2.109ns (49.761%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.708     5.311    U_GUESS_NUMBER/CLK
    SLICE_X1Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_GUESS_NUMBER/cuenta_reg[0]/Q
                         net (fo=34, routed)          1.301     7.067    U_GUESS_NUMBER/cuenta_reg_n_0_[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.647 r  U_GUESS_NUMBER/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    U_GUESS_NUMBER/cuenta0_carry_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  U_GUESS_NUMBER/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.761    U_GUESS_NUMBER/cuenta0_carry__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  U_GUESS_NUMBER/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.875    U_GUESS_NUMBER/cuenta0_carry__1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  U_GUESS_NUMBER/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.999    U_GUESS_NUMBER/cuenta0_carry__2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.113 r  U_GUESS_NUMBER/cuenta0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.113    U_GUESS_NUMBER/cuenta0_carry__3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.447 r  U_GUESS_NUMBER/cuenta0_carry__4/O[1]
                         net (fo=1, routed)           0.799     9.245    U_GUESS_NUMBER/data0[22]
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.303     9.548 r  U_GUESS_NUMBER/cuenta[22]_i_1/O
                         net (fo=1, routed)           0.000     9.548    U_GUESS_NUMBER/cuenta[22]
    SLICE_X2Y76          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.590    15.013    U_GUESS_NUMBER/CLK
    SLICE_X2Y76          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[22]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.081    15.333    U_GUESS_NUMBER/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 U_GUESS_NUMBER/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.997ns (47.186%)  route 2.235ns (52.814%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.708     5.311    U_GUESS_NUMBER/CLK
    SLICE_X1Y77          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  U_GUESS_NUMBER/cuenta_reg[0]/Q
                         net (fo=34, routed)          1.301     7.067    U_GUESS_NUMBER/cuenta_reg_n_0_[0]
    SLICE_X3Y71          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.647 r  U_GUESS_NUMBER/cuenta0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.647    U_GUESS_NUMBER/cuenta0_carry_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  U_GUESS_NUMBER/cuenta0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.761    U_GUESS_NUMBER/cuenta0_carry__0_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  U_GUESS_NUMBER/cuenta0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.875    U_GUESS_NUMBER/cuenta0_carry__1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.989 r  U_GUESS_NUMBER/cuenta0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.999    U_GUESS_NUMBER/cuenta0_carry__2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.312 r  U_GUESS_NUMBER/cuenta0_carry__3/O[3]
                         net (fo=1, routed)           0.925     9.237    U_GUESS_NUMBER/data0[20]
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.306     9.543 r  U_GUESS_NUMBER/cuenta[20]_i_1/O
                         net (fo=1, routed)           0.000     9.543    U_GUESS_NUMBER/cuenta[20]
    SLICE_X2Y75          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.588    15.011    U_GUESS_NUMBER/CLK
    SLICE_X2Y75          FDCE                                         r  U_GUESS_NUMBER/cuenta_reg[20]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y75          FDCE (Setup_fdce_C_D)        0.079    15.329    U_GUESS_NUMBER/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_GUESS_NUMBER/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/BITS_EQUALS_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.591     1.510    U_GUESS_NUMBER/CLK
    SLICE_X0Y74          FDCE                                         r  U_GUESS_NUMBER/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  U_GUESS_NUMBER/num_reg[3]/Q
                         net (fo=1, routed)           0.086     1.737    U_GUESS_NUMBER/p_1_in5_in
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  U_GUESS_NUMBER/BITS_EQUALS[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    U_GUESS_NUMBER/BITS_EQUALS06_out
    SLICE_X1Y74          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.861     2.026    U_GUESS_NUMBER/CLK
    SLICE_X1Y74          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X1Y74          FDCE (Hold_fdce_C_D)         0.091     1.614    U_GUESS_NUMBER/BITS_EQUALS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_GUESS_NUMBER/num_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/BITS_EQUALS_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.594     1.513    U_GUESS_NUMBER/CLK
    SLICE_X0Y72          FDCE                                         r  U_GUESS_NUMBER/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  U_GUESS_NUMBER/num_reg[6]/Q
                         net (fo=1, routed)           0.086     1.740    U_GUESS_NUMBER/p_1_in14_in
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.045     1.785 r  U_GUESS_NUMBER/BITS_EQUALS[6]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_GUESS_NUMBER/BITS_EQUALS015_out
    SLICE_X1Y72          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.864     2.029    U_GUESS_NUMBER/CLK
    SLICE_X1Y72          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[6]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.091     1.617    U_GUESS_NUMBER/BITS_EQUALS_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_GUESS_NUMBER/guessing_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/BITS_EQUALS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.591     1.510    U_GUESS_NUMBER/CLK
    SLICE_X1Y75          FDCE                                         r  U_GUESS_NUMBER/guessing_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  U_GUESS_NUMBER/guessing_reg[2]/Q
                         net (fo=1, routed)           0.097     1.748    U_GUESS_NUMBER/p_0_in1_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  U_GUESS_NUMBER/BITS_EQUALS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    U_GUESS_NUMBER/BITS_EQUALS03_out
    SLICE_X0Y75          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.861     2.026    U_GUESS_NUMBER/CLK
    SLICE_X0Y75          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[2]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.091     1.614    U_GUESS_NUMBER/BITS_EQUALS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_GUESS_NUMBER/num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/BITS_EQUALS_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.592     1.511    U_GUESS_NUMBER/CLK
    SLICE_X1Y76          FDCE                                         r  U_GUESS_NUMBER/num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  U_GUESS_NUMBER/num_reg[4]/Q
                         net (fo=1, routed)           0.097     1.749    U_GUESS_NUMBER/p_1_in8_in
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.045     1.794 r  U_GUESS_NUMBER/BITS_EQUALS[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    U_GUESS_NUMBER/BITS_EQUALS09_out
    SLICE_X0Y76          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.862     2.027    U_GUESS_NUMBER/CLK
    SLICE_X0Y76          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[4]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.091     1.615    U_GUESS_NUMBER/BITS_EQUALS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 reg_guesser_number_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            load_guess_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.596     1.515    CLK_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  reg_guesser_number_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.128     1.643 f  reg_guesser_number_ok_reg/Q
                         net (fo=1, routed)           0.054     1.698    reg_guesser_number_ok
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.099     1.797 r  load_guess_i_1/O
                         net (fo=1, routed)           0.000     1.797    load_guess0
    SLICE_X3Y80          FDCE                                         r  load_guess_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.867     2.032    CLK_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  load_guess_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.091     1.606    load_guess_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_GUESS_NUMBER/numTry0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/numTry0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.594     1.513    U_GUESS_NUMBER/CLK
    SLICE_X2Y77          FDCE                                         r  U_GUESS_NUMBER/numTry0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.148     1.661 f  U_GUESS_NUMBER/numTry0_reg[3]/Q
                         net (fo=8, routed)           0.073     1.734    U_GUESS_NUMBER/numTry0_reg__0[3]
    SLICE_X2Y77          LUT3 (Prop_lut3_I0_O)        0.098     1.832 r  U_GUESS_NUMBER/numTry0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    U_GUESS_NUMBER/p_0_in__0[1]
    SLICE_X2Y77          FDCE                                         r  U_GUESS_NUMBER/numTry0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.864     2.029    U_GUESS_NUMBER/CLK
    SLICE_X2Y77          FDCE                                         r  U_GUESS_NUMBER/numTry0_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDCE (Hold_fdce_C_D)         0.121     1.634    U_GUESS_NUMBER/numTry0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_GUESS_NUMBER/guessing_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/BITS_EQUALS_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.591     1.510    U_GUESS_NUMBER/CLK
    SLICE_X1Y75          FDCE                                         r  U_GUESS_NUMBER/guessing_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  U_GUESS_NUMBER/guessing_reg[5]/Q
                         net (fo=1, routed)           0.137     1.788    U_GUESS_NUMBER/p_0_in10_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.833 r  U_GUESS_NUMBER/BITS_EQUALS[5]_i_1/O
                         net (fo=1, routed)           0.000     1.833    U_GUESS_NUMBER/BITS_EQUALS012_out
    SLICE_X0Y75          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.861     2.026    U_GUESS_NUMBER/CLK
    SLICE_X0Y75          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[5]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.092     1.615    U_GUESS_NUMBER/BITS_EQUALS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_GUESS_NUMBER/guessing_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/BITS_EQUALS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.704%)  route 0.142ns (43.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.594     1.513    U_GUESS_NUMBER/CLK
    SLICE_X3Y77          FDCE                                         r  U_GUESS_NUMBER/guessing_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  U_GUESS_NUMBER/guessing_reg[0]/Q
                         net (fo=1, routed)           0.142     1.796    U_GUESS_NUMBER/guessing_reg_n_0_[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  U_GUESS_NUMBER/BITS_EQUALS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    U_GUESS_NUMBER/BITS_EQUALS0
    SLICE_X0Y77          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.864     2.029    U_GUESS_NUMBER/CLK
    SLICE_X0Y77          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.092     1.618    U_GUESS_NUMBER/BITS_EQUALS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_GUESS_NUMBER/guessing_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/BITS_EQUALS_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.591     1.510    U_GUESS_NUMBER/CLK
    SLICE_X1Y75          FDCE                                         r  U_GUESS_NUMBER/guessing_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  U_GUESS_NUMBER/guessing_reg[7]/Q
                         net (fo=1, routed)           0.143     1.795    U_GUESS_NUMBER/p_0_in16_in
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.840 r  U_GUESS_NUMBER/BITS_EQUALS[7]_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_GUESS_NUMBER/BITS_EQUALS018_out
    SLICE_X0Y75          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.861     2.026    U_GUESS_NUMBER/CLK
    SLICE_X0Y75          FDCE                                         r  U_GUESS_NUMBER/BITS_EQUALS_reg[7]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.092     1.615    U_GUESS_NUMBER/BITS_EQUALS_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_GUESS_NUMBER/numTry1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GUESS_NUMBER/numTry1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.425%)  route 0.149ns (41.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.595     1.514    U_GUESS_NUMBER/CLK
    SLICE_X2Y79          FDCE                                         r  U_GUESS_NUMBER/numTry1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  U_GUESS_NUMBER/numTry1_reg[0]/Q
                         net (fo=6, routed)           0.149     1.827    U_GUESS_NUMBER/numTry1_reg__0[0]
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.045     1.872 r  U_GUESS_NUMBER/numTry1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    U_GUESS_NUMBER/p_0_in__1[1]
    SLICE_X2Y79          FDCE                                         r  U_GUESS_NUMBER/numTry1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.866     2.031    U_GUESS_NUMBER/CLK
    SLICE_X2Y79          FDCE                                         r  U_GUESS_NUMBER/numTry1_reg[1]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.121     1.635    U_GUESS_NUMBER/numTry1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y80     U_GUESS_NUMBER/AND_70_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     U_GUESS_NUMBER/BITS_EQUALS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     U_GUESS_NUMBER/BITS_EQUALS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     U_GUESS_NUMBER/BITS_EQUALS_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y74     U_GUESS_NUMBER/BITS_EQUALS_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     U_GUESS_NUMBER/BITS_EQUALS_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     U_GUESS_NUMBER/BITS_EQUALS_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y72     U_GUESS_NUMBER/BITS_EQUALS_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     U_GUESS_NUMBER/BITS_EQUALS_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     U_GUESS_NUMBER/cuenta_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     U_GUESS_NUMBER/cuenta_reg[24]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U_GUESS_NUMBER/AND_70_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     U_GUESS_NUMBER/BITS_EQUALS_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     U_GUESS_NUMBER/BITS_EQUALS_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     U_GUESS_NUMBER/BITS_EQUALS_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     U_GUESS_NUMBER/BITS_EQUALS_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     U_GUESS_NUMBER/BITS_EQUALS_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     U_GUESS_NUMBER/BITS_EQUALS_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     U_GUESS_NUMBER/BITS_EQUALS_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U_GUESS_NUMBER/AND_70_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     U_GUESS_NUMBER/BITS_EQUALS_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     U_GUESS_NUMBER/BITS_EQUALS_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     U_GUESS_NUMBER/BITS_EQUALS_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     U_GUESS_NUMBER/BITS_EQUALS_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     U_GUESS_NUMBER/BITS_EQUALS_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y74     U_GUESS_NUMBER/BITS_EQUALS_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     U_GUESS_NUMBER/BITS_EQUALS_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     U_GUESS_NUMBER/BITS_EQUALS_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     U_GUESS_NUMBER/BITS_EQUALS_reg[5]/C



