{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556770069344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556770069345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 22:07:49 2019 " "Processing started: Wed May  1 22:07:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556770069345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770069345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770069345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556770069630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556770069630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/wordSpriteDeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/wordSpriteDeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordSpriteDeco " "Found entity 1: wordSpriteDeco" {  } { { "Painter/wordSpriteDeco.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSpriteDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/wordSprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/wordSprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wordSprite " "Found entity 1: wordSprite" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/decoPostionX.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/decoPostionX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoPostionX " "Found entity 1: decoPostionX" {  } { { "Random/decoPostionX.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Random/decoPostionX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/counter_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/counter_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_fsm " "Found entity 1: counter_fsm" {  } { { "FSM/counter_fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FSM/counter_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/frequency_divider_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/frequency_divider_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_fsm " "Found entity 1: frequency_divider_fsm" {  } { { "FSM/frequency_divider_fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FSM/frequency_divider_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/fsm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/fsm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_top " "Found entity 1: fsm_top" {  } { { "FSM/fsm_top.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FSM/fsm_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "FSM/fsm.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FSM/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDividers/frequency_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file FrequencyDividers/frequency_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "FrequencyDividers/frequency_divider.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FrequencyDividers/frequency_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081376 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClkDivisor.sv(8) " "Verilog HDL information at ClkDivisor.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "FrequencyDividers/ClkDivisor.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FrequencyDividers/ClkDivisor.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556770081376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDividers/ClkDivisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file FrequencyDividers/ClkDivisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivisor " "Found entity 1: ClkDivisor" {  } { { "FrequencyDividers/ClkDivisor.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FrequencyDividers/ClkDivisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Animation/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Animation/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Animation/counter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "Painter/mux_4_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "Painter/mux_2_x_1.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller/ControllerSync.sv 1 1 " "Found 1 design units, including 1 entities, in source file Controller/ControllerSync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerSync " "Found entity 1: ControllerSync" {  } { { "Controller/ControllerSync.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Controller/ControllerSync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller/ControllerPainter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Controller/ControllerPainter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerPainter " "Found entity 1: ControllerPainter" {  } { { "Controller/ControllerPainter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Controller/ControllerPainter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/Sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/Sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/decoRGB.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/decoRGB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoRGB " "Found entity 1: decoRGB" {  } { { "Painter/decoRGB.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/decoRGB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Painter/PixelGenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Painter/PixelGenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGenerator " "Found entity 1: PixelGenerator" {  } { { "Painter/PixelGenerator.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/PixelGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Animation/moveCounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Animation/moveCounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moveCounter " "Found entity 1: moveCounter" {  } { { "Animation/moveCounter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/moveCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Animation/animation.sv 1 1 " "Found 1 design units, including 1 entities, in source file Animation/animation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "Animation/animation.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/animation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/decoPostionY.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/decoPostionY.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoPostionY " "Found entity 1: decoPostionY" {  } { { "Random/decoPostionY.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Random/decoPostionY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/decoLimitX.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/decoLimitX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoLimitX " "Found entity 1: decoLimitX" {  } { { "Random/decoLimitX.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Random/decoLimitX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file Random/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "Random/random.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Random/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Win/decoButtons.sv 1 1 " "Found 1 design units, including 1 entities, in source file Win/decoButtons.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoButtons " "Found entity 1: decoButtons" {  } { { "Win/decoButtons.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Win/decoButtons.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Win/win_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file Win/win_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_module " "Found entity 1: win_module" {  } { { "Win/win_module.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Win/win_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556770081389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770081389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556770081462 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rposX VGA.sv(15) " "Verilog HDL or VHDL warning at VGA.sv(15): object \"rposX\" assigned a value but never read" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556770081463 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rposY VGA.sv(15) " "Verilog HDL or VHDL warning at VGA.sv(15): object \"rposY\" assigned a value but never read" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556770081463 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivisor ClkDivisor:VGAClkDivisor " "Elaborating entity \"ClkDivisor\" for hierarchy \"ClkDivisor:VGAClkDivisor\"" {  } { { "VGA.sv" "VGAClkDivisor" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:divider " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:divider\"" {  } { { "VGA.sv" "divider" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 frequency_divider.sv(20) " "Verilog HDL assignment warning at frequency_divider.sv(20): truncated value with size 32 to match size of target (5)" {  } { { "FrequencyDividers/frequency_divider.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/FrequencyDividers/frequency_divider.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556770081473 "|VGA|frequency_divider:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerSync ControllerSync:VGASync " "Elaborating entity \"ControllerSync\" for hierarchy \"ControllerSync:VGASync\"" {  } { { "VGA.sv" "VGASync" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation animation:anm " "Elaborating entity \"animation\" for hierarchy \"animation:anm\"" {  } { { "VGA.sv" "anm" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter animation:anm\|counter:count " "Elaborating entity \"counter\" for hierarchy \"animation:anm\|counter:count\"" {  } { { "Animation/animation.sv" "count" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/animation.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(8) " "Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (2)" {  } { { "Animation/counter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556770081476 "|VGA|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveCounter animation:anm\|moveCounter:moveCnt " "Elaborating entity \"moveCounter\" for hierarchy \"animation:anm\|moveCounter:moveCnt\"" {  } { { "Animation/animation.sv" "moveCnt" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/animation.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 moveCounter.sv(9) " "Verilog HDL assignment warning at moveCounter.sv(9): truncated value with size 32 to match size of target (10)" {  } { { "Animation/moveCounter.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Animation/moveCounter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556770081477 "|VGA|moveCounter:move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGenerator PixelGenerator:pixel " "Elaborating entity \"PixelGenerator\" for hierarchy \"PixelGenerator:pixel\"" {  } { { "VGA.sv" "pixel" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite PixelGenerator:pixel\|Sprite:sprite " "Elaborating entity \"Sprite\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\"" {  } { { "Painter/PixelGenerator.sv" "sprite" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/PixelGenerator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081478 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 Sprite.sv(46) " "Net \"sprite.data_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 Sprite.sv(46) " "Net \"sprite.waddr_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.data_a 0 Sprite.sv(82) " "Net \"sprite1.data_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.waddr_a 0 Sprite.sv(82) " "Net \"sprite1.waddr_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.data_a 0 Sprite.sv(118) " "Net \"sprite2.data_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.waddr_a 0 Sprite.sv(118) " "Net \"sprite2.waddr_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.data_a 0 Sprite.sv(154) " "Net \"sprite3.data_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.waddr_a 0 Sprite.sv(154) " "Net \"sprite3.waddr_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 Sprite.sv(46) " "Net \"sprite.we_a\" at Sprite.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite1.we_a 0 Sprite.sv(82) " "Net \"sprite1.we_a\" at Sprite.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite2.we_a 0 Sprite.sv(118) " "Net \"sprite2.we_a\" at Sprite.sv(118) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081479 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite3.we_a 0 Sprite.sv(154) " "Net \"sprite3.we_a\" at Sprite.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/Sprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081480 "|VGA|PixelGenerator:pixel|Sprite:sprite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\"" {  } { { "Painter/Sprite.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|mux_4_x_1:mux0\|mux_2_x_1:mux0\"" {  } { { "Painter/mux_4_x_1.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/mux_4_x_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoRGB PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco " "Elaborating entity \"decoRGB\" for hierarchy \"PixelGenerator:pixel\|Sprite:sprite\|decoRGB:deco\"" {  } { { "Painter/Sprite.sv" "deco" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/Sprite.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordSprite PixelGenerator:pixel\|wordSprite:word " "Elaborating entity \"wordSprite\" for hierarchy \"PixelGenerator:pixel\|wordSprite:word\"" {  } { { "Painter/PixelGenerator.sv" "word" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/PixelGenerator.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081484 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.waddr_a 0 wordSprite.sv(40) " "Net \"sprite.waddr_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081484 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.data_a 0 wordSprite.sv(40) " "Net \"sprite.data_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081484 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite.we_a 0 wordSprite.sv(40) " "Net \"sprite.we_a\" at wordSprite.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "Painter/wordSprite.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556770081484 "|VGA|PixelGenerator:pixel|wordSprite:word"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wordSpriteDeco PixelGenerator:pixel\|wordSprite:word\|wordSpriteDeco:deco " "Elaborating entity \"wordSpriteDeco\" for hierarchy \"PixelGenerator:pixel\|wordSprite:word\|wordSpriteDeco:deco\"" {  } { { "Painter/wordSprite.sv" "deco" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/wordSprite.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 PixelGenerator:pixel\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"PixelGenerator:pixel\|mux_2_x_1:mux0\"" {  } { { "Painter/PixelGenerator.sv" "mux0" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/Painter/PixelGenerator.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770081486 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556770081955 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] GND " "Pin \"blue\[7\]\" is stuck at GND" {  } { { "VGA.sv" "" { Text "/home/ema0898/Programas/Quartus/Lab5/VGA/VGA.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556770081984 "|VGA|blue[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556770081984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556770082069 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556770082261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ema0898/Programas/Quartus/Lab5/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file /home/ema0898/Programas/Quartus/Lab5/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770082279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556770082363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556770082363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556770082398 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556770082398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556770082398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556770082398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556770082411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 22:08:02 2019 " "Processing ended: Wed May  1 22:08:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556770082411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556770082411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556770082411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556770082411 ""}
