Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  8 15:42:51 2021
| Host         : DESKTOP-5AR01AB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sequence_detection_timing_summary_routed.rpt -pb sequence_detection_timing_summary_routed.pb -rpx sequence_detection_timing_summary_routed.rpx -warn_on_violation
| Design       : sequence_detection
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.090        0.000                      0                   27        0.220        0.000                      0                   27        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.090        0.000                      0                   27        0.220        0.000                      0                   27        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 current_char_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.897ns (33.850%)  route 1.753ns (66.150%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 15.070 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.367    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.478     5.845 r  current_char_pos_reg[1]/Q
                         net (fo=7, routed)           0.942     6.787    current_char_pos[1]
    SLICE_X89Y74         LUT6 (Prop_lut6_I1_O)        0.295     7.082 r  current_char_pos[2]_i_4/O
                         net (fo=2, routed)           0.160     7.241    current_char_pos[2]_i_4_n_0
    SLICE_X89Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.365 r  current_char_pos[2]_i_2/O
                         net (fo=7, routed)           0.651     8.017    current_char_pos[2]_i_2_n_0
    SLICE_X89Y73         FDRE                                         r  bit_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.594    15.070    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  bit_reg/C
                         clock pessimism              0.277    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X89Y73         FDRE (Setup_fdre_C_CE)      -0.205    15.107    bit_reg
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 current_char_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_char_pos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.897ns (33.850%)  route 1.753ns (66.150%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 15.070 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.367    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.478     5.845 r  current_char_pos_reg[1]/Q
                         net (fo=7, routed)           0.942     6.787    current_char_pos[1]
    SLICE_X89Y74         LUT6 (Prop_lut6_I1_O)        0.295     7.082 r  current_char_pos[2]_i_4/O
                         net (fo=2, routed)           0.160     7.241    current_char_pos[2]_i_4_n_0
    SLICE_X89Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.365 r  current_char_pos[2]_i_2/O
                         net (fo=7, routed)           0.651     8.017    current_char_pos[2]_i_2_n_0
    SLICE_X89Y73         FDRE                                         r  current_char_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.594    15.070    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  current_char_pos_reg[2]/C
                         clock pessimism              0.277    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X89Y73         FDRE (Setup_fdre_C_CE)      -0.205    15.107    current_char_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.401ns  (required time - arrival time)
  Source:                 FSM_sequential_device_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_char_pos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.642ns (32.073%)  route 1.360ns (67.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.367    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.518     5.885 f  FSM_sequential_device_state_reg[1]/Q
                         net (fo=7, routed)           0.840     6.724    device_state[1]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.848 r  current_char_pos[2]_i_1/O
                         net (fo=7, routed)           0.520     7.369    current_char_pos[2]_i_1_n_0
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.592    15.068    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[0]/C
                         clock pessimism              0.261    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y74         FDRE (Setup_fdre_C_R)       -0.524    14.770    current_char_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.401    

Slack (MET) :             7.401ns  (required time - arrival time)
  Source:                 FSM_sequential_device_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_char_pos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.642ns (32.073%)  route 1.360ns (67.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.367    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.518     5.885 f  FSM_sequential_device_state_reg[1]/Q
                         net (fo=7, routed)           0.840     6.724    device_state[1]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.848 r  current_char_pos[2]_i_1/O
                         net (fo=7, routed)           0.520     7.369    current_char_pos[2]_i_1_n_0
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.592    15.068    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/C
                         clock pessimism              0.261    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y74         FDRE (Setup_fdre_C_R)       -0.524    14.770    current_char_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.401    

Slack (MET) :             7.401ns  (required time - arrival time)
  Source:                 FSM_sequential_device_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.642ns (32.073%)  route 1.360ns (67.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.367    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.518     5.885 f  FSM_sequential_device_state_reg[1]/Q
                         net (fo=7, routed)           0.840     6.724    device_state[1]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.848 r  current_char_pos[2]_i_1/O
                         net (fo=7, routed)           0.520     7.369    current_char_pos[2]_i_1_n_0
    SLICE_X88Y74         FDRE                                         r  current_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.592    15.068    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_state_reg[0]/C
                         clock pessimism              0.261    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y74         FDRE (Setup_fdre_C_R)       -0.524    14.770    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.401    

Slack (MET) :             7.401ns  (required time - arrival time)
  Source:                 FSM_sequential_device_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.642ns (32.073%)  route 1.360ns (67.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.367    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.518     5.885 f  FSM_sequential_device_state_reg[1]/Q
                         net (fo=7, routed)           0.840     6.724    device_state[1]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.848 r  current_char_pos[2]_i_1/O
                         net (fo=7, routed)           0.520     7.369    current_char_pos[2]_i_1_n_0
    SLICE_X88Y74         FDRE                                         r  current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.592    15.068    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_state_reg[1]/C
                         clock pessimism              0.261    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y74         FDRE (Setup_fdre_C_R)       -0.524    14.770    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.401    

Slack (MET) :             7.401ns  (required time - arrival time)
  Source:                 FSM_sequential_device_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.642ns (32.073%)  route 1.360ns (67.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.367    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.518     5.885 f  FSM_sequential_device_state_reg[1]/Q
                         net (fo=7, routed)           0.840     6.724    device_state[1]
    SLICE_X88Y75         LUT4 (Prop_lut4_I3_O)        0.124     6.848 r  current_char_pos[2]_i_1/O
                         net (fo=7, routed)           0.520     7.369    current_char_pos[2]_i_1_n_0
    SLICE_X88Y74         FDRE                                         r  current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.592    15.068    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_state_reg[2]/C
                         clock pessimism              0.261    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X88Y74         FDRE (Setup_fdre_C_R)       -0.524    14.770    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  7.401    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 current_char_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_char_pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.897ns (37.525%)  route 1.493ns (62.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.367    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.478     5.845 r  current_char_pos_reg[1]/Q
                         net (fo=7, routed)           0.942     6.787    current_char_pos[1]
    SLICE_X89Y74         LUT6 (Prop_lut6_I1_O)        0.295     7.082 r  current_char_pos[2]_i_4/O
                         net (fo=2, routed)           0.160     7.241    current_char_pos[2]_i_4_n_0
    SLICE_X89Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.365 r  current_char_pos[2]_i_2/O
                         net (fo=7, routed)           0.392     7.757    current_char_pos[2]_i_2_n_0
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.592    15.068    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[0]/C
                         clock pessimism              0.299    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X88Y74         FDRE (Setup_fdre_C_CE)      -0.169    15.163    current_char_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 current_char_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_char_pos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.897ns (37.525%)  route 1.493ns (62.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.367    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.478     5.845 r  current_char_pos_reg[1]/Q
                         net (fo=7, routed)           0.942     6.787    current_char_pos[1]
    SLICE_X89Y74         LUT6 (Prop_lut6_I1_O)        0.295     7.082 r  current_char_pos[2]_i_4/O
                         net (fo=2, routed)           0.160     7.241    current_char_pos[2]_i_4_n_0
    SLICE_X89Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.365 r  current_char_pos[2]_i_2/O
                         net (fo=7, routed)           0.392     7.757    current_char_pos[2]_i_2_n_0
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.592    15.068    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/C
                         clock pessimism              0.299    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X88Y74         FDRE (Setup_fdre_C_CE)      -0.169    15.163    current_char_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 current_char_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.897ns (37.525%)  route 1.493ns (62.475%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.367    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.478     5.845 r  current_char_pos_reg[1]/Q
                         net (fo=7, routed)           0.942     6.787    current_char_pos[1]
    SLICE_X89Y74         LUT6 (Prop_lut6_I1_O)        0.295     7.082 r  current_char_pos[2]_i_4/O
                         net (fo=2, routed)           0.160     7.241    current_char_pos[2]_i_4_n_0
    SLICE_X89Y74         LUT5 (Prop_lut5_I3_O)        0.124     7.365 r  current_char_pos[2]_i_2/O
                         net (fo=7, routed)           0.392     7.757    current_char_pos[2]_i_2_n_0
    SLICE_X88Y74         FDRE                                         r  current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.592    15.068    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_state_reg[0]/C
                         clock pessimism              0.299    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X88Y74         FDRE (Setup_fdre_C_CE)      -0.169    15.163    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 current_char_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_char_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.747%)  route 0.125ns (40.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X89Y74         FDRE                                         r  current_char_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  current_char_pos_reg[3]/Q
                         net (fo=3, routed)           0.125     1.836    current_char_pos[3]
    SLICE_X89Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  current_char_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    current_char_pos[3]_i_1_n_0
    SLICE_X89Y74         FDRE                                         r  current_char_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     2.085    clk_IBUF_BUFG
    SLICE_X89Y74         FDRE                                         r  current_char_pos_reg[3]/C
                         clock pessimism             -0.515     1.570    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.091     1.661    current_char_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.148     1.718 r  current_state_reg[2]/Q
                         net (fo=4, routed)           0.122     1.840    current_state[2]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.099     1.939 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.939    current_state[0]_i_1_n_0
    SLICE_X88Y74         FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     2.085    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.515     1.570    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.121     1.691    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.442%)  route 0.170ns (44.558%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.734 r  current_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.904    current_state[0]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.048     1.952 r  current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.952    next_state[2]
    SLICE_X88Y74         FDRE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     2.085    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_state_reg[2]/C
                         clock pessimism             -0.515     1.570    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.131     1.701    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.090%)  route 0.170ns (44.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.734 r  current_state_reg[0]/Q
                         net (fo=4, routed)           0.170     1.904    current_state[0]
    SLICE_X88Y74         LUT4 (Prop_lut4_I2_O)        0.045     1.949 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.949    next_state[1]
    SLICE_X88Y74         FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     2.085    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_state_reg[1]/C
                         clock pessimism             -0.515     1.570    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.121     1.691    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 current_char_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_char_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.734 r  current_char_pos_reg[0]/Q
                         net (fo=8, routed)           0.197     1.931    current_char_pos[0]
    SLICE_X88Y74         LUT2 (Prop_lut2_I1_O)        0.043     1.974 r  current_char_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     1.974    current_char_pos[1]_i_1_n_0
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     2.085    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[1]/C
                         clock pessimism             -0.515     1.570    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.131     1.701    current_char_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 current_char_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_char_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.734 f  current_char_pos_reg[0]/Q
                         net (fo=8, routed)           0.197     1.931    current_char_pos[0]
    SLICE_X88Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.976 r  current_char_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.976    current_char_pos[0]_i_1_n_0
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     2.085    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[0]/C
                         clock pessimism             -0.515     1.570    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.120     1.690    current_char_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 FSM_sequential_device_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_device_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.164     1.734 r  FSM_sequential_device_state_reg[1]/Q
                         net (fo=7, routed)           0.198     1.932    device_state[1]
    SLICE_X88Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.977 r  FSM_sequential_device_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    FSM_sequential_device_state[0]_i_1_n_0
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     2.085    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[0]/C
                         clock pessimism             -0.515     1.570    
    SLICE_X88Y75         FDCE (Hold_fdce_C_D)         0.121     1.691    FSM_sequential_device_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 FSM_sequential_device_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_device_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDCE (Prop_fdce_C_Q)         0.164     1.734 r  FSM_sequential_device_state_reg[1]/Q
                         net (fo=7, routed)           0.198     1.932    device_state[1]
    SLICE_X88Y75         LUT3 (Prop_lut3_I1_O)        0.045     1.977 r  FSM_sequential_device_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.977    FSM_sequential_device_state[1]_i_2_n_0
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     2.085    clk_IBUF_BUFG
    SLICE_X88Y75         FDCE                                         r  FSM_sequential_device_state_reg[1]/C
                         clock pessimism             -0.515     1.570    
    SLICE_X88Y75         FDCE (Hold_fdce_C_D)         0.120     1.690    FSM_sequential_device_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 current_char_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_char_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.206ns (43.975%)  route 0.262ns (56.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.734 r  current_char_pos_reg[0]/Q
                         net (fo=8, routed)           0.262     1.996    current_char_pos[0]
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.042     2.038 r  current_char_pos[2]_i_3/O
                         net (fo=1, routed)           0.000     2.038    current_char_pos[2]_i_3_n_0
    SLICE_X89Y73         FDRE                                         r  current_char_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.862     2.086    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  current_char_pos_reg[2]/C
                         clock pessimism             -0.502     1.584    
    SLICE_X89Y73         FDRE (Hold_fdre_C_D)         0.107     1.691    current_char_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 current_char_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.331%)  route 0.262ns (55.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.570    clk_IBUF_BUFG
    SLICE_X88Y74         FDRE                                         r  current_char_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.734 r  current_char_pos_reg[0]/Q
                         net (fo=8, routed)           0.262     1.996    current_char_pos[0]
    SLICE_X89Y73         LUT5 (Prop_lut5_I2_O)        0.045     2.041 r  bit_i_1/O
                         net (fo=1, routed)           0.000     2.041    bit_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.862     2.086    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  bit_reg/C
                         clock pessimism             -0.502     1.584    
    SLICE_X89Y73         FDRE (Hold_fdre_C_D)         0.091     1.675    bit_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y75   FSM_sequential_device_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y75   FSM_sequential_device_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y73   bit_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74   current_char_pos_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74   current_char_pos_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y73   current_char_pos_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y74   current_char_pos_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74   current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74   current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y75   FSM_sequential_device_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y75   FSM_sequential_device_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y73   bit_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74   current_char_pos_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74   current_char_pos_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y73   current_char_pos_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y74   current_char_pos_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74   current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74   current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74   current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y75   FSM_sequential_device_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y75   FSM_sequential_device_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y73   bit_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74   current_char_pos_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74   current_char_pos_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y73   current_char_pos_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y74   current_char_pos_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74   current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74   current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74   current_state_reg[2]/C



