###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi05.engin.umich.edu)
#  Generated on:      Thu Mar 30 18:28:51 2023
#  Design:            writeback_controller
#  Command:           report_timing > ${REPORT_PATH}/final_setup_timing.rpt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_Data[0]       (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.198
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------+ 
     | Instance |           Arc            |    Cell    | Delay | Arrival | Required | 
     |          |                          |            |       |  Time   |   Time   | 
     |----------+--------------------------+------------+-------+---------+----------| 
     |          | pk_out_0__PE_state__1_ v |            |       |   0.108 |    0.210 | 
     | U45      | B v -> Y ^               | NAND2X1TR  | 0.087 |   0.195 |    0.297 | 
     | U37      | B ^ -> Y v               | NOR2X4TR   | 0.077 |   0.272 |    0.374 | 
     | U46      | AN v -> Y v              | NAND2BX1TR | 0.143 |   0.415 |    0.517 | 
     | U47      | B v -> Y ^               | NOR2X1TR   | 0.444 |   0.859 |    0.962 | 
     | U34      | A0 ^ -> Y v              | AOI22X1TR  | 0.116 |   0.975 |    1.077 | 
     | U50      | B v -> Y ^               | NAND2X1TR  | 0.222 |   1.197 |    1.299 | 
     |          | DRAM_in3_Data[0] ^       |            | 0.001 |   1.198 |    1.300 | 
     +-------------------------------------------------------------------------------+ 

