module convert_encoder (input clk, input data_in[15:0], output reg data_out[15:0]);

initial begin
	data_out = 0;
end

always @(posedge clk) begin


	if(data_in[11]) begin
		data_out <= (data_in - 2048) * (-1);
	end
	else begin
		data_out <= data_in;
	end



end
endmodule