$date
	Sat Jun 21 18:41:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TFI_tb $end
$var wire 1 ! LED_3 $end
$var wire 1 " LED_2 $end
$var wire 1 # LED_1 $end
$var wire 1 $ LED_0 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' clk $end
$scope module UUT $end
$var wire 1 % BTN1 $end
$var wire 1 ( BTN1_debounced $end
$var wire 1 & BTN4 $end
$var wire 1 ) BTN4_debounced $end
$var wire 1 ' CLK $end
$var wire 1 ! LED3 $end
$var wire 1 * s $end
$var wire 1 + r $end
$var wire 3 , leds [2:0] $end
$var wire 1 " LED2 $end
$var wire 1 # LED1 $end
$var wire 1 $ LED0 $end
$var wire 1 - BTN4_estable $end
$var wire 1 . BTN1_estable $end
$scope module antirebote_boton1 $end
$var wire 1 / BTN $end
$var wire 1 . BTN_estable $end
$var wire 1 ' clk $end
$var reg 1 0 btn_aux1 $end
$var reg 1 1 btn_aux2 $end
$var reg 17 2 contador [16:0] $end
$upscope $end
$scope module antirebote_boton4 $end
$var wire 1 3 BTN $end
$var wire 1 - BTN_estable $end
$var wire 1 ' clk $end
$var reg 1 4 btn_aux1 $end
$var reg 1 5 btn_aux2 $end
$var reg 17 6 contador [16:0] $end
$upscope $end
$scope module contador $end
$var wire 1 7 D0 $end
$var wire 1 8 D1 $end
$var wire 1 9 D2 $end
$var wire 1 ' clk $end
$var wire 1 * s $end
$var wire 1 + r $end
$var wire 3 : leds [2:0] $end
$var wire 1 ; Q2 $end
$var wire 1 < Q1 $end
$var wire 1 = Q0 $end
$scope module ffd_0 $end
$var wire 1 7 D $end
$var wire 1 > Qn $end
$var wire 1 ' clk $end
$var reg 1 = Q $end
$upscope $end
$scope module ffd_1 $end
$var wire 1 8 D $end
$var wire 1 ? Qn $end
$var wire 1 ' clk $end
$var reg 1 < Q $end
$upscope $end
$scope module ffd_2 $end
$var wire 1 9 D $end
$var wire 1 @ Qn $end
$var wire 1 ' clk $end
$var reg 1 ; Q $end
$upscope $end
$upscope $end
$scope module fsm $end
$var wire 1 A D0 $end
$var wire 1 B D1 $end
$var wire 1 C D2 $end
$var wire 1 + R $end
$var wire 1 * S $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ' clk $end
$var wire 1 D Q2 $end
$var wire 1 E Q1 $end
$var wire 1 F Q0 $end
$scope module ff0 $end
$var wire 1 A D $end
$var wire 1 G Qn $end
$var wire 1 ' clk $end
$var reg 1 F Q $end
$upscope $end
$scope module ff1 $end
$var wire 1 B D $end
$var wire 1 H Qn $end
$var wire 1 ' clk $end
$var reg 1 E Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 C D $end
$var wire 1 I Qn $end
$var wire 1 ' clk $end
$var reg 1 D Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1I
1H
1G
0F
0E
0D
xC
0B
xA
1@
1?
1>
0=
0<
0;
b0 :
09
08
07
b0 6
05
04
13
b0 2
01
00
1/
0.
0-
b0 ,
0+
0*
z)
z(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
xB
xI
xG
10
14
xD
xF
1'
#2000
0'
#3000
x7
x+
x*
xH
xE
b1 6
b1 2
1'
#4000
0'
#5000
x8
x>
x$
b10 2
b10 6
b0x ,
b0x :
x=
1'
#6000
0'
#7000
x9
x?
x#
b0xx ,
b0xx :
x<
b11 6
b11 2
1'
#8000
0'
#9000
x@
x"
b100 2
b100 6
bx ,
bx :
x;
1'
#10000
0/
0'
1%
#11000
b101 6
00
b0 2
1'
#12000
0'
#13000
b1 2
b110 6
1'
#14000
0'
#15000
b111 6
b10 2
1'
#16000
0'
#17000
b11 2
b1000 6
1'
#18000
0'
#19000
b1001 6
b100 2
1'
#20000
03
0'
1&
#21000
b101 2
04
b0 6
1'
#22000
0'
#23000
b1 6
b110 2
1'
#24000
0'
#25000
b111 2
b10 6
1'
#26000
0'
#27000
b11 6
b1000 2
1'
#28000
0'
#29000
b1001 2
b100 6
1'
#30000
1/
0'
0%
#31000
b101 6
10
b0 2
1'
#32000
0'
#33000
b1 2
b110 6
1'
#34000
0'
#35000
b111 6
b10 2
1'
#36000
0'
#37000
b11 2
b1000 6
1'
#38000
0'
#39000
b1001 6
b100 2
1'
#40000
13
0'
0&
#41000
b101 2
14
b0 6
1'
#42000
0'
#43000
b1 6
b110 2
1'
#44000
0'
#45000
b111 2
b10 6
1'
#46000
0'
#47000
b11 6
b1000 2
1'
#48000
0'
#49000
b1001 2
b100 6
1'
#50000
0'
