{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 1590 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 3840 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 3760 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 3860 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 3740 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 3780 -defaultsOSRD
preplace port IMUInterrupt_AI_0 -pg 1 -y 3880 -defaultsOSRD
preplace port SyncOutClock_CO_0 -pg 1 -y 3940 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 3720 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 3800 -defaultsOSRD
preplace port SyncInSignal2_AI_0 -pg 1 -y 3960 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 3860 -defaultsOSRD
preplace port ulpi_stp_o_0 -pg 1 -y 3490 -defaultsOSRD
preplace port ulpi_dir_i_0 -pg 1 -y 2860 -defaultsOSRD
preplace port SyncInClock_AI_0 -pg 1 -y 3900 -defaultsOSRD
preplace port SyncInSignal1_AI_0 -pg 1 -y 3940 -defaultsOSRD
preplace port ulpi_clk60_i_0 -pg 1 -y 3390 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1610 -defaultsOSRD
preplace port IMUFSync_SO_0 -pg 1 -y 3920 -defaultsOSRD
preplace port IMUClock_CZO_0 -pg 1 -y 3880 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 2240 -defaultsOSRD
preplace port IMUData_DZIO_0 -pg 1 -y 3900 -defaultsOSRD
preplace port ulpi_nxt_i_0 -pg 1 -y 2880 -defaultsOSRD
preplace port SyncOutSignal_SO_0 -pg 1 -y 3960 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 3820 -defaultsOSRD
preplace port SyncInSignal_AI_0 -pg 1 -y 3920 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 2260 -defaultsOSRD
preplace portBus ulpi_data_io_0 -pg 1 -y 2130 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 3840 -defaultsOSRD
preplace portBus led_0 -pg 1 -y 3570 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 2220 -defaultsOSRD
preplace inst fifo_generator_3 -pg 1 -lvl 5 -y 840 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 11 -y 2280 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 11 -y 3570 -defaultsOSRD
preplace inst eventsGeneratorViaFi_0 -pg 1 -lvl 4 -y 110 -defaultsOSRD
preplace inst fifo_generator_4 -pg 1 -lvl 5 -y 1410 -defaultsOSRD
preplace inst c_addsub_as_invert_and_delay1 -pg 1 -lvl 5 -y 3620 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 4 -y 2540 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 10 -y 2230 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 9 -y 1550 -defaultsOSRD
preplace inst xlconstant_ONE -pg 1 -lvl 7 -y 2030 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 3 -y 2800 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 3450 -defaultsOSRD
preplace inst EVABMOFStreamWithCon_0 -pg 1 -lvl 6 -y 490 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 3 -y 2020 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 10 -y 1520 -defaultsOSRD
preplace inst eventStreamDuplicate_0 -pg 1 -lvl 7 -y 480 -defaultsOSRD
preplace inst dataSwitch_0 -pg 1 -lvl 6 -y 1550 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 3 -y 2140 -defaultsOSRD
preplace inst c_addsub_0 -pg 1 -lvl 2 -y 650 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 3 -y 2240 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -y 1890 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 3670 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1230 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 1630 -defaultsOSRD
preplace inst xlcons_valid_high -pg 1 -lvl 4 -y 1450 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 8 -y 1770 -defaultsOSRD
preplace inst USBFifoToDVSSPI_0 -pg 1 -lvl 4 -y 3480 -defaultsOSRD
preplace inst xlslice_5 -pg 1 -lvl 7 -y 2220 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 8 -y 2300 -defaultsOSRD
preplace inst usb_cdc_core_0 -pg 1 -lvl 5 -y 2710 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -y 2120 -defaultsOSRD
preplace inst cons_HIGH -pg 1 -lvl 2 -y 3330 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 11 -y 3850 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 9 -y 2130 -defaultsOSRD
preplace inst eventStreamSwitch_0 -pg 1 -lvl 5 -y 500 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -y 1580 -defaultsOSRD
preplace inst eventSimulator_0 -pg 1 -lvl 3 -y 1850 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 10 -y 1970 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 1450 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 9 -y 2380 -defaultsOSRD
preplace inst RawStreamToFIFO_0 -pg 1 -lvl 10 -y 1730 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 6 -y 2260 -defaultsOSRD
preplace inst SFAST_process_data_0 -pg 1 -lvl 4 -y 460 -defaultsOSRD
preplace inst EVMUXDataToXYTSStream_0 -pg 1 -lvl 4 -y 1080 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 6 -y 1810 -defaultsOSRD
preplace inst ulpi_wrapper_0 -pg 1 -lvl 4 -y 2920 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 9 -y 2480 -defaultsOSRD
preplace inst XYTSStreamToRawStream_0 -pg 1 -lvl 8 -y 810 -defaultsOSRD
preplace inst fifo_generator_2 -pg 1 -lvl 5 -y 1060 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 9 -y 1350 -defaultsOSRD
preplace inst SPI_Master_With_Sing_0 -pg 1 -lvl 3 -y 3460 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 11 -y 1710 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 8 -y 330 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 2 -y 1310 -defaultsOSRD
preplace netloc eventStreamDuplicate_0_tsStreamOut1_V_V 1 7 1 3600
preplace netloc axi_vdma_0_M_AXI_MM2S 1 9 1 N
preplace netloc eventStreamToConstEn_0_frameStream 1 8 1 4220
preplace netloc ulpi_dir_i_0_1 1 0 4 NJ 2860 NJ 2860 NJ 2860 NJ
preplace netloc ps7_0_axi_periph_M08_AXI 1 3 3 1010J 230 NJ 230 2580
preplace netloc fifo_generator_2_dout 1 3 2 1170 1530 1780J
preplace netloc usb_cdc_core_0_ep0_rx_setup_w_do 1 3 3 1160 3710 NJ 3710 2400
preplace netloc EVABMOFStreamWithCon_0_yStreamOut_V_V 1 6 1 N
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 2 10 610 3740 1040J 3730 NJ 3730 2600J 3640 NJ 3640 NJ 3640 NJ 3640 NJ 3640 NJ 3640 5620
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 11 1 NJ
preplace netloc util_vector_logic_0_Res 1 3 8 1060 3760 NJ 3760 NJ 3760 NJ 3760 NJ 3760 NJ 3760 NJ 3760 NJ
preplace netloc processing_system7_0_FIXED_IO 1 11 1 NJ
preplace netloc eventStreamSwitch_0_xStreamOut_V_V 1 5 1 N
preplace netloc rotateInfoOutReg_V 1 7 2 3700 1050 4200
preplace netloc axi_vdma_0_M_AXI_S2MM 1 9 1 N
preplace netloc axi_smc_M00_AXI 1 10 1 5160
preplace netloc fifo_generator_0_prog_full1 1 6 4 3090J 1970 3690 1980 NJ 1980 NJ
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V_TDATA 1 4 1 1860
preplace netloc usb_cdc_core_0_outport_valid_o 1 3 3 1170 3320 1730J 3500 2410
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 1030
preplace netloc fifo_generator_3_dout 1 3 2 1190 720 1730J
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V_TVALID 1 4 1 1870
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V_TDATA 1 4 1 1890
preplace netloc fifo_generator_0_almost_full 1 5 3 2600 2000 3080J 1810 3650
preplace netloc fifo_generator_0_empty 1 4 2 1900 3530 2590J
preplace netloc usb_cdc_core_0_utmi_xcvrselect_o 1 3 3 1170 3280 1750J 3520 2470
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 11 1 NJ
preplace netloc SFAST_process_data_0_yStreamOut_V_V 1 4 1 N
preplace netloc XYTSStreamToRawStream_0_streamOut_V_V 1 8 1 4230
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 9 2 4590J 1880 5120
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 2 NJ 1250 570
preplace netloc usb_cdc_core_0_utmi_op_mode_o 1 3 3 1120 3790 NJ 3790 2510
preplace netloc SFAST_process_data_0_polStreamOut_V_V 1 4 1 N
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 1 970
preplace netloc fifo_generator_1_dout 1 3 3 1130 1850 NJ 1850 N
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO2 1 3 9 1090 4060 NJ 4060 NJ 4060 NJ 4060 NJ 4060 NJ 4060 NJ 4060 NJ 4060 5620
preplace netloc xlconstant_ONE_dout 1 7 1 3590J
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 11 1 NJ
preplace netloc LEDShifter_0_led 1 11 1 NJ
preplace netloc usb_cdc_core_0_rx_out_do 1 3 3 1140 3750 NJ 3750 2430
preplace netloc xlconcat_0_dout 1 9 2 NJ 1890 5100
preplace netloc eventStreamSwitch_0_yStreamOut_V_V 1 5 1 N
preplace netloc eventStreamDuplicate_0_polStreamOut1_V_V 1 7 1 3580
preplace netloc v_tc_0_vtiming_out 1 10 1 N
preplace netloc ulpi_wrapper_0_utmi_linestate_o 1 4 1 1880
preplace netloc SyncInSignal_AI_0_1 1 0 11 NJ 3920 NJ 3920 NJ 3920 NJ 3920 NJ 3920 NJ 3920 NJ 3920 NJ 3920 NJ 3920 NJ 3920 NJ
preplace netloc EVABMOFStreamWithCon_0_polStreamOut_V_V 1 6 1 N
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 5 1030 1730 1900J 1660 NJ 1660 NJ 1660 3590J
preplace netloc testAERDVSSM_0_SyncOutSignal_SO 1 11 1 NJ
preplace netloc EVABMOFStreamWithCon_0_xStreamOut_V_V 1 6 1 N
preplace netloc fifo_generator_1_empty 1 1 5 370 1940 NJ 1940 980J 1830 NJ 1830 NJ
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V_TVALID 1 4 1 1900
preplace netloc processing_system7_0_DDR 1 11 1 NJ
preplace netloc eventStreamSwitch_0_cornerStreamOut_V_V 1 5 1 N
preplace netloc eventStreamDuplicate_0_custDataStreamOut0_V_V 1 7 1 3610
preplace netloc usb_cdc_core_0_inport_accept_o1 1 5 4 2530 2090 NJ 2090 3680J 2050 4220
preplace netloc xlslice_5_Dout 1 7 1 3710
preplace netloc c_counter_binary_0_Q 1 3 3 1150 3310 1760J 3440 2460
preplace netloc ulpi_wrapper_0_utmi_rxerror_o 1 4 1 1870
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 11 1 NJ
preplace netloc SyncInSignal1_AI_0_1 1 0 11 NJ 3940 NJ 3940 NJ 3940 NJ 3940 NJ 3940 NJ 3940 NJ 3940 NJ 3940 NJ 3940 NJ 3940 NJ
preplace netloc usb_cdc_core_0_utmi_termselect_o 1 3 3 1110 3800 NJ 3800 2500
preplace netloc testAERDVSSM_0_IMUClock_CZO 1 11 1 NJ
preplace netloc xlconstant_1_dout 1 2 9 570 3610 980J 3640 1860 3690 2580J 3580 NJ 3580 NJ 3580 NJ 3580 NJ 3580 NJ
preplace netloc eventsGeneratorViaFi_0_tsStreamOut_V_V 1 4 1 1880
preplace netloc fifo_generator_0_dout 1 4 2 1910 3450 2550J
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1050
preplace netloc xlslice_4_Dout 1 3 1 N
preplace netloc SPI_Master_With_Sing_0_o_SPI_MOSI 1 3 8 970 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 12 20 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 3700 1840 4210J 1810 4580J 1900 NJ 1900 5620
preplace netloc SFAST_process_data_0_xStreamOut_V_V 1 4 1 N
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V_TDATA 1 4 1 1850
preplace netloc StreamToFIFO_0_fifoDataOut_V_write 1 5 6 2590 1990 3060J 1630 3600 1260 NJ 1260 NJ 1260 5100
preplace netloc SPI_Master_With_Sing_0_o_TX_Ready 1 3 1 1040
preplace netloc SPI_Master_With_Sing_0_o_RX_Byte 1 3 1 1010
preplace netloc xlslice_1_Dout 1 3 1 980J
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 6 1060J 1510 1730J 1290 NJ 1290 NJ 1290 NJ 1290 4200
preplace netloc EVFastCornerStream_0_xStreamIn_V_V_TREADY 1 1 5 380 730 NJ 730 1030 750 1880 1280 2450J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 9 360 1370 590 1170 1080 730 1710 700 2570 640 3040 640 3670 1350 4230 1680 4640
preplace netloc c_addsub_0_S 1 2 2 N 650 990
preplace netloc SPI_Master_With_Sing_0_o_SPI_CS_n 1 3 8 990 3700 NJ 3700 NJ 3700 NJ 3700 NJ 3700 NJ 3700 NJ 3700 5090J
preplace netloc ulpi_wrapper_0_utmi_rxactive_o 1 4 1 1850
preplace netloc axi_gpio_0_ip2intc_irpt 1 4 5 1720J 1980 NJ 1980 3070J 1900 NJ 1900 NJ
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V_TVALID 1 4 1 1860
preplace netloc xlslice_0_Dout 1 4 1 1900J
preplace netloc IMUInterrupt_AI_0_1 1 0 11 NJ 3880 NJ 3880 NJ 3880 NJ 3880 NJ 3880 NJ 3880 NJ 3880 NJ 3880 NJ 3880 NJ 3880 NJ
preplace netloc eventStreamSwitch_0_tsStreamOut_V_V 1 5 1 N
preplace netloc ps7_0_axi_periph_M07_AXI 1 3 1 1020
preplace netloc eventStreamDuplicate_0_yStreamOut0_V_V 1 7 1 3640
preplace netloc SFAST_process_data_0_isFinalCornerStream_V_V 1 4 1 N
preplace netloc fifo_generator_1_prog_full 1 6 4 NJ 1820 3680 1830 4230J 1820 4570J
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 11 1 NJ
preplace netloc eventStreamSwitch_0_polStreamOut_V_V 1 5 1 N
preplace netloc rxDataComplete_o 1 4 1 1720
preplace netloc SyncInClock_AI_0_1 1 0 11 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ
preplace netloc usb_cdc_core_0_utmi_data_out_o 1 3 3 1180 3260 1800J 3460 2450
preplace netloc ulpi_wrapper_0_utmi_txready_o 1 4 1 1820
preplace netloc SyncInSignal2_AI_0_1 1 0 11 NJ 3960 NJ 3960 NJ 3960 NJ 3960 NJ 3960 NJ 3960 NJ 3960 NJ 3960 NJ 3960 NJ 3960 NJ
preplace netloc eventStreamDuplicate_0_tsStreamOut0_V_V 1 7 1 3620
preplace netloc eventStreamDuplicate_0_yStreamOut1_V_V 1 7 1 3560
preplace netloc axis_data_fifo_0_M_AXIS 1 9 1 4620
preplace netloc usb_cdc_core_0_outport_data_o 1 3 3 1190 3740 NJ 3740 2440
preplace netloc USBFifoToDVSSPI_0_outputData_o 1 2 3 610 3290 NJ 3290 1710
preplace netloc Net 1 11 1 NJ
preplace netloc Net1 1 9 2 NJ 2480 5130
preplace netloc processing_system7_0_FCLK_CLK0 1 0 12 20 1130 360 1130 600 1130 1070 740 1910 710 2560 650 3030 630 3660 1370 4210 1690 4610 1870 5150 1530 5630
preplace netloc dataSwitch_0_data_o_num2 1 4 3 NJ 1650 2420J 1950 3030
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V_TVALID 1 4 4 1780 720 2530 1970 3040J 1640 3630
preplace netloc processing_system7_0_FCLK_CLK1 1 7 5 3720 2200 NJ 2200 4580 2130 5140 2130 5630
preplace netloc Net2 1 9 2 NJ 2380 5120
preplace netloc SPI_Master_With_Sing_0_o_RX_DV 1 3 1 1020
preplace netloc usb_cdc_core_0_utmi_txvalid_o 1 3 3 1150 3300 1740J 3510 2480
preplace netloc Net3 1 4 8 1810J 3470 2540J 2100 NJ 2100 3640J 2040 NJ 2040 NJ 2040 NJ 2040 5640J
preplace netloc ulpi_wrapper_0_ulpi_stp_o 1 4 8 1790J 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ
preplace netloc eventsGeneratorViaFi_0_yStreamOut_V_V 1 4 1 1900
preplace netloc usb_cdc_core_0_utmi_dppulldown_o 1 3 3 1130 3780 NJ 3780 2490
preplace netloc ps7_0_axi_periph_M06_AXI 1 3 4 980J 220 NJ 220 NJ 220 3030
preplace netloc fifo_generator_4_dout 1 3 2 1180 1740 1850
preplace netloc util_vector_logic_1_Res 1 8 2 NJ 1770 4600J
preplace netloc StreamToFIFO_0_fifoDataOut_V_din 1 5 6 2580 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 5120
preplace netloc ulpi_nxt_i_0_1 1 0 4 NJ 2880 NJ 2880 NJ 2880 NJ
preplace netloc v_axi4s_vid_out_0_vid_data 1 11 1 NJ
preplace netloc eventsGeneratorViaFi_0_custDataStreamOut_V_V 1 4 1 1730
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 11 1 NJ
preplace netloc EVABMOFStreamWithCon_0_pixelDataStream_V_V 1 6 1 N
preplace netloc ulpi_clk60_i_0_1 1 0 6 NJ 3390 NJ 3390 600 3310 1060 2480 1780 3540 2600J
preplace netloc testAERDVSSM_0_SyncOutClock_CO 1 11 1 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 8 3 4210J 2320 4600 2140 5110J
preplace netloc eventsGeneratorViaFi_0_polStreamOut_V_V 1 4 1 1780
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 2 1040 1520 1720J
preplace netloc fifo_generator_1_almost_full 1 5 3 2600 1670 3050J 1650 3660
preplace netloc dvs_resp_data_o 1 4 1 1890
preplace netloc EVABMOFStreamWithCon_0_tsStreamOut_V_V 1 6 1 N
preplace netloc DVSAERData_AI_0_1 1 0 11 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 11 1 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 9 3 4630 2120 NJ 2120 5620
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 11 1 NJ
preplace netloc util_vector_logic_2_Res 1 8 1 N
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 11 1 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 10 610 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 5640
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V_TDATA 1 4 2 1870 1180 2540
preplace netloc wr_data_count 1 6 1 3100J
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 11 1 NJ
preplace netloc const_VCC_dout 1 2 10 580 1060 1000 210 1870 300 2570 330 3040 330 3700 570 NJ 570 4630 1430 NJ 1430 5620
preplace netloc eventStreamDuplicate_0_xStreamOut0_V_V 1 7 1 3650
preplace netloc SFAST_process_data_0_tsStreamOut_V_V 1 4 1 N
preplace netloc xlcons_valid_high_dout 1 4 1 1710
preplace netloc SPI_Master_With_Sing_0_o_SPI_Clk 1 3 8 1000 3770 NJ 3770 NJ 3770 NJ 3770 NJ 3770 NJ 3770 NJ 3770 5080J
preplace netloc DVSAERReq_ABI_0_1 1 0 11 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ
preplace netloc xlconstant_0_dout 1 2 1 NJ
preplace netloc eventStreamDuplicate_0_xStreamOut1_V_V 1 7 1 3570
preplace netloc fifo_generator_0_prog_full 1 10 1 5100
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO1 1 3 9 1100 4070 NJ 4070 NJ 4070 NJ 4070 NJ 4070 NJ 4070 NJ 4070 NJ 4070 5630
preplace netloc usb_cdc_core_0_utmi_dmpulldown_o 1 3 3 1190 3270 1770J 3480 2420
preplace netloc ulpi_wrapper_0_utmi_data_in_o 1 4 1 1840
preplace netloc axi_gpio_0_gpio_io_o 1 2 3 610 2460 980 2460 1710
preplace netloc usb_cdc_core_0_data_complete_o_do 1 3 3 1180 3720 NJ 3720 2520
preplace netloc eventsGeneratorViaFi_0_xStreamOut_V_V 1 4 1 1910
preplace netloc eventStreamDuplicate_0_polStreamOut0_V_V 1 7 1 3630
preplace netloc ulpi_wrapper_0_utmi_rxvalid_o 1 4 1 1830
preplace netloc USBFifoToDVSSPI_0_outputDataValid_o 1 2 3 600 3730 1020J 3690 1700
preplace netloc testAERDVSSM_0_IMUFSync_SO 1 11 1 NJ
levelinfo -pg 1 0 190 480 790 1450 2160 2820 3330 3960 4400 4860 5390 5660 -top 0 -bot 4080
",
}
{
   da_axi4_cnt: "35",
   da_clkrst_cnt: "42",
}
