Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 06:28:40 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[2]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[2]/QN (DFFR_X2)                            0.4121     0.4121 f
  U681/ZN (INV_X8)                                      0.1779     0.5900 r
  U605/ZN (XNOR2_X2)                                    0.3457     0.9357 r
  U606/ZN (XNOR2_X2)                                    0.3411     1.2768 r
  U989/ZN (XNOR2_X2)                                    0.3174     1.5941 r
  U603/ZN (NAND3_X2)                                    0.1050     1.6991 f
  U822/ZN (OAI21_X2)                                    0.1987     1.8978 r
  U1032/ZN (AOI21_X2)                                   0.1070     2.0047 f
  dut_sram_write_data_reg[10]/D (DFF_X2)                0.0000     2.0047 f
  data arrival time                                                2.0047

  clock clk (rise edge)                                 2.2700     2.2700
  clock network delay (ideal)                           0.0000     2.2700
  clock uncertainty                                    -0.0500     2.2200
  dut_sram_write_data_reg[10]/CK (DFF_X2)               0.0000     2.2200 r
  library setup time                                   -0.3106     1.9094
  data required time                                               1.9094
  --------------------------------------------------------------------------
  data required time                                               1.9094
  data arrival time                                               -2.0047
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.0954


1
