*----------------------------------------------------------------------------------------
*	Innovus 20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2025-Nov-02 20:23:43 (2025-Nov-02 19:23:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: filter_core
*
*	Liberty Libraries used: 
*	        MyAnView: /home/isa31_2025_2026/LABS/LAB1/innovus/design/filter_core_half_fmax_ckg.dat/libs/mmmc/NangateOpenCellLibrary_typical_ecsm.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:        1.1 
*
*       Power View : MyAnView
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        ../vcd/filter_core_half_fmax_ckg_syn_innovus.vcd
*                    Vcd Window used(Start Time, Stop Time):   
*                     Vcd Scale Factor: 1 
* *                    Design annotation coverage: 0/2931 = 0% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile reports/power_half_fmax_ckg_innovus.txt -sort total
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.97554110 	   55.9795%
Total Switching Power:       0.66864240 	   38.3687%
Total Leakage Power:         0.09849200 	    5.6518%
Total Power:                 1.74267551 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3025     0.07651     0.01852      0.3975       22.81 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.5998      0.5134     0.07858       1.192       68.39 
Clock (Combinational)           0.006368     0.02033   7.997e-05     0.02678       1.537 
Clock (Sequential)               0.06689     0.05837    0.001308      0.1266       7.262 
-----------------------------------------------------------------------------------------
Total                             0.9755      0.6686     0.09849       1.743         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.9755      0.6686     0.09849       1.743         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
MY_CLK                           0.07325      0.0787    0.001388      0.1533       8.799 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)     0.07325      0.0787    0.001388      0.1533       8.799 
-----------------------------------------------------------------------------------------
Clock: MY_CLK
Clock Period: 0.004353 usec 
Clock Toggle Rate:   459.4498 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:       CTS_ccl_a_buf_00011 (CLKBUF_X2):         0.008742 
*                Highest Leakage Power:            REG_0_Q_reg_0_ (DFFR_X1):        9.129e-05 
*          Total Cap:      1.46715e-11 F
*          Total instances in design:  2264
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

