Test Case A: Sequential sequence
==================================================
Memory Access: 0
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=False, Tag=-1, MRU Counter=0
Cache Block 2: Valid=False, Tag=-1, MRU Counter=0

==================================================
Memory Access: 1
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=False, Tag=-1, MRU Counter=0

==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=2, MRU Counter=2

==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=3, MRU Counter=3

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=4, MRU Counter=4

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=0
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=5, MRU Counter=5

==================================================
Memory Access: 0
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=6
Cache Block 1: Valid=True, Tag=1, MRU Counter=1
Cache Block 2: Valid=True, Tag=5, MRU Counter=5

==================================================
Memory Access: 1
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=6
Cache Block 1: Valid=True, Tag=1, MRU Counter=7
Cache Block 2: Valid=True, Tag=5, MRU Counter=5

==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=6
Cache Block 1: Valid=True, Tag=2, MRU Counter=8
Cache Block 2: Valid=True, Tag=5, MRU Counter=5

==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=6
Cache Block 1: Valid=True, Tag=3, MRU Counter=9
Cache Block 2: Valid=True, Tag=5, MRU Counter=5

==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=0, MRU Counter=6
Cache Block 1: Valid=True, Tag=4, MRU Counter=10
Cache Block 2: Valid=True, Tag=5, MRU Counter=5

==================================================
Memory Access: 5
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=6
Cache Block 1: Valid=True, Tag=4, MRU Counter=10
Cache Block 2: Valid=True, Tag=5, MRU Counter=11

==================================================
Memory Access: 0
Cache Result: hit
Cache Block 0: Valid=True, Tag=0, MRU Counter=12
Cache Block 1: Valid=True, Tag=4, MRU Counter=10
Cache Block 2: Valid=True, Tag=5, MRU Counter=11

==================================================
Memory Access: 1
Cache Result: miss
Cache Block 0: Valid=True, Tag=1, MRU Counter=13
Cache Block 1: Valid=True, Tag=4, MRU Counter=10
Cache Block 2: Valid=True, Tag=5, MRU Counter=11

==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=2, MRU Counter=14
Cache Block 1: Valid=True, Tag=4, MRU Counter=10
Cache Block 2: Valid=True, Tag=5, MRU Counter=11

==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=3, MRU Counter=15
Cache Block 1: Valid=True, Tag=4, MRU Counter=10
Cache Block 2: Valid=True, Tag=5, MRU Counter=11

==================================================
Memory Access: 4
Cache Result: hit
Cache Block 0: Valid=True, Tag=3, MRU Counter=15
Cache Block 1: Valid=True, Tag=4, MRU Counter=16
Cache Block 2: Valid=True, Tag=5, MRU Counter=11

==================================================
Memory Access: 5
Cache Result: hit
Cache Block 0: Valid=True, Tag=3, MRU Counter=15
Cache Block 1: Valid=True, Tag=4, MRU Counter=16
Cache Block 2: Valid=True, Tag=5, MRU Counter=17

==================================================
Memory Access: 0
Cache Result: miss
Cache Block 0: Valid=True, Tag=3, MRU Counter=15
Cache Block 1: Valid=True, Tag=4, MRU Counter=16
Cache Block 2: Valid=True, Tag=0, MRU Counter=18

==================================================
Memory Access: 1
Cache Result: miss
Cache Block 0: Valid=True, Tag=3, MRU Counter=15
Cache Block 1: Valid=True, Tag=4, MRU Counter=16
Cache Block 2: Valid=True, Tag=1, MRU Counter=19

==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=3, MRU Counter=15
Cache Block 1: Valid=True, Tag=4, MRU Counter=16
Cache Block 2: Valid=True, Tag=2, MRU Counter=20

==================================================
Memory Access: 3
Cache Result: hit
Cache Block 0: Valid=True, Tag=3, MRU Counter=21
Cache Block 1: Valid=True, Tag=4, MRU Counter=16
Cache Block 2: Valid=True, Tag=2, MRU Counter=20

==================================================
Memory Access: 4
Cache Result: hit
Cache Block 0: Valid=True, Tag=3, MRU Counter=21
Cache Block 1: Valid=True, Tag=4, MRU Counter=22
Cache Block 2: Valid=True, Tag=2, MRU Counter=20

==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=3, MRU Counter=21
Cache Block 1: Valid=True, Tag=5, MRU Counter=23
Cache Block 2: Valid=True, Tag=2, MRU Counter=20

==================================================
