// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/23/2021 10:47:59"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	data_writeReg_test,
	q_imem_test,
	ctrl_writeEnable_test,
	operandA_test,
	operandB_test,
	alucode_test,
	aluresult_test,
	ctrl_readRegA_test,
	ctrl_readRegB_test,
	pc_test);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[31:0] data_writeReg_test;
output 	[31:0] q_imem_test;
output 	ctrl_writeEnable_test;
output 	[31:0] operandA_test;
output 	[31:0] operandB_test;
output 	[4:0] alucode_test;
output 	[31:0] aluresult_test;
output 	[4:0] ctrl_readRegA_test;
output 	[4:0] ctrl_readRegB_test;
output 	[11:0] pc_test;

// Design Ports Information
// imem_clock	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[2]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[4]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[5]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[7]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[8]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[9]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[10]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[11]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[12]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[13]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[14]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[15]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[16]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[17]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[18]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[19]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[20]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[21]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[22]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[23]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[24]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[25]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[26]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[27]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[28]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[29]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[30]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg_test[31]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[0]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[1]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[3]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[4]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[5]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[6]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[9]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[10]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[11]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[12]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[13]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[14]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[15]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[16]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[17]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[18]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[19]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[20]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[21]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[22]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[23]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[24]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[25]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[26]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[27]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[28]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[29]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[30]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem_test[31]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable_test	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[3]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[5]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[6]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[9]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[11]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[12]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[13]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[14]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[15]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[16]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[17]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[18]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[19]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[20]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[21]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[22]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[23]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[24]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[25]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[26]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[27]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[28]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[29]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[30]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandA_test[31]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[2]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[3]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[5]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[6]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[8]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[9]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[11]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[12]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[13]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[14]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[15]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[16]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[17]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[18]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[19]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[20]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[21]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[22]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[23]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[24]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[25]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[26]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[27]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[28]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[29]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[30]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// operandB_test[31]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucode_test[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucode_test[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucode_test[2]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucode_test[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alucode_test[4]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[1]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[3]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[4]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[5]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[6]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[7]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[8]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[9]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[10]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[12]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[13]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[15]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[16]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[17]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[18]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[19]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[20]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[21]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[22]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[23]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[24]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[25]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[26]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[27]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[28]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[29]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[30]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluresult_test[31]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA_test[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA_test[1]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA_test[2]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA_test[3]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA_test[4]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB_test[0]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB_test[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB_test[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB_test[3]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB_test[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[0]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[2]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[4]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[5]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[6]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[7]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[9]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[10]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_test[11]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CPU_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \operandA_test[0]~output_o ;
wire \operandA_test[1]~output_o ;
wire \operandA_test[2]~output_o ;
wire \operandA_test[3]~output_o ;
wire \operandA_test[4]~output_o ;
wire \operandA_test[5]~output_o ;
wire \operandA_test[6]~output_o ;
wire \operandA_test[7]~output_o ;
wire \operandA_test[8]~output_o ;
wire \operandA_test[9]~output_o ;
wire \operandA_test[10]~output_o ;
wire \operandA_test[11]~output_o ;
wire \operandA_test[12]~output_o ;
wire \operandA_test[13]~output_o ;
wire \operandA_test[14]~output_o ;
wire \operandA_test[15]~output_o ;
wire \operandA_test[16]~output_o ;
wire \operandA_test[17]~output_o ;
wire \operandA_test[18]~output_o ;
wire \operandA_test[19]~output_o ;
wire \operandA_test[20]~output_o ;
wire \operandA_test[21]~output_o ;
wire \operandA_test[22]~output_o ;
wire \operandA_test[23]~output_o ;
wire \operandA_test[24]~output_o ;
wire \operandA_test[25]~output_o ;
wire \operandA_test[26]~output_o ;
wire \operandA_test[27]~output_o ;
wire \operandA_test[28]~output_o ;
wire \operandA_test[29]~output_o ;
wire \operandA_test[30]~output_o ;
wire \operandA_test[31]~output_o ;
wire \ctrl_readRegB_test[0]~output_o ;
wire \ctrl_readRegB_test[1]~output_o ;
wire \ctrl_readRegB_test[2]~output_o ;
wire \ctrl_readRegB_test[3]~output_o ;
wire \ctrl_readRegB_test[4]~output_o ;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \data_writeReg_test[0]~output_o ;
wire \data_writeReg_test[1]~output_o ;
wire \data_writeReg_test[2]~output_o ;
wire \data_writeReg_test[3]~output_o ;
wire \data_writeReg_test[4]~output_o ;
wire \data_writeReg_test[5]~output_o ;
wire \data_writeReg_test[6]~output_o ;
wire \data_writeReg_test[7]~output_o ;
wire \data_writeReg_test[8]~output_o ;
wire \data_writeReg_test[9]~output_o ;
wire \data_writeReg_test[10]~output_o ;
wire \data_writeReg_test[11]~output_o ;
wire \data_writeReg_test[12]~output_o ;
wire \data_writeReg_test[13]~output_o ;
wire \data_writeReg_test[14]~output_o ;
wire \data_writeReg_test[15]~output_o ;
wire \data_writeReg_test[16]~output_o ;
wire \data_writeReg_test[17]~output_o ;
wire \data_writeReg_test[18]~output_o ;
wire \data_writeReg_test[19]~output_o ;
wire \data_writeReg_test[20]~output_o ;
wire \data_writeReg_test[21]~output_o ;
wire \data_writeReg_test[22]~output_o ;
wire \data_writeReg_test[23]~output_o ;
wire \data_writeReg_test[24]~output_o ;
wire \data_writeReg_test[25]~output_o ;
wire \data_writeReg_test[26]~output_o ;
wire \data_writeReg_test[27]~output_o ;
wire \data_writeReg_test[28]~output_o ;
wire \data_writeReg_test[29]~output_o ;
wire \data_writeReg_test[30]~output_o ;
wire \data_writeReg_test[31]~output_o ;
wire \q_imem_test[0]~output_o ;
wire \q_imem_test[1]~output_o ;
wire \q_imem_test[2]~output_o ;
wire \q_imem_test[3]~output_o ;
wire \q_imem_test[4]~output_o ;
wire \q_imem_test[5]~output_o ;
wire \q_imem_test[6]~output_o ;
wire \q_imem_test[7]~output_o ;
wire \q_imem_test[8]~output_o ;
wire \q_imem_test[9]~output_o ;
wire \q_imem_test[10]~output_o ;
wire \q_imem_test[11]~output_o ;
wire \q_imem_test[12]~output_o ;
wire \q_imem_test[13]~output_o ;
wire \q_imem_test[14]~output_o ;
wire \q_imem_test[15]~output_o ;
wire \q_imem_test[16]~output_o ;
wire \q_imem_test[17]~output_o ;
wire \q_imem_test[18]~output_o ;
wire \q_imem_test[19]~output_o ;
wire \q_imem_test[20]~output_o ;
wire \q_imem_test[21]~output_o ;
wire \q_imem_test[22]~output_o ;
wire \q_imem_test[23]~output_o ;
wire \q_imem_test[24]~output_o ;
wire \q_imem_test[25]~output_o ;
wire \q_imem_test[26]~output_o ;
wire \q_imem_test[27]~output_o ;
wire \q_imem_test[28]~output_o ;
wire \q_imem_test[29]~output_o ;
wire \q_imem_test[30]~output_o ;
wire \q_imem_test[31]~output_o ;
wire \ctrl_writeEnable_test~output_o ;
wire \operandB_test[0]~output_o ;
wire \operandB_test[1]~output_o ;
wire \operandB_test[2]~output_o ;
wire \operandB_test[3]~output_o ;
wire \operandB_test[4]~output_o ;
wire \operandB_test[5]~output_o ;
wire \operandB_test[6]~output_o ;
wire \operandB_test[7]~output_o ;
wire \operandB_test[8]~output_o ;
wire \operandB_test[9]~output_o ;
wire \operandB_test[10]~output_o ;
wire \operandB_test[11]~output_o ;
wire \operandB_test[12]~output_o ;
wire \operandB_test[13]~output_o ;
wire \operandB_test[14]~output_o ;
wire \operandB_test[15]~output_o ;
wire \operandB_test[16]~output_o ;
wire \operandB_test[17]~output_o ;
wire \operandB_test[18]~output_o ;
wire \operandB_test[19]~output_o ;
wire \operandB_test[20]~output_o ;
wire \operandB_test[21]~output_o ;
wire \operandB_test[22]~output_o ;
wire \operandB_test[23]~output_o ;
wire \operandB_test[24]~output_o ;
wire \operandB_test[25]~output_o ;
wire \operandB_test[26]~output_o ;
wire \operandB_test[27]~output_o ;
wire \operandB_test[28]~output_o ;
wire \operandB_test[29]~output_o ;
wire \operandB_test[30]~output_o ;
wire \operandB_test[31]~output_o ;
wire \alucode_test[0]~output_o ;
wire \alucode_test[1]~output_o ;
wire \alucode_test[2]~output_o ;
wire \alucode_test[3]~output_o ;
wire \alucode_test[4]~output_o ;
wire \aluresult_test[0]~output_o ;
wire \aluresult_test[1]~output_o ;
wire \aluresult_test[2]~output_o ;
wire \aluresult_test[3]~output_o ;
wire \aluresult_test[4]~output_o ;
wire \aluresult_test[5]~output_o ;
wire \aluresult_test[6]~output_o ;
wire \aluresult_test[7]~output_o ;
wire \aluresult_test[8]~output_o ;
wire \aluresult_test[9]~output_o ;
wire \aluresult_test[10]~output_o ;
wire \aluresult_test[11]~output_o ;
wire \aluresult_test[12]~output_o ;
wire \aluresult_test[13]~output_o ;
wire \aluresult_test[14]~output_o ;
wire \aluresult_test[15]~output_o ;
wire \aluresult_test[16]~output_o ;
wire \aluresult_test[17]~output_o ;
wire \aluresult_test[18]~output_o ;
wire \aluresult_test[19]~output_o ;
wire \aluresult_test[20]~output_o ;
wire \aluresult_test[21]~output_o ;
wire \aluresult_test[22]~output_o ;
wire \aluresult_test[23]~output_o ;
wire \aluresult_test[24]~output_o ;
wire \aluresult_test[25]~output_o ;
wire \aluresult_test[26]~output_o ;
wire \aluresult_test[27]~output_o ;
wire \aluresult_test[28]~output_o ;
wire \aluresult_test[29]~output_o ;
wire \aluresult_test[30]~output_o ;
wire \aluresult_test[31]~output_o ;
wire \ctrl_readRegA_test[0]~output_o ;
wire \ctrl_readRegA_test[1]~output_o ;
wire \ctrl_readRegA_test[2]~output_o ;
wire \ctrl_readRegA_test[3]~output_o ;
wire \ctrl_readRegA_test[4]~output_o ;
wire \pc_test[0]~output_o ;
wire \pc_test[1]~output_o ;
wire \pc_test[2]~output_o ;
wire \pc_test[3]~output_o ;
wire \pc_test[4]~output_o ;
wire \pc_test[5]~output_o ;
wire \pc_test[6]~output_o ;
wire \pc_test[7]~output_o ;
wire \pc_test[8]~output_o ;
wire \pc_test[9]~output_o ;
wire \pc_test[10]~output_o ;
wire \pc_test[11]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \frediv_1|out_clk~0_combout ;
wire \frediv_1|out_clk~feeder_combout ;
wire \frediv_1|out_clk~q ;
wire \frediv_2|out_clk~0_combout ;
wire \frediv_2|out_clk~feeder_combout ;
wire \frediv_2|out_clk~q ;
wire \frediv_2|out_clk~clkctrl_outclk ;
wire \my_processor|Pc_counter|pc[0]~12_combout ;
wire \my_processor|Pc_counter|pc[0]~13 ;
wire \my_processor|Pc_counter|pc[1]~14_combout ;
wire \my_processor|Pc_counter|pc[1]~15 ;
wire \my_processor|Pc_counter|pc[2]~16_combout ;
wire \my_processor|Pc_counter|pc[2]~17 ;
wire \my_processor|Pc_counter|pc[3]~18_combout ;
wire \my_processor|Pc_counter|pc[3]~19 ;
wire \my_processor|Pc_counter|pc[4]~20_combout ;
wire \my_processor|Pc_counter|pc[4]~21 ;
wire \my_processor|Pc_counter|pc[5]~22_combout ;
wire \my_processor|Pc_counter|pc[5]~23 ;
wire \my_processor|Pc_counter|pc[6]~24_combout ;
wire \my_processor|Pc_counter|pc[6]~25 ;
wire \my_processor|Pc_counter|pc[7]~26_combout ;
wire \my_processor|Pc_counter|pc[7]~27 ;
wire \my_processor|Pc_counter|pc[8]~28_combout ;
wire \my_processor|Pc_counter|pc[8]~29 ;
wire \my_processor|Pc_counter|pc[9]~30_combout ;
wire \my_processor|Pc_counter|pc[9]~31 ;
wire \my_processor|Pc_counter|pc[10]~32_combout ;
wire \my_processor|Pc_counter|pc[10]~33 ;
wire \my_processor|Pc_counter|pc[11]~34_combout ;
wire \my_processor|Control|Decoder1~0_combout ;
wire \my_processor|Control|Decoder1~4_combout ;
wire \my_processor|Control|Decoder1~1_combout ;
wire \my_processor|Control|WideOr2~0_combout ;
wire \my_processor|Control|Selector7~0_combout ;
wire \my_processor|Control|Selector7~1_combout ;
wire \my_processor|Control|Selector7~1clkctrl_outclk ;
wire \my_processor|Control|Rwd$latch~combout ;
wire \my_processor|Control|Decoder0~0_combout ;
wire \my_processor|Control|Selector12~4_combout ;
wire \my_processor|Control|Selector8~0_combout ;
wire \my_processor|Control|Selector8~1_combout ;
wire \my_processor|dmem_mux_32|out[1]~16_combout ;
wire \my_processor|Control|Selector4~0_combout ;
wire \my_processor|Control|Selector4~1_combout ;
wire \my_processor|Control|Selector4~2_combout ;
wire \my_processor|Alu|Add0~2_combout ;
wire \my_processor|Alu|Add0~3_combout ;
wire \my_processor|Control|Decoder1~3_combout ;
wire \my_processor|Control|ALUinB$latch~combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~6_combout ;
wire \my_processor|ctrl_readRegB[4]~4_combout ;
wire \my_processor|ctrl_readRegB[3]~0_combout ;
wire \reset~inputclkctrl_outclk ;
wire \my_processor|Control|Decoder1~2_combout ;
wire \my_processor|Control|Rwe~combout ;
wire \my_regfile|Decoder0~49_combout ;
wire \my_regfile|Decoder0~54_combout ;
wire \my_regfile|registers[11][0]~q ;
wire \my_regfile|Decoder0~51_combout ;
wire \my_regfile|registers[9][0]~q ;
wire \my_processor|ctrl_readRegB[0]~2_combout ;
wire \my_regfile|Decoder0~47_combout ;
wire \my_regfile|Decoder0~35_combout ;
wire \my_regfile|Decoder0~53_combout ;
wire \my_regfile|registers[8][0]~q ;
wire \my_regfile|Decoder0~52_combout ;
wire \my_regfile|registers[10][0]~q ;
wire \my_processor|ctrl_readRegB[1]~3_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~19_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~20_combout ;
wire \my_regfile|Decoder0~58_combout ;
wire \my_regfile|registers[15][0]~q ;
wire \my_regfile|Decoder0~56_combout ;
wire \my_regfile|registers[14][0]~q ;
wire \my_regfile|Decoder0~68_combout ;
wire \my_regfile|registers[12][0]~q ;
wire \my_regfile|registers[13][0]~feeder_combout ;
wire \my_regfile|Decoder0~57_combout ;
wire \my_regfile|registers[13][0]~q ;
wire \my_processor|Sign_extention_mux_32|out[0]~26_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~27_combout ;
wire \my_processor|ctrl_readRegB[2]~1_combout ;
wire \my_regfile|Decoder0~67_combout ;
wire \my_regfile|registers[1][0]~q ;
wire \my_regfile|registers[3][0]~feeder_combout ;
wire \my_regfile|Decoder0~66_combout ;
wire \my_regfile|registers[3][0]~q ;
wire \my_processor|Sign_extention_mux_32|out[0]~23_combout ;
wire \my_regfile|Decoder0~33_combout ;
wire \my_regfile|Decoder0~55_combout ;
wire \my_regfile|registers[2][0]~q ;
wire \my_processor|Sign_extention_mux_32|out[0]~24_combout ;
wire \my_regfile|Decoder0~65_combout ;
wire \my_regfile|registers[7][0]~q ;
wire \my_regfile|Decoder0~44_combout ;
wire \my_regfile|Decoder0~48_combout ;
wire \my_regfile|registers[6][0]~q ;
wire \my_regfile|Decoder0~29_combout ;
wire \my_regfile|Decoder0~50_combout ;
wire \my_regfile|registers[4][0]~q ;
wire \my_regfile|Decoder0~64_combout ;
wire \my_regfile|registers[5][0]~q ;
wire \my_processor|Sign_extention_mux_32|out[0]~21_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~22_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~25_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~28_combout ;
wire \my_regfile|Decoder0~43_combout ;
wire \my_regfile|Decoder0~62_combout ;
wire \my_regfile|registers[23][0]~q ;
wire \my_regfile|Decoder0~46_combout ;
wire \my_regfile|registers[31][0]~q ;
wire \my_processor|Sign_extention_mux_32|out[0]~16_combout ;
wire \my_regfile|Decoder0~45_combout ;
wire \my_regfile|registers[27][0]~q ;
wire \my_regfile|Decoder0~63_combout ;
wire \my_regfile|registers[19][0]~q ;
wire \my_processor|Sign_extention_mux_32|out[0]~17_combout ;
wire \my_regfile|Decoder0~31_combout ;
wire \my_regfile|Decoder0~32_combout ;
wire \my_regfile|registers[25][0]~q ;
wire \my_regfile|Decoder0~28_combout ;
wire \my_regfile|Decoder0~34_combout ;
wire \my_regfile|registers[29][0]~q ;
wire \my_regfile|Decoder0~59_combout ;
wire \my_regfile|registers[17][0]~q ;
wire \my_regfile|Decoder0~30_combout ;
wire \my_regfile|registers[21][0]~q ;
wire \my_processor|Sign_extention_mux_32|out[0]~7_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~8_combout ;
wire \my_regfile|Decoder0~61_combout ;
wire \my_regfile|registers[28][0]~q ;
wire \my_regfile|registers[16][0]~feeder_combout ;
wire \my_regfile|Decoder0~42_combout ;
wire \my_regfile|registers[16][0]~q ;
wire \my_regfile|Decoder0~41_combout ;
wire \my_regfile|registers[24][0]~q ;
wire \my_processor|Sign_extention_mux_32|out[0]~12_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~13_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~14_combout ;
wire \my_regfile|registers[30][0]~feeder_combout ;
wire \my_regfile|Decoder0~40_combout ;
wire \my_regfile|registers[30][0]~q ;
wire \my_regfile|Decoder0~37_combout ;
wire \my_regfile|Decoder0~38_combout ;
wire \my_regfile|registers[22][0]~q ;
wire \my_regfile|registers[18][0]~feeder_combout ;
wire \my_regfile|Decoder0~39_combout ;
wire \my_regfile|registers[18][0]~q ;
wire \my_regfile|Decoder0~36_combout ;
wire \my_regfile|registers[26][0]~q ;
wire \my_processor|Sign_extention_mux_32|out[0]~9_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~10_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~11_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~15_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~18_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~29_combout ;
wire \my_processor|Alu|Add0~4_combout ;
wire \my_regfile|data_readRegA~1_combout ;
wire \my_regfile|data_readRegA~0_combout ;
wire \my_regfile|data_readRegA~2_combout ;
wire \my_regfile|data_readRegA~3_combout ;
wire \my_regfile|Mux31~10_combout ;
wire \my_regfile|Mux31~11_combout ;
wire \my_regfile|Mux31~17_combout ;
wire \my_regfile|Mux31~18_combout ;
wire \my_regfile|Mux31~12_combout ;
wire \my_regfile|Mux31~13_combout ;
wire \my_regfile|Mux31~14_combout ;
wire \my_regfile|Mux31~15_combout ;
wire \my_regfile|Mux31~16_combout ;
wire \my_regfile|Mux31~19_combout ;
wire \my_processor|Alu|Add0~0_combout ;
wire \my_processor|Alu|Add0~1_combout ;
wire \my_processor|Alu|Add0~6_cout ;
wire \my_processor|Alu|Add0~7_combout ;
wire \my_processor|dmem_mux_32|out[1]~17_combout ;
wire \my_regfile|data_readRegA[0]~7_combout ;
wire \my_processor|Sign_extention_mux_32|out[0]~707_combout ;
wire \my_processor|dmem_mux_32|out[0]~18_combout ;
wire \my_processor|dmem_mux_32|out[1]~6_combout ;
wire \my_regfile|registers[13][1]~q ;
wire \my_regfile|registers[12][1]~q ;
wire \my_regfile|Mux30~17_combout ;
wire \my_regfile|registers[15][1]~q ;
wire \my_regfile|registers[14][1]~q ;
wire \my_regfile|Mux30~18_combout ;
wire \my_regfile|registers[7][1]~feeder_combout ;
wire \my_regfile|registers[7][1]~q ;
wire \my_regfile|registers[6][1]~q ;
wire \my_regfile|registers[5][1]~q ;
wire \my_regfile|registers[4][1]~q ;
wire \my_regfile|Mux30~10_combout ;
wire \my_regfile|Mux30~11_combout ;
wire \my_regfile|registers[9][1]~q ;
wire \my_regfile|registers[11][1]~q ;
wire \my_regfile|registers[10][1]~q ;
wire \my_regfile|registers[8][1]~q ;
wire \my_regfile|Mux30~12_combout ;
wire \my_regfile|Mux30~13_combout ;
wire \my_regfile|registers[2][1]~q ;
wire \my_regfile|registers[3][1]~feeder_combout ;
wire \my_regfile|registers[3][1]~q ;
wire \my_regfile|registers[1][1]~q ;
wire \my_regfile|Mux30~14_combout ;
wire \my_regfile|Mux30~15_combout ;
wire \my_regfile|Mux30~16_combout ;
wire \my_regfile|Mux30~19_combout ;
wire \my_processor|Alu|Add0~9_combout ;
wire \my_processor|Alu|Add0~10_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~48_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~49_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~45_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~46_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~43_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~44_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~47_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~41_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~42_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~50_combout ;
wire \my_regfile|registers[30][1]~q ;
wire \my_regfile|registers[26][1]~q ;
wire \my_regfile|registers[18][1]~q ;
wire \my_regfile|registers[22][1]~q ;
wire \my_processor|Sign_extention_mux_32|out[1]~33_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~34_combout ;
wire \my_regfile|registers[28][1]~q ;
wire \my_regfile|registers[24][1]~q ;
wire \my_regfile|Decoder0~60_combout ;
wire \my_regfile|registers[20][1]~q ;
wire \my_regfile|registers[16][1]~q ;
wire \my_processor|Sign_extention_mux_32|out[1]~35_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~36_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~37_combout ;
wire \my_regfile|registers[27][1]~q ;
wire \my_regfile|registers[19][1]~q ;
wire \my_processor|Sign_extention_mux_32|out[1]~38_combout ;
wire \my_regfile|registers[23][1]~q ;
wire \my_regfile|registers[31][1]~q ;
wire \my_processor|Sign_extention_mux_32|out[1]~39_combout ;
wire \my_regfile|registers[21][1]~q ;
wire \my_regfile|registers[17][1]~feeder_combout ;
wire \my_regfile|registers[17][1]~q ;
wire \my_regfile|registers[25][1]~q ;
wire \my_processor|Sign_extention_mux_32|out[1]~31_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~32_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~40_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~51_combout ;
wire \my_processor|Sign_extention_mux_32|out[1]~30_combout ;
wire \my_processor|Alu|Add0~11_combout ;
wire \my_processor|Alu|Add0~8 ;
wire \my_processor|Alu|Add0~12_combout ;
wire \my_processor|dmem_mux_32|out[1]~205_combout ;
wire \my_processor|dmem_mux_32|out[1]~25_combout ;
wire \my_processor|dmem_mux_32|out[1]~10_combout ;
wire \my_processor|dmem_mux_32|out[1]~38_combout ;
wire \my_processor|Alu|Add0~14_combout ;
wire \my_regfile|registers[31][2]~q ;
wire \my_regfile|registers[27][2]~q ;
wire \my_regfile|registers[23][2]~q ;
wire \my_regfile|registers[19][2]~q ;
wire \my_processor|Sign_extention_mux_32|out[2]~60_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~61_combout ;
wire \my_regfile|registers[25][2]~q ;
wire \my_regfile|registers[29][2]~q ;
wire \my_regfile|registers[17][2]~q ;
wire \my_regfile|registers[21][2]~q ;
wire \my_processor|Sign_extention_mux_32|out[2]~53_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~54_combout ;
wire \my_regfile|registers[28][2]~q ;
wire \my_regfile|registers[20][2]~q ;
wire \my_regfile|registers[16][2]~q ;
wire \my_regfile|registers[24][2]~q ;
wire \my_processor|Sign_extention_mux_32|out[2]~57_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~58_combout ;
wire \my_regfile|registers[30][2]~q ;
wire \my_regfile|registers[22][2]~q ;
wire \my_regfile|registers[18][2]~q ;
wire \my_regfile|registers[26][2]~q ;
wire \my_processor|Sign_extention_mux_32|out[2]~55_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~56_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~59_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~62_combout ;
wire \my_regfile|registers[12][2]~q ;
wire \my_regfile|registers[14][2]~q ;
wire \my_regfile|registers[13][2]~q ;
wire \my_processor|Sign_extention_mux_32|out[2]~70_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~71_combout ;
wire \my_regfile|registers[9][2]~q ;
wire \my_regfile|registers[11][2]~q ;
wire \my_regfile|registers[10][2]~feeder_combout ;
wire \my_regfile|registers[10][2]~q ;
wire \my_regfile|registers[8][2]~q ;
wire \my_processor|Sign_extention_mux_32|out[2]~63_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~64_combout ;
wire \my_regfile|registers[2][2]~q ;
wire \my_regfile|registers[1][2]~q ;
wire \my_regfile|registers[3][2]~q ;
wire \my_processor|Sign_extention_mux_32|out[2]~67_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~68_combout ;
wire \my_regfile|registers[4][2]~q ;
wire \my_regfile|registers[6][2]~q ;
wire \my_regfile|registers[7][2]~q ;
wire \my_regfile|registers[5][2]~q ;
wire \my_processor|Sign_extention_mux_32|out[2]~65_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~66_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~69_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~72_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~73_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~52_combout ;
wire \my_processor|Alu|Add0~15_combout ;
wire \my_processor|Alu|Add0~13 ;
wire \my_processor|Alu|Add0~16_combout ;
wire \my_processor|Sign_extention_mux_32|out[2]~708_combout ;
wire \my_processor|dmem_mux_32|out[1]~36_combout ;
wire \my_processor|dmem_mux_32|out[2]~31_combout ;
wire \my_processor|dmem_mux_32|out[2]~28_combout ;
wire \my_regfile|registers[23][15]~q ;
wire \my_regfile|registers[31][15]~q ;
wire \my_regfile|registers[27][15]~q ;
wire \my_regfile|registers[19][15]~q ;
wire \my_regfile|Mux16~7_combout ;
wire \my_regfile|Mux16~8_combout ;
wire \my_regfile|registers[21][15]~q ;
wire \my_regfile|registers[29][15]~q ;
wire \my_regfile|registers[25][15]~q ;
wire \my_regfile|registers[17][15]~q ;
wire \my_regfile|Mux16~0_combout ;
wire \my_regfile|Mux16~1_combout ;
wire \my_regfile|registers[26][15]~q ;
wire \my_regfile|registers[30][15]~q ;
wire \my_regfile|registers[22][15]~q ;
wire \my_regfile|registers[18][15]~q ;
wire \my_regfile|Mux16~2_combout ;
wire \my_regfile|Mux16~3_combout ;
wire \my_regfile|registers[24][15]~q ;
wire \my_regfile|registers[28][15]~q ;
wire \my_regfile|registers[20][15]~q ;
wire \my_regfile|registers[16][15]~q ;
wire \my_regfile|Mux16~4_combout ;
wire \my_regfile|Mux16~5_combout ;
wire \my_regfile|Mux16~6_combout ;
wire \my_regfile|Mux16~9_combout ;
wire \my_regfile|data_readRegA[15]~32_combout ;
wire \my_regfile|registers[14][15]~q ;
wire \my_regfile|registers[15][15]~q ;
wire \my_regfile|registers[12][15]~q ;
wire \my_processor|Sign_extention_mux_32|out[15]~357_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~358_combout ;
wire \my_regfile|registers[7][15]~q ;
wire \my_regfile|registers[6][15]~q ;
wire \my_regfile|registers[4][15]~q ;
wire \my_regfile|registers[5][15]~q ;
wire \my_processor|Sign_extention_mux_32|out[15]~350_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~351_combout ;
wire \my_regfile|registers[2][15]~feeder_combout ;
wire \my_regfile|registers[2][15]~q ;
wire \my_regfile|registers[1][15]~q ;
wire \my_regfile|registers[3][15]~q ;
wire \my_processor|Sign_extention_mux_32|out[15]~354_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~355_combout ;
wire \my_regfile|registers[8][15]~q ;
wire \my_regfile|registers[10][15]~q ;
wire \my_processor|Sign_extention_mux_32|out[15]~352_combout ;
wire \my_regfile|registers[11][15]~q ;
wire \my_regfile|registers[9][15]~q ;
wire \my_processor|Sign_extention_mux_32|out[15]~353_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~356_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~359_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~347_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~348_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~340_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~341_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~344_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~345_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~342_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~343_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~346_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~349_combout ;
wire \my_processor|Sign_extention_mux_32|out[15]~360_combout ;
wire \my_processor|dmem_mux_32|out[15]~106_combout ;
wire \my_processor|dmem_mux_32|out[15]~107_combout ;
wire \my_processor|Alu|Add0~68_combout ;
wire \my_processor|Alu|Add0~67_combout ;
wire \my_regfile|registers[25][14]~q ;
wire \my_regfile|registers[21][14]~q ;
wire \my_regfile|registers[17][14]~q ;
wire \my_regfile|Mux17~0_combout ;
wire \my_regfile|registers[29][14]~q ;
wire \my_regfile|Mux17~1_combout ;
wire \my_regfile|registers[22][14]~q ;
wire \my_regfile|registers[30][14]~q ;
wire \my_regfile|registers[26][14]~q ;
wire \my_regfile|registers[18][14]~q ;
wire \my_regfile|Mux17~2_combout ;
wire \my_regfile|Mux17~3_combout ;
wire \my_regfile|registers[20][14]~q ;
wire \my_regfile|registers[28][14]~q ;
wire \my_regfile|registers[24][14]~q ;
wire \my_regfile|registers[16][14]~q ;
wire \my_regfile|Mux17~4_combout ;
wire \my_regfile|Mux17~5_combout ;
wire \my_regfile|Mux17~6_combout ;
wire \my_regfile|registers[27][14]~q ;
wire \my_regfile|registers[31][14]~q ;
wire \my_regfile|registers[23][14]~q ;
wire \my_regfile|registers[19][14]~q ;
wire \my_regfile|Mux17~7_combout ;
wire \my_regfile|Mux17~8_combout ;
wire \my_regfile|Mux17~9_combout ;
wire \my_regfile|registers[9][14]~q ;
wire \my_regfile|registers[10][14]~q ;
wire \my_regfile|registers[8][14]~q ;
wire \my_regfile|Mux17~10_combout ;
wire \my_regfile|registers[11][14]~q ;
wire \my_regfile|Mux17~11_combout ;
wire \my_regfile|registers[15][14]~q ;
wire \my_regfile|registers[13][14]~q ;
wire \my_regfile|registers[12][14]~q ;
wire \my_regfile|Mux17~17_combout ;
wire \my_regfile|Mux17~18_combout ;
wire \my_regfile|registers[6][14]~q ;
wire \my_regfile|registers[7][14]~q ;
wire \my_regfile|registers[5][14]~q ;
wire \my_regfile|registers[4][14]~q ;
wire \my_regfile|Mux17~12_combout ;
wire \my_regfile|Mux17~13_combout ;
wire \my_regfile|registers[2][14]~q ;
wire \my_regfile|registers[3][14]~q ;
wire \my_regfile|registers[1][14]~q ;
wire \my_regfile|Mux17~14_combout ;
wire \my_regfile|Mux17~15_combout ;
wire \my_regfile|Mux17~16_combout ;
wire \my_regfile|Mux17~19_combout ;
wire \my_regfile|data_readRegA[14]~12_combout ;
wire \my_processor|Alu|Add0~63_combout ;
wire \my_regfile|registers[23][13]~q ;
wire \my_regfile|registers[31][13]~q ;
wire \my_regfile|registers[27][13]~q ;
wire \my_regfile|registers[19][13]~q ;
wire \my_regfile|Mux18~7_combout ;
wire \my_regfile|Mux18~8_combout ;
wire \my_regfile|registers[29][13]~q ;
wire \my_regfile|registers[21][13]~q ;
wire \my_regfile|registers[25][13]~q ;
wire \my_regfile|registers[17][13]~feeder_combout ;
wire \my_regfile|registers[17][13]~q ;
wire \my_regfile|Mux18~0_combout ;
wire \my_regfile|Mux18~1_combout ;
wire \my_regfile|registers[26][13]~q ;
wire \my_regfile|registers[22][13]~q ;
wire \my_regfile|registers[18][13]~q ;
wire \my_regfile|Mux18~2_combout ;
wire \my_regfile|registers[30][13]~q ;
wire \my_regfile|Mux18~3_combout ;
wire \my_regfile|registers[24][13]~q ;
wire \my_regfile|registers[28][13]~q ;
wire \my_regfile|registers[20][13]~q ;
wire \my_regfile|registers[16][13]~q ;
wire \my_regfile|Mux18~4_combout ;
wire \my_regfile|Mux18~5_combout ;
wire \my_regfile|Mux18~6_combout ;
wire \my_regfile|Mux18~9_combout ;
wire \my_regfile|data_readRegA[13]~28_combout ;
wire \my_regfile|registers[4][13]~q ;
wire \my_regfile|registers[5][13]~q ;
wire \my_processor|Sign_extention_mux_32|out[13]~307_combout ;
wire \my_regfile|registers[6][13]~q ;
wire \my_regfile|registers[7][13]~q ;
wire \my_processor|Sign_extention_mux_32|out[13]~308_combout ;
wire \my_regfile|registers[1][13]~q ;
wire \my_regfile|registers[3][13]~q ;
wire \my_processor|Sign_extention_mux_32|out[13]~311_combout ;
wire \my_regfile|registers[2][13]~q ;
wire \my_processor|Sign_extention_mux_32|out[13]~312_combout ;
wire \my_regfile|registers[11][13]~q ;
wire \my_regfile|registers[9][13]~q ;
wire \my_regfile|registers[8][13]~q ;
wire \my_regfile|registers[10][13]~q ;
wire \my_processor|Sign_extention_mux_32|out[13]~309_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~310_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~313_combout ;
wire \my_regfile|registers[15][13]~q ;
wire \my_regfile|registers[14][13]~q ;
wire \my_regfile|registers[12][13]~q ;
wire \my_processor|Sign_extention_mux_32|out[13]~314_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~315_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~316_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~297_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~298_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~304_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~305_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~299_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~300_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~301_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~302_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~303_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~306_combout ;
wire \my_processor|Sign_extention_mux_32|out[13]~317_combout ;
wire \my_processor|dmem_mux_32|out[13]~95_combout ;
wire \my_processor|dmem_mux_32|out[13]~96_combout ;
wire \my_processor|Alu|Add0~60_combout ;
wire \my_regfile|registers[9][12]~q ;
wire \my_regfile|registers[11][12]~q ;
wire \my_regfile|registers[10][12]~q ;
wire \my_regfile|registers[8][12]~q ;
wire \my_regfile|Mux19~10_combout ;
wire \my_regfile|Mux19~11_combout ;
wire \my_regfile|registers[15][12]~q ;
wire \my_regfile|registers[13][12]~q ;
wire \my_regfile|registers[12][12]~q ;
wire \my_regfile|Mux19~17_combout ;
wire \my_regfile|Mux19~18_combout ;
wire \my_regfile|registers[5][12]~q ;
wire \my_regfile|registers[4][12]~q ;
wire \my_regfile|Mux19~12_combout ;
wire \my_regfile|registers[6][12]~q ;
wire \my_regfile|registers[7][12]~q ;
wire \my_regfile|Mux19~13_combout ;
wire \my_regfile|registers[2][12]~q ;
wire \my_regfile|registers[3][12]~q ;
wire \my_regfile|registers[1][12]~q ;
wire \my_regfile|Mux19~14_combout ;
wire \my_regfile|Mux19~15_combout ;
wire \my_regfile|Mux19~16_combout ;
wire \my_regfile|Mux19~19_combout ;
wire \my_regfile|registers[27][12]~q ;
wire \my_regfile|registers[31][12]~q ;
wire \my_regfile|registers[23][12]~q ;
wire \my_regfile|registers[19][12]~q ;
wire \my_regfile|Mux19~7_combout ;
wire \my_regfile|Mux19~8_combout ;
wire \my_regfile|registers[25][12]~q ;
wire \my_regfile|registers[29][12]~q ;
wire \my_regfile|registers[21][12]~q ;
wire \my_regfile|registers[17][12]~q ;
wire \my_regfile|Mux19~0_combout ;
wire \my_regfile|Mux19~1_combout ;
wire \my_regfile|registers[22][12]~feeder_combout ;
wire \my_regfile|registers[22][12]~q ;
wire \my_regfile|registers[30][12]~q ;
wire \my_regfile|registers[26][12]~q ;
wire \my_regfile|registers[18][12]~q ;
wire \my_regfile|Mux19~2_combout ;
wire \my_regfile|Mux19~3_combout ;
wire \my_regfile|registers[20][12]~q ;
wire \my_regfile|registers[28][12]~q ;
wire \my_regfile|registers[24][12]~q ;
wire \my_regfile|registers[16][12]~q ;
wire \my_regfile|Mux19~4_combout ;
wire \my_regfile|Mux19~5_combout ;
wire \my_regfile|Mux19~6_combout ;
wire \my_regfile|Mux19~9_combout ;
wire \my_regfile|data_readRegA[12]~13_combout ;
wire \my_processor|dmem_mux_32|out[12]~92_combout ;
wire \my_processor|Alu|Add0~55_combout ;
wire \my_regfile|registers[31][11]~q ;
wire \my_regfile|registers[23][11]~q ;
wire \my_regfile|registers[19][11]~feeder_combout ;
wire \my_regfile|registers[19][11]~q ;
wire \my_regfile|registers[27][11]~q ;
wire \my_processor|Sign_extention_mux_32|out[11]~260_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~261_combout ;
wire \my_regfile|registers[30][11]~q ;
wire \my_regfile|registers[26][11]~q ;
wire \my_regfile|registers[18][11]~q ;
wire \my_regfile|registers[22][11]~q ;
wire \my_processor|Sign_extention_mux_32|out[11]~255_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~256_combout ;
wire \my_regfile|registers[24][11]~feeder_combout ;
wire \my_regfile|registers[24][11]~q ;
wire \my_regfile|registers[28][11]~q ;
wire \my_regfile|registers[20][11]~feeder_combout ;
wire \my_regfile|registers[20][11]~q ;
wire \my_regfile|registers[16][11]~q ;
wire \my_processor|Sign_extention_mux_32|out[11]~257_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~258_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~259_combout ;
wire \my_regfile|registers[21][11]~q ;
wire \my_regfile|registers[17][11]~feeder_combout ;
wire \my_regfile|registers[17][11]~q ;
wire \my_regfile|registers[25][11]~q ;
wire \my_processor|Sign_extention_mux_32|out[11]~253_combout ;
wire \my_regfile|registers[29][11]~q ;
wire \my_processor|Sign_extention_mux_32|out[11]~254_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~262_combout ;
wire \my_regfile|registers[15][11]~q ;
wire \my_regfile|registers[14][11]~q ;
wire \my_regfile|registers[12][11]~q ;
wire \my_processor|Sign_extention_mux_32|out[11]~270_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~271_combout ;
wire \my_regfile|registers[6][11]~q ;
wire \my_regfile|registers[7][11]~q ;
wire \my_regfile|registers[5][11]~q ;
wire \my_regfile|registers[4][11]~q ;
wire \my_processor|Sign_extention_mux_32|out[11]~263_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~264_combout ;
wire \my_regfile|registers[2][11]~q ;
wire \my_regfile|registers[1][11]~q ;
wire \my_regfile|registers[3][11]~q ;
wire \my_processor|Sign_extention_mux_32|out[11]~267_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~268_combout ;
wire \my_regfile|registers[11][11]~q ;
wire \my_regfile|registers[9][11]~q ;
wire \my_regfile|registers[8][11]~q ;
wire \my_regfile|registers[10][11]~q ;
wire \my_processor|Sign_extention_mux_32|out[11]~265_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~266_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~269_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~272_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~273_combout ;
wire \my_processor|Sign_extention_mux_32|out[11]~274_combout ;
wire \my_processor|dmem_mux_32|out[11]~85_combout ;
wire \my_processor|Alu|Add0~52_combout ;
wire \my_regfile|registers[31][10]~q ;
wire \my_regfile|registers[19][10]~q ;
wire \my_regfile|registers[23][10]~q ;
wire \my_processor|Sign_extention_mux_32|out[10]~238_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~239_combout ;
wire \my_regfile|registers[25][10]~q ;
wire \my_regfile|registers[29][10]~q ;
wire \my_regfile|registers[17][10]~q ;
wire \my_regfile|registers[21][10]~q ;
wire \my_processor|Sign_extention_mux_32|out[10]~231_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~232_combout ;
wire \my_regfile|registers[28][10]~q ;
wire \my_regfile|registers[20][10]~q ;
wire \my_regfile|registers[16][10]~q ;
wire \my_regfile|registers[24][10]~q ;
wire \my_processor|Sign_extention_mux_32|out[10]~235_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~236_combout ;
wire \my_regfile|registers[30][10]~q ;
wire \my_regfile|registers[22][10]~q ;
wire \my_regfile|registers[18][10]~feeder_combout ;
wire \my_regfile|registers[18][10]~q ;
wire \my_regfile|registers[26][10]~q ;
wire \my_processor|Sign_extention_mux_32|out[10]~233_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~234_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~237_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~240_combout ;
wire \my_regfile|registers[15][10]~q ;
wire \my_regfile|registers[14][10]~q ;
wire \my_regfile|registers[12][10]~q ;
wire \my_regfile|registers[13][10]~q ;
wire \my_processor|Sign_extention_mux_32|out[10]~248_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~249_combout ;
wire \my_regfile|registers[9][10]~q ;
wire \my_regfile|registers[11][10]~q ;
wire \my_regfile|registers[8][10]~q ;
wire \my_regfile|registers[10][10]~feeder_combout ;
wire \my_regfile|registers[10][10]~q ;
wire \my_processor|Sign_extention_mux_32|out[10]~241_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~242_combout ;
wire \my_regfile|registers[2][10]~q ;
wire \my_regfile|registers[1][10]~q ;
wire \my_regfile|registers[3][10]~q ;
wire \my_processor|Sign_extention_mux_32|out[10]~245_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~246_combout ;
wire \my_regfile|registers[7][10]~q ;
wire \my_regfile|registers[6][10]~q ;
wire \my_regfile|registers[4][10]~q ;
wire \my_regfile|registers[5][10]~q ;
wire \my_processor|Sign_extention_mux_32|out[10]~243_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~244_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~247_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~250_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~251_combout ;
wire \my_processor|Sign_extention_mux_32|out[10]~252_combout ;
wire \my_processor|dmem_mux_32|out[10]~82_combout ;
wire \my_processor|Alu|Add0~48_combout ;
wire \my_regfile|registers[29][9]~feeder_combout ;
wire \my_regfile|registers[29][9]~q ;
wire \my_regfile|registers[21][9]~q ;
wire \my_regfile|registers[25][9]~q ;
wire \my_regfile|registers[17][9]~q ;
wire \my_regfile|Mux22~0_combout ;
wire \my_regfile|Mux22~1_combout ;
wire \my_regfile|registers[23][9]~q ;
wire \my_regfile|registers[31][9]~feeder_combout ;
wire \my_regfile|registers[31][9]~q ;
wire \my_regfile|registers[27][9]~q ;
wire \my_regfile|registers[19][9]~q ;
wire \my_regfile|Mux22~7_combout ;
wire \my_regfile|Mux22~8_combout ;
wire \my_regfile|registers[26][9]~q ;
wire \my_regfile|registers[30][9]~q ;
wire \my_regfile|registers[22][9]~q ;
wire \my_regfile|registers[18][9]~q ;
wire \my_regfile|Mux22~2_combout ;
wire \my_regfile|Mux22~3_combout ;
wire \my_regfile|registers[28][9]~q ;
wire \my_regfile|registers[20][9]~feeder_combout ;
wire \my_regfile|registers[20][9]~q ;
wire \my_regfile|registers[16][9]~q ;
wire \my_regfile|Mux22~4_combout ;
wire \my_regfile|Mux22~5_combout ;
wire \my_regfile|Mux22~6_combout ;
wire \my_regfile|Mux22~9_combout ;
wire \my_regfile|registers[15][9]~q ;
wire \my_regfile|registers[14][9]~q ;
wire \my_regfile|registers[13][9]~q ;
wire \my_regfile|registers[12][9]~q ;
wire \my_regfile|Mux22~17_combout ;
wire \my_regfile|Mux22~18_combout ;
wire \my_regfile|registers[6][9]~q ;
wire \my_regfile|registers[5][9]~q ;
wire \my_regfile|registers[4][9]~q ;
wire \my_regfile|Mux22~10_combout ;
wire \my_regfile|registers[7][9]~q ;
wire \my_regfile|Mux22~11_combout ;
wire \my_regfile|registers[2][9]~q ;
wire \my_regfile|registers[3][9]~q ;
wire \my_regfile|registers[1][9]~q ;
wire \my_regfile|Mux22~14_combout ;
wire \my_regfile|Mux22~15_combout ;
wire \my_regfile|registers[10][9]~q ;
wire \my_regfile|registers[8][9]~q ;
wire \my_regfile|Mux22~12_combout ;
wire \my_regfile|registers[9][9]~q ;
wire \my_regfile|registers[11][9]~q ;
wire \my_regfile|Mux22~13_combout ;
wire \my_regfile|Mux22~16_combout ;
wire \my_regfile|Mux22~19_combout ;
wire \my_regfile|data_readRegA[9]~31_combout ;
wire \my_processor|dmem_mux_32|out[9]~75_combout ;
wire \my_regfile|Mux22~20_combout ;
wire \my_processor|Alu|Add0~43_combout ;
wire \my_regfile|registers[2][8]~q ;
wire \my_regfile|registers[1][8]~q ;
wire \my_regfile|registers[3][8]~q ;
wire \my_processor|Sign_extention_mux_32|out[8]~202_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~203_combout ;
wire \my_regfile|registers[7][8]~q ;
wire \my_regfile|registers[6][8]~q ;
wire \my_regfile|registers[4][8]~q ;
wire \my_regfile|registers[5][8]~q ;
wire \my_processor|Sign_extention_mux_32|out[8]~200_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~201_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~204_combout ;
wire \my_regfile|registers[11][8]~q ;
wire \my_regfile|registers[9][8]~q ;
wire \my_regfile|registers[8][8]~q ;
wire \my_regfile|registers[10][8]~q ;
wire \my_processor|Sign_extention_mux_32|out[8]~198_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~199_combout ;
wire \my_regfile|registers[14][8]~q ;
wire \my_regfile|registers[15][8]~q ;
wire \my_regfile|registers[12][8]~q ;
wire \my_regfile|registers[13][8]~q ;
wire \my_processor|Sign_extention_mux_32|out[8]~205_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~206_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~207_combout ;
wire \my_regfile|registers[27][8]~feeder_combout ;
wire \my_regfile|registers[27][8]~q ;
wire \my_regfile|registers[23][8]~feeder_combout ;
wire \my_regfile|registers[23][8]~q ;
wire \my_regfile|registers[19][8]~q ;
wire \my_processor|Sign_extention_mux_32|out[8]~195_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~196_combout ;
wire \my_regfile|registers[29][8]~q ;
wire \my_regfile|registers[25][8]~q ;
wire \my_regfile|registers[21][8]~q ;
wire \my_regfile|registers[17][8]~q ;
wire \my_processor|Sign_extention_mux_32|out[8]~188_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~189_combout ;
wire \my_regfile|registers[20][8]~q ;
wire \my_regfile|registers[28][8]~q ;
wire \my_regfile|registers[24][8]~q ;
wire \my_regfile|registers[16][8]~q ;
wire \my_processor|Sign_extention_mux_32|out[8]~192_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~193_combout ;
wire \my_regfile|registers[22][8]~q ;
wire \my_regfile|registers[30][8]~q ;
wire \my_regfile|registers[26][8]~q ;
wire \my_regfile|registers[18][8]~q ;
wire \my_processor|Sign_extention_mux_32|out[8]~190_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~191_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~194_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~197_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~208_combout ;
wire \my_processor|Sign_extention_mux_32|out[8]~209_combout ;
wire \my_processor|dmem_mux_32|out[8]~71_combout ;
wire \my_processor|Alu|Add0~40_combout ;
wire \my_regfile|registers[15][7]~q ;
wire \my_regfile|registers[14][7]~q ;
wire \my_regfile|registers[13][7]~q ;
wire \my_regfile|registers[12][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~183_combout ;
wire \my_processor|Sign_extention_mux_32|out[7]~184_combout ;
wire \my_regfile|registers[7][7]~q ;
wire \my_regfile|registers[6][7]~q ;
wire \my_regfile|registers[4][7]~q ;
wire \my_regfile|registers[5][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~176_combout ;
wire \my_processor|Sign_extention_mux_32|out[7]~177_combout ;
wire \my_regfile|registers[11][7]~q ;
wire \my_regfile|registers[8][7]~q ;
wire \my_regfile|registers[10][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~178_combout ;
wire \my_regfile|registers[9][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~179_combout ;
wire \my_regfile|registers[2][7]~q ;
wire \my_regfile|registers[1][7]~q ;
wire \my_regfile|registers[3][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~180_combout ;
wire \my_processor|Sign_extention_mux_32|out[7]~181_combout ;
wire \my_processor|Sign_extention_mux_32|out[7]~182_combout ;
wire \my_processor|Sign_extention_mux_32|out[7]~185_combout ;
wire \my_regfile|registers[21][7]~q ;
wire \my_regfile|registers[17][7]~feeder_combout ;
wire \my_regfile|registers[17][7]~q ;
wire \my_regfile|registers[25][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~166_combout ;
wire \my_regfile|registers[29][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~167_combout ;
wire \my_regfile|registers[19][7]~q ;
wire \my_regfile|registers[27][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~173_combout ;
wire \my_regfile|registers[31][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~174_combout ;
wire \my_regfile|registers[30][7]~q ;
wire \my_regfile|registers[18][7]~q ;
wire \my_regfile|registers[22][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~168_combout ;
wire \my_regfile|registers[26][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~169_combout ;
wire \my_regfile|registers[16][7]~feeder_combout ;
wire \my_regfile|registers[16][7]~q ;
wire \my_regfile|registers[24][7]~q ;
wire \my_regfile|registers[28][7]~q ;
wire \my_regfile|registers[20][7]~q ;
wire \my_processor|Sign_extention_mux_32|out[7]~170_combout ;
wire \my_processor|Sign_extention_mux_32|out[7]~171_combout ;
wire \my_processor|Sign_extention_mux_32|out[7]~172_combout ;
wire \my_processor|Sign_extention_mux_32|out[7]~175_combout ;
wire \my_processor|Sign_extention_mux_32|out[7]~186_combout ;
wire \my_processor|Alu|Add0~35_combout ;
wire \my_processor|Alu|Add0~36_combout ;
wire \my_regfile|registers[11][6]~q ;
wire \my_regfile|registers[8][6]~q ;
wire \my_regfile|registers[10][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~153_combout ;
wire \my_regfile|registers[9][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~154_combout ;
wire \my_regfile|registers[14][6]~q ;
wire \my_regfile|registers[15][6]~q ;
wire \my_regfile|registers[13][6]~feeder_combout ;
wire \my_regfile|registers[13][6]~q ;
wire \my_regfile|registers[12][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~160_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~161_combout ;
wire \my_regfile|registers[2][6]~q ;
wire \my_regfile|registers[1][6]~q ;
wire \my_regfile|registers[3][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~157_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~158_combout ;
wire \my_regfile|registers[7][6]~feeder_combout ;
wire \my_regfile|registers[7][6]~q ;
wire \my_regfile|registers[6][6]~q ;
wire \my_regfile|registers[4][6]~feeder_combout ;
wire \my_regfile|registers[4][6]~q ;
wire \my_regfile|registers[5][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~155_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~156_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~159_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~162_combout ;
wire \my_regfile|registers[29][6]~q ;
wire \my_regfile|registers[17][6]~q ;
wire \my_regfile|registers[21][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~143_combout ;
wire \my_regfile|registers[25][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~144_combout ;
wire \my_regfile|registers[19][6]~q ;
wire \my_regfile|registers[23][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~150_combout ;
wire \my_regfile|registers[31][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~151_combout ;
wire \my_regfile|registers[28][6]~q ;
wire \my_regfile|registers[20][6]~q ;
wire \my_regfile|registers[16][6]~q ;
wire \my_regfile|registers[24][6]~feeder_combout ;
wire \my_regfile|registers[24][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~147_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~148_combout ;
wire \my_regfile|registers[18][6]~q ;
wire \my_regfile|registers[22][6]~q ;
wire \my_regfile|registers[30][6]~q ;
wire \my_regfile|registers[26][6]~q ;
wire \my_processor|Sign_extention_mux_32|out[6]~145_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~146_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~149_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~152_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~163_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~165_combout ;
wire \my_processor|Alu|Add0~31_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~142_combout ;
wire \my_regfile|registers[31][5]~q ;
wire \my_regfile|registers[23][5]~q ;
wire \my_regfile|registers[19][5]~q ;
wire \my_regfile|registers[27][5]~q ;
wire \my_processor|Sign_extention_mux_32|out[5]~127_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~128_combout ;
wire \my_regfile|registers[29][5]~q ;
wire \my_regfile|registers[17][5]~q ;
wire \my_regfile|registers[25][5]~q ;
wire \my_processor|Sign_extention_mux_32|out[5]~120_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~121_combout ;
wire \my_regfile|registers[28][5]~q ;
wire \my_regfile|registers[24][5]~q ;
wire \my_regfile|registers[16][5]~q ;
wire \my_regfile|registers[20][5]~q ;
wire \my_processor|Sign_extention_mux_32|out[5]~124_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~125_combout ;
wire \my_regfile|registers[30][5]~q ;
wire \my_regfile|registers[26][5]~q ;
wire \my_regfile|registers[18][5]~q ;
wire \my_regfile|registers[22][5]~q ;
wire \my_processor|Sign_extention_mux_32|out[5]~122_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~123_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~126_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~129_combout ;
wire \my_regfile|registers[7][5]~q ;
wire \my_regfile|registers[6][5]~q ;
wire \my_regfile|registers[4][5]~q ;
wire \my_regfile|registers[5][5]~q ;
wire \my_processor|Sign_extention_mux_32|out[5]~130_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~131_combout ;
wire \my_regfile|registers[2][5]~q ;
wire \my_regfile|registers[1][5]~q ;
wire \my_regfile|registers[3][5]~q ;
wire \my_processor|Sign_extention_mux_32|out[5]~134_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~135_combout ;
wire \my_regfile|registers[11][5]~q ;
wire \my_regfile|registers[9][5]~q ;
wire \my_regfile|registers[8][5]~q ;
wire \my_regfile|registers[10][5]~q ;
wire \my_processor|Sign_extention_mux_32|out[5]~132_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~133_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~136_combout ;
wire \my_regfile|registers[15][5]~q ;
wire \my_regfile|registers[14][5]~q ;
wire \my_regfile|registers[12][5]~q ;
wire \my_regfile|registers[13][5]~q ;
wire \my_processor|Sign_extention_mux_32|out[5]~137_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~138_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~139_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~140_combout ;
wire \my_processor|Alu|Add0~27_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~119_combout ;
wire \my_processor|dmem_mux_32|out[6]~50_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~118_combout ;
wire \my_regfile|registers[13][4]~q ;
wire \my_regfile|registers[12][4]~q ;
wire \my_regfile|Mux27~17_combout ;
wire \my_regfile|registers[15][4]~q ;
wire \my_regfile|registers[14][4]~q ;
wire \my_regfile|Mux27~18_combout ;
wire \my_regfile|registers[9][4]~q ;
wire \my_regfile|registers[11][4]~q ;
wire \my_regfile|registers[10][4]~q ;
wire \my_regfile|registers[8][4]~q ;
wire \my_regfile|Mux27~10_combout ;
wire \my_regfile|Mux27~11_combout ;
wire \my_regfile|registers[6][4]~q ;
wire \my_regfile|registers[7][4]~q ;
wire \my_regfile|registers[5][4]~q ;
wire \my_regfile|registers[4][4]~q ;
wire \my_regfile|Mux27~12_combout ;
wire \my_regfile|Mux27~13_combout ;
wire \my_regfile|registers[3][4]~q ;
wire \my_regfile|registers[1][4]~q ;
wire \my_regfile|Mux27~14_combout ;
wire \my_regfile|registers[2][4]~q ;
wire \my_regfile|Mux27~15_combout ;
wire \my_regfile|Mux27~16_combout ;
wire \my_regfile|Mux27~19_combout ;
wire \my_regfile|registers[27][4]~q ;
wire \my_regfile|registers[23][4]~q ;
wire \my_regfile|registers[19][4]~q ;
wire \my_regfile|Mux27~7_combout ;
wire \my_regfile|Mux27~8_combout ;
wire \my_regfile|registers[25][4]~q ;
wire \my_regfile|registers[29][4]~q ;
wire \my_regfile|registers[21][4]~q ;
wire \my_regfile|registers[17][4]~q ;
wire \my_regfile|Mux27~0_combout ;
wire \my_regfile|Mux27~1_combout ;
wire \my_regfile|registers[22][4]~q ;
wire \my_regfile|registers[30][4]~q ;
wire \my_regfile|registers[26][4]~q ;
wire \my_regfile|registers[18][4]~q ;
wire \my_regfile|Mux27~2_combout ;
wire \my_regfile|Mux27~3_combout ;
wire \my_regfile|registers[20][4]~q ;
wire \my_regfile|registers[28][4]~q ;
wire \my_regfile|registers[24][4]~q ;
wire \my_regfile|registers[16][4]~q ;
wire \my_regfile|Mux27~4_combout ;
wire \my_regfile|Mux27~5_combout ;
wire \my_regfile|Mux27~6_combout ;
wire \my_regfile|Mux27~9_combout ;
wire \my_regfile|data_readRegA[4]~11_combout ;
wire \my_processor|dmem_mux_32|out[4]~51_combout ;
wire \my_processor|dmem_mux_32|out[6]~47_combout ;
wire \my_processor|Alu|ShiftRight0~37_combout ;
wire \my_processor|Alu|ShiftRight0~38_combout ;
wire \my_processor|Alu|ShiftRight0~39_combout ;
wire \my_processor|dmem_mux_32|out[6]~46_combout ;
wire \my_processor|Alu|ShiftRight0~32_combout ;
wire \my_processor|Alu|ShiftRight0~31_combout ;
wire \my_processor|Alu|ShiftRight0~33_combout ;
wire \my_processor|dmem_mux_32|out[4]~48_combout ;
wire \my_regfile|registers[21][31]~feeder_combout ;
wire \my_regfile|registers[21][31]~q ;
wire \my_regfile|registers[29][31]~q ;
wire \my_regfile|registers[25][31]~feeder_combout ;
wire \my_regfile|registers[25][31]~q ;
wire \my_regfile|registers[17][31]~q ;
wire \my_processor|Sign_extention_mux_32|out[31]~685_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~686_combout ;
wire \my_regfile|registers[28][31]~q ;
wire \my_regfile|registers[24][31]~q ;
wire \my_regfile|registers[20][31]~feeder_combout ;
wire \my_regfile|registers[20][31]~q ;
wire \my_regfile|registers[16][31]~q ;
wire \my_processor|Sign_extention_mux_32|out[31]~689_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~690_combout ;
wire \my_regfile|registers[30][31]~q ;
wire \my_regfile|registers[26][31]~q ;
wire \my_regfile|registers[22][31]~feeder_combout ;
wire \my_regfile|registers[22][31]~q ;
wire \my_regfile|registers[18][31]~q ;
wire \my_processor|Sign_extention_mux_32|out[31]~687_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~688_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~691_combout ;
wire \my_regfile|registers[31][31]~q ;
wire \my_regfile|registers[23][31]~q ;
wire \my_regfile|registers[19][31]~q ;
wire \my_regfile|registers[27][31]~q ;
wire \my_processor|Sign_extention_mux_32|out[31]~692_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~693_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~694_combout ;
wire \my_regfile|registers[4][31]~q ;
wire \my_regfile|registers[5][31]~q ;
wire \my_processor|Sign_extention_mux_32|out[31]~695_combout ;
wire \my_regfile|registers[7][31]~q ;
wire \my_regfile|registers[6][31]~q ;
wire \my_processor|Sign_extention_mux_32|out[31]~696_combout ;
wire \my_regfile|registers[11][31]~q ;
wire \my_regfile|registers[8][31]~q ;
wire \my_regfile|registers[10][31]~q ;
wire \my_processor|Sign_extention_mux_32|out[31]~697_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~698_combout ;
wire \my_regfile|registers[2][31]~q ;
wire \my_regfile|registers[1][31]~q ;
wire \my_regfile|registers[3][31]~q ;
wire \my_processor|Sign_extention_mux_32|out[31]~699_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~700_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~701_combout ;
wire \my_regfile|registers[15][31]~feeder_combout ;
wire \my_regfile|registers[15][31]~q ;
wire \my_regfile|registers[14][31]~q ;
wire \my_regfile|registers[12][31]~q ;
wire \my_regfile|registers[13][31]~q ;
wire \my_processor|Sign_extention_mux_32|out[31]~702_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~703_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~704_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~705_combout ;
wire \my_processor|Sign_extention_mux_32|out[31]~706_combout ;
wire \my_processor|Alu|inner_result~10_combout ;
wire \my_processor|Alu|ShiftLeft0~21_combout ;
wire \my_processor|Alu|ShiftLeft0~20_combout ;
wire \my_processor|Alu|ShiftLeft0~42_combout ;
wire \my_processor|Alu|ShiftLeft0~22_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~74_combout ;
wire \my_regfile|registers[7][3]~q ;
wire \my_regfile|registers[4][3]~q ;
wire \my_regfile|registers[5][3]~q ;
wire \my_processor|Sign_extention_mux_32|out[3]~85_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~86_combout ;
wire \my_regfile|registers[14][3]~q ;
wire \my_regfile|registers[15][3]~q ;
wire \my_regfile|registers[12][3]~q ;
wire \my_regfile|registers[13][3]~feeder_combout ;
wire \my_regfile|registers[13][3]~q ;
wire \my_processor|Sign_extention_mux_32|out[3]~92_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~93_combout ;
wire \my_regfile|registers[11][3]~q ;
wire \my_regfile|registers[9][3]~q ;
wire \my_regfile|registers[8][3]~q ;
wire \my_regfile|registers[10][3]~q ;
wire \my_processor|Sign_extention_mux_32|out[3]~87_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~88_combout ;
wire \my_regfile|registers[2][3]~q ;
wire \my_regfile|registers[3][3]~q ;
wire \my_regfile|registers[1][3]~q ;
wire \my_processor|Sign_extention_mux_32|out[3]~89_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~90_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~91_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~94_combout ;
wire \my_regfile|registers[27][3]~q ;
wire \my_regfile|registers[19][3]~q ;
wire \my_processor|Sign_extention_mux_32|out[3]~82_combout ;
wire \my_regfile|registers[23][3]~q ;
wire \my_regfile|registers[31][3]~q ;
wire \my_processor|Sign_extention_mux_32|out[3]~83_combout ;
wire \my_regfile|registers[21][3]~q ;
wire \my_regfile|registers[29][3]~q ;
wire \my_regfile|registers[17][3]~q ;
wire \my_regfile|registers[25][3]~q ;
wire \my_processor|Sign_extention_mux_32|out[3]~75_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~76_combout ;
wire \my_regfile|registers[18][3]~q ;
wire \my_regfile|registers[22][3]~q ;
wire \my_processor|Sign_extention_mux_32|out[3]~77_combout ;
wire \my_regfile|registers[26][3]~q ;
wire \my_regfile|registers[30][3]~q ;
wire \my_processor|Sign_extention_mux_32|out[3]~78_combout ;
wire \my_regfile|registers[16][3]~q ;
wire \my_regfile|registers[24][3]~q ;
wire \my_regfile|registers[28][3]~q ;
wire \my_regfile|registers[20][3]~q ;
wire \my_processor|Sign_extention_mux_32|out[3]~79_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~80_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~81_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~84_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~95_combout ;
wire \my_processor|Alu|Add0~19_combout ;
wire \my_regfile|Mux28~7_combout ;
wire \my_regfile|Mux28~8_combout ;
wire \my_regfile|Mux28~0_combout ;
wire \my_regfile|Mux28~1_combout ;
wire \my_regfile|Mux28~4_combout ;
wire \my_regfile|Mux28~5_combout ;
wire \my_regfile|Mux28~2_combout ;
wire \my_regfile|Mux28~3_combout ;
wire \my_regfile|Mux28~6_combout ;
wire \my_regfile|Mux28~9_combout ;
wire \my_regfile|Mux28~20_combout ;
wire \my_processor|Alu|Add0~18_combout ;
wire \my_processor|Alu|Add0~17 ;
wire \my_processor|Alu|Add0~20_combout ;
wire \my_processor|Sign_extention_mux_32|out[3]~96_combout ;
wire \my_processor|dmem_mux_32|out[2]~33_combout ;
wire \my_processor|dmem_mux_32|out[2]~32_combout ;
wire \my_processor|Alu|ShiftRight0~90_combout ;
wire \my_processor|Alu|ShiftLeft0~26_combout ;
wire \my_processor|Alu|inner_result~12_combout ;
wire \my_processor|dmem_mux_32|out[3]~42_combout ;
wire \my_regfile|registers[4][23]~q ;
wire \my_regfile|registers[5][23]~q ;
wire \my_processor|Sign_extention_mux_32|out[23]~520_combout ;
wire \my_regfile|registers[7][23]~q ;
wire \my_regfile|registers[6][23]~q ;
wire \my_processor|Sign_extention_mux_32|out[23]~521_combout ;
wire \my_regfile|registers[15][23]~q ;
wire \my_regfile|registers[14][23]~q ;
wire \my_regfile|registers[12][23]~q ;
wire \my_regfile|registers[13][23]~q ;
wire \my_processor|Sign_extention_mux_32|out[23]~527_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~528_combout ;
wire \my_regfile|registers[2][23]~feeder_combout ;
wire \my_regfile|registers[2][23]~q ;
wire \my_regfile|registers[1][23]~q ;
wire \my_regfile|registers[3][23]~q ;
wire \my_processor|Sign_extention_mux_32|out[23]~524_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~525_combout ;
wire \my_regfile|registers[11][23]~q ;
wire \my_regfile|registers[9][23]~q ;
wire \my_regfile|registers[8][23]~q ;
wire \my_regfile|registers[10][23]~q ;
wire \my_processor|Sign_extention_mux_32|out[23]~522_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~523_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~526_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~529_combout ;
wire \my_regfile|registers[29][23]~q ;
wire \my_regfile|registers[21][23]~q ;
wire \my_regfile|registers[17][23]~q ;
wire \my_regfile|registers[25][23]~q ;
wire \my_processor|Sign_extention_mux_32|out[23]~510_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~511_combout ;
wire \my_regfile|registers[31][23]~feeder_combout ;
wire \my_regfile|registers[31][23]~q ;
wire \my_regfile|registers[19][23]~feeder_combout ;
wire \my_regfile|registers[19][23]~q ;
wire \my_regfile|registers[27][23]~q ;
wire \my_processor|Sign_extention_mux_32|out[23]~517_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~518_combout ;
wire \my_regfile|registers[26][23]~feeder_combout ;
wire \my_regfile|registers[26][23]~q ;
wire \my_regfile|registers[30][23]~feeder_combout ;
wire \my_regfile|registers[30][23]~q ;
wire \my_regfile|registers[18][23]~q ;
wire \my_regfile|registers[22][23]~q ;
wire \my_processor|Sign_extention_mux_32|out[23]~512_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~513_combout ;
wire \my_regfile|registers[28][23]~q ;
wire \my_regfile|registers[24][23]~q ;
wire \my_regfile|registers[16][23]~q ;
wire \my_regfile|registers[20][23]~q ;
wire \my_processor|Sign_extention_mux_32|out[23]~514_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~515_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~516_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~519_combout ;
wire \my_processor|Sign_extention_mux_32|out[23]~530_combout ;
wire \my_processor|dmem_mux_32|out[23]~159_combout ;
wire \my_processor|Alu|Add0~100_combout ;
wire \my_regfile|Mux8~10_combout ;
wire \my_regfile|Mux8~11_combout ;
wire \my_regfile|Mux8~17_combout ;
wire \my_regfile|Mux8~18_combout ;
wire \my_regfile|Mux8~12_combout ;
wire \my_regfile|Mux8~13_combout ;
wire \my_regfile|Mux8~14_combout ;
wire \my_regfile|Mux8~15_combout ;
wire \my_regfile|Mux8~16_combout ;
wire \my_regfile|Mux8~19_combout ;
wire \my_regfile|Mux8~20_combout ;
wire \my_processor|Alu|Add0~99_combout ;
wire \my_regfile|registers[31][22]~q ;
wire \my_regfile|registers[27][22]~q ;
wire \my_regfile|registers[19][22]~q ;
wire \my_regfile|registers[23][22]~q ;
wire \my_processor|Sign_extention_mux_32|out[22]~495_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~496_combout ;
wire \my_regfile|registers[25][22]~q ;
wire \my_regfile|registers[17][22]~feeder_combout ;
wire \my_regfile|registers[17][22]~q ;
wire \my_regfile|registers[21][22]~q ;
wire \my_processor|Sign_extention_mux_32|out[22]~488_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~489_combout ;
wire \my_regfile|registers[18][22]~q ;
wire \my_regfile|registers[26][22]~feeder_combout ;
wire \my_regfile|registers[26][22]~q ;
wire \my_processor|Sign_extention_mux_32|out[22]~490_combout ;
wire \my_regfile|registers[30][22]~feeder_combout ;
wire \my_regfile|registers[30][22]~q ;
wire \my_regfile|registers[22][22]~feeder_combout ;
wire \my_regfile|registers[22][22]~q ;
wire \my_processor|Sign_extention_mux_32|out[22]~491_combout ;
wire \my_regfile|registers[28][22]~q ;
wire \my_regfile|registers[20][22]~q ;
wire \my_regfile|registers[16][22]~q ;
wire \my_regfile|registers[24][22]~q ;
wire \my_processor|Sign_extention_mux_32|out[22]~492_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~493_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~494_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~497_combout ;
wire \my_regfile|registers[11][22]~q ;
wire \my_regfile|registers[9][22]~q ;
wire \my_regfile|registers[8][22]~q ;
wire \my_regfile|registers[10][22]~q ;
wire \my_processor|Sign_extention_mux_32|out[22]~498_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~499_combout ;
wire \my_regfile|registers[15][22]~q ;
wire \my_regfile|registers[14][22]~q ;
wire \my_regfile|registers[12][22]~q ;
wire \my_regfile|registers[13][22]~q ;
wire \my_processor|Sign_extention_mux_32|out[22]~505_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~506_combout ;
wire \my_regfile|registers[7][22]~q ;
wire \my_regfile|registers[6][22]~q ;
wire \my_regfile|registers[5][22]~q ;
wire \my_regfile|registers[4][22]~q ;
wire \my_processor|Sign_extention_mux_32|out[22]~500_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~501_combout ;
wire \my_regfile|registers[1][22]~q ;
wire \my_regfile|registers[3][22]~q ;
wire \my_processor|Sign_extention_mux_32|out[22]~502_combout ;
wire \my_regfile|registers[2][22]~q ;
wire \my_processor|Sign_extention_mux_32|out[22]~503_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~504_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~507_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~508_combout ;
wire \my_processor|Sign_extention_mux_32|out[22]~509_combout ;
wire \my_processor|Alu|Add0~96_combout ;
wire \my_regfile|registers[6][21]~q ;
wire \my_regfile|registers[7][21]~q ;
wire \my_regfile|registers[5][21]~q ;
wire \my_regfile|Mux10~10_combout ;
wire \my_regfile|Mux10~11_combout ;
wire \my_regfile|registers[15][21]~q ;
wire \my_regfile|registers[14][21]~feeder_combout ;
wire \my_regfile|registers[14][21]~q ;
wire \my_regfile|registers[12][21]~feeder_combout ;
wire \my_regfile|registers[12][21]~q ;
wire \my_regfile|registers[13][21]~q ;
wire \my_regfile|Mux10~17_combout ;
wire \my_regfile|Mux10~18_combout ;
wire \my_regfile|registers[9][21]~q ;
wire \my_regfile|registers[11][21]~q ;
wire \my_regfile|registers[10][21]~q ;
wire \my_regfile|registers[8][21]~q ;
wire \my_regfile|Mux10~12_combout ;
wire \my_regfile|Mux10~13_combout ;
wire \my_regfile|registers[2][21]~q ;
wire \my_regfile|registers[3][21]~q ;
wire \my_regfile|registers[1][21]~q ;
wire \my_regfile|Mux10~14_combout ;
wire \my_regfile|Mux10~15_combout ;
wire \my_regfile|Mux10~16_combout ;
wire \my_regfile|Mux10~19_combout ;
wire \my_regfile|registers[21][21]~q ;
wire \my_regfile|registers[25][21]~feeder_combout ;
wire \my_regfile|registers[25][21]~q ;
wire \my_regfile|registers[17][21]~q ;
wire \my_regfile|Mux10~0_combout ;
wire \my_regfile|registers[29][21]~q ;
wire \my_regfile|Mux10~1_combout ;
wire \my_regfile|registers[23][21]~q ;
wire \my_regfile|registers[31][21]~q ;
wire \my_regfile|registers[27][21]~q ;
wire \my_regfile|registers[19][21]~q ;
wire \my_regfile|Mux10~7_combout ;
wire \my_regfile|Mux10~8_combout ;
wire \my_regfile|registers[26][21]~feeder_combout ;
wire \my_regfile|registers[26][21]~q ;
wire \my_regfile|registers[30][21]~q ;
wire \my_regfile|registers[22][21]~feeder_combout ;
wire \my_regfile|registers[22][21]~q ;
wire \my_regfile|registers[18][21]~q ;
wire \my_regfile|Mux10~2_combout ;
wire \my_regfile|Mux10~3_combout ;
wire \my_regfile|registers[24][21]~feeder_combout ;
wire \my_regfile|registers[24][21]~q ;
wire \my_regfile|registers[28][21]~q ;
wire \my_regfile|registers[20][21]~q ;
wire \my_regfile|registers[16][21]~q ;
wire \my_regfile|Mux10~4_combout ;
wire \my_regfile|Mux10~5_combout ;
wire \my_regfile|Mux10~6_combout ;
wire \my_regfile|Mux10~9_combout ;
wire \my_regfile|Mux10~20_combout ;
wire \my_processor|Alu|Add0~91_combout ;
wire \my_processor|dmem_mux_32|out[23]~116_combout ;
wire \my_regfile|registers[22][20]~q ;
wire \my_regfile|registers[30][20]~q ;
wire \my_regfile|registers[26][20]~q ;
wire \my_regfile|registers[18][20]~q ;
wire \my_regfile|Mux11~2_combout ;
wire \my_regfile|Mux11~3_combout ;
wire \my_regfile|registers[20][20]~q ;
wire \my_regfile|registers[24][20]~q ;
wire \my_regfile|registers[16][20]~q ;
wire \my_regfile|Mux11~4_combout ;
wire \my_regfile|registers[28][20]~q ;
wire \my_regfile|Mux11~5_combout ;
wire \my_regfile|Mux11~6_combout ;
wire \my_regfile|registers[27][20]~q ;
wire \my_regfile|registers[31][20]~q ;
wire \my_regfile|registers[23][20]~q ;
wire \my_regfile|registers[19][20]~q ;
wire \my_regfile|Mux11~7_combout ;
wire \my_regfile|Mux11~8_combout ;
wire \my_regfile|registers[17][20]~feeder_combout ;
wire \my_regfile|registers[17][20]~q ;
wire \my_regfile|registers[21][20]~feeder_combout ;
wire \my_regfile|registers[21][20]~q ;
wire \my_regfile|Mux11~0_combout ;
wire \my_regfile|registers[25][20]~q ;
wire \my_regfile|registers[29][20]~q ;
wire \my_regfile|Mux11~1_combout ;
wire \my_regfile|Mux11~9_combout ;
wire \my_regfile|registers[9][20]~q ;
wire \my_regfile|registers[10][20]~q ;
wire \my_regfile|registers[8][20]~q ;
wire \my_regfile|Mux11~10_combout ;
wire \my_regfile|Mux11~11_combout ;
wire \my_regfile|registers[13][20]~q ;
wire \my_regfile|registers[12][20]~q ;
wire \my_regfile|Mux11~17_combout ;
wire \my_regfile|registers[15][20]~q ;
wire \my_regfile|registers[14][20]~q ;
wire \my_regfile|Mux11~18_combout ;
wire \my_regfile|registers[6][20]~q ;
wire \my_regfile|registers[7][20]~q ;
wire \my_regfile|registers[5][20]~q ;
wire \my_regfile|registers[4][20]~q ;
wire \my_regfile|Mux11~12_combout ;
wire \my_regfile|Mux11~13_combout ;
wire \my_regfile|registers[2][20]~q ;
wire \my_regfile|registers[3][20]~q ;
wire \my_regfile|registers[1][20]~q ;
wire \my_regfile|Mux11~14_combout ;
wire \my_regfile|Mux11~15_combout ;
wire \my_regfile|Mux11~16_combout ;
wire \my_regfile|Mux11~19_combout ;
wire \my_regfile|data_readRegA[20]~22_combout ;
wire \my_processor|dmem_mux_32|out[20]~142_combout ;
wire \my_processor|dmem_mux_32|out[23]~112_combout ;
wire \my_processor|Alu|ShiftRight0~41_combout ;
wire \my_processor|Alu|ShiftLeft0~28_combout ;
wire \my_processor|Alu|ShiftLeft0~27_combout ;
wire \my_processor|Alu|ShiftLeft0~29_combout ;
wire \my_processor|Alu|ShiftLeft0~30_combout ;
wire \my_processor|Alu|ShiftLeft0~31_combout ;
wire \my_processor|Alu|ShiftLeft0~45_combout ;
wire \my_processor|Alu|ShiftLeft0~46_combout ;
wire \my_processor|Alu|ShiftLeft0~134_combout ;
wire \my_processor|Alu|ShiftLeft0~61_combout ;
wire \my_processor|Alu|ShiftLeft0~65_combout ;
wire \my_processor|Alu|ShiftLeft0~66_combout ;
wire \my_processor|Alu|ShiftLeft0~135_combout ;
wire \my_processor|dmem_mux_32|out[23]~113_combout ;
wire \my_processor|Alu|ShiftLeft0~83_combout ;
wire \my_regfile|registers[11][16]~q ;
wire \my_regfile|registers[8][16]~q ;
wire \my_regfile|registers[10][16]~q ;
wire \my_processor|Sign_extention_mux_32|out[16]~371_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~372_combout ;
wire \my_regfile|registers[14][16]~q ;
wire \my_regfile|registers[15][16]~q ;
wire \my_regfile|registers[12][16]~q ;
wire \my_regfile|registers[13][16]~q ;
wire \my_processor|Sign_extention_mux_32|out[16]~378_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~379_combout ;
wire \my_regfile|registers[2][16]~q ;
wire \my_regfile|registers[1][16]~q ;
wire \my_regfile|registers[3][16]~feeder_combout ;
wire \my_regfile|registers[3][16]~q ;
wire \my_processor|Sign_extention_mux_32|out[16]~375_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~376_combout ;
wire \my_regfile|registers[7][16]~q ;
wire \my_regfile|registers[6][16]~q ;
wire \my_regfile|registers[4][16]~q ;
wire \my_regfile|registers[5][16]~q ;
wire \my_processor|Sign_extention_mux_32|out[16]~373_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~374_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~377_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~380_combout ;
wire \my_regfile|registers[31][16]~q ;
wire \my_regfile|registers[27][16]~q ;
wire \my_regfile|registers[19][16]~q ;
wire \my_regfile|registers[23][16]~q ;
wire \my_processor|Sign_extention_mux_32|out[16]~368_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~369_combout ;
wire \my_regfile|registers[29][16]~q ;
wire \my_regfile|registers[17][16]~q ;
wire \my_regfile|registers[21][16]~q ;
wire \my_processor|Sign_extention_mux_32|out[16]~361_combout ;
wire \my_regfile|registers[25][16]~q ;
wire \my_processor|Sign_extention_mux_32|out[16]~362_combout ;
wire \my_regfile|registers[28][16]~q ;
wire \my_regfile|registers[20][16]~q ;
wire \my_regfile|registers[16][16]~q ;
wire \my_regfile|registers[24][16]~q ;
wire \my_processor|Sign_extention_mux_32|out[16]~365_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~366_combout ;
wire \my_regfile|registers[30][16]~q ;
wire \my_regfile|registers[22][16]~q ;
wire \my_regfile|registers[18][16]~q ;
wire \my_regfile|registers[26][16]~q ;
wire \my_processor|Sign_extention_mux_32|out[16]~363_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~364_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~367_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~370_combout ;
wire \my_processor|Sign_extention_mux_32|out[16]~381_combout ;
wire \my_processor|dmem_mux_32|out[16]~117_combout ;
wire \my_processor|dmem_mux_32|out[16]~118_combout ;
wire \my_processor|Alu|ShiftLeft0~18_combout ;
wire \my_processor|Alu|ShiftLeft0~19_combout ;
wire \my_processor|Alu|ShiftLeft0~86_combout ;
wire \my_processor|Alu|ShiftLeft0~47_combout ;
wire \my_processor|Alu|ShiftLeft0~133_combout ;
wire \my_processor|dmem_mux_32|out[16]~114_combout ;
wire \my_regfile|registers[14][19]~q ;
wire \my_regfile|registers[15][19]~q ;
wire \my_regfile|registers[12][19]~q ;
wire \my_regfile|registers[13][19]~q ;
wire \my_processor|Sign_extention_mux_32|out[19]~442_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~443_combout ;
wire \my_regfile|registers[7][19]~q ;
wire \my_regfile|registers[4][19]~q ;
wire \my_regfile|registers[5][19]~q ;
wire \my_processor|Sign_extention_mux_32|out[19]~435_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~436_combout ;
wire \my_regfile|registers[11][19]~q ;
wire \my_regfile|registers[9][19]~q ;
wire \my_regfile|registers[8][19]~q ;
wire \my_regfile|registers[10][19]~q ;
wire \my_processor|Sign_extention_mux_32|out[19]~437_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~438_combout ;
wire \my_regfile|registers[2][19]~q ;
wire \my_regfile|registers[1][19]~feeder_combout ;
wire \my_regfile|registers[1][19]~q ;
wire \my_regfile|registers[3][19]~q ;
wire \my_processor|Sign_extention_mux_32|out[19]~439_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~440_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~441_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~444_combout ;
wire \my_regfile|registers[29][19]~q ;
wire \my_regfile|registers[21][19]~q ;
wire \my_regfile|registers[25][19]~feeder_combout ;
wire \my_regfile|registers[25][19]~q ;
wire \my_regfile|registers[17][19]~feeder_combout ;
wire \my_regfile|registers[17][19]~q ;
wire \my_processor|Sign_extention_mux_32|out[19]~425_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~426_combout ;
wire \my_regfile|registers[19][19]~q ;
wire \my_regfile|registers[27][19]~q ;
wire \my_processor|Sign_extention_mux_32|out[19]~432_combout ;
wire \my_regfile|registers[31][19]~q ;
wire \my_regfile|registers[23][19]~q ;
wire \my_processor|Sign_extention_mux_32|out[19]~433_combout ;
wire \my_regfile|registers[28][19]~q ;
wire \my_regfile|registers[24][19]~q ;
wire \my_regfile|registers[16][19]~q ;
wire \my_regfile|registers[20][19]~q ;
wire \my_processor|Sign_extention_mux_32|out[19]~429_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~430_combout ;
wire \my_regfile|registers[30][19]~q ;
wire \my_regfile|registers[26][19]~q ;
wire \my_regfile|registers[18][19]~q ;
wire \my_regfile|registers[22][19]~q ;
wire \my_processor|Sign_extention_mux_32|out[19]~427_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~428_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~431_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~434_combout ;
wire \my_processor|Sign_extention_mux_32|out[19]~445_combout ;
wire \my_processor|dmem_mux_32|out[19]~135_combout ;
wire \my_processor|dmem_mux_32|out[19]~136_combout ;
wire \my_processor|dmem_mux_32|out[1]~11_combout ;
wire \my_processor|Alu|ShiftLeft0~41_combout ;
wire \my_processor|Alu|ShiftLeft0~56_combout ;
wire \my_processor|Alu|ShiftLeft0~60_combout ;
wire \my_processor|Alu|ShiftLeft0~62_combout ;
wire \my_processor|Alu|ShiftLeft0~63_combout ;
wire \my_processor|Alu|ShiftLeft0~78_combout ;
wire \my_regfile|registers[14][17]~q ;
wire \my_regfile|registers[12][17]~q ;
wire \my_regfile|registers[13][17]~q ;
wire \my_processor|Sign_extention_mux_32|out[17]~399_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~400_combout ;
wire \my_regfile|registers[7][17]~q ;
wire \my_regfile|registers[6][17]~q ;
wire \my_regfile|registers[4][17]~q ;
wire \my_regfile|registers[5][17]~q ;
wire \my_processor|Sign_extention_mux_32|out[17]~392_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~393_combout ;
wire \my_regfile|registers[2][17]~q ;
wire \my_regfile|registers[1][17]~q ;
wire \my_regfile|registers[3][17]~feeder_combout ;
wire \my_regfile|registers[3][17]~q ;
wire \my_processor|Sign_extention_mux_32|out[17]~396_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~397_combout ;
wire \my_regfile|registers[11][17]~q ;
wire \my_regfile|registers[9][17]~feeder_combout ;
wire \my_regfile|registers[9][17]~q ;
wire \my_regfile|registers[10][17]~feeder_combout ;
wire \my_regfile|registers[10][17]~q ;
wire \my_regfile|registers[8][17]~q ;
wire \my_processor|Sign_extention_mux_32|out[17]~394_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~395_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~398_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~401_combout ;
wire \my_regfile|registers[24][17]~feeder_combout ;
wire \my_regfile|registers[24][17]~q ;
wire \my_regfile|registers[28][17]~q ;
wire \my_regfile|registers[20][17]~feeder_combout ;
wire \my_regfile|registers[20][17]~q ;
wire \my_regfile|registers[16][17]~feeder_combout ;
wire \my_regfile|registers[16][17]~q ;
wire \my_processor|Sign_extention_mux_32|out[17]~386_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~387_combout ;
wire \my_regfile|registers[30][17]~q ;
wire \my_regfile|registers[26][17]~feeder_combout ;
wire \my_regfile|registers[26][17]~q ;
wire \my_regfile|registers[22][17]~feeder_combout ;
wire \my_regfile|registers[22][17]~q ;
wire \my_regfile|registers[18][17]~q ;
wire \my_processor|Sign_extention_mux_32|out[17]~384_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~385_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~388_combout ;
wire \my_regfile|registers[31][17]~feeder_combout ;
wire \my_regfile|registers[31][17]~q ;
wire \my_regfile|registers[19][17]~q ;
wire \my_regfile|registers[27][17]~q ;
wire \my_processor|Sign_extention_mux_32|out[17]~389_combout ;
wire \my_regfile|registers[23][17]~q ;
wire \my_processor|Sign_extention_mux_32|out[17]~390_combout ;
wire \my_regfile|registers[29][17]~q ;
wire \my_regfile|registers[21][17]~q ;
wire \my_regfile|registers[17][17]~q ;
wire \my_regfile|registers[25][17]~q ;
wire \my_processor|Sign_extention_mux_32|out[17]~382_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~383_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~391_combout ;
wire \my_processor|Sign_extention_mux_32|out[17]~402_combout ;
wire \my_processor|dmem_mux_32|out[17]~123_combout ;
wire \my_processor|Alu|Add0~76_combout ;
wire \my_regfile|Mux14~7_combout ;
wire \my_regfile|Mux14~8_combout ;
wire \my_regfile|Mux14~4_combout ;
wire \my_regfile|Mux14~5_combout ;
wire \my_regfile|Mux14~2_combout ;
wire \my_regfile|Mux14~3_combout ;
wire \my_regfile|Mux14~6_combout ;
wire \my_regfile|Mux14~0_combout ;
wire \my_regfile|Mux14~1_combout ;
wire \my_regfile|Mux14~9_combout ;
wire \my_regfile|Mux14~20_combout ;
wire \my_processor|Alu|Add0~75_combout ;
wire \my_processor|Alu|Add0~72_combout ;
wire \my_regfile|Mux15~7_combout ;
wire \my_regfile|Mux15~8_combout ;
wire \my_regfile|Mux15~0_combout ;
wire \my_regfile|Mux15~1_combout ;
wire \my_regfile|Mux15~4_combout ;
wire \my_regfile|Mux15~5_combout ;
wire \my_regfile|Mux15~2_combout ;
wire \my_regfile|Mux15~3_combout ;
wire \my_regfile|Mux15~6_combout ;
wire \my_regfile|Mux15~9_combout ;
wire \my_regfile|Mux15~20_combout ;
wire \my_processor|Alu|Add0~71_combout ;
wire \my_processor|Alu|Add0~70 ;
wire \my_processor|Alu|Add0~74 ;
wire \my_processor|Alu|Add0~77_combout ;
wire \my_processor|dmem_mux_32|out[17]~124_combout ;
wire \my_processor|Alu|ShiftLeft0~50_combout ;
wire \my_processor|Alu|ShiftLeft0~49_combout ;
wire \my_processor|Alu|ShiftLeft0~51_combout ;
wire \my_processor|Alu|ShiftLeft0~131_combout ;
wire \my_processor|Alu|ShiftLeft0~32_combout ;
wire \my_processor|Alu|ShiftLeft0~33_combout ;
wire \my_processor|Alu|ShiftLeft0~52_combout ;
wire \my_processor|Alu|ShiftLeft0~130_combout ;
wire \my_processor|Alu|ShiftLeft0~136_combout ;
wire \my_processor|Alu|ShiftLeft0~69_combout ;
wire \my_processor|Alu|ShiftLeft0~70_combout ;
wire \my_processor|Alu|ShiftRight0~136_combout ;
wire \my_processor|Alu|ShiftLeft0~87_combout ;
wire \my_processor|Alu|ShiftLeft0~88_combout ;
wire \my_processor|Alu|ShiftLeft0~89_combout ;
wire \my_processor|dmem_mux_32|out[17]~121_combout ;
wire \my_regfile|registers[9][26]~q ;
wire \my_regfile|registers[11][26]~q ;
wire \my_regfile|registers[10][26]~q ;
wire \my_regfile|registers[8][26]~q ;
wire \my_regfile|Mux5~10_combout ;
wire \my_regfile|Mux5~11_combout ;
wire \my_regfile|registers[15][26]~q ;
wire \my_regfile|registers[14][26]~q ;
wire \my_regfile|registers[13][26]~q ;
wire \my_regfile|registers[12][26]~q ;
wire \my_regfile|Mux5~17_combout ;
wire \my_regfile|Mux5~18_combout ;
wire \my_regfile|registers[6][26]~feeder_combout ;
wire \my_regfile|registers[6][26]~q ;
wire \my_regfile|registers[7][26]~q ;
wire \my_regfile|registers[5][26]~feeder_combout ;
wire \my_regfile|registers[5][26]~q ;
wire \my_regfile|registers[4][26]~q ;
wire \my_regfile|Mux5~12_combout ;
wire \my_regfile|Mux5~13_combout ;
wire \my_regfile|registers[2][26]~q ;
wire \my_regfile|registers[3][26]~feeder_combout ;
wire \my_regfile|registers[3][26]~q ;
wire \my_regfile|registers[1][26]~q ;
wire \my_regfile|Mux5~14_combout ;
wire \my_regfile|Mux5~15_combout ;
wire \my_regfile|Mux5~16_combout ;
wire \my_regfile|Mux5~19_combout ;
wire \my_regfile|Mux5~20_combout ;
wire \my_processor|Alu|Add0~111_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~587_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~588_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~589_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~590_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~591_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~585_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~586_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~592_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~593_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~594_combout ;
wire \my_regfile|registers[29][26]~q ;
wire \my_regfile|registers[17][26]~q ;
wire \my_regfile|registers[21][26]~q ;
wire \my_processor|Sign_extention_mux_32|out[26]~575_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~576_combout ;
wire \my_regfile|registers[27][26]~feeder_combout ;
wire \my_regfile|registers[27][26]~q ;
wire \my_regfile|registers[23][26]~feeder_combout ;
wire \my_regfile|registers[23][26]~q ;
wire \my_regfile|registers[19][26]~q ;
wire \my_processor|Sign_extention_mux_32|out[26]~582_combout ;
wire \my_regfile|registers[31][26]~q ;
wire \my_processor|Sign_extention_mux_32|out[26]~583_combout ;
wire \my_regfile|registers[30][26]~q ;
wire \my_regfile|registers[22][26]~q ;
wire \my_regfile|registers[26][26]~feeder_combout ;
wire \my_regfile|registers[26][26]~q ;
wire \my_regfile|registers[18][26]~q ;
wire \my_processor|Sign_extention_mux_32|out[26]~577_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~578_combout ;
wire \my_regfile|registers[28][26]~q ;
wire \my_regfile|registers[20][26]~q ;
wire \my_regfile|registers[16][26]~q ;
wire \my_regfile|registers[24][26]~q ;
wire \my_processor|Sign_extention_mux_32|out[26]~579_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~580_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~581_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~584_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~595_combout ;
wire \my_processor|Sign_extention_mux_32|out[26]~596_combout ;
wire \my_processor|Alu|Add0~112_combout ;
wire \my_processor|dmem_mux_32|out[25]~169_combout ;
wire \my_regfile|registers[29][25]~q ;
wire \my_regfile|registers[21][25]~q ;
wire \my_regfile|registers[25][25]~q ;
wire \my_regfile|registers[17][25]~q ;
wire \my_processor|Sign_extention_mux_32|out[25]~553_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~554_combout ;
wire \my_regfile|registers[19][25]~q ;
wire \my_regfile|registers[27][25]~q ;
wire \my_processor|Sign_extention_mux_32|out[25]~560_combout ;
wire \my_regfile|registers[31][25]~q ;
wire \my_processor|Sign_extention_mux_32|out[25]~561_combout ;
wire \my_regfile|registers[28][25]~q ;
wire \my_regfile|registers[24][25]~q ;
wire \my_regfile|registers[20][25]~feeder_combout ;
wire \my_regfile|registers[20][25]~q ;
wire \my_regfile|registers[16][25]~q ;
wire \my_processor|Sign_extention_mux_32|out[25]~557_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~558_combout ;
wire \my_regfile|registers[18][25]~q ;
wire \my_regfile|registers[22][25]~q ;
wire \my_processor|Sign_extention_mux_32|out[25]~555_combout ;
wire \my_regfile|registers[30][25]~q ;
wire \my_regfile|registers[26][25]~q ;
wire \my_processor|Sign_extention_mux_32|out[25]~556_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~559_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~562_combout ;
wire \my_regfile|registers[14][25]~q ;
wire \my_regfile|registers[15][25]~q ;
wire \my_regfile|registers[12][25]~q ;
wire \my_regfile|registers[13][25]~feeder_combout ;
wire \my_regfile|registers[13][25]~q ;
wire \my_processor|Sign_extention_mux_32|out[25]~570_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~571_combout ;
wire \my_regfile|registers[7][25]~q ;
wire \my_regfile|registers[6][25]~q ;
wire \my_regfile|registers[4][25]~q ;
wire \my_regfile|registers[5][25]~q ;
wire \my_processor|Sign_extention_mux_32|out[25]~563_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~564_combout ;
wire \my_regfile|registers[11][25]~q ;
wire \my_regfile|registers[9][25]~q ;
wire \my_regfile|registers[8][25]~q ;
wire \my_regfile|registers[10][25]~q ;
wire \my_processor|Sign_extention_mux_32|out[25]~565_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~566_combout ;
wire \my_regfile|registers[2][25]~q ;
wire \my_regfile|registers[1][25]~q ;
wire \my_regfile|registers[3][25]~q ;
wire \my_processor|Sign_extention_mux_32|out[25]~567_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~568_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~569_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~572_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~573_combout ;
wire \my_processor|Sign_extention_mux_32|out[25]~574_combout ;
wire \my_processor|Alu|Add0~108_combout ;
wire \my_regfile|registers[31][24]~q ;
wire \my_regfile|registers[27][24]~q ;
wire \my_regfile|registers[19][24]~q ;
wire \my_regfile|registers[23][24]~q ;
wire \my_processor|Sign_extention_mux_32|out[24]~538_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~539_combout ;
wire \my_regfile|registers[25][24]~q ;
wire \my_regfile|registers[29][24]~q ;
wire \my_regfile|registers[17][24]~q ;
wire \my_regfile|registers[21][24]~q ;
wire \my_processor|Sign_extention_mux_32|out[24]~531_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~532_combout ;
wire \my_regfile|registers[30][24]~q ;
wire \my_regfile|registers[22][24]~q ;
wire \my_regfile|registers[18][24]~q ;
wire \my_regfile|registers[26][24]~q ;
wire \my_processor|Sign_extention_mux_32|out[24]~533_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~534_combout ;
wire \my_regfile|registers[28][24]~q ;
wire \my_regfile|registers[20][24]~feeder_combout ;
wire \my_regfile|registers[20][24]~q ;
wire \my_regfile|registers[16][24]~q ;
wire \my_regfile|registers[24][24]~feeder_combout ;
wire \my_regfile|registers[24][24]~q ;
wire \my_processor|Sign_extention_mux_32|out[24]~535_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~536_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~537_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~540_combout ;
wire \my_regfile|registers[11][24]~q ;
wire \my_regfile|registers[9][24]~q ;
wire \my_regfile|registers[8][24]~q ;
wire \my_regfile|registers[10][24]~q ;
wire \my_processor|Sign_extention_mux_32|out[24]~541_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~542_combout ;
wire \my_regfile|registers[14][24]~q ;
wire \my_regfile|registers[12][24]~q ;
wire \my_regfile|registers[13][24]~q ;
wire \my_processor|Sign_extention_mux_32|out[24]~548_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~549_combout ;
wire \my_regfile|registers[7][24]~q ;
wire \my_regfile|registers[6][24]~q ;
wire \my_regfile|registers[4][24]~q ;
wire \my_regfile|registers[5][24]~q ;
wire \my_processor|Sign_extention_mux_32|out[24]~543_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~544_combout ;
wire \my_regfile|registers[2][24]~q ;
wire \my_regfile|registers[1][24]~q ;
wire \my_regfile|registers[3][24]~q ;
wire \my_processor|Sign_extention_mux_32|out[24]~545_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~546_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~547_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~550_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~551_combout ;
wire \my_processor|Sign_extention_mux_32|out[24]~552_combout ;
wire \my_processor|Alu|Add0~104_combout ;
wire \my_processor|Alu|Add0~102 ;
wire \my_processor|Alu|Add0~105_combout ;
wire \my_regfile|Mux7~0_combout ;
wire \my_regfile|Mux7~1_combout ;
wire \my_regfile|Mux7~7_combout ;
wire \my_regfile|Mux7~8_combout ;
wire \my_regfile|Mux7~2_combout ;
wire \my_regfile|Mux7~3_combout ;
wire \my_regfile|Mux7~4_combout ;
wire \my_regfile|Mux7~5_combout ;
wire \my_regfile|Mux7~6_combout ;
wire \my_regfile|Mux7~9_combout ;
wire \my_regfile|data_readRegA[24]~20_combout ;
wire \my_processor|Alu|inner_result~4_combout ;
wire \my_regfile|registers[14][29]~q ;
wire \my_regfile|registers[12][29]~q ;
wire \my_regfile|registers[13][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~658_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~659_combout ;
wire \my_regfile|registers[4][29]~q ;
wire \my_regfile|registers[5][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~651_combout ;
wire \my_regfile|registers[7][29]~q ;
wire \my_regfile|registers[6][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~652_combout ;
wire \my_regfile|registers[11][29]~q ;
wire \my_regfile|registers[9][29]~q ;
wire \my_regfile|registers[8][29]~q ;
wire \my_regfile|registers[10][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~653_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~654_combout ;
wire \my_regfile|registers[2][29]~q ;
wire \my_regfile|registers[1][29]~q ;
wire \my_regfile|registers[3][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~655_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~656_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~657_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~660_combout ;
wire \my_regfile|registers[27][29]~q ;
wire \my_regfile|registers[19][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~648_combout ;
wire \my_regfile|registers[23][29]~q ;
wire \my_regfile|registers[31][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~649_combout ;
wire \my_regfile|registers[30][29]~q ;
wire \my_regfile|registers[26][29]~q ;
wire \my_regfile|registers[18][29]~q ;
wire \my_regfile|registers[22][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~643_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~644_combout ;
wire \my_regfile|registers[28][29]~feeder_combout ;
wire \my_regfile|registers[28][29]~q ;
wire \my_regfile|registers[24][29]~q ;
wire \my_regfile|registers[16][29]~q ;
wire \my_regfile|registers[20][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~645_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~646_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~647_combout ;
wire \my_regfile|registers[25][29]~q ;
wire \my_regfile|registers[17][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~641_combout ;
wire \my_regfile|registers[21][29]~q ;
wire \my_regfile|registers[29][29]~q ;
wire \my_processor|Sign_extention_mux_32|out[29]~642_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~650_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~661_combout ;
wire \my_processor|Sign_extention_mux_32|out[29]~662_combout ;
wire \my_processor|dmem_mux_32|out[29]~196_combout ;
wire \my_processor|Alu|ShiftLeft0~68_combout ;
wire \my_processor|Alu|ShiftLeft0~71_combout ;
wire \my_processor|Alu|ShiftLeft0~72_combout ;
wire \my_processor|dmem_mux_32|out[25]~170_combout ;
wire \my_regfile|registers[6][27]~q ;
wire \my_regfile|registers[7][27]~q ;
wire \my_regfile|registers[4][27]~q ;
wire \my_regfile|registers[5][27]~q ;
wire \my_processor|Sign_extention_mux_32|out[27]~607_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~608_combout ;
wire \my_regfile|registers[13][27]~q ;
wire \my_regfile|registers[12][27]~q ;
wire \my_processor|Sign_extention_mux_32|out[27]~614_combout ;
wire \my_regfile|registers[14][27]~q ;
wire \my_regfile|registers[15][27]~q ;
wire \my_processor|Sign_extention_mux_32|out[27]~615_combout ;
wire \my_regfile|registers[11][27]~q ;
wire \my_regfile|registers[9][27]~feeder_combout ;
wire \my_regfile|registers[9][27]~q ;
wire \my_regfile|registers[8][27]~q ;
wire \my_regfile|registers[10][27]~q ;
wire \my_processor|Sign_extention_mux_32|out[27]~609_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~610_combout ;
wire \my_regfile|registers[2][27]~q ;
wire \my_regfile|registers[1][27]~q ;
wire \my_regfile|registers[3][27]~q ;
wire \my_processor|Sign_extention_mux_32|out[27]~611_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~612_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~613_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~616_combout ;
wire \my_regfile|registers[29][27]~q ;
wire \my_regfile|registers[25][27]~q ;
wire \my_regfile|registers[17][27]~q ;
wire \my_processor|Sign_extention_mux_32|out[27]~597_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~598_combout ;
wire \my_regfile|registers[16][27]~q ;
wire \my_regfile|registers[20][27]~q ;
wire \my_processor|Sign_extention_mux_32|out[27]~601_combout ;
wire \my_regfile|registers[24][27]~q ;
wire \my_regfile|registers[28][27]~q ;
wire \my_processor|Sign_extention_mux_32|out[27]~602_combout ;
wire \my_regfile|registers[30][27]~q ;
wire \my_regfile|registers[26][27]~q ;
wire \my_regfile|registers[18][27]~q ;
wire \my_regfile|registers[22][27]~q ;
wire \my_processor|Sign_extention_mux_32|out[27]~599_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~600_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~603_combout ;
wire \my_regfile|registers[31][27]~q ;
wire \my_regfile|registers[23][27]~q ;
wire \my_regfile|registers[19][27]~q ;
wire \my_regfile|registers[27][27]~q ;
wire \my_processor|Sign_extention_mux_32|out[27]~604_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~605_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~606_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~617_combout ;
wire \my_processor|Sign_extention_mux_32|out[27]~618_combout ;
wire \my_regfile|Mux4~10_combout ;
wire \my_regfile|Mux4~11_combout ;
wire \my_regfile|Mux4~17_combout ;
wire \my_regfile|Mux4~18_combout ;
wire \my_regfile|Mux4~12_combout ;
wire \my_regfile|Mux4~13_combout ;
wire \my_regfile|Mux4~14_combout ;
wire \my_regfile|Mux4~15_combout ;
wire \my_regfile|Mux4~16_combout ;
wire \my_regfile|Mux4~19_combout ;
wire \my_regfile|data_readRegA[27]~30_combout ;
wire \my_processor|dmem_mux_32|out[27]~183_combout ;
wire \my_processor|Alu|Add0~116_combout ;
wire \my_processor|Alu|Add0~115_combout ;
wire \my_processor|Alu|Add0~114 ;
wire \my_processor|Alu|Add0~117_combout ;
wire \my_processor|dmem_mux_32|out[27]~207_combout ;
wire \my_regfile|data_readRegA~29_combout ;
wire \my_regfile|registers[6][30]~q ;
wire \my_regfile|registers[5][30]~q ;
wire \my_regfile|registers[4][30]~q ;
wire \my_regfile|Mux1~10_combout ;
wire \my_regfile|registers[7][30]~q ;
wire \my_regfile|Mux1~11_combout ;
wire \my_regfile|registers[13][30]~q ;
wire \my_regfile|registers[12][30]~q ;
wire \my_regfile|Mux1~17_combout ;
wire \my_regfile|registers[15][30]~q ;
wire \my_regfile|registers[14][30]~q ;
wire \my_regfile|Mux1~18_combout ;
wire \my_regfile|registers[2][30]~q ;
wire \my_regfile|registers[3][30]~q ;
wire \my_regfile|registers[1][30]~q ;
wire \my_regfile|Mux1~14_combout ;
wire \my_regfile|Mux1~15_combout ;
wire \my_regfile|registers[9][30]~q ;
wire \my_regfile|registers[11][30]~q ;
wire \my_regfile|registers[10][30]~q ;
wire \my_regfile|registers[8][30]~q ;
wire \my_regfile|Mux1~12_combout ;
wire \my_regfile|Mux1~13_combout ;
wire \my_regfile|Mux1~16_combout ;
wire \my_regfile|Mux1~19_combout ;
wire \my_regfile|data_readRegA[30]~16_combout ;
wire \my_processor|Alu|ShiftRight0~132_combout ;
wire \my_regfile|registers[31][30]~q ;
wire \my_regfile|registers[27][30]~q ;
wire \my_regfile|registers[19][30]~q ;
wire \my_processor|Sign_extention_mux_32|out[30]~670_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~671_combout ;
wire \my_regfile|registers[28][30]~q ;
wire \my_regfile|registers[20][30]~feeder_combout ;
wire \my_regfile|registers[20][30]~q ;
wire \my_regfile|registers[16][30]~feeder_combout ;
wire \my_regfile|registers[16][30]~q ;
wire \my_regfile|registers[24][30]~feeder_combout ;
wire \my_regfile|registers[24][30]~q ;
wire \my_processor|Sign_extention_mux_32|out[30]~667_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~668_combout ;
wire \my_regfile|registers[22][30]~feeder_combout ;
wire \my_regfile|registers[22][30]~q ;
wire \my_regfile|registers[30][30]~q ;
wire \my_regfile|registers[26][30]~feeder_combout ;
wire \my_regfile|registers[26][30]~q ;
wire \my_regfile|registers[18][30]~q ;
wire \my_processor|Sign_extention_mux_32|out[30]~665_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~666_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~669_combout ;
wire \my_regfile|registers[25][30]~feeder_combout ;
wire \my_regfile|registers[25][30]~q ;
wire \my_regfile|registers[29][30]~q ;
wire \my_regfile|registers[17][30]~q ;
wire \my_regfile|registers[21][30]~q ;
wire \my_processor|Sign_extention_mux_32|out[30]~663_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~664_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~672_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~673_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~674_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~675_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~676_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~677_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~678_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~679_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~680_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~681_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~682_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~683_combout ;
wire \my_processor|Alu|inner_result~8_combout ;
wire \my_processor|Alu|inner_result~9_combout ;
wire \my_regfile|registers[14][18]~q ;
wire \my_regfile|registers[15][18]~q ;
wire \my_regfile|registers[12][18]~q ;
wire \my_regfile|registers[13][18]~q ;
wire \my_processor|Sign_extention_mux_32|out[18]~420_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~421_combout ;
wire \my_regfile|registers[11][18]~q ;
wire \my_regfile|registers[9][18]~q ;
wire \my_regfile|registers[8][18]~q ;
wire \my_regfile|registers[10][18]~q ;
wire \my_processor|Sign_extention_mux_32|out[18]~413_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~414_combout ;
wire \my_regfile|registers[2][18]~q ;
wire \my_regfile|registers[1][18]~q ;
wire \my_regfile|registers[3][18]~q ;
wire \my_processor|Sign_extention_mux_32|out[18]~417_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~418_combout ;
wire \my_regfile|registers[7][18]~q ;
wire \my_regfile|registers[6][18]~q ;
wire \my_regfile|registers[4][18]~q ;
wire \my_regfile|registers[5][18]~q ;
wire \my_processor|Sign_extention_mux_32|out[18]~415_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~416_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~419_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~422_combout ;
wire \my_regfile|registers[19][18]~q ;
wire \my_regfile|registers[23][18]~q ;
wire \my_processor|Sign_extention_mux_32|out[18]~410_combout ;
wire \my_regfile|registers[27][18]~q ;
wire \my_regfile|registers[31][18]~q ;
wire \my_processor|Sign_extention_mux_32|out[18]~411_combout ;
wire \my_regfile|registers[29][18]~q ;
wire \my_regfile|registers[17][18]~q ;
wire \my_regfile|registers[21][18]~feeder_combout ;
wire \my_regfile|registers[21][18]~q ;
wire \my_processor|Sign_extention_mux_32|out[18]~403_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~404_combout ;
wire \my_regfile|registers[28][18]~q ;
wire \my_regfile|registers[20][18]~q ;
wire \my_regfile|registers[16][18]~feeder_combout ;
wire \my_regfile|registers[16][18]~q ;
wire \my_regfile|registers[24][18]~q ;
wire \my_processor|Sign_extention_mux_32|out[18]~407_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~408_combout ;
wire \my_regfile|registers[30][18]~q ;
wire \my_regfile|registers[22][18]~q ;
wire \my_regfile|registers[18][18]~feeder_combout ;
wire \my_regfile|registers[18][18]~q ;
wire \my_regfile|registers[26][18]~q ;
wire \my_processor|Sign_extention_mux_32|out[18]~405_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~406_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~409_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~412_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~423_combout ;
wire \my_processor|Sign_extention_mux_32|out[18]~424_combout ;
wire \my_processor|Alu|Add0~80_combout ;
wire \my_processor|Alu|Add0~79_combout ;
wire \my_processor|Alu|Add0~78 ;
wire \my_processor|Alu|Add0~81_combout ;
wire \my_processor|dmem_mux_32|out[18]~127_combout ;
wire \my_processor|Alu|ShiftLeft0~23_combout ;
wire \my_processor|Alu|ShiftLeft0~24_combout ;
wire \my_processor|Alu|ShiftLeft0~54_combout ;
wire \my_processor|Alu|ShiftLeft0~55_combout ;
wire \my_processor|Alu|ShiftLeft0~57_combout ;
wire \my_processor|Alu|ShiftLeft0~36_combout ;
wire \my_processor|Alu|ShiftLeft0~37_combout ;
wire \my_processor|Alu|ShiftLeft0~58_combout ;
wire \my_processor|Alu|ShiftLeft0~137_combout ;
wire \my_processor|Alu|ShiftLeft0~74_combout ;
wire \my_processor|Alu|ShiftLeft0~75_combout ;
wire \my_processor|Alu|ShiftLeft0~92_combout ;
wire \my_processor|dmem_mux_32|out[18]~128_combout ;
wire \my_regfile|data_readRegA[21]~23_combout ;
wire \my_processor|Alu|ShiftRight0~83_combout ;
wire \my_processor|Alu|ShiftRight0~84_combout ;
wire \my_processor|Alu|ShiftRight0~140_combout ;
wire \my_processor|Alu|ShiftRight0~80_combout ;
wire \my_regfile|Mux6~10_combout ;
wire \my_regfile|Mux6~11_combout ;
wire \my_regfile|Mux6~17_combout ;
wire \my_regfile|Mux6~18_combout ;
wire \my_regfile|Mux6~12_combout ;
wire \my_regfile|Mux6~13_combout ;
wire \my_regfile|Mux6~14_combout ;
wire \my_regfile|Mux6~15_combout ;
wire \my_regfile|Mux6~16_combout ;
wire \my_regfile|Mux6~19_combout ;
wire \my_regfile|data_readRegA[25]~19_combout ;
wire \my_processor|Alu|ShiftRight0~81_combout ;
wire \my_processor|Alu|ShiftRight0~82_combout ;
wire \my_processor|Alu|ShiftRight0~85_combout ;
wire \my_processor|Alu|ShiftRight0~76_combout ;
wire \my_processor|Alu|ShiftRight0~139_combout ;
wire \my_regfile|registers[19][28]~q ;
wire \my_regfile|registers[23][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~626_combout ;
wire \my_regfile|registers[27][28]~q ;
wire \my_regfile|registers[31][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~627_combout ;
wire \my_regfile|registers[28][28]~q ;
wire \my_regfile|registers[16][28]~q ;
wire \my_regfile|registers[24][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~623_combout ;
wire \my_regfile|registers[20][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~624_combout ;
wire \my_regfile|registers[18][28]~q ;
wire \my_regfile|registers[26][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~621_combout ;
wire \my_regfile|registers[30][28]~feeder_combout ;
wire \my_regfile|registers[30][28]~q ;
wire \my_regfile|registers[22][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~622_combout ;
wire \my_processor|Sign_extention_mux_32|out[28]~625_combout ;
wire \my_regfile|registers[29][28]~q ;
wire \my_regfile|registers[25][28]~q ;
wire \my_regfile|registers[17][28]~q ;
wire \my_regfile|registers[21][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~619_combout ;
wire \my_processor|Sign_extention_mux_32|out[28]~620_combout ;
wire \my_processor|Sign_extention_mux_32|out[28]~628_combout ;
wire \my_regfile|registers[6][28]~feeder_combout ;
wire \my_regfile|registers[6][28]~q ;
wire \my_regfile|registers[7][28]~q ;
wire \my_regfile|registers[5][28]~feeder_combout ;
wire \my_regfile|registers[5][28]~q ;
wire \my_regfile|registers[4][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~631_combout ;
wire \my_processor|Sign_extention_mux_32|out[28]~632_combout ;
wire \my_regfile|registers[2][28]~q ;
wire \my_regfile|registers[3][28]~feeder_combout ;
wire \my_regfile|registers[3][28]~q ;
wire \my_regfile|registers[1][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~633_combout ;
wire \my_processor|Sign_extention_mux_32|out[28]~634_combout ;
wire \my_processor|Sign_extention_mux_32|out[28]~635_combout ;
wire \my_regfile|registers[8][28]~q ;
wire \my_regfile|registers[10][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~629_combout ;
wire \my_regfile|registers[11][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~630_combout ;
wire \my_regfile|registers[14][28]~q ;
wire \my_regfile|registers[15][28]~q ;
wire \my_regfile|registers[12][28]~q ;
wire \my_regfile|registers[13][28]~q ;
wire \my_processor|Sign_extention_mux_32|out[28]~636_combout ;
wire \my_processor|Sign_extention_mux_32|out[28]~637_combout ;
wire \my_processor|Sign_extention_mux_32|out[28]~638_combout ;
wire \my_processor|Sign_extention_mux_32|out[28]~639_combout ;
wire \my_processor|Sign_extention_mux_32|out[28]~640_combout ;
wire \my_processor|dmem_mux_32|out[28]~193_combout ;
wire \my_processor|Alu|ShiftLeft0~67_combout ;
wire \my_processor|Alu|ShiftRight0~147_combout ;
wire \my_processor|Alu|ShiftLeft0~113_combout ;
wire \my_processor|Alu|ShiftLeft0~118_combout ;
wire \my_processor|Alu|ShiftRight0~134_combout ;
wire \my_processor|Alu|ShiftLeft0~108_combout ;
wire \my_processor|Alu|ShiftLeft0~109_combout ;
wire \my_processor|dmem_mux_32|out[28]~189_combout ;
wire \my_processor|dmem_mux_32|out[28]~190_combout ;
wire \my_processor|dmem_mux_32|out[28]~191_combout ;
wire \my_processor|dmem_mux_32|out[28]~192_combout ;
wire \my_processor|Alu|Add0~119_combout ;
wire \my_processor|Alu|Add0~120_combout ;
wire \my_processor|Alu|Add0~118 ;
wire \my_processor|Alu|Add0~121_combout ;
wire \my_processor|dmem_mux_32|out[28]~194_combout ;
wire \my_processor|dmem_mux_32|out[28]~195_combout ;
wire \my_regfile|registers[9][28]~q ;
wire \my_regfile|Mux3~10_combout ;
wire \my_regfile|Mux3~11_combout ;
wire \my_regfile|Mux3~17_combout ;
wire \my_regfile|Mux3~18_combout ;
wire \my_regfile|Mux3~14_combout ;
wire \my_regfile|Mux3~15_combout ;
wire \my_regfile|Mux3~12_combout ;
wire \my_regfile|Mux3~13_combout ;
wire \my_regfile|Mux3~16_combout ;
wire \my_regfile|Mux3~19_combout ;
wire \my_regfile|Mux3~7_combout ;
wire \my_regfile|Mux3~8_combout ;
wire \my_regfile|Mux3~0_combout ;
wire \my_regfile|Mux3~1_combout ;
wire \my_regfile|Mux3~2_combout ;
wire \my_regfile|Mux3~3_combout ;
wire \my_regfile|Mux3~4_combout ;
wire \my_regfile|Mux3~5_combout ;
wire \my_regfile|Mux3~6_combout ;
wire \my_regfile|Mux3~9_combout ;
wire \my_regfile|data_readRegA[28]~18_combout ;
wire \my_processor|Alu|ShiftRight0~77_combout ;
wire \my_processor|Alu|ShiftRight0~78_combout ;
wire \my_processor|Alu|ShiftRight0~79_combout ;
wire \my_processor|Alu|ShiftRight0~86_combout ;
wire \my_processor|dmem_mux_32|out[18]~129_combout ;
wire \my_processor|dmem_mux_32|out[18]~130_combout ;
wire \my_processor|dmem_mux_32|out[18]~131_combout ;
wire \my_processor|dmem_mux_32|out[18]~132_combout ;
wire \my_regfile|registers[25][18]~q ;
wire \my_regfile|Mux13~0_combout ;
wire \my_regfile|Mux13~1_combout ;
wire \my_regfile|Mux13~4_combout ;
wire \my_regfile|Mux13~5_combout ;
wire \my_regfile|Mux13~2_combout ;
wire \my_regfile|Mux13~3_combout ;
wire \my_regfile|Mux13~6_combout ;
wire \my_regfile|Mux13~7_combout ;
wire \my_regfile|Mux13~8_combout ;
wire \my_regfile|Mux13~9_combout ;
wire \my_regfile|Mux13~17_combout ;
wire \my_regfile|Mux13~18_combout ;
wire \my_regfile|Mux13~10_combout ;
wire \my_regfile|Mux13~11_combout ;
wire \my_regfile|Mux13~14_combout ;
wire \my_regfile|Mux13~15_combout ;
wire \my_regfile|Mux13~12_combout ;
wire \my_regfile|Mux13~13_combout ;
wire \my_regfile|Mux13~16_combout ;
wire \my_regfile|Mux13~19_combout ;
wire \my_regfile|Mux13~20_combout ;
wire \my_processor|Alu|ShiftRight0~141_combout ;
wire \my_processor|Alu|ShiftLeft0~90_combout ;
wire \my_processor|Alu|ShiftLeft0~91_combout ;
wire \my_processor|Alu|ShiftLeft0~102_combout ;
wire \my_processor|Alu|ShiftLeft0~103_combout ;
wire \my_processor|Alu|ShiftLeft0~104_combout ;
wire \my_processor|Alu|ShiftLeft0~112_combout ;
wire \my_processor|Alu|ShiftLeft0~114_combout ;
wire \my_processor|Alu|ShiftLeft0~120_combout ;
wire \my_processor|Alu|ShiftLeft0~121_combout ;
wire \my_processor|Alu|ShiftLeft0~122_combout ;
wire \my_processor|Alu|ShiftLeft0~123_combout ;
wire \my_processor|Alu|ShiftLeft0~132_combout ;
wire \my_processor|Alu|ShiftLeft0~73_combout ;
wire \my_processor|Alu|ShiftLeft0~76_combout ;
wire \my_processor|Alu|ShiftLeft0~77_combout ;
wire \my_processor|Alu|ShiftLeft0~124_combout ;
wire \my_processor|Alu|Selector1~0_combout ;
wire \my_processor|Alu|Selector1~1_combout ;
wire \my_processor|Alu|Add0~127_combout ;
wire \my_processor|Sign_extention_mux_32|out[30]~684_combout ;
wire \my_processor|Alu|Add0~128_combout ;
wire \my_processor|Alu|Add0~124_combout ;
wire \my_processor|Alu|Add0~123_combout ;
wire \my_processor|Alu|Add0~122 ;
wire \my_processor|Alu|Add0~126 ;
wire \my_processor|Alu|Add0~129_combout ;
wire \my_processor|dmem_mux_32|out[30]~203_combout ;
wire \my_regfile|registers[23][30]~q ;
wire \my_regfile|Mux1~7_combout ;
wire \my_regfile|Mux1~8_combout ;
wire \my_regfile|Mux1~0_combout ;
wire \my_regfile|Mux1~1_combout ;
wire \my_regfile|Mux1~4_combout ;
wire \my_regfile|Mux1~5_combout ;
wire \my_regfile|Mux1~2_combout ;
wire \my_regfile|Mux1~3_combout ;
wire \my_regfile|Mux1~6_combout ;
wire \my_regfile|Mux1~9_combout ;
wire \my_regfile|Mux1~20_combout ;
wire \my_processor|Alu|ShiftRight0~66_combout ;
wire \my_processor|Alu|ShiftRight0~67_combout ;
wire \my_processor|Alu|ShiftRight0~97_combout ;
wire \my_processor|Alu|ShiftRight0~98_combout ;
wire \my_processor|Alu|ShiftRight0~146_combout ;
wire \my_processor|Alu|inner_result~7_combout ;
wire \my_processor|Alu|ShiftRight0~137_combout ;
wire \my_processor|Alu|ShiftLeft0~105_combout ;
wire \my_processor|Alu|ShiftLeft0~106_combout ;
wire \my_processor|Alu|ShiftLeft0~115_combout ;
wire \my_processor|Alu|ShiftLeft0~117_combout ;
wire \my_processor|dmem_mux_32|out[27]~184_combout ;
wire \my_processor|Alu|ShiftLeft0~64_combout ;
wire \my_processor|dmem_mux_32|out[27]~185_combout ;
wire \my_processor|dmem_mux_32|out[27]~186_combout ;
wire \my_processor|dmem_mux_32|out[27]~187_combout ;
wire \my_processor|dmem_mux_32|out[27]~188_combout ;
wire \my_regfile|registers[21][27]~q ;
wire \my_regfile|Mux4~0_combout ;
wire \my_regfile|Mux4~1_combout ;
wire \my_regfile|Mux4~7_combout ;
wire \my_regfile|Mux4~8_combout ;
wire \my_regfile|Mux4~4_combout ;
wire \my_regfile|Mux4~5_combout ;
wire \my_regfile|Mux4~2_combout ;
wire \my_regfile|Mux4~3_combout ;
wire \my_regfile|Mux4~6_combout ;
wire \my_regfile|Mux4~9_combout ;
wire \my_regfile|Mux4~20_combout ;
wire \my_processor|Alu|ShiftLeft0~116_combout ;
wire \my_processor|Alu|ShiftLeft0~119_combout ;
wire \my_processor|Alu|ShiftRight0~143_combout ;
wire \my_processor|Alu|ShiftLeft0~110_combout ;
wire \my_processor|Alu|ShiftLeft0~111_combout ;
wire \my_processor|dmem_mux_32|out[29]~197_combout ;
wire \my_processor|Alu|ShiftLeft0~99_combout ;
wire \my_processor|Alu|ShiftRight0~144_combout ;
wire \my_processor|Alu|ShiftLeft0~100_combout ;
wire \my_processor|Alu|ShiftLeft0~101_combout ;
wire \my_processor|dmem_mux_32|out[29]~198_combout ;
wire \my_processor|dmem_mux_32|out[1]~7_combout ;
wire \my_processor|Alu|ShiftRight0~116_combout ;
wire \my_processor|Alu|ShiftRight0~130_combout ;
wire \my_processor|dmem_mux_32|out[29]~199_combout ;
wire \my_processor|dmem_mux_32|out[29]~200_combout ;
wire \my_processor|Alu|Add0~125_combout ;
wire \my_processor|dmem_mux_32|out[29]~201_combout ;
wire \my_processor|dmem_mux_32|out[29]~202_combout ;
wire \my_regfile|registers[15][29]~q ;
wire \my_regfile|Mux2~17_combout ;
wire \my_regfile|Mux2~18_combout ;
wire \my_regfile|Mux2~10_combout ;
wire \my_regfile|Mux2~11_combout ;
wire \my_regfile|Mux2~12_combout ;
wire \my_regfile|Mux2~13_combout ;
wire \my_regfile|Mux2~14_combout ;
wire \my_regfile|Mux2~15_combout ;
wire \my_regfile|Mux2~16_combout ;
wire \my_regfile|Mux2~19_combout ;
wire \my_regfile|Mux2~7_combout ;
wire \my_regfile|Mux2~8_combout ;
wire \my_regfile|Mux2~0_combout ;
wire \my_regfile|Mux2~1_combout ;
wire \my_regfile|Mux2~2_combout ;
wire \my_regfile|Mux2~3_combout ;
wire \my_regfile|Mux2~4_combout ;
wire \my_regfile|Mux2~5_combout ;
wire \my_regfile|Mux2~6_combout ;
wire \my_regfile|Mux2~9_combout ;
wire \my_regfile|Mux2~20_combout ;
wire \my_processor|Alu|ShiftRight0~43_combout ;
wire \my_processor|Alu|ShiftRight0~42_combout ;
wire \my_processor|Alu|ShiftRight0~44_combout ;
wire \my_processor|Alu|ShiftRight0~127_combout ;
wire \my_processor|Alu|ShiftRight0~133_combout ;
wire \my_processor|Alu|ShiftRight0~45_combout ;
wire \my_processor|Alu|ShiftRight0~46_combout ;
wire \my_processor|Alu|ShiftRight0~145_combout ;
wire \my_processor|dmem_mux_32|out[24]~165_combout ;
wire \my_processor|Alu|ShiftLeft0~96_combout ;
wire \my_processor|Alu|ShiftRight0~135_combout ;
wire \my_processor|Alu|ShiftLeft0~97_combout ;
wire \my_processor|dmem_mux_32|out[24]~163_combout ;
wire \my_processor|Alu|ShiftLeft0~39_combout ;
wire \my_processor|Alu|ShiftLeft0~48_combout ;
wire \my_processor|dmem_mux_32|out[24]~164_combout ;
wire \my_processor|dmem_mux_32|out[24]~166_combout ;
wire \my_processor|dmem_mux_32|out[24]~167_combout ;
wire \my_processor|dmem_mux_32|out[24]~168_combout ;
wire \my_regfile|registers[15][24]~q ;
wire \my_regfile|Mux7~17_combout ;
wire \my_regfile|Mux7~18_combout ;
wire \my_regfile|Mux7~10_combout ;
wire \my_regfile|Mux7~11_combout ;
wire \my_regfile|Mux7~14_combout ;
wire \my_regfile|Mux7~15_combout ;
wire \my_regfile|Mux7~12_combout ;
wire \my_regfile|Mux7~13_combout ;
wire \my_regfile|Mux7~16_combout ;
wire \my_regfile|Mux7~19_combout ;
wire \my_regfile|Mux7~20_combout ;
wire \my_processor|Alu|Add0~103_combout ;
wire \my_processor|Alu|Add0~106 ;
wire \my_processor|Alu|Add0~109_combout ;
wire \my_processor|dmem_mux_32|out[25]~206_combout ;
wire \my_processor|dmem_mux_32|out[25]~171_combout ;
wire \my_processor|Alu|ShiftRight0~128_combout ;
wire \my_processor|Alu|inner_result~5_combout ;
wire \my_processor|dmem_mux_32|out[25]~172_combout ;
wire \my_processor|Alu|ShiftLeft0~53_combout ;
wire \my_processor|dmem_mux_32|out[25]~173_combout ;
wire \my_processor|dmem_mux_32|out[25]~174_combout ;
wire \my_processor|dmem_mux_32|out[25]~175_combout ;
wire \my_processor|dmem_mux_32|out[25]~176_combout ;
wire \my_regfile|registers[23][25]~q ;
wire \my_regfile|Mux6~7_combout ;
wire \my_regfile|Mux6~8_combout ;
wire \my_regfile|Mux6~0_combout ;
wire \my_regfile|Mux6~1_combout ;
wire \my_regfile|Mux6~4_combout ;
wire \my_regfile|Mux6~5_combout ;
wire \my_regfile|Mux6~2_combout ;
wire \my_regfile|Mux6~3_combout ;
wire \my_regfile|Mux6~6_combout ;
wire \my_regfile|Mux6~9_combout ;
wire \my_regfile|Mux6~20_combout ;
wire \my_processor|Alu|Add0~107_combout ;
wire \my_processor|Alu|Add0~110 ;
wire \my_processor|Alu|Add0~113_combout ;
wire \my_processor|Alu|inner_result~6_combout ;
wire \my_processor|Alu|ShiftRight0~129_combout ;
wire \my_processor|dmem_mux_32|out[26]~179_combout ;
wire \my_processor|dmem_mux_32|out[26]~177_combout ;
wire \my_processor|Alu|ShiftLeft0~59_combout ;
wire \my_processor|dmem_mux_32|out[26]~178_combout ;
wire \my_processor|dmem_mux_32|out[26]~180_combout ;
wire \my_processor|dmem_mux_32|out[26]~181_combout ;
wire \my_processor|dmem_mux_32|out[26]~182_combout ;
wire \my_regfile|registers[25][26]~q ;
wire \my_regfile|Mux5~0_combout ;
wire \my_regfile|Mux5~1_combout ;
wire \my_regfile|Mux5~2_combout ;
wire \my_regfile|Mux5~3_combout ;
wire \my_regfile|Mux5~4_combout ;
wire \my_regfile|Mux5~5_combout ;
wire \my_regfile|Mux5~6_combout ;
wire \my_regfile|Mux5~7_combout ;
wire \my_regfile|Mux5~8_combout ;
wire \my_regfile|Mux5~9_combout ;
wire \my_regfile|data_readRegA[26]~21_combout ;
wire \my_processor|Alu|ShiftRight0~63_combout ;
wire \my_processor|Alu|ShiftRight0~64_combout ;
wire \my_processor|Alu|ShiftRight0~65_combout ;
wire \my_processor|Alu|ShiftRight0~68_combout ;
wire \my_processor|Alu|ShiftRight0~69_combout ;
wire \my_processor|Alu|ShiftRight0~70_combout ;
wire \my_processor|Alu|ShiftRight0~71_combout ;
wire \my_processor|Alu|ShiftRight0~138_combout ;
wire \my_processor|Alu|ShiftRight0~72_combout ;
wire \my_processor|Alu|ShiftRight0~73_combout ;
wire \my_processor|Alu|ShiftRight0~74_combout ;
wire \my_processor|Alu|ShiftRight0~75_combout ;
wire \my_processor|dmem_mux_32|out[17]~122_combout ;
wire \my_processor|dmem_mux_32|out[17]~125_combout ;
wire \my_processor|dmem_mux_32|out[17]~126_combout ;
wire \my_regfile|registers[15][17]~q ;
wire \my_regfile|Mux14~17_combout ;
wire \my_regfile|Mux14~18_combout ;
wire \my_regfile|Mux14~10_combout ;
wire \my_regfile|Mux14~11_combout ;
wire \my_regfile|Mux14~14_combout ;
wire \my_regfile|Mux14~15_combout ;
wire \my_regfile|Mux14~12_combout ;
wire \my_regfile|Mux14~13_combout ;
wire \my_regfile|Mux14~16_combout ;
wire \my_regfile|Mux14~19_combout ;
wire \my_regfile|data_readRegA[17]~26_combout ;
wire \my_processor|Alu|ShiftLeft0~93_combout ;
wire \my_processor|Alu|ShiftLeft0~94_combout ;
wire \my_processor|Alu|ShiftLeft0~79_combout ;
wire \my_processor|Alu|ShiftLeft0~95_combout ;
wire \my_processor|dmem_mux_32|out[19]~133_combout ;
wire \my_processor|dmem_mux_32|out[19]~134_combout ;
wire \my_processor|dmem_mux_32|out[19]~137_combout ;
wire \my_processor|Alu|Add0~84_combout ;
wire \my_regfile|Mux12~0_combout ;
wire \my_regfile|Mux12~1_combout ;
wire \my_regfile|Mux12~2_combout ;
wire \my_regfile|Mux12~3_combout ;
wire \my_regfile|Mux12~4_combout ;
wire \my_regfile|Mux12~5_combout ;
wire \my_regfile|Mux12~6_combout ;
wire \my_regfile|Mux12~7_combout ;
wire \my_regfile|Mux12~8_combout ;
wire \my_regfile|Mux12~9_combout ;
wire \my_regfile|Mux12~20_combout ;
wire \my_processor|Alu|Add0~83_combout ;
wire \my_processor|Alu|Add0~82 ;
wire \my_processor|Alu|Add0~85_combout ;
wire \my_processor|dmem_mux_32|out[19]~138_combout ;
wire \my_regfile|registers[6][19]~q ;
wire \my_regfile|Mux12~10_combout ;
wire \my_regfile|Mux12~11_combout ;
wire \my_regfile|Mux12~17_combout ;
wire \my_regfile|Mux12~18_combout ;
wire \my_regfile|Mux12~14_combout ;
wire \my_regfile|Mux12~15_combout ;
wire \my_regfile|Mux12~12_combout ;
wire \my_regfile|Mux12~13_combout ;
wire \my_regfile|Mux12~16_combout ;
wire \my_regfile|Mux12~19_combout ;
wire \my_regfile|data_readRegA[19]~27_combout ;
wire \my_processor|Alu|ShiftRight0~50_combout ;
wire \my_processor|Alu|ShiftRight0~51_combout ;
wire \my_processor|Alu|ShiftRight0~48_combout ;
wire \my_processor|Alu|ShiftRight0~49_combout ;
wire \my_processor|Alu|ShiftRight0~52_combout ;
wire \my_processor|Alu|ShiftRight0~47_combout ;
wire \my_processor|Alu|ShiftRight0~53_combout ;
wire \my_processor|dmem_mux_32|out[16]~115_combout ;
wire \my_processor|dmem_mux_32|out[16]~119_combout ;
wire \my_processor|Alu|Add0~73_combout ;
wire \my_processor|dmem_mux_32|out[16]~120_combout ;
wire \my_regfile|registers[9][16]~q ;
wire \my_regfile|Mux15~10_combout ;
wire \my_regfile|Mux15~11_combout ;
wire \my_regfile|Mux15~17_combout ;
wire \my_regfile|Mux15~18_combout ;
wire \my_regfile|Mux15~12_combout ;
wire \my_regfile|Mux15~13_combout ;
wire \my_regfile|Mux15~14_combout ;
wire \my_regfile|Mux15~15_combout ;
wire \my_regfile|Mux15~16_combout ;
wire \my_regfile|Mux15~19_combout ;
wire \my_regfile|data_readRegA[16]~25_combout ;
wire \my_processor|Alu|ShiftLeft0~84_combout ;
wire \my_processor|Alu|ShiftLeft0~85_combout ;
wire \my_processor|Alu|ShiftLeft0~98_combout ;
wire \my_processor|dmem_mux_32|out[20]~139_combout ;
wire \my_processor|dmem_mux_32|out[20]~140_combout ;
wire \my_processor|dmem_mux_32|out[20]~143_combout ;
wire \my_regfile|Mux11~20_combout ;
wire \my_processor|Alu|Add0~87_combout ;
wire \my_processor|Alu|Add0~86 ;
wire \my_processor|Alu|Add0~89_combout ;
wire \my_processor|dmem_mux_32|out[20]~144_combout ;
wire \my_regfile|registers[11][20]~q ;
wire \my_processor|Sign_extention_mux_32|out[20]~456_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~457_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~463_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~464_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~458_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~459_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~460_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~461_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~462_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~465_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~446_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~447_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~448_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~449_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~450_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~451_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~452_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~453_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~454_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~455_combout ;
wire \my_processor|Sign_extention_mux_32|out[20]~466_combout ;
wire \my_processor|dmem_mux_32|out[20]~141_combout ;
wire \my_processor|Alu|Add0~88_combout ;
wire \my_processor|Alu|Add0~90 ;
wire \my_processor|Alu|Add0~93_combout ;
wire \my_processor|dmem_mux_32|out[21]~148_combout ;
wire \my_processor|Alu|ShiftRight0~118_combout ;
wire \my_processor|Alu|ShiftRight0~117_combout ;
wire \my_processor|Alu|ShiftRight0~119_combout ;
wire \my_processor|Alu|ShiftLeft0~34_combout ;
wire \my_processor|Alu|ShiftLeft0~35_combout ;
wire \my_processor|dmem_mux_32|out[21]~145_combout ;
wire \my_processor|dmem_mux_32|out[21]~146_combout ;
wire \my_processor|dmem_mux_32|out[21]~149_combout ;
wire \my_processor|dmem_mux_32|out[21]~150_combout ;
wire \my_regfile|registers[4][21]~q ;
wire \my_processor|Sign_extention_mux_32|out[21]~477_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~478_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~484_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~485_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~481_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~482_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~479_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~480_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~483_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~486_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~467_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~468_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~474_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~475_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~469_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~470_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~471_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~472_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~473_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~476_combout ;
wire \my_processor|Sign_extention_mux_32|out[21]~487_combout ;
wire \my_processor|dmem_mux_32|out[21]~147_combout ;
wire \my_processor|Alu|Add0~92_combout ;
wire \my_processor|Alu|Add0~94 ;
wire \my_processor|Alu|Add0~97_combout ;
wire \my_processor|dmem_mux_32|out[22]~151_combout ;
wire \my_processor|Alu|ShiftLeft0~38_combout ;
wire \my_processor|Alu|ShiftRight0~121_combout ;
wire \my_processor|Alu|ShiftRight0~122_combout ;
wire \my_processor|Alu|ShiftRight0~123_combout ;
wire \my_processor|dmem_mux_32|out[22]~152_combout ;
wire \my_processor|dmem_mux_32|out[22]~153_combout ;
wire \my_processor|dmem_mux_32|out[22]~154_combout ;
wire \my_processor|dmem_mux_32|out[22]~155_combout ;
wire \my_processor|dmem_mux_32|out[22]~156_combout ;
wire \my_regfile|registers[29][22]~feeder_combout ;
wire \my_regfile|registers[29][22]~q ;
wire \my_regfile|Mux9~0_combout ;
wire \my_regfile|Mux9~1_combout ;
wire \my_regfile|Mux9~7_combout ;
wire \my_regfile|Mux9~8_combout ;
wire \my_regfile|Mux9~2_combout ;
wire \my_regfile|Mux9~3_combout ;
wire \my_regfile|Mux9~4_combout ;
wire \my_regfile|Mux9~5_combout ;
wire \my_regfile|Mux9~6_combout ;
wire \my_regfile|Mux9~9_combout ;
wire \my_regfile|Mux9~10_combout ;
wire \my_regfile|Mux9~11_combout ;
wire \my_regfile|Mux9~17_combout ;
wire \my_regfile|Mux9~18_combout ;
wire \my_regfile|Mux9~14_combout ;
wire \my_regfile|Mux9~15_combout ;
wire \my_regfile|Mux9~12_combout ;
wire \my_regfile|Mux9~13_combout ;
wire \my_regfile|Mux9~16_combout ;
wire \my_regfile|Mux9~19_combout ;
wire \my_regfile|Mux9~20_combout ;
wire \my_processor|Alu|Add0~95_combout ;
wire \my_processor|Alu|Add0~98 ;
wire \my_processor|Alu|Add0~101_combout ;
wire \my_processor|dmem_mux_32|out[23]~160_combout ;
wire \my_processor|Alu|ShiftLeft0~80_combout ;
wire \my_processor|Alu|ShiftLeft0~43_combout ;
wire \my_processor|Alu|ShiftLeft0~44_combout ;
wire \my_processor|Alu|ShiftLeft0~107_combout ;
wire \my_processor|dmem_mux_32|out[23]~157_combout ;
wire \my_processor|Alu|ShiftRight0~125_combout ;
wire \my_processor|Alu|ShiftRight0~126_combout ;
wire \my_processor|dmem_mux_32|out[23]~158_combout ;
wire \my_processor|dmem_mux_32|out[23]~161_combout ;
wire \my_processor|dmem_mux_32|out[23]~162_combout ;
wire \my_regfile|registers[23][23]~q ;
wire \my_regfile|Mux8~7_combout ;
wire \my_regfile|Mux8~8_combout ;
wire \my_regfile|Mux8~2_combout ;
wire \my_regfile|Mux8~3_combout ;
wire \my_regfile|Mux8~4_combout ;
wire \my_regfile|Mux8~5_combout ;
wire \my_regfile|Mux8~6_combout ;
wire \my_regfile|Mux8~0_combout ;
wire \my_regfile|Mux8~1_combout ;
wire \my_regfile|Mux8~9_combout ;
wire \my_regfile|data_readRegA[23]~24_combout ;
wire \my_processor|Alu|ShiftRight0~100_combout ;
wire \my_processor|Alu|ShiftRight0~142_combout ;
wire \my_processor|Alu|ShiftRight0~101_combout ;
wire \my_processor|Alu|ShiftRight0~102_combout ;
wire \my_processor|Alu|ShiftRight0~103_combout ;
wire \my_processor|Alu|ShiftRight0~104_combout ;
wire \my_processor|Alu|ShiftRight0~99_combout ;
wire \my_processor|Alu|ShiftRight0~105_combout ;
wire \my_processor|Alu|ShiftRight0~56_combout ;
wire \my_processor|Alu|ShiftRight0~54_combout ;
wire \my_processor|Alu|ShiftRight0~88_combout ;
wire \my_processor|Alu|ShiftRight0~106_combout ;
wire \my_processor|dmem_mux_32|out[3]~40_combout ;
wire \my_processor|Alu|ShiftRight0~107_combout ;
wire \my_processor|Alu|ShiftRight0~108_combout ;
wire \my_processor|Alu|ShiftRight0~94_combout ;
wire \my_processor|Alu|ShiftRight0~35_combout ;
wire \my_processor|Alu|ShiftRight0~109_combout ;
wire \my_processor|Alu|ShiftRight0~110_combout ;
wire \my_processor|dmem_mux_32|out[3]~41_combout ;
wire \my_processor|dmem_mux_32|out[3]~43_combout ;
wire \my_processor|dmem_mux_32|out[3]~44_combout ;
wire \my_processor|dmem_mux_32|out[3]~45_combout ;
wire \my_regfile|registers[6][3]~q ;
wire \my_regfile|Mux28~10_combout ;
wire \my_regfile|Mux28~11_combout ;
wire \my_regfile|Mux28~14_combout ;
wire \my_regfile|Mux28~15_combout ;
wire \my_regfile|Mux28~12_combout ;
wire \my_regfile|Mux28~13_combout ;
wire \my_regfile|Mux28~16_combout ;
wire \my_regfile|Mux28~17_combout ;
wire \my_regfile|Mux28~18_combout ;
wire \my_regfile|Mux28~19_combout ;
wire \my_regfile|data_readRegA[3]~5_combout ;
wire \my_processor|Alu|ShiftLeft0~25_combout ;
wire \my_processor|Alu|ShiftLeft0~40_combout ;
wire \my_processor|Alu|ShiftLeft0~81_combout ;
wire \my_processor|Alu|ShiftLeft0~82_combout ;
wire \my_processor|Alu|ShiftLeft0~125_combout ;
wire \my_processor|Alu|ShiftLeft0~126_combout ;
wire \my_processor|Alu|ShiftLeft0~127_combout ;
wire \my_processor|Alu|ShiftLeft0~128_combout ;
wire \my_processor|Alu|ShiftLeft0~129_combout ;
wire \my_processor|Alu|Selector0~0_combout ;
wire \my_processor|Alu|Selector0~1_combout ;
wire \my_processor|Alu|Add0~131_combout ;
wire \my_processor|Alu|Add0~132_combout ;
wire \my_processor|Alu|Add0~130 ;
wire \my_processor|Alu|Add0~133_combout ;
wire \my_processor|dmem_mux_32|out[31]~204_combout ;
wire \my_regfile|registers[9][31]~q ;
wire \my_regfile|Mux0~10_combout ;
wire \my_regfile|Mux0~11_combout ;
wire \my_regfile|Mux0~17_combout ;
wire \my_regfile|Mux0~18_combout ;
wire \my_regfile|Mux0~14_combout ;
wire \my_regfile|Mux0~15_combout ;
wire \my_regfile|Mux0~12_combout ;
wire \my_regfile|Mux0~13_combout ;
wire \my_regfile|Mux0~16_combout ;
wire \my_regfile|Mux0~19_combout ;
wire \my_regfile|Mux0~7_combout ;
wire \my_regfile|Mux0~8_combout ;
wire \my_regfile|Mux0~0_combout ;
wire \my_regfile|Mux0~1_combout ;
wire \my_regfile|Mux0~4_combout ;
wire \my_regfile|Mux0~5_combout ;
wire \my_regfile|Mux0~2_combout ;
wire \my_regfile|Mux0~3_combout ;
wire \my_regfile|Mux0~6_combout ;
wire \my_regfile|Mux0~9_combout ;
wire \my_regfile|data_readRegA[31]~17_combout ;
wire \my_processor|Alu|ShiftRight0~112_combout ;
wire \my_processor|Alu|ShiftRight0~113_combout ;
wire \my_processor|Alu|ShiftRight0~114_combout ;
wire \my_processor|Alu|ShiftRight0~34_combout ;
wire \my_processor|Alu|ShiftRight0~36_combout ;
wire \my_processor|Alu|ShiftRight0~111_combout ;
wire \my_processor|dmem_mux_32|out[4]~49_combout ;
wire \my_processor|dmem_mux_32|out[4]~52_combout ;
wire \my_processor|Alu|Add0~22_combout ;
wire \my_processor|Alu|Add0~21 ;
wire \my_processor|Alu|Add0~24_combout ;
wire \my_processor|dmem_mux_32|out[4]~53_combout ;
wire \my_regfile|registers[31][4]~q ;
wire \my_processor|Sign_extention_mux_32|out[4]~104_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~105_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~101_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~102_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~99_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~100_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~103_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~97_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~98_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~106_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~114_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~115_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~107_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~108_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~109_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~110_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~111_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~112_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~113_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~116_combout ;
wire \my_processor|Sign_extention_mux_32|out[4]~117_combout ;
wire \my_processor|Alu|Add0~23_combout ;
wire \my_processor|Alu|Add0~25 ;
wire \my_processor|Alu|Add0~28_combout ;
wire \my_processor|Sign_extention_mux_32|out[5]~141_combout ;
wire \my_processor|dmem_mux_32|out[5]~56_combout ;
wire \my_processor|Alu|ShiftRight0~60_combout ;
wire \my_processor|Alu|ShiftRight0~61_combout ;
wire \my_processor|Alu|ShiftRight0~58_combout ;
wire \my_processor|Alu|ShiftRight0~59_combout ;
wire \my_processor|Alu|ShiftRight0~115_combout ;
wire \my_processor|Alu|ShiftRight0~55_combout ;
wire \my_processor|Alu|ShiftRight0~57_combout ;
wire \my_processor|dmem_mux_32|out[5]~54_combout ;
wire \my_processor|dmem_mux_32|out[5]~55_combout ;
wire \my_processor|dmem_mux_32|out[5]~57_combout ;
wire \my_processor|dmem_mux_32|out[5]~58_combout ;
wire \my_regfile|registers[21][5]~q ;
wire \my_regfile|Mux26~0_combout ;
wire \my_regfile|Mux26~1_combout ;
wire \my_regfile|Mux26~4_combout ;
wire \my_regfile|Mux26~5_combout ;
wire \my_regfile|Mux26~2_combout ;
wire \my_regfile|Mux26~3_combout ;
wire \my_regfile|Mux26~6_combout ;
wire \my_regfile|Mux26~7_combout ;
wire \my_regfile|Mux26~8_combout ;
wire \my_regfile|Mux26~9_combout ;
wire \my_regfile|Mux26~17_combout ;
wire \my_regfile|Mux26~18_combout ;
wire \my_regfile|Mux26~10_combout ;
wire \my_regfile|Mux26~11_combout ;
wire \my_regfile|Mux26~12_combout ;
wire \my_regfile|Mux26~13_combout ;
wire \my_regfile|Mux26~14_combout ;
wire \my_regfile|Mux26~15_combout ;
wire \my_regfile|Mux26~16_combout ;
wire \my_regfile|Mux26~19_combout ;
wire \my_regfile|data_readRegA[5]~10_combout ;
wire \my_processor|Alu|Add0~26_combout ;
wire \my_processor|Alu|Add0~29 ;
wire \my_processor|Alu|Add0~32_combout ;
wire \my_processor|Sign_extention_mux_32|out[6]~164_combout ;
wire \my_processor|dmem_mux_32|out[6]~61_combout ;
wire \my_processor|Alu|ShiftRight0~87_combout ;
wire \my_processor|Alu|ShiftRight0~89_combout ;
wire \my_processor|Alu|ShiftRight0~95_combout ;
wire \my_processor|dmem_mux_32|out[6]~59_combout ;
wire \my_processor|Alu|ShiftRight0~120_combout ;
wire \my_processor|dmem_mux_32|out[6]~60_combout ;
wire \my_processor|dmem_mux_32|out[6]~62_combout ;
wire \my_processor|dmem_mux_32|out[6]~63_combout ;
wire \my_regfile|registers[27][6]~q ;
wire \my_regfile|Mux25~7_combout ;
wire \my_regfile|Mux25~8_combout ;
wire \my_regfile|Mux25~2_combout ;
wire \my_regfile|Mux25~3_combout ;
wire \my_regfile|Mux25~4_combout ;
wire \my_regfile|Mux25~5_combout ;
wire \my_regfile|Mux25~6_combout ;
wire \my_regfile|Mux25~0_combout ;
wire \my_regfile|Mux25~1_combout ;
wire \my_regfile|Mux25~9_combout ;
wire \my_regfile|Mux25~10_combout ;
wire \my_regfile|Mux25~11_combout ;
wire \my_regfile|Mux25~17_combout ;
wire \my_regfile|Mux25~18_combout ;
wire \my_regfile|Mux25~14_combout ;
wire \my_regfile|Mux25~15_combout ;
wire \my_regfile|Mux25~12_combout ;
wire \my_regfile|Mux25~13_combout ;
wire \my_regfile|Mux25~16_combout ;
wire \my_regfile|Mux25~19_combout ;
wire \my_regfile|data_readRegA[6]~9_combout ;
wire \my_processor|Alu|Add0~30_combout ;
wire \my_processor|Alu|Add0~33 ;
wire \my_processor|Alu|Add0~37_combout ;
wire \my_processor|Sign_extention_mux_32|out[7]~187_combout ;
wire \my_processor|dmem_mux_32|out[7]~66_combout ;
wire \my_processor|Alu|ShiftRight0~124_combout ;
wire \my_processor|dmem_mux_32|out[7]~64_combout ;
wire \my_processor|dmem_mux_32|out[7]~65_combout ;
wire \my_processor|dmem_mux_32|out[7]~67_combout ;
wire \my_processor|dmem_mux_32|out[7]~68_combout ;
wire \my_regfile|registers[23][7]~q ;
wire \my_regfile|Mux24~7_combout ;
wire \my_regfile|Mux24~8_combout ;
wire \my_regfile|Mux24~0_combout ;
wire \my_regfile|Mux24~1_combout ;
wire \my_regfile|Mux24~4_combout ;
wire \my_regfile|Mux24~5_combout ;
wire \my_regfile|Mux24~2_combout ;
wire \my_regfile|Mux24~3_combout ;
wire \my_regfile|Mux24~6_combout ;
wire \my_regfile|Mux24~9_combout ;
wire \my_regfile|Mux24~17_combout ;
wire \my_regfile|Mux24~18_combout ;
wire \my_regfile|Mux24~10_combout ;
wire \my_regfile|Mux24~11_combout ;
wire \my_regfile|Mux24~14_combout ;
wire \my_regfile|Mux24~15_combout ;
wire \my_regfile|Mux24~12_combout ;
wire \my_regfile|Mux24~13_combout ;
wire \my_regfile|Mux24~16_combout ;
wire \my_regfile|Mux24~19_combout ;
wire \my_regfile|data_readRegA[7]~8_combout ;
wire \my_processor|Alu|Add0~34_combout ;
wire \my_processor|Alu|Add0~38 ;
wire \my_processor|Alu|Add0~41_combout ;
wire \my_processor|Alu|ShiftRight0~40_combout ;
wire \my_processor|dmem_mux_32|out[1]~13_combout ;
wire \my_processor|dmem_mux_32|out[1]~12_combout ;
wire \my_processor|dmem_mux_32|out[8]~69_combout ;
wire \my_processor|dmem_mux_32|out[8]~70_combout ;
wire \my_processor|dmem_mux_32|out[8]~72_combout ;
wire \my_processor|dmem_mux_32|out[8]~73_combout ;
wire \my_regfile|registers[31][8]~feeder_combout ;
wire \my_regfile|registers[31][8]~q ;
wire \my_regfile|Mux23~7_combout ;
wire \my_regfile|Mux23~8_combout ;
wire \my_regfile|Mux23~0_combout ;
wire \my_regfile|Mux23~1_combout ;
wire \my_regfile|Mux23~2_combout ;
wire \my_regfile|Mux23~3_combout ;
wire \my_regfile|Mux23~4_combout ;
wire \my_regfile|Mux23~5_combout ;
wire \my_regfile|Mux23~6_combout ;
wire \my_regfile|Mux23~9_combout ;
wire \my_regfile|Mux23~10_combout ;
wire \my_regfile|Mux23~11_combout ;
wire \my_regfile|Mux23~17_combout ;
wire \my_regfile|Mux23~18_combout ;
wire \my_regfile|Mux23~12_combout ;
wire \my_regfile|Mux23~13_combout ;
wire \my_regfile|Mux23~14_combout ;
wire \my_regfile|Mux23~15_combout ;
wire \my_regfile|Mux23~16_combout ;
wire \my_regfile|Mux23~19_combout ;
wire \my_regfile|data_readRegA[8]~15_combout ;
wire \my_processor|Alu|Add0~39_combout ;
wire \my_processor|Alu|Add0~42 ;
wire \my_processor|Alu|Add0~45_combout ;
wire \my_processor|Alu|ShiftRight0~62_combout ;
wire \my_processor|dmem_mux_32|out[9]~76_combout ;
wire \my_processor|dmem_mux_32|out[9]~77_combout ;
wire \my_processor|dmem_mux_32|out[9]~78_combout ;
wire \my_processor|dmem_mux_32|out[9]~79_combout ;
wire \my_regfile|registers[24][9]~feeder_combout ;
wire \my_regfile|registers[24][9]~q ;
wire \my_processor|Sign_extention_mux_32|out[9]~214_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~215_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~212_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~213_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~216_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~217_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~218_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~210_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~211_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~219_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~220_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~221_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~227_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~228_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~224_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~225_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~222_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~223_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~226_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~229_combout ;
wire \my_processor|Sign_extention_mux_32|out[9]~230_combout ;
wire \my_processor|dmem_mux_32|out[9]~74_combout ;
wire \my_processor|Alu|Add0~44_combout ;
wire \my_processor|Alu|Add0~46 ;
wire \my_processor|Alu|Add0~49_combout ;
wire \my_processor|dmem_mux_32|out[10]~80_combout ;
wire \my_processor|dmem_mux_32|out[10]~81_combout ;
wire \my_processor|dmem_mux_32|out[10]~83_combout ;
wire \my_processor|dmem_mux_32|out[10]~84_combout ;
wire \my_regfile|registers[27][10]~q ;
wire \my_regfile|Mux21~7_combout ;
wire \my_regfile|Mux21~8_combout ;
wire \my_regfile|Mux21~0_combout ;
wire \my_regfile|Mux21~1_combout ;
wire \my_regfile|Mux21~2_combout ;
wire \my_regfile|Mux21~3_combout ;
wire \my_regfile|Mux21~4_combout ;
wire \my_regfile|Mux21~5_combout ;
wire \my_regfile|Mux21~6_combout ;
wire \my_regfile|Mux21~9_combout ;
wire \my_regfile|Mux21~17_combout ;
wire \my_regfile|Mux21~18_combout ;
wire \my_regfile|Mux21~10_combout ;
wire \my_regfile|Mux21~11_combout ;
wire \my_regfile|Mux21~12_combout ;
wire \my_regfile|Mux21~13_combout ;
wire \my_regfile|Mux21~14_combout ;
wire \my_regfile|Mux21~15_combout ;
wire \my_regfile|Mux21~16_combout ;
wire \my_regfile|Mux21~19_combout ;
wire \my_regfile|data_readRegA[10]~14_combout ;
wire \my_processor|Alu|Add0~47_combout ;
wire \my_processor|Alu|Add0~50 ;
wire \my_processor|Alu|Add0~53_combout ;
wire \my_processor|dmem_mux_32|out[11]~86_combout ;
wire \my_processor|dmem_mux_32|out[11]~87_combout ;
wire \my_processor|dmem_mux_32|out[11]~88_combout ;
wire \my_processor|dmem_mux_32|out[11]~89_combout ;
wire \my_regfile|registers[13][11]~q ;
wire \my_regfile|Mux20~17_combout ;
wire \my_regfile|Mux20~18_combout ;
wire \my_regfile|Mux20~10_combout ;
wire \my_regfile|Mux20~11_combout ;
wire \my_regfile|Mux20~12_combout ;
wire \my_regfile|Mux20~13_combout ;
wire \my_regfile|Mux20~14_combout ;
wire \my_regfile|Mux20~15_combout ;
wire \my_regfile|Mux20~16_combout ;
wire \my_regfile|Mux20~19_combout ;
wire \my_regfile|Mux20~7_combout ;
wire \my_regfile|Mux20~8_combout ;
wire \my_regfile|Mux20~0_combout ;
wire \my_regfile|Mux20~1_combout ;
wire \my_regfile|Mux20~2_combout ;
wire \my_regfile|Mux20~3_combout ;
wire \my_regfile|Mux20~4_combout ;
wire \my_regfile|Mux20~5_combout ;
wire \my_regfile|Mux20~6_combout ;
wire \my_regfile|Mux20~9_combout ;
wire \my_regfile|Mux20~20_combout ;
wire \my_processor|Alu|Add0~51_combout ;
wire \my_processor|Alu|Add0~54 ;
wire \my_processor|Alu|Add0~57_combout ;
wire \my_processor|dmem_mux_32|out[12]~90_combout ;
wire \my_processor|dmem_mux_32|out[12]~91_combout ;
wire \my_processor|dmem_mux_32|out[12]~93_combout ;
wire \my_processor|dmem_mux_32|out[12]~94_combout ;
wire \my_regfile|registers[14][12]~q ;
wire \my_processor|Sign_extention_mux_32|out[12]~292_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~293_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~285_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~286_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~289_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~290_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~287_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~288_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~291_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~294_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~282_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~283_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~275_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~276_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~277_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~278_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~279_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~280_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~281_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~284_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~295_combout ;
wire \my_processor|Sign_extention_mux_32|out[12]~296_combout ;
wire \my_processor|Alu|Add0~56_combout ;
wire \my_processor|Alu|Add0~58 ;
wire \my_processor|Alu|Add0~61_combout ;
wire \my_processor|dmem_mux_32|out[13]~97_combout ;
wire \my_processor|dmem_mux_32|out[13]~98_combout ;
wire \my_processor|dmem_mux_32|out[13]~99_combout ;
wire \my_processor|dmem_mux_32|out[13]~100_combout ;
wire \my_regfile|registers[13][13]~q ;
wire \my_regfile|Mux18~17_combout ;
wire \my_regfile|Mux18~18_combout ;
wire \my_regfile|Mux18~10_combout ;
wire \my_regfile|Mux18~11_combout ;
wire \my_regfile|Mux18~14_combout ;
wire \my_regfile|Mux18~15_combout ;
wire \my_regfile|Mux18~12_combout ;
wire \my_regfile|Mux18~13_combout ;
wire \my_regfile|Mux18~16_combout ;
wire \my_regfile|Mux18~19_combout ;
wire \my_regfile|Mux18~20_combout ;
wire \my_processor|Alu|Add0~59_combout ;
wire \my_processor|Alu|Add0~62 ;
wire \my_processor|Alu|Add0~65_combout ;
wire \my_processor|dmem_mux_32|out[14]~103_combout ;
wire \my_processor|Alu|ShiftRight0~131_combout ;
wire \my_processor|dmem_mux_32|out[14]~101_combout ;
wire \my_processor|dmem_mux_32|out[14]~102_combout ;
wire \my_processor|dmem_mux_32|out[14]~104_combout ;
wire \my_processor|dmem_mux_32|out[14]~105_combout ;
wire \my_regfile|registers[14][14]~q ;
wire \my_processor|Sign_extention_mux_32|out[14]~335_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~336_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~328_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~329_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~330_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~331_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~332_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~333_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~334_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~337_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~325_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~326_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~318_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~319_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~322_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~323_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~320_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~321_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~324_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~327_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~338_combout ;
wire \my_processor|Sign_extention_mux_32|out[14]~339_combout ;
wire \my_processor|Alu|Add0~64_combout ;
wire \my_processor|Alu|Add0~66 ;
wire \my_processor|Alu|Add0~69_combout ;
wire \my_processor|dmem_mux_32|out[15]~108_combout ;
wire \my_processor|dmem_mux_32|out[15]~109_combout ;
wire \my_processor|dmem_mux_32|out[15]~110_combout ;
wire \my_processor|dmem_mux_32|out[15]~111_combout ;
wire \my_regfile|registers[13][15]~q ;
wire \my_regfile|Mux16~17_combout ;
wire \my_regfile|Mux16~18_combout ;
wire \my_regfile|Mux16~10_combout ;
wire \my_regfile|Mux16~11_combout ;
wire \my_regfile|Mux16~12_combout ;
wire \my_regfile|Mux16~13_combout ;
wire \my_regfile|Mux16~14_combout ;
wire \my_regfile|Mux16~15_combout ;
wire \my_regfile|Mux16~16_combout ;
wire \my_regfile|Mux16~19_combout ;
wire \my_regfile|Mux16~20_combout ;
wire \my_processor|Alu|ShiftRight0~92_combout ;
wire \my_processor|Alu|ShiftRight0~91_combout ;
wire \my_processor|Alu|ShiftRight0~93_combout ;
wire \my_processor|Alu|ShiftRight0~96_combout ;
wire \my_processor|Alu|ShiftRight0~30_combout ;
wire \my_processor|dmem_mux_32|out[2]~29_combout ;
wire \my_processor|dmem_mux_32|out[2]~30_combout ;
wire \my_processor|Alu|inner_result~11_combout ;
wire \my_processor|dmem_mux_32|out[2]~34_combout ;
wire \my_processor|dmem_mux_32|out[2]~35_combout ;
wire \my_processor|dmem_mux_32|out[2]~37_combout ;
wire \my_processor|dmem_mux_32|out[2]~39_combout ;
wire \my_regfile|registers[15][2]~q ;
wire \my_regfile|Mux29~17_combout ;
wire \my_regfile|Mux29~18_combout ;
wire \my_regfile|Mux29~10_combout ;
wire \my_regfile|Mux29~11_combout ;
wire \my_regfile|Mux29~12_combout ;
wire \my_regfile|Mux29~13_combout ;
wire \my_regfile|Mux29~14_combout ;
wire \my_regfile|Mux29~15_combout ;
wire \my_regfile|Mux29~16_combout ;
wire \my_regfile|Mux29~19_combout ;
wire \my_regfile|Mux29~7_combout ;
wire \my_regfile|Mux29~8_combout ;
wire \my_regfile|Mux29~0_combout ;
wire \my_regfile|Mux29~1_combout ;
wire \my_regfile|Mux29~4_combout ;
wire \my_regfile|Mux29~5_combout ;
wire \my_regfile|Mux29~2_combout ;
wire \my_regfile|Mux29~3_combout ;
wire \my_regfile|Mux29~6_combout ;
wire \my_regfile|Mux29~9_combout ;
wire \my_regfile|data_readRegA[2]~6_combout ;
wire \my_processor|dmem_mux_32|out[1]~21_combout ;
wire \my_processor|dmem_mux_32|out[1]~22_combout ;
wire \my_processor|dmem_mux_32|out[1]~23_combout ;
wire \my_processor|dmem_mux_32|out[1]~24_combout ;
wire \my_processor|dmem_mux_32|out[1]~26_combout ;
wire \my_processor|dmem_mux_32|out[1]~27_combout ;
wire \my_regfile|registers[29][1]~q ;
wire \my_regfile|Mux30~0_combout ;
wire \my_regfile|Mux30~1_combout ;
wire \my_regfile|Mux30~7_combout ;
wire \my_regfile|Mux30~8_combout ;
wire \my_regfile|Mux30~2_combout ;
wire \my_regfile|Mux30~3_combout ;
wire \my_regfile|Mux30~4_combout ;
wire \my_regfile|Mux30~5_combout ;
wire \my_regfile|Mux30~6_combout ;
wire \my_regfile|Mux30~9_combout ;
wire \my_regfile|data_readRegA[1]~4_combout ;
wire \my_processor|dmem_mux_32|out[0]~8_combout ;
wire \my_processor|dmem_mux_32|out[0]~9_combout ;
wire \my_processor|dmem_mux_32|out[0]~14_combout ;
wire \my_processor|dmem_mux_32|out[0]~15_combout ;
wire \my_processor|dmem_mux_32|out[0]~19_combout ;
wire \my_processor|dmem_mux_32|out[0]~20_combout ;
wire \my_regfile|registers[20][0]~feeder_combout ;
wire \my_regfile|registers[20][0]~q ;
wire \my_regfile|Mux31~4_combout ;
wire \my_regfile|Mux31~5_combout ;
wire \my_regfile|Mux31~2_combout ;
wire \my_regfile|Mux31~3_combout ;
wire \my_regfile|Mux31~6_combout ;
wire \my_regfile|Mux31~0_combout ;
wire \my_regfile|Mux31~1_combout ;
wire \my_regfile|Mux31~7_combout ;
wire \my_regfile|Mux31~8_combout ;
wire \my_regfile|Mux31~9_combout ;
wire \my_regfile|Mux31~20_combout ;
wire \my_regfile|Mux30~20_combout ;
wire \my_regfile|Mux29~20_combout ;
wire \my_regfile|Mux27~20_combout ;
wire \my_regfile|Mux26~20_combout ;
wire \my_regfile|Mux25~20_combout ;
wire \my_regfile|Mux24~20_combout ;
wire \my_regfile|Mux23~20_combout ;
wire \my_regfile|Mux21~20_combout ;
wire \my_regfile|Mux19~20_combout ;
wire \my_regfile|Mux17~20_combout ;
wire \my_regfile|Mux3~20_combout ;
wire \my_regfile|Mux0~20_combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [11:0] \my_processor|Pc_counter|pc ;
wire [4:0] \my_processor|Control|ALUop ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \operandA_test[0]~output (
	.i(\my_regfile|Mux31~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[0]~output .bus_hold = "false";
defparam \operandA_test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \operandA_test[1]~output (
	.i(\my_regfile|Mux30~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[1]~output .bus_hold = "false";
defparam \operandA_test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \operandA_test[2]~output (
	.i(\my_regfile|Mux29~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[2]~output .bus_hold = "false";
defparam \operandA_test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \operandA_test[3]~output (
	.i(\my_regfile|Mux28~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[3]~output .bus_hold = "false";
defparam \operandA_test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \operandA_test[4]~output (
	.i(\my_regfile|Mux27~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[4]~output .bus_hold = "false";
defparam \operandA_test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \operandA_test[5]~output (
	.i(\my_regfile|Mux26~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[5]~output .bus_hold = "false";
defparam \operandA_test[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \operandA_test[6]~output (
	.i(\my_regfile|Mux25~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[6]~output .bus_hold = "false";
defparam \operandA_test[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \operandA_test[7]~output (
	.i(\my_regfile|Mux24~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[7]~output .bus_hold = "false";
defparam \operandA_test[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \operandA_test[8]~output (
	.i(\my_regfile|Mux23~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[8]~output .bus_hold = "false";
defparam \operandA_test[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \operandA_test[9]~output (
	.i(\my_regfile|Mux22~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[9]~output .bus_hold = "false";
defparam \operandA_test[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \operandA_test[10]~output (
	.i(\my_regfile|Mux21~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[10]~output .bus_hold = "false";
defparam \operandA_test[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \operandA_test[11]~output (
	.i(\my_regfile|Mux20~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[11]~output .bus_hold = "false";
defparam \operandA_test[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \operandA_test[12]~output (
	.i(\my_regfile|Mux19~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[12]~output .bus_hold = "false";
defparam \operandA_test[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \operandA_test[13]~output (
	.i(\my_regfile|Mux18~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[13]~output .bus_hold = "false";
defparam \operandA_test[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \operandA_test[14]~output (
	.i(\my_regfile|Mux17~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[14]~output .bus_hold = "false";
defparam \operandA_test[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \operandA_test[15]~output (
	.i(\my_regfile|Mux16~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[15]~output .bus_hold = "false";
defparam \operandA_test[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \operandA_test[16]~output (
	.i(\my_regfile|Mux15~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[16]~output .bus_hold = "false";
defparam \operandA_test[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \operandA_test[17]~output (
	.i(\my_regfile|Mux14~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[17]~output .bus_hold = "false";
defparam \operandA_test[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \operandA_test[18]~output (
	.i(\my_regfile|Mux13~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[18]~output .bus_hold = "false";
defparam \operandA_test[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \operandA_test[19]~output (
	.i(\my_regfile|Mux12~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[19]~output .bus_hold = "false";
defparam \operandA_test[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \operandA_test[20]~output (
	.i(\my_regfile|Mux11~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[20]~output .bus_hold = "false";
defparam \operandA_test[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \operandA_test[21]~output (
	.i(\my_regfile|Mux10~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[21]~output .bus_hold = "false";
defparam \operandA_test[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \operandA_test[22]~output (
	.i(\my_regfile|Mux9~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[22]~output .bus_hold = "false";
defparam \operandA_test[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \operandA_test[23]~output (
	.i(\my_regfile|Mux8~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[23]~output .bus_hold = "false";
defparam \operandA_test[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \operandA_test[24]~output (
	.i(\my_regfile|Mux7~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[24]~output .bus_hold = "false";
defparam \operandA_test[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \operandA_test[25]~output (
	.i(\my_regfile|Mux6~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[25]~output .bus_hold = "false";
defparam \operandA_test[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \operandA_test[26]~output (
	.i(\my_regfile|Mux5~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[26]~output .bus_hold = "false";
defparam \operandA_test[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \operandA_test[27]~output (
	.i(\my_regfile|Mux4~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[27]~output .bus_hold = "false";
defparam \operandA_test[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \operandA_test[28]~output (
	.i(\my_regfile|Mux3~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[28]~output .bus_hold = "false";
defparam \operandA_test[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \operandA_test[29]~output (
	.i(\my_regfile|Mux2~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[29]~output .bus_hold = "false";
defparam \operandA_test[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \operandA_test[30]~output (
	.i(\my_regfile|Mux1~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[30]~output .bus_hold = "false";
defparam \operandA_test[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \operandA_test[31]~output (
	.i(\my_regfile|Mux0~20_combout ),
	.oe(\my_regfile|data_readRegA~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandA_test[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandA_test[31]~output .bus_hold = "false";
defparam \operandA_test[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \ctrl_readRegB_test[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(\my_processor|Control|Decoder1~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB_test[0]~output .bus_hold = "false";
defparam \ctrl_readRegB_test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \ctrl_readRegB_test[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(\my_processor|Control|Decoder1~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB_test[1]~output .bus_hold = "false";
defparam \ctrl_readRegB_test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \ctrl_readRegB_test[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(\my_processor|Control|Decoder1~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB_test[2]~output .bus_hold = "false";
defparam \ctrl_readRegB_test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \ctrl_readRegB_test[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(\my_processor|Control|Decoder1~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB_test[3]~output .bus_hold = "false";
defparam \ctrl_readRegB_test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \ctrl_readRegB_test[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(\my_processor|Control|Decoder1~3_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB_test[4]~output .bus_hold = "false";
defparam \ctrl_readRegB_test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \imem_clock~output (
	.i(!\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \dmem_clock~output (
	.i(!\frediv_1|out_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \processor_clock~output (
	.i(\frediv_2|out_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \regfile_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \data_writeReg_test[0]~output (
	.i(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[0]~output .bus_hold = "false";
defparam \data_writeReg_test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \data_writeReg_test[1]~output (
	.i(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[1]~output .bus_hold = "false";
defparam \data_writeReg_test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \data_writeReg_test[2]~output (
	.i(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[2]~output .bus_hold = "false";
defparam \data_writeReg_test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \data_writeReg_test[3]~output (
	.i(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[3]~output .bus_hold = "false";
defparam \data_writeReg_test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \data_writeReg_test[4]~output (
	.i(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[4]~output .bus_hold = "false";
defparam \data_writeReg_test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \data_writeReg_test[5]~output (
	.i(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[5]~output .bus_hold = "false";
defparam \data_writeReg_test[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \data_writeReg_test[6]~output (
	.i(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[6]~output .bus_hold = "false";
defparam \data_writeReg_test[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \data_writeReg_test[7]~output (
	.i(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[7]~output .bus_hold = "false";
defparam \data_writeReg_test[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \data_writeReg_test[8]~output (
	.i(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[8]~output .bus_hold = "false";
defparam \data_writeReg_test[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \data_writeReg_test[9]~output (
	.i(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[9]~output .bus_hold = "false";
defparam \data_writeReg_test[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \data_writeReg_test[10]~output (
	.i(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[10]~output .bus_hold = "false";
defparam \data_writeReg_test[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \data_writeReg_test[11]~output (
	.i(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[11]~output .bus_hold = "false";
defparam \data_writeReg_test[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \data_writeReg_test[12]~output (
	.i(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[12]~output .bus_hold = "false";
defparam \data_writeReg_test[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \data_writeReg_test[13]~output (
	.i(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[13]~output .bus_hold = "false";
defparam \data_writeReg_test[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \data_writeReg_test[14]~output (
	.i(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[14]~output .bus_hold = "false";
defparam \data_writeReg_test[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \data_writeReg_test[15]~output (
	.i(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[15]~output .bus_hold = "false";
defparam \data_writeReg_test[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \data_writeReg_test[16]~output (
	.i(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[16]~output .bus_hold = "false";
defparam \data_writeReg_test[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \data_writeReg_test[17]~output (
	.i(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[17]~output .bus_hold = "false";
defparam \data_writeReg_test[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \data_writeReg_test[18]~output (
	.i(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[18]~output .bus_hold = "false";
defparam \data_writeReg_test[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \data_writeReg_test[19]~output (
	.i(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[19]~output .bus_hold = "false";
defparam \data_writeReg_test[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \data_writeReg_test[20]~output (
	.i(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[20]~output .bus_hold = "false";
defparam \data_writeReg_test[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \data_writeReg_test[21]~output (
	.i(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[21]~output .bus_hold = "false";
defparam \data_writeReg_test[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \data_writeReg_test[22]~output (
	.i(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[22]~output .bus_hold = "false";
defparam \data_writeReg_test[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \data_writeReg_test[23]~output (
	.i(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[23]~output .bus_hold = "false";
defparam \data_writeReg_test[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \data_writeReg_test[24]~output (
	.i(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[24]~output .bus_hold = "false";
defparam \data_writeReg_test[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \data_writeReg_test[25]~output (
	.i(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[25]~output .bus_hold = "false";
defparam \data_writeReg_test[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \data_writeReg_test[26]~output (
	.i(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[26]~output .bus_hold = "false";
defparam \data_writeReg_test[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \data_writeReg_test[27]~output (
	.i(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[27]~output .bus_hold = "false";
defparam \data_writeReg_test[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \data_writeReg_test[28]~output (
	.i(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[28]~output .bus_hold = "false";
defparam \data_writeReg_test[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \data_writeReg_test[29]~output (
	.i(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[29]~output .bus_hold = "false";
defparam \data_writeReg_test[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \data_writeReg_test[30]~output (
	.i(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[30]~output .bus_hold = "false";
defparam \data_writeReg_test[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \data_writeReg_test[31]~output (
	.i(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg_test[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg_test[31]~output .bus_hold = "false";
defparam \data_writeReg_test[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \q_imem_test[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[0]~output .bus_hold = "false";
defparam \q_imem_test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \q_imem_test[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[1]~output .bus_hold = "false";
defparam \q_imem_test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \q_imem_test[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[2]~output .bus_hold = "false";
defparam \q_imem_test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \q_imem_test[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[3]~output .bus_hold = "false";
defparam \q_imem_test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \q_imem_test[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[4]~output .bus_hold = "false";
defparam \q_imem_test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \q_imem_test[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[5]~output .bus_hold = "false";
defparam \q_imem_test[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \q_imem_test[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[6]~output .bus_hold = "false";
defparam \q_imem_test[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \q_imem_test[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[7]~output .bus_hold = "false";
defparam \q_imem_test[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \q_imem_test[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[8]~output .bus_hold = "false";
defparam \q_imem_test[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \q_imem_test[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[9]~output .bus_hold = "false";
defparam \q_imem_test[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \q_imem_test[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[10]~output .bus_hold = "false";
defparam \q_imem_test[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \q_imem_test[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[11]~output .bus_hold = "false";
defparam \q_imem_test[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \q_imem_test[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[12]~output .bus_hold = "false";
defparam \q_imem_test[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \q_imem_test[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[13]~output .bus_hold = "false";
defparam \q_imem_test[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \q_imem_test[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[14]~output .bus_hold = "false";
defparam \q_imem_test[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \q_imem_test[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[15]~output .bus_hold = "false";
defparam \q_imem_test[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \q_imem_test[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[16]~output .bus_hold = "false";
defparam \q_imem_test[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \q_imem_test[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[17]~output .bus_hold = "false";
defparam \q_imem_test[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \q_imem_test[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[18]~output .bus_hold = "false";
defparam \q_imem_test[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \q_imem_test[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[19]~output .bus_hold = "false";
defparam \q_imem_test[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \q_imem_test[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[20]~output .bus_hold = "false";
defparam \q_imem_test[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \q_imem_test[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[21]~output .bus_hold = "false";
defparam \q_imem_test[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \q_imem_test[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[22]~output .bus_hold = "false";
defparam \q_imem_test[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \q_imem_test[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[23]~output .bus_hold = "false";
defparam \q_imem_test[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \q_imem_test[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[24]~output .bus_hold = "false";
defparam \q_imem_test[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \q_imem_test[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[25]~output .bus_hold = "false";
defparam \q_imem_test[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \q_imem_test[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[26]~output .bus_hold = "false";
defparam \q_imem_test[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \q_imem_test[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[27]~output .bus_hold = "false";
defparam \q_imem_test[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \q_imem_test[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[28]~output .bus_hold = "false";
defparam \q_imem_test[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \q_imem_test[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[29]~output .bus_hold = "false";
defparam \q_imem_test[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \q_imem_test[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[30]~output .bus_hold = "false";
defparam \q_imem_test[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \q_imem_test[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem_test[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem_test[31]~output .bus_hold = "false";
defparam \q_imem_test[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \ctrl_writeEnable_test~output (
	.i(\my_processor|Control|Rwe~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable_test~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable_test~output .bus_hold = "false";
defparam \ctrl_writeEnable_test~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \operandB_test[0]~output (
	.i(\my_processor|Sign_extention_mux_32|out[0]~707_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[0]~output .bus_hold = "false";
defparam \operandB_test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \operandB_test[1]~output (
	.i(\my_processor|dmem_mux_32|out[1]~205_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[1]~output .bus_hold = "false";
defparam \operandB_test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \operandB_test[2]~output (
	.i(\my_processor|Sign_extention_mux_32|out[2]~708_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[2]~output .bus_hold = "false";
defparam \operandB_test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \operandB_test[3]~output (
	.i(\my_processor|Sign_extention_mux_32|out[3]~96_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[3]~output .bus_hold = "false";
defparam \operandB_test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \operandB_test[4]~output (
	.i(\my_processor|Sign_extention_mux_32|out[4]~118_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[4]~output .bus_hold = "false";
defparam \operandB_test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \operandB_test[5]~output (
	.i(\my_processor|Sign_extention_mux_32|out[5]~141_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[5]~output .bus_hold = "false";
defparam \operandB_test[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \operandB_test[6]~output (
	.i(\my_processor|Sign_extention_mux_32|out[6]~164_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[6]~output .bus_hold = "false";
defparam \operandB_test[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \operandB_test[7]~output (
	.i(\my_processor|Sign_extention_mux_32|out[7]~187_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[7]~output .bus_hold = "false";
defparam \operandB_test[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \operandB_test[8]~output (
	.i(\my_processor|Sign_extention_mux_32|out[8]~209_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[8]~output .bus_hold = "false";
defparam \operandB_test[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \operandB_test[9]~output (
	.i(\my_processor|dmem_mux_32|out[9]~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[9]~output .bus_hold = "false";
defparam \operandB_test[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \operandB_test[10]~output (
	.i(\my_processor|Sign_extention_mux_32|out[10]~252_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[10]~output .bus_hold = "false";
defparam \operandB_test[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \operandB_test[11]~output (
	.i(\my_processor|Sign_extention_mux_32|out[11]~274_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[11]~output .bus_hold = "false";
defparam \operandB_test[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \operandB_test[12]~output (
	.i(\my_processor|Sign_extention_mux_32|out[12]~296_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[12]~output .bus_hold = "false";
defparam \operandB_test[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \operandB_test[13]~output (
	.i(\my_processor|dmem_mux_32|out[13]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[13]~output .bus_hold = "false";
defparam \operandB_test[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \operandB_test[14]~output (
	.i(\my_processor|Sign_extention_mux_32|out[14]~339_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[14]~output .bus_hold = "false";
defparam \operandB_test[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \operandB_test[15]~output (
	.i(\my_processor|dmem_mux_32|out[15]~106_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[15]~output .bus_hold = "false";
defparam \operandB_test[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \operandB_test[16]~output (
	.i(\my_processor|dmem_mux_32|out[16]~117_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[16]~output .bus_hold = "false";
defparam \operandB_test[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \operandB_test[17]~output (
	.i(\my_processor|dmem_mux_32|out[17]~123_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[17]~output .bus_hold = "false";
defparam \operandB_test[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \operandB_test[18]~output (
	.i(\my_processor|Sign_extention_mux_32|out[18]~424_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[18]~output .bus_hold = "false";
defparam \operandB_test[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \operandB_test[19]~output (
	.i(\my_processor|dmem_mux_32|out[19]~135_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[19]~output .bus_hold = "false";
defparam \operandB_test[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \operandB_test[20]~output (
	.i(\my_processor|dmem_mux_32|out[20]~141_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[20]~output .bus_hold = "false";
defparam \operandB_test[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \operandB_test[21]~output (
	.i(\my_processor|dmem_mux_32|out[21]~147_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[21]~output .bus_hold = "false";
defparam \operandB_test[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \operandB_test[22]~output (
	.i(\my_processor|Sign_extention_mux_32|out[22]~509_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[22]~output .bus_hold = "false";
defparam \operandB_test[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \operandB_test[23]~output (
	.i(\my_processor|dmem_mux_32|out[23]~159_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[23]~output .bus_hold = "false";
defparam \operandB_test[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \operandB_test[24]~output (
	.i(\my_processor|Sign_extention_mux_32|out[24]~552_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[24]~output .bus_hold = "false";
defparam \operandB_test[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \operandB_test[25]~output (
	.i(\my_processor|Sign_extention_mux_32|out[25]~574_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[25]~output .bus_hold = "false";
defparam \operandB_test[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \operandB_test[26]~output (
	.i(\my_processor|Sign_extention_mux_32|out[26]~596_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[26]~output .bus_hold = "false";
defparam \operandB_test[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \operandB_test[27]~output (
	.i(\my_processor|Sign_extention_mux_32|out[27]~618_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[27]~output .bus_hold = "false";
defparam \operandB_test[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \operandB_test[28]~output (
	.i(\my_processor|Sign_extention_mux_32|out[28]~640_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[28]~output .bus_hold = "false";
defparam \operandB_test[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \operandB_test[29]~output (
	.i(\my_processor|Sign_extention_mux_32|out[29]~662_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[29]~output .bus_hold = "false";
defparam \operandB_test[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \operandB_test[30]~output (
	.i(\my_processor|Sign_extention_mux_32|out[30]~684_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[30]~output .bus_hold = "false";
defparam \operandB_test[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \operandB_test[31]~output (
	.i(\my_processor|Sign_extention_mux_32|out[31]~706_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\operandB_test[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \operandB_test[31]~output .bus_hold = "false";
defparam \operandB_test[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \alucode_test[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alucode_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alucode_test[0]~output .bus_hold = "false";
defparam \alucode_test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \alucode_test[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alucode_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alucode_test[1]~output .bus_hold = "false";
defparam \alucode_test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \alucode_test[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alucode_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alucode_test[2]~output .bus_hold = "false";
defparam \alucode_test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \alucode_test[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alucode_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alucode_test[3]~output .bus_hold = "false";
defparam \alucode_test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \alucode_test[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alucode_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alucode_test[4]~output .bus_hold = "false";
defparam \alucode_test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \aluresult_test[0]~output (
	.i(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[0]~output .bus_hold = "false";
defparam \aluresult_test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \aluresult_test[1]~output (
	.i(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[1]~output .bus_hold = "false";
defparam \aluresult_test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \aluresult_test[2]~output (
	.i(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[2]~output .bus_hold = "false";
defparam \aluresult_test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \aluresult_test[3]~output (
	.i(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[3]~output .bus_hold = "false";
defparam \aluresult_test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \aluresult_test[4]~output (
	.i(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[4]~output .bus_hold = "false";
defparam \aluresult_test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \aluresult_test[5]~output (
	.i(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[5]~output .bus_hold = "false";
defparam \aluresult_test[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \aluresult_test[6]~output (
	.i(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[6]~output .bus_hold = "false";
defparam \aluresult_test[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \aluresult_test[7]~output (
	.i(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[7]~output .bus_hold = "false";
defparam \aluresult_test[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \aluresult_test[8]~output (
	.i(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[8]~output .bus_hold = "false";
defparam \aluresult_test[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \aluresult_test[9]~output (
	.i(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[9]~output .bus_hold = "false";
defparam \aluresult_test[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \aluresult_test[10]~output (
	.i(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[10]~output .bus_hold = "false";
defparam \aluresult_test[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \aluresult_test[11]~output (
	.i(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[11]~output .bus_hold = "false";
defparam \aluresult_test[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \aluresult_test[12]~output (
	.i(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[12]~output .bus_hold = "false";
defparam \aluresult_test[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \aluresult_test[13]~output (
	.i(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[13]~output .bus_hold = "false";
defparam \aluresult_test[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \aluresult_test[14]~output (
	.i(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[14]~output .bus_hold = "false";
defparam \aluresult_test[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \aluresult_test[15]~output (
	.i(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[15]~output .bus_hold = "false";
defparam \aluresult_test[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \aluresult_test[16]~output (
	.i(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[16]~output .bus_hold = "false";
defparam \aluresult_test[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \aluresult_test[17]~output (
	.i(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[17]~output .bus_hold = "false";
defparam \aluresult_test[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \aluresult_test[18]~output (
	.i(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[18]~output .bus_hold = "false";
defparam \aluresult_test[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \aluresult_test[19]~output (
	.i(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[19]~output .bus_hold = "false";
defparam \aluresult_test[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \aluresult_test[20]~output (
	.i(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[20]~output .bus_hold = "false";
defparam \aluresult_test[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \aluresult_test[21]~output (
	.i(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[21]~output .bus_hold = "false";
defparam \aluresult_test[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \aluresult_test[22]~output (
	.i(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[22]~output .bus_hold = "false";
defparam \aluresult_test[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \aluresult_test[23]~output (
	.i(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[23]~output .bus_hold = "false";
defparam \aluresult_test[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \aluresult_test[24]~output (
	.i(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[24]~output .bus_hold = "false";
defparam \aluresult_test[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \aluresult_test[25]~output (
	.i(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[25]~output .bus_hold = "false";
defparam \aluresult_test[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \aluresult_test[26]~output (
	.i(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[26]~output .bus_hold = "false";
defparam \aluresult_test[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \aluresult_test[27]~output (
	.i(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[27]~output .bus_hold = "false";
defparam \aluresult_test[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \aluresult_test[28]~output (
	.i(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[28]~output .bus_hold = "false";
defparam \aluresult_test[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \aluresult_test[29]~output (
	.i(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[29]~output .bus_hold = "false";
defparam \aluresult_test[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \aluresult_test[30]~output (
	.i(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[30]~output .bus_hold = "false";
defparam \aluresult_test[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \aluresult_test[31]~output (
	.i(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluresult_test[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluresult_test[31]~output .bus_hold = "false";
defparam \aluresult_test[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \ctrl_readRegA_test[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA_test[0]~output .bus_hold = "false";
defparam \ctrl_readRegA_test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \ctrl_readRegA_test[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA_test[1]~output .bus_hold = "false";
defparam \ctrl_readRegA_test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \ctrl_readRegA_test[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA_test[2]~output .bus_hold = "false";
defparam \ctrl_readRegA_test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \ctrl_readRegA_test[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA_test[3]~output .bus_hold = "false";
defparam \ctrl_readRegA_test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \ctrl_readRegA_test[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA_test[4]~output .bus_hold = "false";
defparam \ctrl_readRegA_test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \pc_test[0]~output (
	.i(\my_processor|Pc_counter|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[0]~output .bus_hold = "false";
defparam \pc_test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \pc_test[1]~output (
	.i(\my_processor|Pc_counter|pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[1]~output .bus_hold = "false";
defparam \pc_test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \pc_test[2]~output (
	.i(\my_processor|Pc_counter|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[2]~output .bus_hold = "false";
defparam \pc_test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \pc_test[3]~output (
	.i(\my_processor|Pc_counter|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[3]~output .bus_hold = "false";
defparam \pc_test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \pc_test[4]~output (
	.i(\my_processor|Pc_counter|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[4]~output .bus_hold = "false";
defparam \pc_test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \pc_test[5]~output (
	.i(\my_processor|Pc_counter|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[5]~output .bus_hold = "false";
defparam \pc_test[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \pc_test[6]~output (
	.i(\my_processor|Pc_counter|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[6]~output .bus_hold = "false";
defparam \pc_test[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \pc_test[7]~output (
	.i(\my_processor|Pc_counter|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[7]~output .bus_hold = "false";
defparam \pc_test[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \pc_test[8]~output (
	.i(\my_processor|Pc_counter|pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[8]~output .bus_hold = "false";
defparam \pc_test[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \pc_test[9]~output (
	.i(\my_processor|Pc_counter|pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[9]~output .bus_hold = "false";
defparam \pc_test[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \pc_test[10]~output (
	.i(\my_processor|Pc_counter|pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[10]~output .bus_hold = "false";
defparam \pc_test[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \pc_test[11]~output (
	.i(\my_processor|Pc_counter|pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_test[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_test[11]~output .bus_hold = "false";
defparam \pc_test[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \frediv_1|out_clk~0 (
// Equation(s):
// \frediv_1|out_clk~0_combout  = (!\reset~input_o  & !\frediv_1|out_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\frediv_1|out_clk~q ),
	.cin(gnd),
	.combout(\frediv_1|out_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_1|out_clk~0 .lut_mask = 16'h000F;
defparam \frediv_1|out_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \frediv_1|out_clk~feeder (
// Equation(s):
// \frediv_1|out_clk~feeder_combout  = \frediv_1|out_clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\frediv_1|out_clk~0_combout ),
	.cin(gnd),
	.combout(\frediv_1|out_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_1|out_clk~feeder .lut_mask = 16'hFF00;
defparam \frediv_1|out_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N7
dffeas \frediv_1|out_clk (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\frediv_1|out_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frediv_1|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frediv_1|out_clk .is_wysiwyg = "true";
defparam \frediv_1|out_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N18
cycloneive_lcell_comb \frediv_2|out_clk~0 (
// Equation(s):
// \frediv_2|out_clk~0_combout  = (!\frediv_2|out_clk~q  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\frediv_2|out_clk~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\frediv_2|out_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_2|out_clk~0 .lut_mask = 16'h000F;
defparam \frediv_2|out_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N20
cycloneive_lcell_comb \frediv_2|out_clk~feeder (
// Equation(s):
// \frediv_2|out_clk~feeder_combout  = \frediv_2|out_clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\frediv_2|out_clk~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\frediv_2|out_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \frediv_2|out_clk~feeder .lut_mask = 16'hF0F0;
defparam \frediv_2|out_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y11_N21
dffeas \frediv_2|out_clk (
	.clk(\frediv_1|out_clk~q ),
	.d(\frediv_2|out_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frediv_2|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \frediv_2|out_clk .is_wysiwyg = "true";
defparam \frediv_2|out_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \frediv_2|out_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\frediv_2|out_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\frediv_2|out_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \frediv_2|out_clk~clkctrl .clock_type = "global clock";
defparam \frediv_2|out_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \my_processor|Pc_counter|pc[0]~12 (
// Equation(s):
// \my_processor|Pc_counter|pc[0]~12_combout  = \my_processor|Pc_counter|pc [0] $ (VCC)
// \my_processor|Pc_counter|pc[0]~13  = CARRY(\my_processor|Pc_counter|pc [0])

	.dataa(gnd),
	.datab(\my_processor|Pc_counter|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|Pc_counter|pc[0]~12_combout ),
	.cout(\my_processor|Pc_counter|pc[0]~13 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[0]~12 .lut_mask = 16'h33CC;
defparam \my_processor|Pc_counter|pc[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N3
dffeas \my_processor|Pc_counter|pc[0] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[0] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \my_processor|Pc_counter|pc[1]~14 (
// Equation(s):
// \my_processor|Pc_counter|pc[1]~14_combout  = (\my_processor|Pc_counter|pc [1] & (!\my_processor|Pc_counter|pc[0]~13 )) # (!\my_processor|Pc_counter|pc [1] & ((\my_processor|Pc_counter|pc[0]~13 ) # (GND)))
// \my_processor|Pc_counter|pc[1]~15  = CARRY((!\my_processor|Pc_counter|pc[0]~13 ) # (!\my_processor|Pc_counter|pc [1]))

	.dataa(gnd),
	.datab(\my_processor|Pc_counter|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Pc_counter|pc[0]~13 ),
	.combout(\my_processor|Pc_counter|pc[1]~14_combout ),
	.cout(\my_processor|Pc_counter|pc[1]~15 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[1]~14 .lut_mask = 16'h3C3F;
defparam \my_processor|Pc_counter|pc[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N5
dffeas \my_processor|Pc_counter|pc[1] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[1] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \my_processor|Pc_counter|pc[2]~16 (
// Equation(s):
// \my_processor|Pc_counter|pc[2]~16_combout  = (\my_processor|Pc_counter|pc [2] & (\my_processor|Pc_counter|pc[1]~15  $ (GND))) # (!\my_processor|Pc_counter|pc [2] & (!\my_processor|Pc_counter|pc[1]~15  & VCC))
// \my_processor|Pc_counter|pc[2]~17  = CARRY((\my_processor|Pc_counter|pc [2] & !\my_processor|Pc_counter|pc[1]~15 ))

	.dataa(\my_processor|Pc_counter|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Pc_counter|pc[1]~15 ),
	.combout(\my_processor|Pc_counter|pc[2]~16_combout ),
	.cout(\my_processor|Pc_counter|pc[2]~17 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[2]~16 .lut_mask = 16'hA50A;
defparam \my_processor|Pc_counter|pc[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N7
dffeas \my_processor|Pc_counter|pc[2] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[2] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \my_processor|Pc_counter|pc[3]~18 (
// Equation(s):
// \my_processor|Pc_counter|pc[3]~18_combout  = (\my_processor|Pc_counter|pc [3] & (!\my_processor|Pc_counter|pc[2]~17 )) # (!\my_processor|Pc_counter|pc [3] & ((\my_processor|Pc_counter|pc[2]~17 ) # (GND)))
// \my_processor|Pc_counter|pc[3]~19  = CARRY((!\my_processor|Pc_counter|pc[2]~17 ) # (!\my_processor|Pc_counter|pc [3]))

	.dataa(gnd),
	.datab(\my_processor|Pc_counter|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Pc_counter|pc[2]~17 ),
	.combout(\my_processor|Pc_counter|pc[3]~18_combout ),
	.cout(\my_processor|Pc_counter|pc[3]~19 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[3]~18 .lut_mask = 16'h3C3F;
defparam \my_processor|Pc_counter|pc[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N9
dffeas \my_processor|Pc_counter|pc[3] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[3] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \my_processor|Pc_counter|pc[4]~20 (
// Equation(s):
// \my_processor|Pc_counter|pc[4]~20_combout  = (\my_processor|Pc_counter|pc [4] & (\my_processor|Pc_counter|pc[3]~19  $ (GND))) # (!\my_processor|Pc_counter|pc [4] & (!\my_processor|Pc_counter|pc[3]~19  & VCC))
// \my_processor|Pc_counter|pc[4]~21  = CARRY((\my_processor|Pc_counter|pc [4] & !\my_processor|Pc_counter|pc[3]~19 ))

	.dataa(\my_processor|Pc_counter|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Pc_counter|pc[3]~19 ),
	.combout(\my_processor|Pc_counter|pc[4]~20_combout ),
	.cout(\my_processor|Pc_counter|pc[4]~21 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[4]~20 .lut_mask = 16'hA50A;
defparam \my_processor|Pc_counter|pc[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N11
dffeas \my_processor|Pc_counter|pc[4] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[4] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \my_processor|Pc_counter|pc[5]~22 (
// Equation(s):
// \my_processor|Pc_counter|pc[5]~22_combout  = (\my_processor|Pc_counter|pc [5] & (!\my_processor|Pc_counter|pc[4]~21 )) # (!\my_processor|Pc_counter|pc [5] & ((\my_processor|Pc_counter|pc[4]~21 ) # (GND)))
// \my_processor|Pc_counter|pc[5]~23  = CARRY((!\my_processor|Pc_counter|pc[4]~21 ) # (!\my_processor|Pc_counter|pc [5]))

	.dataa(\my_processor|Pc_counter|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Pc_counter|pc[4]~21 ),
	.combout(\my_processor|Pc_counter|pc[5]~22_combout ),
	.cout(\my_processor|Pc_counter|pc[5]~23 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[5]~22 .lut_mask = 16'h5A5F;
defparam \my_processor|Pc_counter|pc[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N13
dffeas \my_processor|Pc_counter|pc[5] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[5] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \my_processor|Pc_counter|pc[6]~24 (
// Equation(s):
// \my_processor|Pc_counter|pc[6]~24_combout  = (\my_processor|Pc_counter|pc [6] & (\my_processor|Pc_counter|pc[5]~23  $ (GND))) # (!\my_processor|Pc_counter|pc [6] & (!\my_processor|Pc_counter|pc[5]~23  & VCC))
// \my_processor|Pc_counter|pc[6]~25  = CARRY((\my_processor|Pc_counter|pc [6] & !\my_processor|Pc_counter|pc[5]~23 ))

	.dataa(gnd),
	.datab(\my_processor|Pc_counter|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Pc_counter|pc[5]~23 ),
	.combout(\my_processor|Pc_counter|pc[6]~24_combout ),
	.cout(\my_processor|Pc_counter|pc[6]~25 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[6]~24 .lut_mask = 16'hC30C;
defparam \my_processor|Pc_counter|pc[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N15
dffeas \my_processor|Pc_counter|pc[6] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[6] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \my_processor|Pc_counter|pc[7]~26 (
// Equation(s):
// \my_processor|Pc_counter|pc[7]~26_combout  = (\my_processor|Pc_counter|pc [7] & (!\my_processor|Pc_counter|pc[6]~25 )) # (!\my_processor|Pc_counter|pc [7] & ((\my_processor|Pc_counter|pc[6]~25 ) # (GND)))
// \my_processor|Pc_counter|pc[7]~27  = CARRY((!\my_processor|Pc_counter|pc[6]~25 ) # (!\my_processor|Pc_counter|pc [7]))

	.dataa(gnd),
	.datab(\my_processor|Pc_counter|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Pc_counter|pc[6]~25 ),
	.combout(\my_processor|Pc_counter|pc[7]~26_combout ),
	.cout(\my_processor|Pc_counter|pc[7]~27 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[7]~26 .lut_mask = 16'h3C3F;
defparam \my_processor|Pc_counter|pc[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N17
dffeas \my_processor|Pc_counter|pc[7] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[7] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \my_processor|Pc_counter|pc[8]~28 (
// Equation(s):
// \my_processor|Pc_counter|pc[8]~28_combout  = (\my_processor|Pc_counter|pc [8] & (\my_processor|Pc_counter|pc[7]~27  $ (GND))) # (!\my_processor|Pc_counter|pc [8] & (!\my_processor|Pc_counter|pc[7]~27  & VCC))
// \my_processor|Pc_counter|pc[8]~29  = CARRY((\my_processor|Pc_counter|pc [8] & !\my_processor|Pc_counter|pc[7]~27 ))

	.dataa(gnd),
	.datab(\my_processor|Pc_counter|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Pc_counter|pc[7]~27 ),
	.combout(\my_processor|Pc_counter|pc[8]~28_combout ),
	.cout(\my_processor|Pc_counter|pc[8]~29 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[8]~28 .lut_mask = 16'hC30C;
defparam \my_processor|Pc_counter|pc[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N19
dffeas \my_processor|Pc_counter|pc[8] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[8] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \my_processor|Pc_counter|pc[9]~30 (
// Equation(s):
// \my_processor|Pc_counter|pc[9]~30_combout  = (\my_processor|Pc_counter|pc [9] & (!\my_processor|Pc_counter|pc[8]~29 )) # (!\my_processor|Pc_counter|pc [9] & ((\my_processor|Pc_counter|pc[8]~29 ) # (GND)))
// \my_processor|Pc_counter|pc[9]~31  = CARRY((!\my_processor|Pc_counter|pc[8]~29 ) # (!\my_processor|Pc_counter|pc [9]))

	.dataa(gnd),
	.datab(\my_processor|Pc_counter|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Pc_counter|pc[8]~29 ),
	.combout(\my_processor|Pc_counter|pc[9]~30_combout ),
	.cout(\my_processor|Pc_counter|pc[9]~31 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[9]~30 .lut_mask = 16'h3C3F;
defparam \my_processor|Pc_counter|pc[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N21
dffeas \my_processor|Pc_counter|pc[9] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[9] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \my_processor|Pc_counter|pc[10]~32 (
// Equation(s):
// \my_processor|Pc_counter|pc[10]~32_combout  = (\my_processor|Pc_counter|pc [10] & (\my_processor|Pc_counter|pc[9]~31  $ (GND))) # (!\my_processor|Pc_counter|pc [10] & (!\my_processor|Pc_counter|pc[9]~31  & VCC))
// \my_processor|Pc_counter|pc[10]~33  = CARRY((\my_processor|Pc_counter|pc [10] & !\my_processor|Pc_counter|pc[9]~31 ))

	.dataa(\my_processor|Pc_counter|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Pc_counter|pc[9]~31 ),
	.combout(\my_processor|Pc_counter|pc[10]~32_combout ),
	.cout(\my_processor|Pc_counter|pc[10]~33 ));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[10]~32 .lut_mask = 16'hA50A;
defparam \my_processor|Pc_counter|pc[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N23
dffeas \my_processor|Pc_counter|pc[10] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[10] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \my_processor|Pc_counter|pc[11]~34 (
// Equation(s):
// \my_processor|Pc_counter|pc[11]~34_combout  = \my_processor|Pc_counter|pc[10]~33  $ (\my_processor|Pc_counter|pc [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|Pc_counter|pc [11]),
	.cin(\my_processor|Pc_counter|pc[10]~33 ),
	.combout(\my_processor|Pc_counter|pc[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[11]~34 .lut_mask = 16'h0FF0;
defparam \my_processor|Pc_counter|pc[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y32_N25
dffeas \my_processor|Pc_counter|pc[11] (
	.clk(\frediv_2|out_clk~clkctrl_outclk ),
	.d(\my_processor|Pc_counter|pc[11]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|Pc_counter|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|Pc_counter|pc[11] .is_wysiwyg = "true";
defparam \my_processor|Pc_counter|pc[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D1140;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA00028;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FA00028;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \my_processor|Control|Decoder1~0 (
// Equation(s):
// \my_processor|Control|Decoder1~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & !\my_imem|altsyncram_component|auto_generated|q_a [29]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|Control|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Decoder1~0 .lut_mask = 16'h0003;
defparam \my_processor|Control|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N28
cycloneive_lcell_comb \my_processor|Control|Decoder1~4 (
// Equation(s):
// \my_processor|Control|Decoder1~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (\my_processor|Control|Decoder1~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\my_processor|Control|Decoder1~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|Control|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Decoder1~4 .lut_mask = 16'h5000;
defparam \my_processor|Control|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \my_processor|Control|Decoder1~1 (
// Equation(s):
// \my_processor|Control|Decoder1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & !\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|Control|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Decoder1~1 .lut_mask = 16'h0088;
defparam \my_processor|Control|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BA5400;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \my_processor|Control|WideOr2~0 (
// Equation(s):
// \my_processor|Control|WideOr2~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [5]) # ((\my_imem|altsyncram_component|auto_generated|q_a [6]) # ((\my_imem|altsyncram_component|auto_generated|q_a [3] & 
// \my_imem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|Control|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|WideOr2~0 .lut_mask = 16'hFEEE;
defparam \my_processor|Control|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \my_processor|Control|Selector7~0 (
// Equation(s):
// \my_processor|Control|Selector7~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # (!\my_processor|Control|WideOr2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|Control|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Control|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Selector7~0 .lut_mask = 16'hF0FF;
defparam \my_processor|Control|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \my_processor|Control|Selector7~1 (
// Equation(s):
// \my_processor|Control|Selector7~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & ((\my_processor|Control|Decoder1~1_combout ) # ((\my_processor|Control|Selector7~0_combout  & \my_processor|Control|Decoder1~0_combout ))))

	.dataa(\my_processor|Control|Decoder1~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|Control|Selector7~0_combout ),
	.datad(\my_processor|Control|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Control|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Selector7~1 .lut_mask = 16'h3222;
defparam \my_processor|Control|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \my_processor|Control|Selector7~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\my_processor|Control|Selector7~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\my_processor|Control|Selector7~1clkctrl_outclk ));
// synopsys translate_off
defparam \my_processor|Control|Selector7~1clkctrl .clock_type = "global clock";
defparam \my_processor|Control|Selector7~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N2
cycloneive_lcell_comb \my_processor|Control|Rwd$latch (
// Equation(s):
// \my_processor|Control|Rwd$latch~combout  = (GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & ((\my_processor|Control|Decoder1~4_combout ))) # (!GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & (\my_processor|Control|Rwd$latch~combout 
// ))

	.dataa(gnd),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|Control|Decoder1~4_combout ),
	.datad(\my_processor|Control|Selector7~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_processor|Control|Rwd$latch~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Rwd$latch .lut_mask = 16'hF0CC;
defparam \my_processor|Control|Rwd$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \my_processor|Control|Decoder0~0 (
// Equation(s):
// \my_processor|Control|Decoder0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_imem|altsyncram_component|auto_generated|q_a [6]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|Control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Decoder0~0 .lut_mask = 16'h0003;
defparam \my_processor|Control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \my_processor|Control|Selector12~4 (
// Equation(s):
// \my_processor|Control|Selector12~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_processor|Control|Decoder0~0_combout  & \my_processor|Control|Decoder1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|Control|Decoder0~0_combout ),
	.datad(\my_processor|Control|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Control|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Selector12~4 .lut_mask = 16'h0100;
defparam \my_processor|Control|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \my_processor|Control|ALUop[2] (
// Equation(s):
// \my_processor|Control|ALUop [2] = (GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & ((\my_processor|Control|Selector12~4_combout ))) # (!GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & (\my_processor|Control|ALUop [2]))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|Selector12~4_combout ),
	.datac(gnd),
	.datad(\my_processor|Control|Selector7~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_processor|Control|ALUop [2]),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|ALUop[2] .lut_mask = 16'hCCAA;
defparam \my_processor|Control|ALUop[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \my_processor|Control|Selector8~0 (
// Equation(s):
// \my_processor|Control|Selector8~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & !\my_imem|altsyncram_component|auto_generated|q_a [30])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|Control|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Selector8~0 .lut_mask = 16'h0C0C;
defparam \my_processor|Control|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \my_processor|Control|Selector8~1 (
// Equation(s):
// \my_processor|Control|Selector8~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (\my_processor|Control|Decoder0~0_combout  & (\my_processor|Control|Selector8~0_combout  & \my_processor|Control|Decoder1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|Control|Decoder0~0_combout ),
	.datac(\my_processor|Control|Selector8~0_combout ),
	.datad(\my_processor|Control|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Control|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Selector8~1 .lut_mask = 16'h4000;
defparam \my_processor|Control|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \my_processor|Control|ALUop[1] (
// Equation(s):
// \my_processor|Control|ALUop [1] = (GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & ((\my_processor|Control|Selector8~1_combout ))) # (!GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & (\my_processor|Control|ALUop [1]))

	.dataa(\my_processor|Control|ALUop [1]),
	.datab(gnd),
	.datac(\my_processor|Control|Selector8~1_combout ),
	.datad(\my_processor|Control|Selector7~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_processor|Control|ALUop [1]),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|ALUop[1] .lut_mask = 16'hF0AA;
defparam \my_processor|Control|ALUop[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~16 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~16_combout  = (\my_processor|Control|ALUop [2]) # (!\my_processor|Control|ALUop [1])

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~16 .lut_mask = 16'hAFAF;
defparam \my_processor|dmem_mux_32|out[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044C88218;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \my_processor|Control|Selector4~0 (
// Equation(s):
// \my_processor|Control|Selector4~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [5]) # (((\my_imem|altsyncram_component|auto_generated|q_a [2]) # (\my_imem|altsyncram_component|auto_generated|q_a [6])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|Control|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Selector4~0 .lut_mask = 16'hFFFB;
defparam \my_processor|Control|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \my_processor|Control|Selector4~1 (
// Equation(s):
// \my_processor|Control|Selector4~1_combout  = (\my_processor|Control|Decoder0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|Control|Decoder0~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [3]) # 
// (\my_processor|Control|Selector4~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|Control|Selector4~0_combout ),
	.datad(\my_processor|Control|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Control|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Selector4~1 .lut_mask = 16'hAAFC;
defparam \my_processor|Control|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \my_processor|Control|Selector4~2 (
// Equation(s):
// \my_processor|Control|Selector4~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_processor|Control|Decoder1~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & \my_processor|Control|Selector4~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|Control|Decoder1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|Control|Selector4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Control|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Selector4~2 .lut_mask = 16'h0400;
defparam \my_processor|Control|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \my_processor|Control|ALUop[0] (
// Equation(s):
// \my_processor|Control|ALUop [0] = (GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & ((\my_processor|Control|Selector4~2_combout ))) # (!GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & (\my_processor|Control|ALUop [0]))

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(gnd),
	.datac(\my_processor|Control|Selector4~2_combout ),
	.datad(\my_processor|Control|Selector7~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_processor|Control|ALUop [0]),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|ALUop[0] .lut_mask = 16'hF0AA;
defparam \my_processor|Control|ALUop[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \my_processor|Alu|Add0~2 (
// Equation(s):
// \my_processor|Alu|Add0~2_combout  = (\my_processor|Control|ALUop [1] & ((\my_processor|Control|ALUop [2]))) # (!\my_processor|Control|ALUop [1] & (!\my_processor|Control|ALUop [0] & !\my_processor|Control|ALUop [2]))

	.dataa(\my_processor|Control|ALUop [1]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUop [0]),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~2 .lut_mask = 16'hAA05;
defparam \my_processor|Alu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \my_processor|Alu|Add0~3 (
// Equation(s):
// \my_processor|Alu|Add0~3_combout  = (!\my_processor|Control|ALUop [1] & (\my_processor|Control|ALUop [0] & !\my_processor|Control|ALUop [2]))

	.dataa(\my_processor|Control|ALUop [1]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUop [0]),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~3 .lut_mask = 16'h0050;
defparam \my_processor|Alu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011500014;
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \my_processor|Control|Decoder1~3 (
// Equation(s):
// \my_processor|Control|Decoder1~3_combout  = (\my_processor|Control|Decoder1~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [31] & !\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_processor|Control|Decoder1~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|Control|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Decoder1~3 .lut_mask = 16'h000A;
defparam \my_processor|Control|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \my_processor|Control|ALUinB$latch (
// Equation(s):
// \my_processor|Control|ALUinB$latch~combout  = (GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & ((!\my_processor|Control|Decoder1~3_combout ))) # (!GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & 
// (\my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(gnd),
	.datac(\my_processor|Control|Decoder1~3_combout ),
	.datad(\my_processor|Control|Selector7~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_processor|Control|ALUinB$latch~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|ALUinB$latch .lut_mask = 16'h0FAA;
defparam \my_processor|Control|ALUinB$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~6 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [0] & \my_processor|Control|ALUinB$latch~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~6 .lut_mask = 16'hF000;
defparam \my_processor|Sign_extention_mux_32|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005140;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [31]) # (((\my_imem|altsyncram_component|auto_generated|q_a [30]) # (\my_imem|altsyncram_component|auto_generated|q_a [16])) # 
// (!\my_processor|Control|Decoder1~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|Control|Decoder1~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~4 .lut_mask = 16'hFFFB;
defparam \my_processor|ctrl_readRegB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((\my_imem|altsyncram_component|auto_generated|q_a [15]) # 
// (!\my_processor|Control|Decoder1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|Control|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~0 .lut_mask = 16'hFEFF;
defparam \my_processor|ctrl_readRegB[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FAAA5500;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004EE4E4E4;
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \my_processor|Control|Decoder1~2 (
// Equation(s):
// \my_processor|Control|Decoder1~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|Control|Decoder1~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|Control|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Control|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Decoder1~2 .lut_mask = 16'h5000;
defparam \my_processor|Control|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \my_processor|Control|Rwe (
// Equation(s):
// \my_processor|Control|Rwe~combout  = (GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & ((!\my_processor|Control|Decoder1~2_combout ))) # (!GLOBAL(\my_processor|Control|Selector7~1clkctrl_outclk ) & (\my_processor|Control|Rwe~combout ))

	.dataa(\my_processor|Control|Rwe~combout ),
	.datab(gnd),
	.datac(\my_processor|Control|Decoder1~2_combout ),
	.datad(\my_processor|Control|Selector7~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\my_processor|Control|Rwe~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Control|Rwe .lut_mask = 16'h0FAA;
defparam \my_processor|Control|Rwe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneive_lcell_comb \my_regfile|Decoder0~49 (
// Equation(s):
// \my_regfile|Decoder0~49_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & \my_processor|Control|Rwe~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(\my_processor|Control|Rwe~combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~49 .lut_mask = 16'h4400;
defparam \my_regfile|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneive_lcell_comb \my_regfile|Decoder0~54 (
// Equation(s):
// \my_regfile|Decoder0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~54 .lut_mask = 16'h0800;
defparam \my_regfile|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \my_regfile|registers[11][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneive_lcell_comb \my_regfile|Decoder0~51 (
// Equation(s):
// \my_regfile|Decoder0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~51 .lut_mask = 16'h0200;
defparam \my_regfile|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \my_regfile|registers[9][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((\my_imem|altsyncram_component|auto_generated|q_a [12]) # 
// (!\my_processor|Control|Decoder1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_processor|Control|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~2 .lut_mask = 16'hFEFF;
defparam \my_processor|ctrl_readRegB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \my_regfile|Decoder0~47 (
// Equation(s):
// \my_regfile|Decoder0~47_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_processor|Control|Rwe~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|Control|Rwe~combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~47 .lut_mask = 16'h0F00;
defparam \my_regfile|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \my_regfile|Decoder0~35 (
// Equation(s):
// \my_regfile|Decoder0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~35 .lut_mask = 16'h00F0;
defparam \my_regfile|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneive_lcell_comb \my_regfile|Decoder0~53 (
// Equation(s):
// \my_regfile|Decoder0~53_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_regfile|Decoder0~47_combout  & \my_regfile|Decoder0~35_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_regfile|Decoder0~47_combout ),
	.datad(\my_regfile|Decoder0~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~53 .lut_mask = 16'h1000;
defparam \my_regfile|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N5
dffeas \my_regfile|registers[8][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \my_regfile|Decoder0~52 (
// Equation(s):
// \my_regfile|Decoder0~52_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_regfile|Decoder0~47_combout  & \my_regfile|Decoder0~35_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_regfile|Decoder0~47_combout ),
	.datad(\my_regfile|Decoder0~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~52 .lut_mask = 16'h4000;
defparam \my_regfile|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \my_regfile|registers[10][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [13]) # ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # 
// (!\my_processor|Control|Decoder1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|Control|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~3 .lut_mask = 16'hFEFF;
defparam \my_processor|ctrl_readRegB[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~19 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~19_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][0]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][0]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][0]~q ),
	.datac(\my_regfile|registers[10][0]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~19 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~20 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~20_combout  = (\my_processor|Sign_extention_mux_32|out[0]~19_combout  & ((\my_regfile|registers[11][0]~q ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[0]~19_combout  & (((\my_regfile|registers[9][0]~q  & \my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_regfile|registers[11][0]~q ),
	.datab(\my_regfile|registers[9][0]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[0]~19_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~20 .lut_mask = 16'hACF0;
defparam \my_processor|Sign_extention_mux_32|out[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N20
cycloneive_lcell_comb \my_regfile|Decoder0~58 (
// Equation(s):
// \my_regfile|Decoder0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~58 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N5
dffeas \my_regfile|registers[15][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneive_lcell_comb \my_regfile|Decoder0~56 (
// Equation(s):
// \my_regfile|Decoder0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_regfile|Decoder0~47_combout  & \my_regfile|Decoder0~35_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_regfile|Decoder0~47_combout ),
	.datad(\my_regfile|Decoder0~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~56 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N25
dffeas \my_regfile|registers[14][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \my_regfile|Decoder0~68 (
// Equation(s):
// \my_regfile|Decoder0~68_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|Decoder0~35_combout  & \my_regfile|Decoder0~47_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|Decoder0~35_combout ),
	.datad(\my_regfile|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~68 .lut_mask = 16'h4000;
defparam \my_regfile|Decoder0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N3
dffeas \my_regfile|registers[12][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \my_regfile|registers[13][0]~feeder (
// Equation(s):
// \my_regfile|registers[13][0]~feeder_combout  = \my_processor|dmem_mux_32|out[0]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][0]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneive_lcell_comb \my_regfile|Decoder0~57 (
// Equation(s):
// \my_regfile|Decoder0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~57 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N3
dffeas \my_regfile|registers[13][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~26 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~26_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout ) # (\my_regfile|registers[13][0]~q )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][0]~q  & (!\my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[12][0]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[13][0]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~26 .lut_mask = 16'hAEA4;
defparam \my_processor|Sign_extention_mux_32|out[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~27 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~27_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~26_combout  & (\my_regfile|registers[15][0]~q )) # (!\my_processor|Sign_extention_mux_32|out[0]~26_combout  
// & ((\my_regfile|registers[14][0]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[0]~26_combout ))))

	.dataa(\my_regfile|registers[15][0]~q ),
	.datab(\my_regfile|registers[14][0]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~27 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((\my_imem|altsyncram_component|auto_generated|q_a [14]) # 
// (!\my_processor|Control|Decoder1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\my_processor|Control|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~1 .lut_mask = 16'hFEFF;
defparam \my_processor|ctrl_readRegB[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneive_lcell_comb \my_regfile|Decoder0~67 (
// Equation(s):
// \my_regfile|Decoder0~67_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~67 .lut_mask = 16'h0100;
defparam \my_regfile|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N15
dffeas \my_regfile|registers[1][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \my_regfile|registers[3][0]~feeder (
// Equation(s):
// \my_regfile|registers[3][0]~feeder_combout  = \my_processor|dmem_mux_32|out[0]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[3][0]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N18
cycloneive_lcell_comb \my_regfile|Decoder0~66 (
// Equation(s):
// \my_regfile|Decoder0~66_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~66 .lut_mask = 16'h0400;
defparam \my_regfile|Decoder0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N5
dffeas \my_regfile|registers[3][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~23 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~23_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][0]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][0]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][0]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[3][0]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~23 .lut_mask = 16'hA808;
defparam \my_processor|Sign_extention_mux_32|out[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \my_regfile|Decoder0~33 (
// Equation(s):
// \my_regfile|Decoder0~33_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a [24])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~33 .lut_mask = 16'h0303;
defparam \my_regfile|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \my_regfile|Decoder0~55 (
// Equation(s):
// \my_regfile|Decoder0~55_combout  = (\my_regfile|Decoder0~47_combout  & (\my_regfile|Decoder0~33_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23] & !\my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_regfile|Decoder0~47_combout ),
	.datab(\my_regfile|Decoder0~33_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~55 .lut_mask = 16'h0080;
defparam \my_regfile|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \my_regfile|registers[2][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~24 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~24_combout  = (\my_processor|Sign_extention_mux_32|out[0]~23_combout ) # ((\my_regfile|registers[2][0]~q  & (\my_processor|ctrl_readRegB[1]~3_combout  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_processor|Sign_extention_mux_32|out[0]~23_combout ),
	.datab(\my_regfile|registers[2][0]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~24 .lut_mask = 16'hAAEA;
defparam \my_processor|Sign_extention_mux_32|out[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneive_lcell_comb \my_regfile|Decoder0~65 (
// Equation(s):
// \my_regfile|Decoder0~65_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~65 .lut_mask = 16'h4000;
defparam \my_regfile|Decoder0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N7
dffeas \my_regfile|registers[7][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \my_regfile|Decoder0~44 (
// Equation(s):
// \my_regfile|Decoder0~44_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_imem|altsyncram_component|auto_generated|q_a [24])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~44 .lut_mask = 16'h3030;
defparam \my_regfile|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \my_regfile|Decoder0~48 (
// Equation(s):
// \my_regfile|Decoder0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_regfile|Decoder0~44_combout  & \my_regfile|Decoder0~47_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_regfile|Decoder0~44_combout ),
	.datad(\my_regfile|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~48 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N1
dffeas \my_regfile|registers[6][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \my_regfile|Decoder0~29 (
// Equation(s):
// \my_regfile|Decoder0~29_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [24])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~29 .lut_mask = 16'h5050;
defparam \my_regfile|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \my_regfile|Decoder0~50 (
// Equation(s):
// \my_regfile|Decoder0~50_combout  = (\my_regfile|Decoder0~47_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|Decoder0~29_combout )))

	.dataa(\my_regfile|Decoder0~47_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|Decoder0~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~50 .lut_mask = 16'h0200;
defparam \my_regfile|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \my_regfile|registers[4][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneive_lcell_comb \my_regfile|Decoder0~64 (
// Equation(s):
// \my_regfile|Decoder0~64_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~49_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~64 .lut_mask = 16'h1000;
defparam \my_regfile|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N19
dffeas \my_regfile|registers[5][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~21 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~21_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][0]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][0]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[4][0]~q ),
	.datac(\my_regfile|registers[5][0]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~21 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~22 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~22_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~21_combout  & (\my_regfile|registers[7][0]~q )) # (!\my_processor|Sign_extention_mux_32|out[0]~21_combout  & 
// ((\my_regfile|registers[6][0]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[0]~21_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[7][0]~q ),
	.datac(\my_regfile|registers[6][0]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~22 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~25 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~25_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout ) # (\my_processor|Sign_extention_mux_32|out[0]~22_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  
// & (\my_processor|Sign_extention_mux_32|out[0]~24_combout  & (!\my_processor|ctrl_readRegB[3]~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[0]~24_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~25 .lut_mask = 16'hAEA4;
defparam \my_processor|Sign_extention_mux_32|out[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~28 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~28_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~25_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~27_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[0]~25_combout  & (\my_processor|Sign_extention_mux_32|out[0]~20_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[0]~25_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[0]~20_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[0]~27_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~28 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \my_regfile|Decoder0~43 (
// Equation(s):
// \my_regfile|Decoder0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_processor|Control|Rwe~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|Control|Rwe~combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~43 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \my_regfile|Decoder0~62 (
// Equation(s):
// \my_regfile|Decoder0~62_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~43_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~62 .lut_mask = 16'h5000;
defparam \my_regfile|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \my_regfile|registers[23][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \my_regfile|Decoder0~46 (
// Equation(s):
// \my_regfile|Decoder0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~43_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~46 .lut_mask = 16'hA000;
defparam \my_regfile|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \my_regfile|registers[31][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~16 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~16_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[31][0]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[23][0]~q )))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[23][0]~q ),
	.datad(\my_regfile|registers[31][0]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~16 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \my_regfile|Decoder0~45 (
// Equation(s):
// \my_regfile|Decoder0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~43_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~45 .lut_mask = 16'h0A00;
defparam \my_regfile|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \my_regfile|registers[27][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \my_regfile|Decoder0~63 (
// Equation(s):
// \my_regfile|Decoder0~63_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~43_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~63 .lut_mask = 16'h0500;
defparam \my_regfile|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N29
dffeas \my_regfile|registers[19][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~17 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~17_combout  = (\my_processor|Sign_extention_mux_32|out[0]~16_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout ) # ((\my_regfile|registers[27][0]~q )))) # 
// (!\my_processor|Sign_extention_mux_32|out[0]~16_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][0]~q ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[0]~16_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[27][0]~q ),
	.datad(\my_regfile|registers[19][0]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~17 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N12
cycloneive_lcell_comb \my_regfile|Decoder0~31 (
// Equation(s):
// \my_regfile|Decoder0~31_combout  = (\my_processor|Control|Rwe~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_imem|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\my_processor|Control|Rwe~combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~31 .lut_mask = 16'hA000;
defparam \my_regfile|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneive_lcell_comb \my_regfile|Decoder0~32 (
// Equation(s):
// \my_regfile|Decoder0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~31_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~32 .lut_mask = 16'h0200;
defparam \my_regfile|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N29
dffeas \my_regfile|registers[25][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \my_regfile|Decoder0~28 (
// Equation(s):
// \my_regfile|Decoder0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_processor|Control|Rwe~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|Control|Rwe~combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~28 .lut_mask = 16'hF000;
defparam \my_regfile|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \my_regfile|Decoder0~34 (
// Equation(s):
// \my_regfile|Decoder0~34_combout  = (\my_regfile|Decoder0~28_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|Decoder0~29_combout )))

	.dataa(\my_regfile|Decoder0~28_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|Decoder0~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~34 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N7
dffeas \my_regfile|registers[29][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneive_lcell_comb \my_regfile|Decoder0~59 (
// Equation(s):
// \my_regfile|Decoder0~59_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~31_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~59 .lut_mask = 16'h0100;
defparam \my_regfile|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N29
dffeas \my_regfile|registers[17][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \my_regfile|Decoder0~30 (
// Equation(s):
// \my_regfile|Decoder0~30_combout  = (\my_regfile|Decoder0~28_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|Decoder0~29_combout )))

	.dataa(\my_regfile|Decoder0~28_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|Decoder0~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~30 .lut_mask = 16'h0800;
defparam \my_regfile|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N27
dffeas \my_regfile|registers[21][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~7 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~7_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][0]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][0]~q ))))

	.dataa(\my_regfile|registers[17][0]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[21][0]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~7 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~8 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~8_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~7_combout  & ((\my_regfile|registers[29][0]~q ))) # (!\my_processor|Sign_extention_mux_32|out[0]~7_combout  & 
// (\my_regfile|registers[25][0]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[0]~7_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[25][0]~q ),
	.datac(\my_regfile|registers[29][0]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~8 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \my_regfile|Decoder0~61 (
// Equation(s):
// \my_regfile|Decoder0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_regfile|Decoder0~29_combout  & (\my_regfile|Decoder0~35_combout  & \my_processor|Control|Rwe~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_regfile|Decoder0~29_combout ),
	.datac(\my_regfile|Decoder0~35_combout ),
	.datad(\my_processor|Control|Rwe~combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~61 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \my_regfile|registers[28][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \my_regfile|registers[16][0]~feeder (
// Equation(s):
// \my_regfile|registers[16][0]~feeder_combout  = \my_processor|dmem_mux_32|out[0]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[16][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[16][0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[16][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \my_regfile|Decoder0~42 (
// Equation(s):
// \my_regfile|Decoder0~42_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_regfile|Decoder0~28_combout  & \my_regfile|Decoder0~33_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_regfile|Decoder0~28_combout ),
	.datad(\my_regfile|Decoder0~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~42 .lut_mask = 16'h1000;
defparam \my_regfile|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N5
dffeas \my_regfile|registers[16][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \my_regfile|Decoder0~41 (
// Equation(s):
// \my_regfile|Decoder0~41_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|Decoder0~35_combout  & \my_regfile|Decoder0~28_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|Decoder0~35_combout ),
	.datad(\my_regfile|Decoder0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~41 .lut_mask = 16'h1000;
defparam \my_regfile|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N27
dffeas \my_regfile|registers[24][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~12 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [15] & (((\my_regfile|registers[24][0]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [14])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [15] & (\my_regfile|registers[16][0]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\my_regfile|registers[16][0]~q ),
	.datab(\my_regfile|registers[24][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~12 .lut_mask = 16'hF0CA;
defparam \my_processor|Sign_extention_mux_32|out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~13 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_processor|Sign_extention_mux_32|out[0]~12_combout ) # 
// (!\my_processor|Control|Decoder1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|Sign_extention_mux_32|out[0]~12_combout ),
	.datad(\my_processor|Control|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~13 .lut_mask = 16'hFEFF;
defparam \my_processor|Sign_extention_mux_32|out[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~14 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~14_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~13_combout  & ((\my_regfile|registers[28][0]~q ))) # (!\my_processor|Sign_extention_mux_32|out[0]~13_combout 
//  & (\my_regfile|registers[20][0]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[0]~13_combout ))))

	.dataa(\my_regfile|registers[20][0]~q ),
	.datab(\my_regfile|registers[28][0]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~14 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \my_regfile|registers[30][0]~feeder (
// Equation(s):
// \my_regfile|registers[30][0]~feeder_combout  = \my_processor|dmem_mux_32|out[0]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[30][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[30][0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[30][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \my_regfile|Decoder0~40 (
// Equation(s):
// \my_regfile|Decoder0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|Decoder0~35_combout  & \my_regfile|Decoder0~28_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|Decoder0~35_combout ),
	.datad(\my_regfile|Decoder0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~40 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N25
dffeas \my_regfile|registers[30][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneive_lcell_comb \my_regfile|Decoder0~37 (
// Equation(s):
// \my_regfile|Decoder0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_processor|Control|Rwe~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|Control|Rwe~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~37 .lut_mask = 16'h0008;
defparam \my_regfile|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneive_lcell_comb \my_regfile|Decoder0~38 (
// Equation(s):
// \my_regfile|Decoder0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~37_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~38 .lut_mask = 16'hC000;
defparam \my_regfile|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \my_regfile|registers[22][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \my_regfile|registers[18][0]~feeder (
// Equation(s):
// \my_regfile|registers[18][0]~feeder_combout  = \my_processor|dmem_mux_32|out[0]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[18][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[18][0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[18][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \my_regfile|Decoder0~39 (
// Equation(s):
// \my_regfile|Decoder0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_regfile|Decoder0~28_combout  & \my_regfile|Decoder0~33_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_regfile|Decoder0~28_combout ),
	.datad(\my_regfile|Decoder0~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~39 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \my_regfile|registers[18][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \my_regfile|Decoder0~36 (
// Equation(s):
// \my_regfile|Decoder0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_regfile|Decoder0~35_combout  & \my_regfile|Decoder0~28_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_regfile|Decoder0~35_combout ),
	.datad(\my_regfile|Decoder0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~36 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N31
dffeas \my_regfile|registers[26][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~9 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [15] & (((\my_regfile|registers[26][0]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [14])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [15] & (\my_regfile|registers[18][0]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_regfile|registers[18][0]~q ),
	.datac(\my_regfile|registers[26][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~9 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~10 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [31]) # ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_processor|Sign_extention_mux_32|out[0]~9_combout ) # 
// (!\my_processor|Control|Decoder1~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|Control|Decoder1~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~10 .lut_mask = 16'hFFEF;
defparam \my_processor|Sign_extention_mux_32|out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~11 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~11_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~10_combout  & (\my_regfile|registers[30][0]~q )) # (!\my_processor|Sign_extention_mux_32|out[0]~10_combout  
// & ((\my_regfile|registers[22][0]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[0]~10_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[30][0]~q ),
	.datac(\my_regfile|registers[22][0]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~11 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~15 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~15_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[0]~11_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  
// & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[0]~14_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[0]~14_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~15 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~18 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~18_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~15_combout  & (\my_processor|Sign_extention_mux_32|out[0]~17_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[0]~15_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~8_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[0]~15_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[0]~17_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[0]~8_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~18 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~29 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~29_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~18_combout ))) # (!\my_processor|ctrl_readRegB[4]~4_combout 
//  & (\my_processor|Sign_extention_mux_32|out[0]~28_combout ))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[0]~28_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~29 .lut_mask = 16'h3210;
defparam \my_processor|Sign_extention_mux_32|out[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \my_processor|Alu|Add0~4 (
// Equation(s):
// \my_processor|Alu|Add0~4_combout  = (\my_processor|Sign_extention_mux_32|out[0]~6_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[0]~6_combout  & ((\my_processor|Sign_extention_mux_32|out[0]~29_combout  & 
// (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[0]~29_combout  & ((\my_processor|Alu|Add0~3_combout )))))

	.dataa(\my_processor|Alu|Add0~2_combout ),
	.datab(\my_processor|Alu|Add0~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[0]~6_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[0]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~4 .lut_mask = 16'hAAAC;
defparam \my_processor|Alu|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA~1 (
// Equation(s):
// \my_regfile|data_readRegA~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [20] $ 
// (!\my_imem|altsyncram_component|auto_generated|q_a [25])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [20] $ 
// (!\my_imem|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~1 .lut_mask = 16'h8241;
defparam \my_regfile|data_readRegA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA~0 (
// Equation(s):
// \my_regfile|data_readRegA~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [23] $ 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [23] $ 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~0 .lut_mask = 16'h8421;
defparam \my_regfile|data_readRegA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA~2 (
// Equation(s):
// \my_regfile|data_readRegA~2_combout  = \my_imem|altsyncram_component|auto_generated|q_a [21] $ (!\my_imem|altsyncram_component|auto_generated|q_a [26])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~2 .lut_mask = 16'hAA55;
defparam \my_regfile|data_readRegA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA~3 (
// Equation(s):
// \my_regfile|data_readRegA~3_combout  = (((!\my_processor|Control|Rwe~combout ) # (!\my_regfile|data_readRegA~2_combout )) # (!\my_regfile|data_readRegA~0_combout )) # (!\my_regfile|data_readRegA~1_combout )

	.dataa(\my_regfile|data_readRegA~1_combout ),
	.datab(\my_regfile|data_readRegA~0_combout ),
	.datac(\my_regfile|data_readRegA~2_combout ),
	.datad(\my_processor|Control|Rwe~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~3 .lut_mask = 16'h7FFF;
defparam \my_regfile|data_readRegA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux31~10 (
// Equation(s):
// \my_regfile|Mux31~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][0]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][0]~q ),
	.datac(\my_regfile|registers[8][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux31~11 (
// Equation(s):
// \my_regfile|Mux31~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux31~10_combout  & (\my_regfile|registers[11][0]~q )) # (!\my_regfile|Mux31~10_combout  & ((\my_regfile|registers[9][0]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux31~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[11][0]~q ),
	.datac(\my_regfile|registers[9][0]~q ),
	.datad(\my_regfile|Mux31~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux31~17 (
// Equation(s):
// \my_regfile|Mux31~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][0]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][0]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[13][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[12][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux31~18 (
// Equation(s):
// \my_regfile|Mux31~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux31~17_combout  & (\my_regfile|registers[15][0]~q )) # (!\my_regfile|Mux31~17_combout  & ((\my_regfile|registers[14][0]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux31~17_combout ))))

	.dataa(\my_regfile|registers[15][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][0]~q ),
	.datad(\my_regfile|Mux31~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \my_regfile|Mux31~12 (
// Equation(s):
// \my_regfile|Mux31~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][0]~q )))))

	.dataa(\my_regfile|registers[5][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \my_regfile|Mux31~13 (
// Equation(s):
// \my_regfile|Mux31~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux31~12_combout  & ((\my_regfile|registers[7][0]~q ))) # (!\my_regfile|Mux31~12_combout  & (\my_regfile|registers[6][0]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux31~12_combout ))))

	.dataa(\my_regfile|registers[6][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][0]~q ),
	.datad(\my_regfile|Mux31~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux31~14 (
// Equation(s):
// \my_regfile|Mux31~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][0]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[3][0]~q ),
	.datac(\my_regfile|registers[1][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~14 .lut_mask = 16'hD800;
defparam \my_regfile|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux31~15 (
// Equation(s):
// \my_regfile|Mux31~15_combout  = (\my_regfile|Mux31~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][0]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][0]~q ),
	.datad(\my_regfile|Mux31~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux31~16 (
// Equation(s):
// \my_regfile|Mux31~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux31~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux31~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux31~13_combout ),
	.datad(\my_regfile|Mux31~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux31~19 (
// Equation(s):
// \my_regfile|Mux31~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux31~16_combout  & ((\my_regfile|Mux31~18_combout ))) # (!\my_regfile|Mux31~16_combout  & (\my_regfile|Mux31~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux31~16_combout ))))

	.dataa(\my_regfile|Mux31~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux31~18_combout ),
	.datad(\my_regfile|Mux31~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \my_processor|Alu|Add0~0 (
// Equation(s):
// \my_processor|Alu|Add0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux31~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux31~19_combout )))

	.dataa(gnd),
	.datab(\my_regfile|Mux31~9_combout ),
	.datac(\my_regfile|Mux31~19_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~0 .lut_mask = 16'hCCF0;
defparam \my_processor|Alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \my_processor|Alu|Add0~1 (
// Equation(s):
// \my_processor|Alu|Add0~1_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_processor|Alu|Add0~0_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & 
// (\my_processor|Control|ALUop [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_processor|Alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~1 .lut_mask = 16'hC341;
defparam \my_processor|Alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \my_processor|Alu|Add0~6 (
// Equation(s):
// \my_processor|Alu|Add0~6_cout  = CARRY(\my_processor|Alu|Add0~3_combout )

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\my_processor|Alu|Add0~6_cout ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~6 .lut_mask = 16'h00AA;
defparam \my_processor|Alu|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~7 (
// Equation(s):
// \my_processor|Alu|Add0~7_combout  = (\my_processor|Alu|Add0~4_combout  & ((\my_processor|Alu|Add0~1_combout  & (\my_processor|Alu|Add0~6_cout  & VCC)) # (!\my_processor|Alu|Add0~1_combout  & (!\my_processor|Alu|Add0~6_cout )))) # 
// (!\my_processor|Alu|Add0~4_combout  & ((\my_processor|Alu|Add0~1_combout  & (!\my_processor|Alu|Add0~6_cout )) # (!\my_processor|Alu|Add0~1_combout  & ((\my_processor|Alu|Add0~6_cout ) # (GND)))))
// \my_processor|Alu|Add0~8  = CARRY((\my_processor|Alu|Add0~4_combout  & (!\my_processor|Alu|Add0~1_combout  & !\my_processor|Alu|Add0~6_cout )) # (!\my_processor|Alu|Add0~4_combout  & ((!\my_processor|Alu|Add0~6_cout ) # (!\my_processor|Alu|Add0~1_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~4_combout ),
	.datab(\my_processor|Alu|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~6_cout ),
	.combout(\my_processor|Alu|Add0~7_combout ),
	.cout(\my_processor|Alu|Add0~8 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~7 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~17 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~17_combout  = (\my_processor|Control|ALUop [2] & (\my_processor|Control|ALUop [1])) # (!\my_processor|Control|ALUop [2] & ((\my_processor|Control|ALUop [0]) # (!\my_processor|Control|ALUop [1])))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_processor|Control|ALUop [0]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~17 .lut_mask = 16'hF5A5;
defparam \my_processor|dmem_mux_32|out[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~7 (
// Equation(s):
// \my_regfile|data_readRegA[0]~7_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux31~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux31~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux31~9_combout ),
	.datac(\my_regfile|Mux31~19_combout ),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~7 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[0]~707 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[0]~707_combout  = (\my_processor|Sign_extention_mux_32|out[0]~29_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(gnd),
	.datac(\my_processor|Sign_extention_mux_32|out[0]~29_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[0]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[0]~707 .lut_mask = 16'hFAF0;
defparam \my_processor|Sign_extention_mux_32|out[0]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[0]~18 (
// Equation(s):
// \my_processor|dmem_mux_32|out[0]~18_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_regfile|data_readRegA[0]~7_combout ) # ((\my_processor|Sign_extention_mux_32|out[0]~707_combout ) # (\my_processor|dmem_mux_32|out[1]~16_combout )))) # 
// (!\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_regfile|data_readRegA[0]~7_combout  & (\my_processor|Sign_extention_mux_32|out[0]~707_combout  & !\my_processor|dmem_mux_32|out[1]~16_combout )))

	.dataa(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datab(\my_regfile|data_readRegA[0]~7_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[0]~707_combout ),
	.datad(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[0]~18 .lut_mask = 16'hAAE8;
defparam \my_processor|dmem_mux_32|out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000840000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|Pc_counter|pc [11],\my_processor|Pc_counter|pc [10],\my_processor|Pc_counter|pc [9],\my_processor|Pc_counter|pc [8],\my_processor|Pc_counter|pc [7],\my_processor|Pc_counter|pc [6],\my_processor|Pc_counter|pc [5],\my_processor|Pc_counter|pc [4],\my_processor|Pc_counter|pc [3],
\my_processor|Pc_counter|pc [2],\my_processor|Pc_counter|pc [1],\my_processor|Pc_counter|pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_fp91:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000;
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~6 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~6 .lut_mask = 16'hFF0A;
defparam \my_processor|dmem_mux_32|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N25
dffeas \my_regfile|registers[13][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N7
dffeas \my_regfile|registers[12][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux30~17 (
// Equation(s):
// \my_regfile|Mux30~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][1]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][1]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[13][1]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[12][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \my_regfile|registers[15][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \my_regfile|registers[14][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux30~18 (
// Equation(s):
// \my_regfile|Mux30~18_combout  = (\my_regfile|Mux30~17_combout  & ((\my_regfile|registers[15][1]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux30~17_combout  & (((\my_regfile|registers[14][1]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux30~17_combout ),
	.datab(\my_regfile|registers[15][1]~q ),
	.datac(\my_regfile|registers[14][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \my_regfile|registers[7][1]~feeder (
// Equation(s):
// \my_regfile|registers[7][1]~feeder_combout  = \my_processor|dmem_mux_32|out[1]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[7][1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N31
dffeas \my_regfile|registers[7][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N5
dffeas \my_regfile|registers[6][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \my_regfile|registers[5][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas \my_regfile|registers[4][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux30~10 (
// Equation(s):
// \my_regfile|Mux30~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][1]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][1]~q ),
	.datac(\my_regfile|registers[4][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux30~11 (
// Equation(s):
// \my_regfile|Mux30~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux30~10_combout  & (\my_regfile|registers[7][1]~q )) # (!\my_regfile|Mux30~10_combout  & ((\my_regfile|registers[6][1]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux30~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[7][1]~q ),
	.datac(\my_regfile|registers[6][1]~q ),
	.datad(\my_regfile|Mux30~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \my_regfile|registers[9][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \my_regfile|registers[11][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \my_regfile|registers[10][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \my_regfile|registers[8][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux30~12 (
// Equation(s):
// \my_regfile|Mux30~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][1]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][1]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[10][1]~q ),
	.datac(\my_regfile|registers[8][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux30~13 (
// Equation(s):
// \my_regfile|Mux30~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux30~12_combout  & ((\my_regfile|registers[11][1]~q ))) # (!\my_regfile|Mux30~12_combout  & (\my_regfile|registers[9][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux30~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][1]~q ),
	.datac(\my_regfile|registers[11][1]~q ),
	.datad(\my_regfile|Mux30~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \my_regfile|registers[2][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \my_regfile|registers[3][1]~feeder (
// Equation(s):
// \my_regfile|registers[3][1]~feeder_combout  = \my_processor|dmem_mux_32|out[1]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[3][1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N13
dffeas \my_regfile|registers[3][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \my_regfile|registers[1][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux30~14 (
// Equation(s):
// \my_regfile|Mux30~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][1]~q )))))

	.dataa(\my_regfile|registers[3][1]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux30~15 (
// Equation(s):
// \my_regfile|Mux30~15_combout  = (\my_regfile|Mux30~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][1]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][1]~q ),
	.datad(\my_regfile|Mux30~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux30~16 (
// Equation(s):
// \my_regfile|Mux30~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|Mux30~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux30~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux30~13_combout ),
	.datad(\my_regfile|Mux30~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux30~19 (
// Equation(s):
// \my_regfile|Mux30~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux30~16_combout  & (\my_regfile|Mux30~18_combout )) # (!\my_regfile|Mux30~16_combout  & ((\my_regfile|Mux30~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux30~16_combout ))))

	.dataa(\my_regfile|Mux30~18_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux30~11_combout ),
	.datad(\my_regfile|Mux30~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~9 (
// Equation(s):
// \my_processor|Alu|Add0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux30~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux30~19_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_regfile|Mux30~19_combout ),
	.datad(\my_regfile|Mux30~9_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~9 .lut_mask = 16'hFA50;
defparam \my_processor|Alu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \my_processor|Alu|Add0~10 (
// Equation(s):
// \my_processor|Alu|Add0~10_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_processor|Alu|Add0~9_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & 
// (\my_processor|Control|ALUop [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_processor|Alu|Add0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~10 .lut_mask = 16'hA521;
defparam \my_processor|Alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~48 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~48_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[13][1]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][1]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[12][1]~q ),
	.datac(\my_regfile|registers[13][1]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~48 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~49 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~49_combout  = (\my_processor|Sign_extention_mux_32|out[1]~48_combout  & ((\my_regfile|registers[15][1]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[1]~48_combout  & (((\my_regfile|registers[14][1]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[15][1]~q ),
	.datab(\my_regfile|registers[14][1]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[1]~48_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~49 .lut_mask = 16'hACF0;
defparam \my_processor|Sign_extention_mux_32|out[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~45 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~45_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][1]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][1]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][1]~q ),
	.datac(\my_regfile|registers[3][1]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~45 .lut_mask = 16'hA088;
defparam \my_processor|Sign_extention_mux_32|out[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~46 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~46_combout  = (\my_processor|Sign_extention_mux_32|out[1]~45_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[2][1]~q  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[2][1]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[1]~45_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~46 .lut_mask = 16'hF4F0;
defparam \my_processor|Sign_extention_mux_32|out[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~43 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~43_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][1]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][1]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][1]~q ),
	.datac(\my_regfile|registers[10][1]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~43 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~44 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~44_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[1]~43_combout  & (\my_regfile|registers[11][1]~q )) # (!\my_processor|Sign_extention_mux_32|out[1]~43_combout  
// & ((\my_regfile|registers[9][1]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[1]~43_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][1]~q ),
	.datac(\my_regfile|registers[9][1]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~44 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~47 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~47_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[1]~44_combout ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  
// & (\my_processor|Sign_extention_mux_32|out[1]~46_combout  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[1]~46_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[1]~44_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~47 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~41 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~41_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[7][1]~q ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (((\my_regfile|registers[5][1]~q  & \my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[7][1]~q ),
	.datac(\my_regfile|registers[5][1]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~41 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~42 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~42_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[1]~41_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[1]~41_combout  & (\my_regfile|registers[6][1]~q )) # (!\my_processor|Sign_extention_mux_32|out[1]~41_combout  & ((\my_regfile|registers[4][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[6][1]~q ),
	.datac(\my_regfile|registers[4][1]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~42 .lut_mask = 16'hEE50;
defparam \my_processor|Sign_extention_mux_32|out[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~50 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~50_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[1]~47_combout  & (\my_processor|Sign_extention_mux_32|out[1]~49_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[1]~47_combout  & ((\my_processor|Sign_extention_mux_32|out[1]~42_combout ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[1]~47_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[1]~49_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[1]~47_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~50 .lut_mask = 16'hDAD0;
defparam \my_processor|Sign_extention_mux_32|out[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \my_regfile|registers[30][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N21
dffeas \my_regfile|registers[26][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \my_regfile|registers[18][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N11
dffeas \my_regfile|registers[22][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~33 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~33_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][1]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][1]~q ))))

	.dataa(\my_regfile|registers[18][1]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[22][1]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~33 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~34 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~34_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[1]~33_combout  & (\my_regfile|registers[30][1]~q )) # (!\my_processor|Sign_extention_mux_32|out[1]~33_combout  
// & ((\my_regfile|registers[26][1]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[1]~33_combout ))))

	.dataa(\my_regfile|registers[30][1]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[26][1]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~34 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \my_regfile|registers[28][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N1
dffeas \my_regfile|registers[24][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneive_lcell_comb \my_regfile|Decoder0~60 (
// Equation(s):
// \my_regfile|Decoder0~60_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|Decoder0~37_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|Decoder0~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~60 .lut_mask = 16'h3000;
defparam \my_regfile|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \my_regfile|registers[20][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \my_regfile|registers[16][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~35 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~35_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout ) # ((\my_regfile|registers[20][1]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][1]~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[20][1]~q ),
	.datad(\my_regfile|registers[16][1]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~35 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~36 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~36_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[1]~35_combout  & (\my_regfile|registers[28][1]~q )) # (!\my_processor|Sign_extention_mux_32|out[1]~35_combout  
// & ((\my_regfile|registers[24][1]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[1]~35_combout ))))

	.dataa(\my_regfile|registers[28][1]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][1]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~36 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~37 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~37_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_processor|Sign_extention_mux_32|out[1]~34_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[1]~36_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[1]~34_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~37 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \my_regfile|registers[27][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N29
dffeas \my_regfile|registers[19][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~38 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~38_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout ) # ((\my_regfile|registers[27][1]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][1]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[27][1]~q ),
	.datad(\my_regfile|registers[19][1]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~38 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \my_regfile|registers[23][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N31
dffeas \my_regfile|registers[31][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~39 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~39_combout  = (\my_processor|Sign_extention_mux_32|out[1]~38_combout  & (((\my_regfile|registers[31][1]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[1]~38_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[23][1]~q )))

	.dataa(\my_processor|Sign_extention_mux_32|out[1]~38_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[23][1]~q ),
	.datad(\my_regfile|registers[31][1]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~39 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N17
dffeas \my_regfile|registers[21][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \my_regfile|registers[17][1]~feeder (
// Equation(s):
// \my_regfile|registers[17][1]~feeder_combout  = \my_processor|dmem_mux_32|out[1]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[17][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][1]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[17][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N21
dffeas \my_regfile|registers[17][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N25
dffeas \my_regfile|registers[25][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~31 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~31_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[25][1]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[17][1]~q ))))

	.dataa(\my_regfile|registers[17][1]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[25][1]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~31 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~32 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~32_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[1]~31_combout  & ((\my_regfile|registers[29][1]~q ))) # (!\my_processor|Sign_extention_mux_32|out[1]~31_combout 
//  & (\my_regfile|registers[21][1]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[1]~31_combout ))))

	.dataa(\my_regfile|registers[21][1]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[29][1]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~32 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~40 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~40_combout  = (\my_processor|Sign_extention_mux_32|out[1]~37_combout  & (((\my_processor|Sign_extention_mux_32|out[1]~39_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[1]~37_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[1]~32_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[1]~37_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[1]~39_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~40 .lut_mask = 16'hE6A2;
defparam \my_processor|Sign_extention_mux_32|out[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~51 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~51_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[1]~40_combout ))) # (!\my_processor|ctrl_readRegB[4]~4_combout 
//  & (\my_processor|Sign_extention_mux_32|out[1]~50_combout ))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[1]~50_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~51 .lut_mask = 16'h3210;
defparam \my_processor|Sign_extention_mux_32|out[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[1]~30 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[1]~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [1] & \my_processor|Control|ALUinB$latch~combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[1]~30 .lut_mask = 16'hCC00;
defparam \my_processor|Sign_extention_mux_32|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \my_processor|Alu|Add0~11 (
// Equation(s):
// \my_processor|Alu|Add0~11_combout  = (\my_processor|Sign_extention_mux_32|out[1]~51_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[1]~51_combout  & ((\my_processor|Sign_extention_mux_32|out[1]~30_combout  & 
// (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[1]~30_combout  & ((\my_processor|Alu|Add0~3_combout )))))

	.dataa(\my_processor|Alu|Add0~2_combout ),
	.datab(\my_processor|Alu|Add0~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[1]~51_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~11 .lut_mask = 16'hAAAC;
defparam \my_processor|Alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \my_processor|Alu|Add0~12 (
// Equation(s):
// \my_processor|Alu|Add0~12_combout  = ((\my_processor|Alu|Add0~10_combout  $ (\my_processor|Alu|Add0~11_combout  $ (!\my_processor|Alu|Add0~8 )))) # (GND)
// \my_processor|Alu|Add0~13  = CARRY((\my_processor|Alu|Add0~10_combout  & ((\my_processor|Alu|Add0~11_combout ) # (!\my_processor|Alu|Add0~8 ))) # (!\my_processor|Alu|Add0~10_combout  & (\my_processor|Alu|Add0~11_combout  & !\my_processor|Alu|Add0~8 )))

	.dataa(\my_processor|Alu|Add0~10_combout ),
	.datab(\my_processor|Alu|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~8 ),
	.combout(\my_processor|Alu|Add0~12_combout ),
	.cout(\my_processor|Alu|Add0~13 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~205 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~205_combout  = (\my_processor|Sign_extention_mux_32|out[1]~51_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [1]))

	.dataa(gnd),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\my_processor|Sign_extention_mux_32|out[1]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~205 .lut_mask = 16'hFFC0;
defparam \my_processor|dmem_mux_32|out[1]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~25 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~25_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_processor|dmem_mux_32|out[1]~16_combout ) # ((\my_regfile|data_readRegA[1]~4_combout ) # (\my_processor|dmem_mux_32|out[1]~205_combout )))) # 
// (!\my_processor|dmem_mux_32|out[1]~17_combout  & (!\my_processor|dmem_mux_32|out[1]~16_combout  & (\my_regfile|data_readRegA[1]~4_combout  & \my_processor|dmem_mux_32|out[1]~205_combout )))

	.dataa(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datac(\my_regfile|data_readRegA[1]~4_combout ),
	.datad(\my_processor|dmem_mux_32|out[1]~205_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~25 .lut_mask = 16'hBAA8;
defparam \my_processor|dmem_mux_32|out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~10 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|Control|ALUop [0])

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~10 .lut_mask = 16'hF5F5;
defparam \my_processor|dmem_mux_32|out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~38 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~38_combout  = \my_processor|Control|ALUop [1] $ (\my_processor|Control|ALUop [2])

	.dataa(gnd),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(gnd),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~38 .lut_mask = 16'h33CC;
defparam \my_processor|dmem_mux_32|out[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \my_processor|Alu|Add0~14 (
// Equation(s):
// \my_processor|Alu|Add0~14_combout  = (\my_regfile|data_readRegA[2]~6_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~14 .lut_mask = 16'h9900;
defparam \my_processor|Alu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \my_regfile|registers[31][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \my_regfile|registers[27][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \my_regfile|registers[23][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \my_regfile|registers[19][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~60 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~60_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][2]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[23][2]~q ),
	.datad(\my_regfile|registers[19][2]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~60 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~61 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~61_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~60_combout  & (\my_regfile|registers[31][2]~q )) # (!\my_processor|Sign_extention_mux_32|out[2]~60_combout  
// & ((\my_regfile|registers[27][2]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[2]~60_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[31][2]~q ),
	.datac(\my_regfile|registers[27][2]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~61 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N1
dffeas \my_regfile|registers[25][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N11
dffeas \my_regfile|registers[29][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N3
dffeas \my_regfile|registers[17][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N19
dffeas \my_regfile|registers[21][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~53 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~53_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][2]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][2]~q ))))

	.dataa(\my_regfile|registers[17][2]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[21][2]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~53 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~54 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~54_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~53_combout  & ((\my_regfile|registers[29][2]~q ))) # (!\my_processor|Sign_extention_mux_32|out[2]~53_combout 
//  & (\my_regfile|registers[25][2]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[2]~53_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[25][2]~q ),
	.datac(\my_regfile|registers[29][2]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~54 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N27
dffeas \my_regfile|registers[28][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N21
dffeas \my_regfile|registers[20][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N17
dffeas \my_regfile|registers[16][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N3
dffeas \my_regfile|registers[24][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~57 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~57_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[24][2]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[16][2]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[16][2]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][2]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~57 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~58 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~58_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~57_combout  & (\my_regfile|registers[28][2]~q )) # (!\my_processor|Sign_extention_mux_32|out[2]~57_combout  
// & ((\my_regfile|registers[20][2]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[2]~57_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[28][2]~q ),
	.datac(\my_regfile|registers[20][2]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~58 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N11
dffeas \my_regfile|registers[30][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \my_regfile|registers[22][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N13
dffeas \my_regfile|registers[18][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \my_regfile|registers[26][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~55 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~55_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[26][2]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[18][2]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[18][2]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[26][2]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~55 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~56 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~56_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~55_combout  & (\my_regfile|registers[30][2]~q )) # (!\my_processor|Sign_extention_mux_32|out[2]~55_combout  
// & ((\my_regfile|registers[22][2]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[2]~55_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[30][2]~q ),
	.datac(\my_regfile|registers[22][2]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~56 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~59 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~59_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[2]~56_combout ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|Sign_extention_mux_32|out[2]~58_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[2]~58_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~59 .lut_mask = 16'hF4A4;
defparam \my_processor|Sign_extention_mux_32|out[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~62 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~62_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~59_combout  & (\my_processor|Sign_extention_mux_32|out[2]~61_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[2]~59_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~54_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[2]~59_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[2]~61_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[2]~54_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~62 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N15
dffeas \my_regfile|registers[12][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N17
dffeas \my_regfile|registers[14][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N13
dffeas \my_regfile|registers[13][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~70 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~70_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[15][2]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[13][2]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[15][2]~q ),
	.datac(\my_regfile|registers[13][2]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~70 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~71 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~71_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[2]~70_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[2]~70_combout  & ((\my_regfile|registers[14][2]~q ))) # (!\my_processor|Sign_extention_mux_32|out[2]~70_combout  & (\my_regfile|registers[12][2]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[12][2]~q ),
	.datac(\my_regfile|registers[14][2]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~71 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \my_regfile|registers[9][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N3
dffeas \my_regfile|registers[11][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \my_regfile|registers[10][2]~feeder (
// Equation(s):
// \my_regfile|registers[10][2]~feeder_combout  = \my_processor|dmem_mux_32|out[2]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[10][2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \my_regfile|registers[10][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N1
dffeas \my_regfile|registers[8][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~63 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~63_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[10][2]~q ) # ((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (((\my_regfile|registers[8][2]~q  & !\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_regfile|registers[10][2]~q ),
	.datab(\my_regfile|registers[8][2]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~63 .lut_mask = 16'hF0AC;
defparam \my_processor|Sign_extention_mux_32|out[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~64 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~64_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~63_combout  & ((\my_regfile|registers[11][2]~q ))) # (!\my_processor|Sign_extention_mux_32|out[2]~63_combout 
//  & (\my_regfile|registers[9][2]~q )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[2]~63_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[9][2]~q ),
	.datac(\my_regfile|registers[11][2]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~64 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \my_regfile|registers[2][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N23
dffeas \my_regfile|registers[1][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N1
dffeas \my_regfile|registers[3][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~67 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~67_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][2]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][2]~q ))))

	.dataa(\my_regfile|registers[1][2]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[3][2]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~67 .lut_mask = 16'hC088;
defparam \my_processor|Sign_extention_mux_32|out[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~68 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~68_combout  = (\my_processor|Sign_extention_mux_32|out[2]~67_combout ) # ((\my_regfile|registers[2][2]~q  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_regfile|registers[2][2]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~68 .lut_mask = 16'hFF20;
defparam \my_processor|Sign_extention_mux_32|out[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \my_regfile|registers[4][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N9
dffeas \my_regfile|registers[6][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \my_regfile|registers[7][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N11
dffeas \my_regfile|registers[5][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~65 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~65_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[7][2]~q ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (((\my_regfile|registers[5][2]~q  & \my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[7][2]~q ),
	.datac(\my_regfile|registers[5][2]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~65 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~66 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~66_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[2]~65_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[2]~65_combout  & ((\my_regfile|registers[6][2]~q ))) # (!\my_processor|Sign_extention_mux_32|out[2]~65_combout  & (\my_regfile|registers[4][2]~q ))))

	.dataa(\my_regfile|registers[4][2]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[6][2]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~66 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~69 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~69_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout ) # ((\my_processor|Sign_extention_mux_32|out[2]~66_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  
// & (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[2]~68_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[2]~68_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~69 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~72 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~72_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~69_combout  & (\my_processor|Sign_extention_mux_32|out[2]~71_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[2]~69_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~64_combout ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[2]~69_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[2]~71_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[2]~64_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~72 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[2]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~73 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~73_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[2]~62_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  
// & ((\my_processor|Sign_extention_mux_32|out[2]~72_combout )))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[2]~62_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~73 .lut_mask = 16'h3120;
defparam \my_processor|Sign_extention_mux_32|out[2]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~52 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~52_combout  = (\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~52 .lut_mask = 16'hF000;
defparam \my_processor|Sign_extention_mux_32|out[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~15 (
// Equation(s):
// \my_processor|Alu|Add0~15_combout  = (\my_processor|Sign_extention_mux_32|out[2]~73_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[2]~73_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~52_combout  & 
// (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[2]~52_combout  & ((\my_processor|Alu|Add0~3_combout )))))

	.dataa(\my_processor|Alu|Add0~2_combout ),
	.datab(\my_processor|Alu|Add0~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[2]~73_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~15 .lut_mask = 16'hAAAC;
defparam \my_processor|Alu|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \my_processor|Alu|Add0~16 (
// Equation(s):
// \my_processor|Alu|Add0~16_combout  = (\my_processor|Alu|Add0~14_combout  & ((\my_processor|Alu|Add0~15_combout  & (\my_processor|Alu|Add0~13  & VCC)) # (!\my_processor|Alu|Add0~15_combout  & (!\my_processor|Alu|Add0~13 )))) # 
// (!\my_processor|Alu|Add0~14_combout  & ((\my_processor|Alu|Add0~15_combout  & (!\my_processor|Alu|Add0~13 )) # (!\my_processor|Alu|Add0~15_combout  & ((\my_processor|Alu|Add0~13 ) # (GND)))))
// \my_processor|Alu|Add0~17  = CARRY((\my_processor|Alu|Add0~14_combout  & (!\my_processor|Alu|Add0~15_combout  & !\my_processor|Alu|Add0~13 )) # (!\my_processor|Alu|Add0~14_combout  & ((!\my_processor|Alu|Add0~13 ) # (!\my_processor|Alu|Add0~15_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~14_combout ),
	.datab(\my_processor|Alu|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~13 ),
	.combout(\my_processor|Alu|Add0~16_combout ),
	.cout(\my_processor|Alu|Add0~17 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~16 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[2]~708 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[2]~708_combout  = (\my_processor|Sign_extention_mux_32|out[2]~73_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[2]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[2]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[2]~708 .lut_mask = 16'hFF88;
defparam \my_processor|Sign_extention_mux_32|out[2]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~36 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~36_combout  = (!\my_processor|Control|ALUop [2] & \my_processor|Control|ALUop [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|Control|ALUop [2]),
	.datad(\my_processor|Control|ALUop [0]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~36 .lut_mask = 16'h0F00;
defparam \my_processor|dmem_mux_32|out[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[2]~31 (
// Equation(s):
// \my_processor|dmem_mux_32|out[2]~31_combout  = (\my_processor|Control|ALUop [2] & \my_processor|Control|ALUop [0])

	.dataa(gnd),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(gnd),
	.datad(\my_processor|Control|ALUop [0]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[2]~31 .lut_mask = 16'hCC00;
defparam \my_processor|dmem_mux_32|out[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[2]~28 (
// Equation(s):
// \my_processor|dmem_mux_32|out[2]~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[2]~28 .lut_mask = 16'hCCEE;
defparam \my_processor|dmem_mux_32|out[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N17
dffeas \my_regfile|registers[23][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N7
dffeas \my_regfile|registers[31][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \my_regfile|registers[27][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N17
dffeas \my_regfile|registers[19][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \my_regfile|Mux16~7 (
// Equation(s):
// \my_regfile|Mux16~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][15]~q ),
	.datac(\my_regfile|registers[19][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \my_regfile|Mux16~8 (
// Equation(s):
// \my_regfile|Mux16~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux16~7_combout  & ((\my_regfile|registers[31][15]~q ))) # (!\my_regfile|Mux16~7_combout  & (\my_regfile|registers[23][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux16~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][15]~q ),
	.datac(\my_regfile|registers[31][15]~q ),
	.datad(\my_regfile|Mux16~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \my_regfile|registers[21][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N5
dffeas \my_regfile|registers[29][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N31
dffeas \my_regfile|registers[25][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N9
dffeas \my_regfile|registers[17][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \my_regfile|Mux16~0 (
// Equation(s):
// \my_regfile|Mux16~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][15]~q )))))

	.dataa(\my_regfile|registers[25][15]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[17][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \my_regfile|Mux16~1 (
// Equation(s):
// \my_regfile|Mux16~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux16~0_combout  & ((\my_regfile|registers[29][15]~q ))) # (!\my_regfile|Mux16~0_combout  & (\my_regfile|registers[21][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux16~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[21][15]~q ),
	.datac(\my_regfile|registers[29][15]~q ),
	.datad(\my_regfile|Mux16~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N5
dffeas \my_regfile|registers[26][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N15
dffeas \my_regfile|registers[30][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N3
dffeas \my_regfile|registers[22][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N1
dffeas \my_regfile|registers[18][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \my_regfile|Mux16~2 (
// Equation(s):
// \my_regfile|Mux16~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][15]~q ),
	.datac(\my_regfile|registers[18][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \my_regfile|Mux16~3 (
// Equation(s):
// \my_regfile|Mux16~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux16~2_combout  & ((\my_regfile|registers[30][15]~q ))) # (!\my_regfile|Mux16~2_combout  & (\my_regfile|registers[26][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux16~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][15]~q ),
	.datac(\my_regfile|registers[30][15]~q ),
	.datad(\my_regfile|Mux16~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N13
dffeas \my_regfile|registers[24][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N9
dffeas \my_regfile|registers[28][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N19
dffeas \my_regfile|registers[20][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N3
dffeas \my_regfile|registers[16][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \my_regfile|Mux16~4 (
// Equation(s):
// \my_regfile|Mux16~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][15]~q ),
	.datac(\my_regfile|registers[16][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \my_regfile|Mux16~5 (
// Equation(s):
// \my_regfile|Mux16~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux16~4_combout  & ((\my_regfile|registers[28][15]~q ))) # (!\my_regfile|Mux16~4_combout  & (\my_regfile|registers[24][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux16~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[24][15]~q ),
	.datac(\my_regfile|registers[28][15]~q ),
	.datad(\my_regfile|Mux16~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \my_regfile|Mux16~6 (
// Equation(s):
// \my_regfile|Mux16~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux16~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux16~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux16~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux16~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux16~9 (
// Equation(s):
// \my_regfile|Mux16~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux16~6_combout  & (\my_regfile|Mux16~8_combout )) # (!\my_regfile|Mux16~6_combout  & ((\my_regfile|Mux16~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux16~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux16~8_combout ),
	.datac(\my_regfile|Mux16~1_combout ),
	.datad(\my_regfile|Mux16~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~32 (
// Equation(s):
// \my_regfile|data_readRegA[15]~32_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux16~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux16~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux16~19_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux16~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~32 .lut_mask = 16'hEF2F;
defparam \my_regfile|data_readRegA[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N13
dffeas \my_regfile|registers[14][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \my_regfile|registers[15][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N11
dffeas \my_regfile|registers[12][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~357 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~357_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][15]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][15]~q ))))

	.dataa(\my_regfile|registers[12][15]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[13][15]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~357 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[15]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~358 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~358_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[15]~357_combout  & ((\my_regfile|registers[15][15]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[15]~357_combout  & (\my_regfile|registers[14][15]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[15]~357_combout ))))

	.dataa(\my_regfile|registers[14][15]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[15][15]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~357_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~358 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[15]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \my_regfile|registers[7][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \my_regfile|registers[6][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \my_regfile|registers[4][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N7
dffeas \my_regfile|registers[5][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~350 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~350_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][15]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][15]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[4][15]~q ),
	.datac(\my_regfile|registers[5][15]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~350 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~351 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~351_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[15]~350_combout  & (\my_regfile|registers[7][15]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[15]~350_combout  & ((\my_regfile|registers[6][15]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[15]~350_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[7][15]~q ),
	.datac(\my_regfile|registers[6][15]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~350_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~351 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[15]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \my_regfile|registers[2][15]~feeder (
// Equation(s):
// \my_regfile|registers[2][15]~feeder_combout  = \my_processor|dmem_mux_32|out[15]~111_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[2][15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \my_regfile|registers[2][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N29
dffeas \my_regfile|registers[1][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N3
dffeas \my_regfile|registers[3][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~354 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~354_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][15]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][15]~q ))))

	.dataa(\my_regfile|registers[1][15]~q ),
	.datab(\my_regfile|registers[3][15]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~354 .lut_mask = 16'hC0A0;
defparam \my_processor|Sign_extention_mux_32|out[15]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~355 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~355_combout  = (\my_processor|Sign_extention_mux_32|out[15]~354_combout ) # ((\my_regfile|registers[2][15]~q  & (\my_processor|ctrl_readRegB[1]~3_combout  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|registers[2][15]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~354_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~355 .lut_mask = 16'hFF08;
defparam \my_processor|Sign_extention_mux_32|out[15]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas \my_regfile|registers[8][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N31
dffeas \my_regfile|registers[10][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~352 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~352_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|registers[10][15]~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[8][15]~q  & ((!\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_regfile|registers[8][15]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[10][15]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~352 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[15]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \my_regfile|registers[11][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N21
dffeas \my_regfile|registers[9][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~353 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~353_combout  = (\my_processor|Sign_extention_mux_32|out[15]~352_combout  & ((\my_regfile|registers[11][15]~q ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[15]~352_combout  & (((\my_regfile|registers[9][15]~q  & \my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[15]~352_combout ),
	.datab(\my_regfile|registers[11][15]~q ),
	.datac(\my_regfile|registers[9][15]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~353 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[15]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~356 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~356_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[3]~0_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[15]~353_combout ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[15]~355_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[15]~355_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~353_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~356 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[15]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~359 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~359_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[15]~356_combout  & (\my_processor|Sign_extention_mux_32|out[15]~358_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[15]~356_combout  & ((\my_processor|Sign_extention_mux_32|out[15]~351_combout ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[15]~356_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[15]~358_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[15]~351_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~356_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~359 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[15]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~347 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~347_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][15]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][15]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][15]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][15]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~347 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~348 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~348_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[15]~347_combout  & (\my_regfile|registers[31][15]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[15]~347_combout  & ((\my_regfile|registers[23][15]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[15]~347_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[31][15]~q ),
	.datac(\my_regfile|registers[23][15]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~347_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~348 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~340 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~340_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[25][15]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[17][15]~q ))))

	.dataa(\my_regfile|registers[17][15]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[25][15]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~340 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~341 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~341_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[15]~340_combout  & ((\my_regfile|registers[29][15]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[15]~340_combout  & (\my_regfile|registers[21][15]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[15]~340_combout ))))

	.dataa(\my_regfile|registers[21][15]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[29][15]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~340_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~341 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~344 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~344_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[20][15]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[16][15]~q ))))

	.dataa(\my_regfile|registers[16][15]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[20][15]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~344 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~345 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~345_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[15]~344_combout  & (\my_regfile|registers[28][15]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[15]~344_combout  & ((\my_regfile|registers[24][15]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[15]~344_combout ))))

	.dataa(\my_regfile|registers[28][15]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][15]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~344_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~345 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~342 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~342_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][15]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][15]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[18][15]~q ),
	.datac(\my_regfile|registers[22][15]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~342 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~343 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~343_combout  = (\my_processor|Sign_extention_mux_32|out[15]~342_combout  & ((\my_regfile|registers[30][15]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[15]~342_combout  & (((\my_regfile|registers[26][15]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[30][15]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[15]~342_combout ),
	.datac(\my_regfile|registers[26][15]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~343 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~346 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~346_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[15]~343_combout ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|Sign_extention_mux_32|out[15]~345_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[15]~345_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~343_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~346 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~349 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~349_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[15]~346_combout  & (\my_processor|Sign_extention_mux_32|out[15]~348_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[15]~346_combout  & ((\my_processor|Sign_extention_mux_32|out[15]~341_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[15]~346_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[15]~348_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[15]~341_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~346_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~349 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[15]~360 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[15]~360_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[15]~349_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[15]~359_combout ))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[15]~359_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[15]~349_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[15]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[15]~360 .lut_mask = 16'h5410;
defparam \my_processor|Sign_extention_mux_32|out[15]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[15]~106 (
// Equation(s):
// \my_processor|dmem_mux_32|out[15]~106_combout  = (\my_processor|Sign_extention_mux_32|out[15]~360_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [15] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|Sign_extention_mux_32|out[15]~360_combout ),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[15]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[15]~106 .lut_mask = 16'hFCF0;
defparam \my_processor|dmem_mux_32|out[15]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[15]~107 (
// Equation(s):
// \my_processor|dmem_mux_32|out[15]~107_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_regfile|data_readRegA[15]~32_combout ) # (\my_processor|dmem_mux_32|out[15]~106_combout ))) # (!\my_processor|dmem_mux_32|out[1]~17_combout  & 
// (\my_regfile|data_readRegA[15]~32_combout  & \my_processor|dmem_mux_32|out[15]~106_combout ))

	.dataa(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datab(\my_regfile|data_readRegA[15]~32_combout ),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[15]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[15]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[15]~107 .lut_mask = 16'hEE88;
defparam \my_processor|dmem_mux_32|out[15]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \my_processor|Alu|Add0~68 (
// Equation(s):
// \my_processor|Alu|Add0~68_combout  = (\my_processor|dmem_mux_32|out[15]~106_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|dmem_mux_32|out[15]~106_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[15]~106_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~68 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \my_processor|Alu|Add0~67 (
// Equation(s):
// \my_processor|Alu|Add0~67_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux16~20_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux16~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~67 .lut_mask = 16'h9909;
defparam \my_processor|Alu|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \my_regfile|registers[25][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \my_regfile|registers[21][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \my_regfile|registers[17][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux17~0 (
// Equation(s):
// \my_regfile|Mux17~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][14]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][14]~q ),
	.datac(\my_regfile|registers[17][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~0 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \my_regfile|registers[29][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux17~1 (
// Equation(s):
// \my_regfile|Mux17~1_combout  = (\my_regfile|Mux17~0_combout  & (((\my_regfile|registers[29][14]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux17~0_combout  & (\my_regfile|registers[25][14]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[25][14]~q ),
	.datab(\my_regfile|Mux17~0_combout ),
	.datac(\my_regfile|registers[29][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~1 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N29
dffeas \my_regfile|registers[22][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \my_regfile|registers[30][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N7
dffeas \my_regfile|registers[26][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \my_regfile|registers[18][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux17~2 (
// Equation(s):
// \my_regfile|Mux17~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[26][14]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[18][14]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][14]~q ),
	.datac(\my_regfile|registers[18][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux17~3 (
// Equation(s):
// \my_regfile|Mux17~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux17~2_combout  & ((\my_regfile|registers[30][14]~q ))) # (!\my_regfile|Mux17~2_combout  & (\my_regfile|registers[22][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux17~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][14]~q ),
	.datac(\my_regfile|registers[30][14]~q ),
	.datad(\my_regfile|Mux17~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \my_regfile|registers[20][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N1
dffeas \my_regfile|registers[28][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \my_regfile|registers[24][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N7
dffeas \my_regfile|registers[16][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux17~4 (
// Equation(s):
// \my_regfile|Mux17~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][14]~q )))))

	.dataa(\my_regfile|registers[24][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[16][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux17~5 (
// Equation(s):
// \my_regfile|Mux17~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux17~4_combout  & ((\my_regfile|registers[28][14]~q ))) # (!\my_regfile|Mux17~4_combout  & (\my_regfile|registers[20][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux17~4_combout ))))

	.dataa(\my_regfile|registers[20][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[28][14]~q ),
	.datad(\my_regfile|Mux17~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux17~6 (
// Equation(s):
// \my_regfile|Mux17~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux17~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|Mux17~5_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|Mux17~3_combout ),
	.datac(\my_regfile|Mux17~5_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~6 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \my_regfile|registers[27][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \my_regfile|registers[31][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \my_regfile|registers[23][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \my_regfile|registers[19][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \my_regfile|Mux17~7 (
// Equation(s):
// \my_regfile|Mux17~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[23][14]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[19][14]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][14]~q ),
	.datac(\my_regfile|registers[19][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \my_regfile|Mux17~8 (
// Equation(s):
// \my_regfile|Mux17~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux17~7_combout  & ((\my_regfile|registers[31][14]~q ))) # (!\my_regfile|Mux17~7_combout  & (\my_regfile|registers[27][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux17~7_combout ))))

	.dataa(\my_regfile|registers[27][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[31][14]~q ),
	.datad(\my_regfile|Mux17~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux17~9 (
// Equation(s):
// \my_regfile|Mux17~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux17~6_combout  & ((\my_regfile|Mux17~8_combout ))) # (!\my_regfile|Mux17~6_combout  & (\my_regfile|Mux17~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux17~6_combout ))))

	.dataa(\my_regfile|Mux17~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux17~6_combout ),
	.datad(\my_regfile|Mux17~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \my_regfile|registers[9][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \my_regfile|registers[10][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \my_regfile|registers[8][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \my_regfile|Mux17~10 (
// Equation(s):
// \my_regfile|Mux17~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][14]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][14]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[10][14]~q ),
	.datac(\my_regfile|registers[8][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~10 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \my_regfile|registers[11][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux17~11 (
// Equation(s):
// \my_regfile|Mux17~11_combout  = (\my_regfile|Mux17~10_combout  & (((\my_regfile|registers[11][14]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_regfile|Mux17~10_combout  & (\my_regfile|registers[9][14]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[9][14]~q ),
	.datab(\my_regfile|Mux17~10_combout ),
	.datac(\my_regfile|registers[11][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~11 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N15
dffeas \my_regfile|registers[15][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \my_regfile|registers[13][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N19
dffeas \my_regfile|registers[12][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \my_regfile|Mux17~17 (
// Equation(s):
// \my_regfile|Mux17~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][14]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][14]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[13][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[12][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \my_regfile|Mux17~18 (
// Equation(s):
// \my_regfile|Mux17~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux17~17_combout  & (\my_regfile|registers[15][14]~q )) # (!\my_regfile|Mux17~17_combout  & ((\my_regfile|registers[14][14]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux17~17_combout ))))

	.dataa(\my_regfile|registers[15][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][14]~q ),
	.datad(\my_regfile|Mux17~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N5
dffeas \my_regfile|registers[6][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \my_regfile|registers[7][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N23
dffeas \my_regfile|registers[5][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \my_regfile|registers[4][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux17~12 (
// Equation(s):
// \my_regfile|Mux17~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[5][14]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[4][14]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[5][14]~q ),
	.datac(\my_regfile|registers[4][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux17~13 (
// Equation(s):
// \my_regfile|Mux17~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux17~12_combout  & ((\my_regfile|registers[7][14]~q ))) # (!\my_regfile|Mux17~12_combout  & (\my_regfile|registers[6][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux17~12_combout ))))

	.dataa(\my_regfile|registers[6][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][14]~q ),
	.datad(\my_regfile|Mux17~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \my_regfile|registers[2][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \my_regfile|registers[3][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N3
dffeas \my_regfile|registers[1][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux17~14 (
// Equation(s):
// \my_regfile|Mux17~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][14]~q )))))

	.dataa(\my_regfile|registers[3][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[1][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux17~15 (
// Equation(s):
// \my_regfile|Mux17~15_combout  = (\my_regfile|Mux17~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][14]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][14]~q ),
	.datad(\my_regfile|Mux17~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux17~16 (
// Equation(s):
// \my_regfile|Mux17~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_regfile|Mux17~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux17~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux17~13_combout ),
	.datad(\my_regfile|Mux17~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux17~19 (
// Equation(s):
// \my_regfile|Mux17~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux17~16_combout  & ((\my_regfile|Mux17~18_combout ))) # (!\my_regfile|Mux17~16_combout  & (\my_regfile|Mux17~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux17~16_combout ))))

	.dataa(\my_regfile|Mux17~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux17~18_combout ),
	.datad(\my_regfile|Mux17~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~12 (
// Equation(s):
// \my_regfile|data_readRegA[14]~12_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux17~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux17~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux17~9_combout ),
	.datad(\my_regfile|Mux17~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~12 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \my_processor|Alu|Add0~63 (
// Equation(s):
// \my_processor|Alu|Add0~63_combout  = (\my_regfile|data_readRegA[14]~12_combout  & (\my_processor|Control|ALUop [1] $ (!\my_processor|Control|ALUop [2])))

	.dataa(\my_processor|Control|ALUop [1]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[14]~12_combout ),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~63 .lut_mask = 16'hA050;
defparam \my_processor|Alu|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N13
dffeas \my_regfile|registers[23][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \my_regfile|registers[31][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N31
dffeas \my_regfile|registers[27][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N13
dffeas \my_regfile|registers[19][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \my_regfile|Mux18~7 (
// Equation(s):
// \my_regfile|Mux18~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[27][13]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[19][13]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[27][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[19][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~7 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \my_regfile|Mux18~8 (
// Equation(s):
// \my_regfile|Mux18~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux18~7_combout  & ((\my_regfile|registers[31][13]~q ))) # (!\my_regfile|Mux18~7_combout  & (\my_regfile|registers[23][13]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux18~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][13]~q ),
	.datac(\my_regfile|registers[31][13]~q ),
	.datad(\my_regfile|Mux18~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N15
dffeas \my_regfile|registers[29][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N17
dffeas \my_regfile|registers[21][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N1
dffeas \my_regfile|registers[25][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \my_regfile|registers[17][13]~feeder (
// Equation(s):
// \my_regfile|registers[17][13]~feeder_combout  = \my_processor|dmem_mux_32|out[13]~100_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[17][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][13]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[17][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N15
dffeas \my_regfile|registers[17][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \my_regfile|Mux18~0 (
// Equation(s):
// \my_regfile|Mux18~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][13]~q )))))

	.dataa(\my_regfile|registers[25][13]~q ),
	.datab(\my_regfile|registers[17][13]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~0 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \my_regfile|Mux18~1 (
// Equation(s):
// \my_regfile|Mux18~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux18~0_combout  & (\my_regfile|registers[29][13]~q )) # (!\my_regfile|Mux18~0_combout  & ((\my_regfile|registers[21][13]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux18~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[29][13]~q ),
	.datac(\my_regfile|registers[21][13]~q ),
	.datad(\my_regfile|Mux18~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N17
dffeas \my_regfile|registers[26][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N11
dffeas \my_regfile|registers[22][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N19
dffeas \my_regfile|registers[18][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \my_regfile|Mux18~2 (
// Equation(s):
// \my_regfile|Mux18~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[22][13]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[18][13]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][13]~q ),
	.datac(\my_regfile|registers[18][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N9
dffeas \my_regfile|registers[30][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \my_regfile|Mux18~3 (
// Equation(s):
// \my_regfile|Mux18~3_combout  = (\my_regfile|Mux18~2_combout  & (((\my_regfile|registers[30][13]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux18~2_combout  & (\my_regfile|registers[26][13]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[26][13]~q ),
	.datab(\my_regfile|Mux18~2_combout ),
	.datac(\my_regfile|registers[30][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~3 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N21
dffeas \my_regfile|registers[24][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N17
dffeas \my_regfile|registers[28][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N7
dffeas \my_regfile|registers[20][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N11
dffeas \my_regfile|registers[16][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \my_regfile|Mux18~4 (
// Equation(s):
// \my_regfile|Mux18~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][13]~q )))))

	.dataa(\my_regfile|registers[20][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \my_regfile|Mux18~5 (
// Equation(s):
// \my_regfile|Mux18~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux18~4_combout  & ((\my_regfile|registers[28][13]~q ))) # (!\my_regfile|Mux18~4_combout  & (\my_regfile|registers[24][13]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux18~4_combout ))))

	.dataa(\my_regfile|registers[24][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[28][13]~q ),
	.datad(\my_regfile|Mux18~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \my_regfile|Mux18~6 (
// Equation(s):
// \my_regfile|Mux18~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [18] & (\my_regfile|Mux18~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux18~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux18~3_combout ),
	.datad(\my_regfile|Mux18~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \my_regfile|Mux18~9 (
// Equation(s):
// \my_regfile|Mux18~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux18~6_combout  & (\my_regfile|Mux18~8_combout )) # (!\my_regfile|Mux18~6_combout  & ((\my_regfile|Mux18~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux18~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux18~8_combout ),
	.datac(\my_regfile|Mux18~1_combout ),
	.datad(\my_regfile|Mux18~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~28 (
// Equation(s):
// \my_regfile|data_readRegA[13]~28_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux18~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux18~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux18~19_combout ),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux18~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~28 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegA[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \my_regfile|registers[4][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N23
dffeas \my_regfile|registers[5][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~307 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~307_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][13]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][13]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[4][13]~q ),
	.datac(\my_regfile|registers[5][13]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~307 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[13]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N17
dffeas \my_regfile|registers[6][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \my_regfile|registers[7][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~308 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~308_combout  = (\my_processor|Sign_extention_mux_32|out[13]~307_combout  & (((\my_regfile|registers[7][13]~q ) # (!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[13]~307_combout  & (\my_regfile|registers[6][13]~q  & ((\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[13]~307_combout ),
	.datab(\my_regfile|registers[6][13]~q ),
	.datac(\my_regfile|registers[7][13]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~308 .lut_mask = 16'hE4AA;
defparam \my_processor|Sign_extention_mux_32|out[13]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N17
dffeas \my_regfile|registers[1][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N13
dffeas \my_regfile|registers[3][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~311 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~311_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][13]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][13]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][13]~q ),
	.datac(\my_regfile|registers[3][13]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~311 .lut_mask = 16'hA088;
defparam \my_processor|Sign_extention_mux_32|out[13]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N31
dffeas \my_regfile|registers[2][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~312 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~312_combout  = (\my_processor|Sign_extention_mux_32|out[13]~311_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout  & \my_regfile|registers[2][13]~q )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[13]~311_combout ),
	.datad(\my_regfile|registers[2][13]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~312 .lut_mask = 16'hF4F0;
defparam \my_processor|Sign_extention_mux_32|out[13]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N25
dffeas \my_regfile|registers[11][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \my_regfile|registers[9][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N7
dffeas \my_regfile|registers[8][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \my_regfile|registers[10][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~309 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~309_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][13]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][13]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][13]~q ),
	.datac(\my_regfile|registers[10][13]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~309 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[13]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~310 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~310_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[13]~309_combout  & (\my_regfile|registers[11][13]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[13]~309_combout  & ((\my_regfile|registers[9][13]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[13]~309_combout ))))

	.dataa(\my_regfile|registers[11][13]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[9][13]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[13]~309_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~310 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[13]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~313 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~313_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[13]~310_combout ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[13]~312_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[13]~312_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[13]~310_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~313 .lut_mask = 16'hF2C2;
defparam \my_processor|Sign_extention_mux_32|out[13]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \my_regfile|registers[15][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \my_regfile|registers[14][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \my_regfile|registers[12][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~314 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~314_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][13]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][13]~q ))))

	.dataa(\my_regfile|registers[12][13]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[13][13]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~314 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[13]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~315 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~315_combout  = (\my_processor|Sign_extention_mux_32|out[13]~314_combout  & ((\my_regfile|registers[15][13]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[13]~314_combout  & (((\my_regfile|registers[14][13]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[15][13]~q ),
	.datab(\my_regfile|registers[14][13]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[13]~314_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~315 .lut_mask = 16'hACF0;
defparam \my_processor|Sign_extention_mux_32|out[13]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~316 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~316_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[13]~313_combout  & ((\my_processor|Sign_extention_mux_32|out[13]~315_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[13]~313_combout  & (\my_processor|Sign_extention_mux_32|out[13]~308_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[13]~313_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[13]~308_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[13]~313_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[13]~315_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~316 .lut_mask = 16'hF838;
defparam \my_processor|Sign_extention_mux_32|out[13]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~297 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~297_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[25][13]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[17][13]~q ))))

	.dataa(\my_regfile|registers[17][13]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[25][13]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~297 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[13]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~298 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~298_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[13]~297_combout  & ((\my_regfile|registers[29][13]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[13]~297_combout  & (\my_regfile|registers[21][13]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[13]~297_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[21][13]~q ),
	.datac(\my_regfile|registers[29][13]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[13]~297_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~298 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[13]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~304 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~304_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][13]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][13]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][13]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][13]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~304 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[13]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~305 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~305_combout  = (\my_processor|Sign_extention_mux_32|out[13]~304_combout  & ((\my_regfile|registers[31][13]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[13]~304_combout  & (((\my_regfile|registers[23][13]~q  & \my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[13]~304_combout ),
	.datab(\my_regfile|registers[31][13]~q ),
	.datac(\my_regfile|registers[23][13]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~305 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[13]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~299 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~299_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][13]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][13]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[18][13]~q ),
	.datac(\my_regfile|registers[22][13]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~299 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[13]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~300 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~300_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[13]~299_combout  & (\my_regfile|registers[30][13]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[13]~299_combout  & ((\my_regfile|registers[26][13]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[13]~299_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[30][13]~q ),
	.datac(\my_regfile|registers[26][13]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[13]~299_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~300 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[13]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~301 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~301_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[20][13]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[16][13]~q ))))

	.dataa(\my_regfile|registers[16][13]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[20][13]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~301 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[13]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~302 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~302_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[13]~301_combout  & (\my_regfile|registers[28][13]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[13]~301_combout  & ((\my_regfile|registers[24][13]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[13]~301_combout ))))

	.dataa(\my_regfile|registers[28][13]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][13]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[13]~301_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~302 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[13]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~303 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~303_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_processor|Sign_extention_mux_32|out[13]~300_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[13]~302_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[13]~300_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[13]~302_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~303 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[13]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~306 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~306_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[13]~303_combout  & ((\my_processor|Sign_extention_mux_32|out[13]~305_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[13]~303_combout  & (\my_processor|Sign_extention_mux_32|out[13]~298_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[13]~303_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[13]~298_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[13]~305_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[13]~303_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~306 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[13]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[13]~317 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[13]~317_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[13]~306_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[13]~316_combout ))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[13]~316_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[13]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[13]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[13]~317 .lut_mask = 16'h3210;
defparam \my_processor|Sign_extention_mux_32|out[13]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[13]~95 (
// Equation(s):
// \my_processor|dmem_mux_32|out[13]~95_combout  = (\my_processor|Sign_extention_mux_32|out[13]~317_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [13] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(\my_processor|Sign_extention_mux_32|out[13]~317_combout ),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[13]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[13]~95 .lut_mask = 16'hFAF0;
defparam \my_processor|dmem_mux_32|out[13]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[13]~96 (
// Equation(s):
// \my_processor|dmem_mux_32|out[13]~96_combout  = (\my_regfile|data_readRegA[13]~28_combout  & ((\my_processor|dmem_mux_32|out[13]~95_combout ) # (\my_processor|dmem_mux_32|out[1]~17_combout ))) # (!\my_regfile|data_readRegA[13]~28_combout  & 
// (\my_processor|dmem_mux_32|out[13]~95_combout  & \my_processor|dmem_mux_32|out[1]~17_combout ))

	.dataa(\my_regfile|data_readRegA[13]~28_combout ),
	.datab(\my_processor|dmem_mux_32|out[13]~95_combout ),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[13]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[13]~96 .lut_mask = 16'hEE88;
defparam \my_processor|dmem_mux_32|out[13]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~60 (
// Equation(s):
// \my_processor|Alu|Add0~60_combout  = (\my_processor|dmem_mux_32|out[13]~95_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|dmem_mux_32|out[13]~95_combout  & ((\my_processor|Alu|Add0~3_combout )))

	.dataa(gnd),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(\my_processor|Alu|Add0~3_combout ),
	.datad(\my_processor|dmem_mux_32|out[13]~95_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~60 .lut_mask = 16'hCCF0;
defparam \my_processor|Alu|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N17
dffeas \my_regfile|registers[9][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \my_regfile|registers[11][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N7
dffeas \my_regfile|registers[10][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \my_regfile|registers[8][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux19~10 (
// Equation(s):
// \my_regfile|Mux19~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][12]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][12]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[10][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[8][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux19~11 (
// Equation(s):
// \my_regfile|Mux19~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux19~10_combout  & ((\my_regfile|registers[11][12]~q ))) # (!\my_regfile|Mux19~10_combout  & (\my_regfile|registers[9][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux19~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][12]~q ),
	.datac(\my_regfile|registers[11][12]~q ),
	.datad(\my_regfile|Mux19~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \my_regfile|registers[15][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N31
dffeas \my_regfile|registers[13][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N3
dffeas \my_regfile|registers[12][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux19~17 (
// Equation(s):
// \my_regfile|Mux19~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][12]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][12]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[13][12]~q ),
	.datac(\my_regfile|registers[12][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~17 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux19~18 (
// Equation(s):
// \my_regfile|Mux19~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux19~17_combout  & (\my_regfile|registers[15][12]~q )) # (!\my_regfile|Mux19~17_combout  & ((\my_regfile|registers[14][12]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux19~17_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[15][12]~q ),
	.datac(\my_regfile|registers[14][12]~q ),
	.datad(\my_regfile|Mux19~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N3
dffeas \my_regfile|registers[5][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N27
dffeas \my_regfile|registers[4][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux19~12 (
// Equation(s):
// \my_regfile|Mux19~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][12]~q ),
	.datac(\my_regfile|registers[4][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \my_regfile|registers[6][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \my_regfile|registers[7][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux19~13 (
// Equation(s):
// \my_regfile|Mux19~13_combout  = (\my_regfile|Mux19~12_combout  & (((\my_regfile|registers[7][12]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux19~12_combout  & (\my_regfile|registers[6][12]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux19~12_combout ),
	.datab(\my_regfile|registers[6][12]~q ),
	.datac(\my_regfile|registers[7][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~13 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N11
dffeas \my_regfile|registers[2][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N15
dffeas \my_regfile|registers[3][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N29
dffeas \my_regfile|registers[1][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneive_lcell_comb \my_regfile|Mux19~14 (
// Equation(s):
// \my_regfile|Mux19~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][12]~q ),
	.datac(\my_regfile|registers[1][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
cycloneive_lcell_comb \my_regfile|Mux19~15 (
// Equation(s):
// \my_regfile|Mux19~15_combout  = (\my_regfile|Mux19~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][12]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][12]~q ),
	.datad(\my_regfile|Mux19~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux19~16 (
// Equation(s):
// \my_regfile|Mux19~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_regfile|Mux19~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux19~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux19~13_combout ),
	.datad(\my_regfile|Mux19~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux19~19 (
// Equation(s):
// \my_regfile|Mux19~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux19~16_combout  & ((\my_regfile|Mux19~18_combout ))) # (!\my_regfile|Mux19~16_combout  & (\my_regfile|Mux19~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux19~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux19~11_combout ),
	.datac(\my_regfile|Mux19~18_combout ),
	.datad(\my_regfile|Mux19~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N5
dffeas \my_regfile|registers[27][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \my_regfile|registers[31][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N15
dffeas \my_regfile|registers[23][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \my_regfile|registers[19][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \my_regfile|Mux19~7 (
// Equation(s):
// \my_regfile|Mux19~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][12]~q )))))

	.dataa(\my_regfile|registers[23][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[19][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux19~8 (
// Equation(s):
// \my_regfile|Mux19~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux19~7_combout  & ((\my_regfile|registers[31][12]~q ))) # (!\my_regfile|Mux19~7_combout  & (\my_regfile|registers[27][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux19~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[27][12]~q ),
	.datac(\my_regfile|registers[31][12]~q ),
	.datad(\my_regfile|Mux19~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N15
dffeas \my_regfile|registers[25][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N9
dffeas \my_regfile|registers[29][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N15
dffeas \my_regfile|registers[21][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N25
dffeas \my_regfile|registers[17][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux19~0 (
// Equation(s):
// \my_regfile|Mux19~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[21][12]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[17][12]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[21][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[17][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \my_regfile|Mux19~1 (
// Equation(s):
// \my_regfile|Mux19~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux19~0_combout  & ((\my_regfile|registers[29][12]~q ))) # (!\my_regfile|Mux19~0_combout  & (\my_regfile|registers[25][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux19~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[25][12]~q ),
	.datac(\my_regfile|registers[29][12]~q ),
	.datad(\my_regfile|Mux19~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \my_regfile|registers[22][12]~feeder (
// Equation(s):
// \my_regfile|registers[22][12]~feeder_combout  = \my_processor|dmem_mux_32|out[12]~94_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[22][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[22][12]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[22][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \my_regfile|registers[22][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[22][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N3
dffeas \my_regfile|registers[30][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N25
dffeas \my_regfile|registers[26][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N27
dffeas \my_regfile|registers[18][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \my_regfile|Mux19~2 (
// Equation(s):
// \my_regfile|Mux19~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][12]~q ),
	.datac(\my_regfile|registers[18][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \my_regfile|Mux19~3 (
// Equation(s):
// \my_regfile|Mux19~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux19~2_combout  & ((\my_regfile|registers[30][12]~q ))) # (!\my_regfile|Mux19~2_combout  & (\my_regfile|registers[22][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux19~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][12]~q ),
	.datac(\my_regfile|registers[30][12]~q ),
	.datad(\my_regfile|Mux19~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N17
dffeas \my_regfile|registers[20][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N17
dffeas \my_regfile|registers[28][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \my_regfile|registers[24][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N27
dffeas \my_regfile|registers[16][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \my_regfile|Mux19~4 (
// Equation(s):
// \my_regfile|Mux19~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][12]~q ),
	.datac(\my_regfile|registers[16][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \my_regfile|Mux19~5 (
// Equation(s):
// \my_regfile|Mux19~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux19~4_combout  & ((\my_regfile|registers[28][12]~q ))) # (!\my_regfile|Mux19~4_combout  & (\my_regfile|registers[20][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux19~4_combout ))))

	.dataa(\my_regfile|registers[20][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[28][12]~q ),
	.datad(\my_regfile|Mux19~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux19~6 (
// Equation(s):
// \my_regfile|Mux19~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux19~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux19~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux19~3_combout ),
	.datad(\my_regfile|Mux19~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux19~9 (
// Equation(s):
// \my_regfile|Mux19~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux19~6_combout  & (\my_regfile|Mux19~8_combout )) # (!\my_regfile|Mux19~6_combout  & ((\my_regfile|Mux19~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux19~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux19~8_combout ),
	.datac(\my_regfile|Mux19~1_combout ),
	.datad(\my_regfile|Mux19~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~13 (
// Equation(s):
// \my_regfile|data_readRegA[12]~13_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux19~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux19~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux19~19_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux19~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~13 .lut_mask = 16'hEF2F;
defparam \my_regfile|data_readRegA[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[12]~92 (
// Equation(s):
// \my_processor|dmem_mux_32|out[12]~92_combout  = (\my_processor|dmem_mux_32|out[1]~16_combout  & (((\my_processor|dmem_mux_32|out[1]~17_combout )))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_regfile|data_readRegA[12]~13_combout  & 
// ((\my_processor|dmem_mux_32|out[1]~17_combout ) # (\my_processor|Sign_extention_mux_32|out[12]~296_combout ))) # (!\my_regfile|data_readRegA[12]~13_combout  & (\my_processor|dmem_mux_32|out[1]~17_combout  & 
// \my_processor|Sign_extention_mux_32|out[12]~296_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datab(\my_regfile|data_readRegA[12]~13_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~296_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[12]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[12]~92 .lut_mask = 16'hF4E0;
defparam \my_processor|dmem_mux_32|out[12]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \my_processor|Alu|Add0~55 (
// Equation(s):
// \my_processor|Alu|Add0~55_combout  = (\my_regfile|data_readRegA[12]~13_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))

	.dataa(gnd),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_regfile|data_readRegA[12]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~55 .lut_mask = 16'hC300;
defparam \my_processor|Alu|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N19
dffeas \my_regfile|registers[31][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N17
dffeas \my_regfile|registers[23][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \my_regfile|registers[19][11]~feeder (
// Equation(s):
// \my_regfile|registers[19][11]~feeder_combout  = \my_processor|dmem_mux_32|out[11]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[19][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[19][11]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[19][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N15
dffeas \my_regfile|registers[19][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[19][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N7
dffeas \my_regfile|registers[27][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~260 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~260_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][11]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][11]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][11]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][11]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~260 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[11]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~261 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~261_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~260_combout  & (\my_regfile|registers[31][11]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[11]~260_combout  & ((\my_regfile|registers[23][11]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[11]~260_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[31][11]~q ),
	.datac(\my_regfile|registers[23][11]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~260_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~261 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[11]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \my_regfile|registers[30][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N5
dffeas \my_regfile|registers[26][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \my_regfile|registers[18][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N19
dffeas \my_regfile|registers[22][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~255 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~255_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][11]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][11]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[18][11]~q ),
	.datac(\my_regfile|registers[22][11]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~255 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[11]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~256 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~256_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~255_combout  & (\my_regfile|registers[30][11]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[11]~255_combout  & ((\my_regfile|registers[26][11]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[11]~255_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[30][11]~q ),
	.datac(\my_regfile|registers[26][11]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~255_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~256 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[11]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \my_regfile|registers[24][11]~feeder (
// Equation(s):
// \my_regfile|registers[24][11]~feeder_combout  = \my_processor|dmem_mux_32|out[11]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[24][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[24][11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[24][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N5
dffeas \my_regfile|registers[24][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[24][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N5
dffeas \my_regfile|registers[28][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \my_regfile|registers[20][11]~feeder (
// Equation(s):
// \my_regfile|registers[20][11]~feeder_combout  = \my_processor|dmem_mux_32|out[11]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[20][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[20][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N15
dffeas \my_regfile|registers[20][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N7
dffeas \my_regfile|registers[16][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~257 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~257_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[20][11]~q ) # ((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (((\my_regfile|registers[16][11]~q  & !\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[20][11]~q ),
	.datab(\my_regfile|registers[16][11]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~257 .lut_mask = 16'hF0AC;
defparam \my_processor|Sign_extention_mux_32|out[11]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~258 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~258_combout  = (\my_processor|Sign_extention_mux_32|out[11]~257_combout  & (((\my_regfile|registers[28][11]~q ) # (!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[11]~257_combout  & (\my_regfile|registers[24][11]~q  & ((\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[24][11]~q ),
	.datab(\my_regfile|registers[28][11]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[11]~257_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~258 .lut_mask = 16'hCAF0;
defparam \my_processor|Sign_extention_mux_32|out[11]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~259 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~259_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_processor|Sign_extention_mux_32|out[11]~256_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~258_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[11]~256_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~258_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~259 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[11]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N17
dffeas \my_regfile|registers[21][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \my_regfile|registers[17][11]~feeder (
// Equation(s):
// \my_regfile|registers[17][11]~feeder_combout  = \my_processor|dmem_mux_32|out[11]~89_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[17][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][11]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[17][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N9
dffeas \my_regfile|registers[17][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N9
dffeas \my_regfile|registers[25][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~253 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~253_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[25][11]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[17][11]~q ))))

	.dataa(\my_regfile|registers[17][11]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[25][11]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~253 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[11]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N27
dffeas \my_regfile|registers[29][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~254 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~254_combout  = (\my_processor|Sign_extention_mux_32|out[11]~253_combout  & (((\my_regfile|registers[29][11]~q ) # (!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[11]~253_combout  & (\my_regfile|registers[21][11]~q  & ((\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[21][11]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[11]~253_combout ),
	.datac(\my_regfile|registers[29][11]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~254 .lut_mask = 16'hE2CC;
defparam \my_processor|Sign_extention_mux_32|out[11]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~262 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~262_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~259_combout  & (\my_processor|Sign_extention_mux_32|out[11]~261_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[11]~259_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~254_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[11]~259_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[11]~261_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[11]~259_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~254_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~262 .lut_mask = 16'hBCB0;
defparam \my_processor|Sign_extention_mux_32|out[11]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \my_regfile|registers[15][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \my_regfile|registers[14][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \my_regfile|registers[12][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~270 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~270_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][11]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][11]~q ))))

	.dataa(\my_regfile|registers[12][11]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[13][11]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~270 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[11]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~271 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~271_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~270_combout  & (\my_regfile|registers[15][11]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[11]~270_combout  & ((\my_regfile|registers[14][11]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[11]~270_combout ))))

	.dataa(\my_regfile|registers[15][11]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[14][11]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~270_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~271 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[11]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \my_regfile|registers[6][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N7
dffeas \my_regfile|registers[7][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \my_regfile|registers[5][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \my_regfile|registers[4][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~263 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~263_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[5][11]~q )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][11]~q )))))

	.dataa(\my_regfile|registers[5][11]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[4][11]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~263 .lut_mask = 16'hEE30;
defparam \my_processor|Sign_extention_mux_32|out[11]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~264 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~264_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~263_combout  & ((\my_regfile|registers[7][11]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[11]~263_combout  & (\my_regfile|registers[6][11]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[11]~263_combout ))))

	.dataa(\my_regfile|registers[6][11]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[7][11]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~263_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~264 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[11]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \my_regfile|registers[2][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N23
dffeas \my_regfile|registers[1][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N1
dffeas \my_regfile|registers[3][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~267 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~267_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][11]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][11]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][11]~q ),
	.datac(\my_regfile|registers[3][11]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~267 .lut_mask = 16'hA088;
defparam \my_processor|Sign_extention_mux_32|out[11]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~268 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~268_combout  = (\my_processor|Sign_extention_mux_32|out[11]~267_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout  & \my_regfile|registers[2][11]~q )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][11]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~267_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~268 .lut_mask = 16'hFF40;
defparam \my_processor|Sign_extention_mux_32|out[11]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \my_regfile|registers[11][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \my_regfile|registers[9][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N15
dffeas \my_regfile|registers[8][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N19
dffeas \my_regfile|registers[10][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~265 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~265_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][11]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][11]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][11]~q ),
	.datac(\my_regfile|registers[10][11]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~265 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[11]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~266 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~266_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~265_combout  & (\my_regfile|registers[11][11]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[11]~265_combout  & ((\my_regfile|registers[9][11]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[11]~265_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][11]~q ),
	.datac(\my_regfile|registers[9][11]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~265_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~266 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[11]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~269 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~269_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[11]~266_combout ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[11]~268_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[11]~268_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~266_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~269 .lut_mask = 16'hF4A4;
defparam \my_processor|Sign_extention_mux_32|out[11]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~272 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~272_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~269_combout  & (\my_processor|Sign_extention_mux_32|out[11]~271_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[11]~269_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~264_combout ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[11]~269_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[11]~271_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[11]~264_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~269_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~272 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[11]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~273 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~273_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[11]~262_combout )) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[11]~272_combout )))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[11]~262_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~272_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~273 .lut_mask = 16'h5140;
defparam \my_processor|Sign_extention_mux_32|out[11]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[11]~274 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[11]~274_combout  = (\my_processor|Sign_extention_mux_32|out[11]~273_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~273_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[11]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[11]~274 .lut_mask = 16'hFFA0;
defparam \my_processor|Sign_extention_mux_32|out[11]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[11]~85 (
// Equation(s):
// \my_processor|dmem_mux_32|out[11]~85_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & (((\my_processor|Sign_extention_mux_32|out[11]~274_combout ) # (\my_regfile|Mux20~20_combout )) # (!\my_regfile|data_readRegA~3_combout ))) # 
// (!\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_processor|Sign_extention_mux_32|out[11]~274_combout  & ((\my_regfile|Mux20~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[11]~274_combout ),
	.datad(\my_regfile|Mux20~20_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[11]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[11]~85 .lut_mask = 16'hFAB2;
defparam \my_processor|dmem_mux_32|out[11]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~52 (
// Equation(s):
// \my_processor|Alu|Add0~52_combout  = (\my_processor|Sign_extention_mux_32|out[11]~274_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[11]~274_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[11]~274_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~52 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N15
dffeas \my_regfile|registers[31][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \my_regfile|registers[19][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \my_regfile|registers[23][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~238 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~238_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][10]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][10]~q ))))

	.dataa(\my_regfile|registers[19][10]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[23][10]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~238 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[10]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~239 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~239_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~238_combout  & (\my_regfile|registers[31][10]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[10]~238_combout  & ((\my_regfile|registers[27][10]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[10]~238_combout ))))

	.dataa(\my_regfile|registers[31][10]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][10]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~238_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~239 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[10]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N31
dffeas \my_regfile|registers[25][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N17
dffeas \my_regfile|registers[29][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N21
dffeas \my_regfile|registers[17][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N23
dffeas \my_regfile|registers[21][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~231 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~231_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][10]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][10]~q ))))

	.dataa(\my_regfile|registers[17][10]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[21][10]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~231 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[10]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~232 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~232_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~231_combout  & ((\my_regfile|registers[29][10]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[10]~231_combout  & (\my_regfile|registers[25][10]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[10]~231_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[25][10]~q ),
	.datac(\my_regfile|registers[29][10]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~231_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~232 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[10]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N5
dffeas \my_regfile|registers[28][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N11
dffeas \my_regfile|registers[20][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N11
dffeas \my_regfile|registers[16][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N5
dffeas \my_regfile|registers[24][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~235 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~235_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[24][10]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[16][10]~q ))))

	.dataa(\my_regfile|registers[16][10]~q ),
	.datab(\my_regfile|registers[24][10]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~235 .lut_mask = 16'hFC0A;
defparam \my_processor|Sign_extention_mux_32|out[10]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~236 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~236_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~235_combout  & (\my_regfile|registers[28][10]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[10]~235_combout  & ((\my_regfile|registers[20][10]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[10]~235_combout ))))

	.dataa(\my_regfile|registers[28][10]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[20][10]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~235_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~236 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[10]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \my_regfile|registers[30][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N21
dffeas \my_regfile|registers[22][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneive_lcell_comb \my_regfile|registers[18][10]~feeder (
// Equation(s):
// \my_regfile|registers[18][10]~feeder_combout  = \my_processor|dmem_mux_32|out[10]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[18][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[18][10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[18][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N19
dffeas \my_regfile|registers[18][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[18][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \my_regfile|registers[26][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~233 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~233_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[26][10]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[18][10]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[18][10]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[26][10]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~233 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[10]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~234 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~234_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~233_combout  & (\my_regfile|registers[30][10]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[10]~233_combout  & ((\my_regfile|registers[22][10]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[10]~233_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[30][10]~q ),
	.datac(\my_regfile|registers[22][10]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~233_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~234 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[10]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~237 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~237_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[10]~234_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[10]~236_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[10]~236_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~234_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~237 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[10]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~240 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~240_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~237_combout  & (\my_processor|Sign_extention_mux_32|out[10]~239_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[10]~237_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~232_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[10]~237_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[10]~239_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[10]~232_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~237_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~240 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[10]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \my_regfile|registers[15][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N9
dffeas \my_regfile|registers[14][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N19
dffeas \my_regfile|registers[12][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N23
dffeas \my_regfile|registers[13][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~248 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~248_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][10]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][10]~q ))))

	.dataa(\my_regfile|registers[12][10]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[13][10]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~248 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[10]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~249 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~249_combout  = (\my_processor|Sign_extention_mux_32|out[10]~248_combout  & ((\my_regfile|registers[15][10]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[10]~248_combout  & (((\my_regfile|registers[14][10]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[15][10]~q ),
	.datab(\my_regfile|registers[14][10]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[10]~248_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~249 .lut_mask = 16'hACF0;
defparam \my_processor|Sign_extention_mux_32|out[10]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \my_regfile|registers[9][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \my_regfile|registers[11][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \my_regfile|registers[8][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \my_regfile|registers[10][10]~feeder (
// Equation(s):
// \my_regfile|registers[10][10]~feeder_combout  = \my_processor|dmem_mux_32|out[10]~84_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[10][10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \my_regfile|registers[10][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~241 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~241_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|registers[10][10]~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[8][10]~q  & ((!\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_regfile|registers[8][10]~q ),
	.datab(\my_regfile|registers[10][10]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~241 .lut_mask = 16'hF0CA;
defparam \my_processor|Sign_extention_mux_32|out[10]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~242 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~242_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~241_combout  & ((\my_regfile|registers[11][10]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[10]~241_combout  & (\my_regfile|registers[9][10]~q )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[10]~241_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[9][10]~q ),
	.datac(\my_regfile|registers[11][10]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~241_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~242 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[10]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N31
dffeas \my_regfile|registers[2][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N27
dffeas \my_regfile|registers[1][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N25
dffeas \my_regfile|registers[3][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~245 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~245_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][10]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][10]~q ))))

	.dataa(\my_regfile|registers[1][10]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[3][10]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~245 .lut_mask = 16'hE200;
defparam \my_processor|Sign_extention_mux_32|out[10]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~246 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~246_combout  = (\my_processor|Sign_extention_mux_32|out[10]~245_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout  & \my_regfile|registers[2][10]~q )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][10]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~245_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~246 .lut_mask = 16'hFF40;
defparam \my_processor|Sign_extention_mux_32|out[10]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N5
dffeas \my_regfile|registers[7][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \my_regfile|registers[6][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \my_regfile|registers[4][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \my_regfile|registers[5][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~243 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~243_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][10]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][10]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][10]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][10]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~243 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[10]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~244 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~244_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~243_combout  & (\my_regfile|registers[7][10]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[10]~243_combout  & ((\my_regfile|registers[6][10]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[10]~243_combout ))))

	.dataa(\my_regfile|registers[7][10]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][10]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~243_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~244 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[10]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~247 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~247_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout ) # (\my_processor|Sign_extention_mux_32|out[10]~244_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|Sign_extention_mux_32|out[10]~246_combout  & (!\my_processor|ctrl_readRegB[3]~0_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[10]~246_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~244_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~247 .lut_mask = 16'hAEA4;
defparam \my_processor|Sign_extention_mux_32|out[10]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~250 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~250_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~247_combout  & (\my_processor|Sign_extention_mux_32|out[10]~249_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[10]~247_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~242_combout ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[10]~247_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[10]~249_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[10]~242_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~247_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~250 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[10]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~251 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~251_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[10]~240_combout )) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[10]~250_combout )))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[10]~240_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~250_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~251 .lut_mask = 16'h5140;
defparam \my_processor|Sign_extention_mux_32|out[10]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[10]~252 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[10]~252_combout  = (\my_processor|Sign_extention_mux_32|out[10]~251_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~251_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[10]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[10]~252 .lut_mask = 16'hFFC0;
defparam \my_processor|Sign_extention_mux_32|out[10]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[10]~82 (
// Equation(s):
// \my_processor|dmem_mux_32|out[10]~82_combout  = (\my_processor|dmem_mux_32|out[1]~16_combout  & (\my_processor|dmem_mux_32|out[1]~17_combout )) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[1]~17_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[10]~252_combout ) # (\my_regfile|data_readRegA[10]~14_combout ))) # (!\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_processor|Sign_extention_mux_32|out[10]~252_combout  & 
// \my_regfile|data_readRegA[10]~14_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[10]~252_combout ),
	.datad(\my_regfile|data_readRegA[10]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[10]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[10]~82 .lut_mask = 16'hDCC8;
defparam \my_processor|dmem_mux_32|out[10]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \my_processor|Alu|Add0~48 (
// Equation(s):
// \my_processor|Alu|Add0~48_combout  = (\my_processor|Sign_extention_mux_32|out[10]~252_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[10]~252_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[10]~252_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~48 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \my_regfile|registers[29][9]~feeder (
// Equation(s):
// \my_regfile|registers[29][9]~feeder_combout  = \my_processor|dmem_mux_32|out[9]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[29][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[29][9]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[29][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N23
dffeas \my_regfile|registers[29][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[29][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N7
dffeas \my_regfile|registers[21][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N29
dffeas \my_regfile|registers[25][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N17
dffeas \my_regfile|registers[17][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \my_regfile|Mux22~0 (
// Equation(s):
// \my_regfile|Mux22~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[25][9]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[17][9]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[25][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[17][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux22~1 (
// Equation(s):
// \my_regfile|Mux22~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux22~0_combout  & (\my_regfile|registers[29][9]~q )) # (!\my_regfile|Mux22~0_combout  & ((\my_regfile|registers[21][9]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux22~0_combout ))))

	.dataa(\my_regfile|registers[29][9]~q ),
	.datab(\my_regfile|registers[21][9]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux22~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~1 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N21
dffeas \my_regfile|registers[23][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \my_regfile|registers[31][9]~feeder (
// Equation(s):
// \my_regfile|registers[31][9]~feeder_combout  = \my_processor|dmem_mux_32|out[9]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[31][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[31][9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[31][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N9
dffeas \my_regfile|registers[31][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[31][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N7
dffeas \my_regfile|registers[27][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N27
dffeas \my_regfile|registers[19][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \my_regfile|Mux22~7 (
// Equation(s):
// \my_regfile|Mux22~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][9]~q )))))

	.dataa(\my_regfile|registers[27][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[19][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \my_regfile|Mux22~8 (
// Equation(s):
// \my_regfile|Mux22~8_combout  = (\my_regfile|Mux22~7_combout  & (((\my_regfile|registers[31][9]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux22~7_combout  & (\my_regfile|registers[23][9]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[23][9]~q ),
	.datab(\my_regfile|registers[31][9]~q ),
	.datac(\my_regfile|Mux22~7_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~8 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \my_regfile|registers[26][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N31
dffeas \my_regfile|registers[30][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \my_regfile|registers[22][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N17
dffeas \my_regfile|registers[18][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \my_regfile|Mux22~2 (
// Equation(s):
// \my_regfile|Mux22~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[22][9]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[18][9]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][9]~q ),
	.datac(\my_regfile|registers[18][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneive_lcell_comb \my_regfile|Mux22~3 (
// Equation(s):
// \my_regfile|Mux22~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux22~2_combout  & ((\my_regfile|registers[30][9]~q ))) # (!\my_regfile|Mux22~2_combout  & (\my_regfile|registers[26][9]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux22~2_combout ))))

	.dataa(\my_regfile|registers[26][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[30][9]~q ),
	.datad(\my_regfile|Mux22~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N23
dffeas \my_regfile|registers[28][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \my_regfile|registers[20][9]~feeder (
// Equation(s):
// \my_regfile|registers[20][9]~feeder_combout  = \my_processor|dmem_mux_32|out[9]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[20][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[20][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N23
dffeas \my_regfile|registers[20][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N23
dffeas \my_regfile|registers[16][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \my_regfile|Mux22~4 (
// Equation(s):
// \my_regfile|Mux22~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][9]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][9]~q ),
	.datac(\my_regfile|registers[16][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneive_lcell_comb \my_regfile|Mux22~5 (
// Equation(s):
// \my_regfile|Mux22~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux22~4_combout  & ((\my_regfile|registers[28][9]~q ))) # (!\my_regfile|Mux22~4_combout  & (\my_regfile|registers[24][9]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux22~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[24][9]~q ),
	.datac(\my_regfile|registers[28][9]~q ),
	.datad(\my_regfile|Mux22~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneive_lcell_comb \my_regfile|Mux22~6 (
// Equation(s):
// \my_regfile|Mux22~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux22~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|Mux22~5_combout ))))

	.dataa(\my_regfile|Mux22~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux22~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~6 .lut_mask = 16'hCBC8;
defparam \my_regfile|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux22~9 (
// Equation(s):
// \my_regfile|Mux22~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux22~6_combout  & ((\my_regfile|Mux22~8_combout ))) # (!\my_regfile|Mux22~6_combout  & (\my_regfile|Mux22~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux22~6_combout ))))

	.dataa(\my_regfile|Mux22~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux22~8_combout ),
	.datad(\my_regfile|Mux22~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~9 .lut_mask = 16'hF388;
defparam \my_regfile|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \my_regfile|registers[15][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \my_regfile|registers[14][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N11
dffeas \my_regfile|registers[13][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y32_N25
dffeas \my_regfile|registers[12][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneive_lcell_comb \my_regfile|Mux22~17 (
// Equation(s):
// \my_regfile|Mux22~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][9]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][9]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[13][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[12][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux22~18 (
// Equation(s):
// \my_regfile|Mux22~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux22~17_combout  & (\my_regfile|registers[15][9]~q )) # (!\my_regfile|Mux22~17_combout  & ((\my_regfile|registers[14][9]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux22~17_combout ))))

	.dataa(\my_regfile|registers[15][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][9]~q ),
	.datad(\my_regfile|Mux22~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N7
dffeas \my_regfile|registers[6][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N13
dffeas \my_regfile|registers[5][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N15
dffeas \my_regfile|registers[4][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux22~10 (
// Equation(s):
// \my_regfile|Mux22~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[5][9]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[4][9]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[5][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[4][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N29
dffeas \my_regfile|registers[7][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux22~11 (
// Equation(s):
// \my_regfile|Mux22~11_combout  = (\my_regfile|Mux22~10_combout  & (((\my_regfile|registers[7][9]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux22~10_combout  & (\my_regfile|registers[6][9]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[6][9]~q ),
	.datab(\my_regfile|Mux22~10_combout ),
	.datac(\my_regfile|registers[7][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~11 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N25
dffeas \my_regfile|registers[2][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \my_regfile|registers[3][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N27
dffeas \my_regfile|registers[1][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux22~14 (
// Equation(s):
// \my_regfile|Mux22~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][9]~q )))))

	.dataa(\my_regfile|registers[3][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[1][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N24
cycloneive_lcell_comb \my_regfile|Mux22~15 (
// Equation(s):
// \my_regfile|Mux22~15_combout  = (\my_regfile|Mux22~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][9]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][9]~q ),
	.datad(\my_regfile|Mux22~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \my_regfile|registers[10][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \my_regfile|registers[8][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux22~12 (
// Equation(s):
// \my_regfile|Mux22~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][9]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][9]~q ),
	.datac(\my_regfile|registers[8][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \my_regfile|registers[9][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N21
dffeas \my_regfile|registers[11][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux22~13 (
// Equation(s):
// \my_regfile|Mux22~13_combout  = (\my_regfile|Mux22~12_combout  & (((\my_regfile|registers[11][9]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_regfile|Mux22~12_combout  & (\my_regfile|registers[9][9]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|Mux22~12_combout ),
	.datab(\my_regfile|registers[9][9]~q ),
	.datac(\my_regfile|registers[11][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~13 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux22~16 (
// Equation(s):
// \my_regfile|Mux22~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux22~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux22~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux22~15_combout ),
	.datad(\my_regfile|Mux22~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux22~19 (
// Equation(s):
// \my_regfile|Mux22~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux22~16_combout  & (\my_regfile|Mux22~18_combout )) # (!\my_regfile|Mux22~16_combout  & ((\my_regfile|Mux22~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux22~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux22~18_combout ),
	.datac(\my_regfile|Mux22~11_combout ),
	.datad(\my_regfile|Mux22~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~31 (
// Equation(s):
// \my_regfile|data_readRegA[9]~31_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux22~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux22~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux22~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux22~19_combout ),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~31 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[9]~75 (
// Equation(s):
// \my_processor|dmem_mux_32|out[9]~75_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_processor|dmem_mux_32|out[9]~74_combout ) # (\my_regfile|data_readRegA[9]~31_combout ))) # (!\my_processor|dmem_mux_32|out[1]~17_combout  & 
// (\my_processor|dmem_mux_32|out[9]~74_combout  & \my_regfile|data_readRegA[9]~31_combout ))

	.dataa(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[9]~74_combout ),
	.datad(\my_regfile|data_readRegA[9]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[9]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[9]~75 .lut_mask = 16'hFAA0;
defparam \my_processor|dmem_mux_32|out[9]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \my_regfile|Mux22~20 (
// Equation(s):
// \my_regfile|Mux22~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux22~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux22~19_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_regfile|Mux22~19_combout ),
	.datad(\my_regfile|Mux22~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \my_processor|Alu|Add0~43 (
// Equation(s):
// \my_processor|Alu|Add0~43_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux22~20_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux22~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~43 .lut_mask = 16'h9909;
defparam \my_processor|Alu|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N3
dffeas \my_regfile|registers[2][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N21
dffeas \my_regfile|registers[1][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N7
dffeas \my_regfile|registers[3][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~202 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~202_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][8]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][8]~q ))))

	.dataa(\my_regfile|registers[1][8]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[3][8]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~202 .lut_mask = 16'hE200;
defparam \my_processor|Sign_extention_mux_32|out[8]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~203 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~203_combout  = (\my_processor|Sign_extention_mux_32|out[8]~202_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout  & \my_regfile|registers[2][8]~q )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][8]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~202_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~203 .lut_mask = 16'hFF40;
defparam \my_processor|Sign_extention_mux_32|out[8]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \my_regfile|registers[7][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N13
dffeas \my_regfile|registers[6][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \my_regfile|registers[4][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N21
dffeas \my_regfile|registers[5][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~200 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~200_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][8]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][8]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][8]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][8]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~200 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[8]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~201 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~201_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[8]~200_combout  & (\my_regfile|registers[7][8]~q )) # (!\my_processor|Sign_extention_mux_32|out[8]~200_combout 
//  & ((\my_regfile|registers[6][8]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[8]~200_combout ))))

	.dataa(\my_regfile|registers[7][8]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][8]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~200_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~201 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[8]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~204 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~204_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout ) # ((\my_processor|Sign_extention_mux_32|out[8]~201_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[8]~203_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[8]~203_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~201_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~204 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[8]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \my_regfile|registers[11][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \my_regfile|registers[9][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N13
dffeas \my_regfile|registers[8][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \my_regfile|registers[10][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~198 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~198_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][8]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][8]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][8]~q ),
	.datac(\my_regfile|registers[10][8]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~198 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[8]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~199 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~199_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[8]~198_combout  & (\my_regfile|registers[11][8]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[8]~198_combout  & ((\my_regfile|registers[9][8]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[8]~198_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][8]~q ),
	.datac(\my_regfile|registers[9][8]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~199 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[8]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N25
dffeas \my_regfile|registers[14][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \my_regfile|registers[15][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N23
dffeas \my_regfile|registers[12][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \my_regfile|registers[13][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~205 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~205_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][8]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][8]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[12][8]~q ),
	.datac(\my_regfile|registers[13][8]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~205 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[8]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~206 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~206_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[8]~205_combout  & ((\my_regfile|registers[15][8]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[8]~205_combout  & (\my_regfile|registers[14][8]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[8]~205_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[14][8]~q ),
	.datac(\my_regfile|registers[15][8]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~205_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~206 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[8]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~207 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~207_combout  = (\my_processor|Sign_extention_mux_32|out[8]~204_combout  & (((\my_processor|Sign_extention_mux_32|out[8]~206_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[8]~204_combout  & (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[8]~199_combout )))

	.dataa(\my_processor|Sign_extention_mux_32|out[8]~204_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[8]~199_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~206_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~207 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[8]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \my_regfile|registers[27][8]~feeder (
// Equation(s):
// \my_regfile|registers[27][8]~feeder_combout  = \my_processor|dmem_mux_32|out[8]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[27][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[27][8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[27][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N5
dffeas \my_regfile|registers[27][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[27][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \my_regfile|registers[23][8]~feeder (
// Equation(s):
// \my_regfile|registers[23][8]~feeder_combout  = \my_processor|dmem_mux_32|out[8]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[23][8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N23
dffeas \my_regfile|registers[23][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N21
dffeas \my_regfile|registers[19][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~195 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~195_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][8]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[23][8]~q ),
	.datac(\my_regfile|registers[19][8]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~195 .lut_mask = 16'hEE50;
defparam \my_processor|Sign_extention_mux_32|out[8]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~196 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~196_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[8]~195_combout  & (\my_regfile|registers[31][8]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[8]~195_combout  & ((\my_regfile|registers[27][8]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[8]~195_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[31][8]~q ),
	.datac(\my_regfile|registers[27][8]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~196 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[8]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N21
dffeas \my_regfile|registers[29][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N19
dffeas \my_regfile|registers[25][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \my_regfile|registers[21][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N13
dffeas \my_regfile|registers[17][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~188 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~188_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[21][8]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][8]~q )))))

	.dataa(\my_regfile|registers[21][8]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[17][8]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~188 .lut_mask = 16'hEE30;
defparam \my_processor|Sign_extention_mux_32|out[8]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~189 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~189_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[8]~188_combout  & (\my_regfile|registers[29][8]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[8]~188_combout  & ((\my_regfile|registers[25][8]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[8]~188_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[29][8]~q ),
	.datac(\my_regfile|registers[25][8]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~188_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~189 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[8]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \my_regfile|registers[20][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N31
dffeas \my_regfile|registers[28][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N17
dffeas \my_regfile|registers[24][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \my_regfile|registers[16][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~192 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~192_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[24][8]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[16][8]~q )))))

	.dataa(\my_regfile|registers[24][8]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[16][8]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~192 .lut_mask = 16'hEE30;
defparam \my_processor|Sign_extention_mux_32|out[8]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~193 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~193_combout  = (\my_processor|Sign_extention_mux_32|out[8]~192_combout  & (((\my_regfile|registers[28][8]~q ) # (!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[8]~192_combout  & (\my_regfile|registers[20][8]~q  & ((\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[20][8]~q ),
	.datab(\my_regfile|registers[28][8]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[8]~192_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~193 .lut_mask = 16'hCAF0;
defparam \my_processor|Sign_extention_mux_32|out[8]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N27
dffeas \my_regfile|registers[22][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N7
dffeas \my_regfile|registers[30][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N25
dffeas \my_regfile|registers[26][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N21
dffeas \my_regfile|registers[18][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~190 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~190_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][8]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][8]~q )))))

	.dataa(\my_regfile|registers[26][8]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[18][8]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~190 .lut_mask = 16'hEE30;
defparam \my_processor|Sign_extention_mux_32|out[8]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~191 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~191_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[8]~190_combout  & ((\my_regfile|registers[30][8]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[8]~190_combout  & (\my_regfile|registers[22][8]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[8]~190_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[22][8]~q ),
	.datac(\my_regfile|registers[30][8]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~190_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~191 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[8]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~194 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~194_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[8]~191_combout ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|Sign_extention_mux_32|out[8]~193_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[8]~193_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~191_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~194 .lut_mask = 16'hF4A4;
defparam \my_processor|Sign_extention_mux_32|out[8]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~197 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~197_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[8]~194_combout  & (\my_processor|Sign_extention_mux_32|out[8]~196_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[8]~194_combout  & ((\my_processor|Sign_extention_mux_32|out[8]~189_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[8]~194_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[8]~196_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[8]~189_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~194_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~197 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[8]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~208 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~208_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[8]~197_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[8]~207_combout ))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[8]~207_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~208 .lut_mask = 16'h5410;
defparam \my_processor|Sign_extention_mux_32|out[8]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[8]~209 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[8]~209_combout  = (\my_processor|Sign_extention_mux_32|out[8]~208_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~208_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[8]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[8]~209 .lut_mask = 16'hFFA0;
defparam \my_processor|Sign_extention_mux_32|out[8]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[8]~71 (
// Equation(s):
// \my_processor|dmem_mux_32|out[8]~71_combout  = (\my_regfile|data_readRegA[8]~15_combout  & ((\my_processor|dmem_mux_32|out[1]~17_combout ) # ((!\my_processor|dmem_mux_32|out[1]~16_combout  & \my_processor|Sign_extention_mux_32|out[8]~209_combout )))) # 
// (!\my_regfile|data_readRegA[8]~15_combout  & (\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_processor|dmem_mux_32|out[1]~16_combout ) # (\my_processor|Sign_extention_mux_32|out[8]~209_combout ))))

	.dataa(\my_regfile|data_readRegA[8]~15_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~209_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[8]~71 .lut_mask = 16'hCEC8;
defparam \my_processor|dmem_mux_32|out[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~40 (
// Equation(s):
// \my_processor|Alu|Add0~40_combout  = (\my_processor|Sign_extention_mux_32|out[8]~209_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[8]~209_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[8]~209_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~40 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N21
dffeas \my_regfile|registers[15][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \my_regfile|registers[14][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \my_regfile|registers[13][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N19
dffeas \my_regfile|registers[12][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~183 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~183_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[13][7]~q )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][7]~q )))))

	.dataa(\my_regfile|registers[13][7]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[12][7]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~183 .lut_mask = 16'hEE30;
defparam \my_processor|Sign_extention_mux_32|out[7]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~184 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~184_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[7]~183_combout  & (\my_regfile|registers[15][7]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[7]~183_combout  & ((\my_regfile|registers[14][7]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[7]~183_combout ))))

	.dataa(\my_regfile|registers[15][7]~q ),
	.datab(\my_regfile|registers[14][7]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[7]~183_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~184 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[7]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N15
dffeas \my_regfile|registers[7][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N1
dffeas \my_regfile|registers[6][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N17
dffeas \my_regfile|registers[4][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N7
dffeas \my_regfile|registers[5][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~176 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~176_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][7]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][7]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][7]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][7]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~176 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[7]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~177 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~177_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[7]~176_combout  & (\my_regfile|registers[7][7]~q )) # (!\my_processor|Sign_extention_mux_32|out[7]~176_combout 
//  & ((\my_regfile|registers[6][7]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[7]~176_combout ))))

	.dataa(\my_regfile|registers[7][7]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][7]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[7]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~177 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[7]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \my_regfile|registers[11][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \my_regfile|registers[8][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \my_regfile|registers[10][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~178 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~178_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][7]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][7]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][7]~q ),
	.datac(\my_regfile|registers[10][7]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~178 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[7]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \my_regfile|registers[9][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~179 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~179_combout  = (\my_processor|Sign_extention_mux_32|out[7]~178_combout  & ((\my_regfile|registers[11][7]~q ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[7]~178_combout  & (((\my_regfile|registers[9][7]~q  & \my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_regfile|registers[11][7]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[7]~178_combout ),
	.datac(\my_regfile|registers[9][7]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~179 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[7]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N3
dffeas \my_regfile|registers[2][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \my_regfile|registers[1][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \my_regfile|registers[3][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~180 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~180_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][7]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][7]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][7]~q ),
	.datac(\my_regfile|registers[3][7]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~180 .lut_mask = 16'hA088;
defparam \my_processor|Sign_extention_mux_32|out[7]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~181 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~181_combout  = (\my_processor|Sign_extention_mux_32|out[7]~180_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[2][7]~q  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[2][7]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[7]~180_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~181 .lut_mask = 16'hF4F0;
defparam \my_processor|Sign_extention_mux_32|out[7]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~182 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~182_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[3]~0_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|Sign_extention_mux_32|out[7]~179_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[7]~181_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[7]~179_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[7]~181_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~182 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[7]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~185 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~185_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[7]~182_combout  & (\my_processor|Sign_extention_mux_32|out[7]~184_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[7]~182_combout  & ((\my_processor|Sign_extention_mux_32|out[7]~177_combout ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[7]~182_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[7]~184_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[7]~177_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[7]~182_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~185 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[7]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N1
dffeas \my_regfile|registers[21][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \my_regfile|registers[17][7]~feeder (
// Equation(s):
// \my_regfile|registers[17][7]~feeder_combout  = \my_processor|dmem_mux_32|out[7]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[17][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[17][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N25
dffeas \my_regfile|registers[17][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N5
dffeas \my_regfile|registers[25][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~166 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~166_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[25][7]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[17][7]~q ))))

	.dataa(\my_regfile|registers[17][7]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[25][7]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~166 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[7]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N11
dffeas \my_regfile|registers[29][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~167 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~167_combout  = (\my_processor|Sign_extention_mux_32|out[7]~166_combout  & (((\my_regfile|registers[29][7]~q ) # (!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[7]~166_combout  & (\my_regfile|registers[21][7]~q  & ((\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[21][7]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[7]~166_combout ),
	.datac(\my_regfile|registers[29][7]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~167 .lut_mask = 16'hE2CC;
defparam \my_processor|Sign_extention_mux_32|out[7]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \my_regfile|registers[19][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \my_regfile|registers[27][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~173 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~173_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][7]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][7]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][7]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][7]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~173 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[7]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \my_regfile|registers[31][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~174 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~174_combout  = (\my_processor|Sign_extention_mux_32|out[7]~173_combout  & ((\my_regfile|registers[31][7]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[7]~173_combout  & (((\my_regfile|registers[23][7]~q  & \my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[7]~173_combout ),
	.datab(\my_regfile|registers[31][7]~q ),
	.datac(\my_regfile|registers[23][7]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~174 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[7]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N3
dffeas \my_regfile|registers[30][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N1
dffeas \my_regfile|registers[18][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \my_regfile|registers[22][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~168 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~168_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][7]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][7]~q ))))

	.dataa(\my_regfile|registers[18][7]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[22][7]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~168 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[7]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \my_regfile|registers[26][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~169 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~169_combout  = (\my_processor|Sign_extention_mux_32|out[7]~168_combout  & ((\my_regfile|registers[30][7]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[7]~168_combout  & (((\my_regfile|registers[26][7]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[30][7]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[7]~168_combout ),
	.datac(\my_regfile|registers[26][7]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~169 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[7]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \my_regfile|registers[16][7]~feeder (
// Equation(s):
// \my_regfile|registers[16][7]~feeder_combout  = \my_processor|dmem_mux_32|out[7]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[16][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[16][7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[16][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \my_regfile|registers[16][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \my_regfile|registers[24][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \my_regfile|registers[28][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \my_regfile|registers[20][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~170 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~170_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[28][7]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (((\my_regfile|registers[20][7]~q  & \my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[28][7]~q ),
	.datac(\my_regfile|registers[20][7]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~170 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[7]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~171 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~171_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[7]~170_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[7]~170_combout  & ((\my_regfile|registers[24][7]~q ))) # (!\my_processor|Sign_extention_mux_32|out[7]~170_combout  & (\my_regfile|registers[16][7]~q ))))

	.dataa(\my_regfile|registers[16][7]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[24][7]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[7]~170_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~171 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[7]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~172 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~172_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_processor|Sign_extention_mux_32|out[7]~169_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[7]~171_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[7]~169_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[7]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~172 .lut_mask = 16'hE5E0;
defparam \my_processor|Sign_extention_mux_32|out[7]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~175 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~175_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[7]~172_combout  & ((\my_processor|Sign_extention_mux_32|out[7]~174_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[7]~172_combout  & (\my_processor|Sign_extention_mux_32|out[7]~167_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[7]~172_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[7]~167_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[7]~174_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[7]~172_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~175 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[7]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~186 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~186_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[7]~175_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[7]~185_combout ))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[7]~185_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[7]~175_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~186 .lut_mask = 16'h5410;
defparam \my_processor|Sign_extention_mux_32|out[7]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \my_processor|Alu|Add0~35 (
// Equation(s):
// \my_processor|Alu|Add0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Control|ALUinB$latch~combout  & 
// (\my_processor|Alu|Add0~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|Alu|Add0~2_combout ),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~35 .lut_mask = 16'hE2AA;
defparam \my_processor|Alu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \my_processor|Alu|Add0~36 (
// Equation(s):
// \my_processor|Alu|Add0~36_combout  = (\my_processor|Sign_extention_mux_32|out[7]~186_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[7]~186_combout  & ((\my_processor|Alu|Add0~35_combout )))

	.dataa(\my_processor|Alu|Add0~2_combout ),
	.datab(gnd),
	.datac(\my_processor|Sign_extention_mux_32|out[7]~186_combout ),
	.datad(\my_processor|Alu|Add0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~36 .lut_mask = 16'hAFA0;
defparam \my_processor|Alu|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \my_regfile|registers[11][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \my_regfile|registers[8][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \my_regfile|registers[10][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~153 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~153_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][6]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][6]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][6]~q ),
	.datac(\my_regfile|registers[10][6]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~153 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[6]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \my_regfile|registers[9][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~154 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~154_combout  = (\my_processor|Sign_extention_mux_32|out[6]~153_combout  & ((\my_regfile|registers[11][6]~q ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[6]~153_combout  & (((\my_regfile|registers[9][6]~q  & \my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_regfile|registers[11][6]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[6]~153_combout ),
	.datac(\my_regfile|registers[9][6]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~154 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N21
dffeas \my_regfile|registers[14][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N23
dffeas \my_regfile|registers[15][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \my_regfile|registers[13][6]~feeder (
// Equation(s):
// \my_regfile|registers[13][6]~feeder_combout  = \my_processor|dmem_mux_32|out[6]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N15
dffeas \my_regfile|registers[13][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N11
dffeas \my_regfile|registers[12][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~160 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~160_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[13][6]~q ) # ((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (((\my_regfile|registers[12][6]~q  & !\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[13][6]~q ),
	.datac(\my_regfile|registers[12][6]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~160 .lut_mask = 16'hAAD8;
defparam \my_processor|Sign_extention_mux_32|out[6]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~161 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~161_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[6]~160_combout  & ((\my_regfile|registers[15][6]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[6]~160_combout  & (\my_regfile|registers[14][6]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[6]~160_combout ))))

	.dataa(\my_regfile|registers[14][6]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[15][6]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[6]~160_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~161 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[6]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N29
dffeas \my_regfile|registers[2][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N31
dffeas \my_regfile|registers[1][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \my_regfile|registers[3][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~157 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~157_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][6]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][6]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][6]~q ),
	.datac(\my_regfile|registers[3][6]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~157 .lut_mask = 16'hA088;
defparam \my_processor|Sign_extention_mux_32|out[6]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~158 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~158_combout  = (\my_processor|Sign_extention_mux_32|out[6]~157_combout ) # ((\my_regfile|registers[2][6]~q  & (\my_processor|ctrl_readRegB[1]~3_combout  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|registers[2][6]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[6]~157_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~158 .lut_mask = 16'hF0F8;
defparam \my_processor|Sign_extention_mux_32|out[6]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \my_regfile|registers[7][6]~feeder (
// Equation(s):
// \my_regfile|registers[7][6]~feeder_combout  = \my_processor|dmem_mux_32|out[6]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[7][6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N27
dffeas \my_regfile|registers[7][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \my_regfile|registers[6][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \my_regfile|registers[4][6]~feeder (
// Equation(s):
// \my_regfile|registers[4][6]~feeder_combout  = \my_processor|dmem_mux_32|out[6]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[4][6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N17
dffeas \my_regfile|registers[4][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N19
dffeas \my_regfile|registers[5][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~155 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~155_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][6]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][6]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][6]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][6]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~155 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[6]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~156 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~156_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[6]~155_combout  & (\my_regfile|registers[7][6]~q )) # (!\my_processor|Sign_extention_mux_32|out[6]~155_combout 
//  & ((\my_regfile|registers[6][6]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[6]~155_combout ))))

	.dataa(\my_regfile|registers[7][6]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][6]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[6]~155_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~156 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[6]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~159 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~159_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[6]~156_combout ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|Sign_extention_mux_32|out[6]~158_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[6]~158_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[6]~156_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~159 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[6]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~162 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~162_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[6]~159_combout  & ((\my_processor|Sign_extention_mux_32|out[6]~161_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[6]~159_combout  & (\my_processor|Sign_extention_mux_32|out[6]~154_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[6]~159_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[6]~154_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[6]~161_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[6]~159_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~162 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[6]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N27
dffeas \my_regfile|registers[29][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N31
dffeas \my_regfile|registers[17][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N5
dffeas \my_regfile|registers[21][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~143 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~143_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][6]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][6]~q ))))

	.dataa(\my_regfile|registers[17][6]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[21][6]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~143 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N13
dffeas \my_regfile|registers[25][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~144 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~144_combout  = (\my_processor|Sign_extention_mux_32|out[6]~143_combout  & ((\my_regfile|registers[29][6]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[6]~143_combout  & (((\my_regfile|registers[25][6]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[29][6]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[6]~143_combout ),
	.datac(\my_regfile|registers[25][6]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~144 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \my_regfile|registers[19][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \my_regfile|registers[23][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~150 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~150_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][6]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][6]~q ))))

	.dataa(\my_regfile|registers[19][6]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[23][6]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~150 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[6]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N7
dffeas \my_regfile|registers[31][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~151 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~151_combout  = (\my_processor|Sign_extention_mux_32|out[6]~150_combout  & ((\my_regfile|registers[31][6]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[6]~150_combout  & (((\my_regfile|registers[27][6]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[6]~150_combout ),
	.datab(\my_regfile|registers[31][6]~q ),
	.datac(\my_regfile|registers[27][6]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~151 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \my_regfile|registers[28][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \my_regfile|registers[20][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \my_regfile|registers[16][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneive_lcell_comb \my_regfile|registers[24][6]~feeder (
// Equation(s):
// \my_regfile|registers[24][6]~feeder_combout  = \my_processor|dmem_mux_32|out[6]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[24][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[24][6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[24][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N17
dffeas \my_regfile|registers[24][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~147 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~147_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[24][6]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[16][6]~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[16][6]~q ),
	.datac(\my_regfile|registers[24][6]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~147 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~148 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~148_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[6]~147_combout  & (\my_regfile|registers[28][6]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[6]~147_combout  & ((\my_regfile|registers[20][6]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[6]~147_combout ))))

	.dataa(\my_regfile|registers[28][6]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[20][6]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[6]~147_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~148 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \my_regfile|registers[18][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N29
dffeas \my_regfile|registers[22][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \my_regfile|registers[30][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \my_regfile|registers[26][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~145 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~145_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[30][6]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (((\my_regfile|registers[26][6]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[30][6]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[26][6]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~145 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~146 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~146_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[6]~145_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[6]~145_combout  & ((\my_regfile|registers[22][6]~q ))) # (!\my_processor|Sign_extention_mux_32|out[6]~145_combout  & (\my_regfile|registers[18][6]~q ))))

	.dataa(\my_regfile|registers[18][6]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[22][6]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[6]~145_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~146 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~149 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~149_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[6]~146_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[6]~148_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[6]~148_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[6]~146_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~149 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~152 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~152_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[6]~149_combout  & ((\my_processor|Sign_extention_mux_32|out[6]~151_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[6]~149_combout  & (\my_processor|Sign_extention_mux_32|out[6]~144_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[6]~149_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[6]~144_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[6]~151_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[6]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~152 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[6]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~163 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~163_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[6]~152_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[6]~162_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[6]~162_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[6]~152_combout ),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~163 .lut_mask = 16'h00E2;
defparam \my_processor|Sign_extention_mux_32|out[6]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~165 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~165_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [6] & \my_processor|Control|ALUinB$latch~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~165 .lut_mask = 16'hF000;
defparam \my_processor|Sign_extention_mux_32|out[6]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~31 (
// Equation(s):
// \my_processor|Alu|Add0~31_combout  = (\my_processor|Sign_extention_mux_32|out[6]~163_combout  & (((\my_processor|Alu|Add0~2_combout )))) # (!\my_processor|Sign_extention_mux_32|out[6]~163_combout  & ((\my_processor|Sign_extention_mux_32|out[6]~165_combout 
//  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[6]~165_combout  & ((\my_processor|Alu|Add0~3_combout )))))

	.dataa(\my_processor|Sign_extention_mux_32|out[6]~163_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[6]~165_combout ),
	.datac(\my_processor|Alu|Add0~2_combout ),
	.datad(\my_processor|Alu|Add0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~31 .lut_mask = 16'hF1E0;
defparam \my_processor|Alu|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~142 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~142_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [5] & \my_processor|Control|ALUinB$latch~combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~142 .lut_mask = 16'hCC00;
defparam \my_processor|Sign_extention_mux_32|out[5]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N23
dffeas \my_regfile|registers[31][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \my_regfile|registers[23][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \my_regfile|registers[19][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \my_regfile|registers[27][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~127 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~127_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][5]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][5]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][5]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][5]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~127 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[5]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~128 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~128_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~127_combout  & (\my_regfile|registers[31][5]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[5]~127_combout  & ((\my_regfile|registers[23][5]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[5]~127_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[31][5]~q ),
	.datac(\my_regfile|registers[23][5]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~128 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \my_regfile|registers[29][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N23
dffeas \my_regfile|registers[17][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N21
dffeas \my_regfile|registers[25][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~120 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~120_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[25][5]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[17][5]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[17][5]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[25][5]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~120 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~121 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~121_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~120_combout  & (\my_regfile|registers[29][5]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[5]~120_combout  & ((\my_regfile|registers[21][5]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[5]~120_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[29][5]~q ),
	.datac(\my_regfile|registers[21][5]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~120_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~121 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N5
dffeas \my_regfile|registers[28][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N31
dffeas \my_regfile|registers[24][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N3
dffeas \my_regfile|registers[16][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \my_regfile|registers[20][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~124 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~124_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_regfile|registers[20][5]~q ) # (\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[16][5]~q  & ((!\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[16][5]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[20][5]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~124 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~125 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~125_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~124_combout  & (\my_regfile|registers[28][5]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[5]~124_combout  & ((\my_regfile|registers[24][5]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[5]~124_combout ))))

	.dataa(\my_regfile|registers[28][5]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][5]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~124_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~125 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N31
dffeas \my_regfile|registers[30][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \my_regfile|registers[26][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N29
dffeas \my_regfile|registers[18][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N19
dffeas \my_regfile|registers[22][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~122 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~122_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][5]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][5]~q ))))

	.dataa(\my_regfile|registers[18][5]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[22][5]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~122 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~123 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~123_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~122_combout  & (\my_regfile|registers[30][5]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[5]~122_combout  & ((\my_regfile|registers[26][5]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[5]~122_combout ))))

	.dataa(\my_regfile|registers[30][5]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[26][5]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~122_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~123 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~126 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~126_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[5]~123_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[5]~125_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[5]~125_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~123_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~126 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~129 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~129_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~126_combout  & (\my_processor|Sign_extention_mux_32|out[5]~128_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[5]~126_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~121_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[5]~126_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[5]~128_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[5]~121_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~126_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~129 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[5]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N19
dffeas \my_regfile|registers[7][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \my_regfile|registers[6][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N21
dffeas \my_regfile|registers[4][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N3
dffeas \my_regfile|registers[5][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~130 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~130_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][5]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][5]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][5]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][5]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~130 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~131 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~131_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~130_combout  & (\my_regfile|registers[7][5]~q )) # (!\my_processor|Sign_extention_mux_32|out[5]~130_combout 
//  & ((\my_regfile|registers[6][5]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[5]~130_combout ))))

	.dataa(\my_regfile|registers[7][5]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][5]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~130_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~131 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N29
dffeas \my_regfile|registers[2][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \my_regfile|registers[1][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N29
dffeas \my_regfile|registers[3][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~134 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~134_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][5]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][5]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][5]~q ),
	.datac(\my_regfile|registers[3][5]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~134 .lut_mask = 16'hA088;
defparam \my_processor|Sign_extention_mux_32|out[5]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~135 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~135_combout  = (\my_processor|Sign_extention_mux_32|out[5]~134_combout ) # ((\my_regfile|registers[2][5]~q  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_regfile|registers[2][5]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~134_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~135 .lut_mask = 16'hFF20;
defparam \my_processor|Sign_extention_mux_32|out[5]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N11
dffeas \my_regfile|registers[11][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \my_regfile|registers[9][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \my_regfile|registers[8][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \my_regfile|registers[10][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~132 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~132_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][5]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][5]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][5]~q ),
	.datac(\my_regfile|registers[10][5]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~132 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[5]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~133 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~133_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~132_combout  & (\my_regfile|registers[11][5]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[5]~132_combout  & ((\my_regfile|registers[9][5]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[5]~132_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][5]~q ),
	.datac(\my_regfile|registers[9][5]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~133 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[5]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~136 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~136_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout ) # ((\my_processor|Sign_extention_mux_32|out[5]~133_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~0_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|Sign_extention_mux_32|out[5]~135_combout )))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[5]~135_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~133_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~136 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[5]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N15
dffeas \my_regfile|registers[15][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N17
dffeas \my_regfile|registers[14][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N7
dffeas \my_regfile|registers[12][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N17
dffeas \my_regfile|registers[13][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~137 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~137_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][5]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][5]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[12][5]~q ),
	.datac(\my_regfile|registers[13][5]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~137 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[5]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~138 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~138_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~137_combout  & (\my_regfile|registers[15][5]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[5]~137_combout  & ((\my_regfile|registers[14][5]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[5]~137_combout ))))

	.dataa(\my_regfile|registers[15][5]~q ),
	.datab(\my_regfile|registers[14][5]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~137_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~138 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[5]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~139 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~139_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~136_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~138_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[5]~136_combout  & (\my_processor|Sign_extention_mux_32|out[5]~131_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[5]~136_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[5]~131_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[5]~136_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~138_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~139 .lut_mask = 16'hF838;
defparam \my_processor|Sign_extention_mux_32|out[5]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~140 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~140_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[5]~129_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout 
//  & ((\my_processor|Sign_extention_mux_32|out[5]~139_combout )))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[5]~129_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~139_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~140 .lut_mask = 16'h3120;
defparam \my_processor|Sign_extention_mux_32|out[5]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \my_processor|Alu|Add0~27 (
// Equation(s):
// \my_processor|Alu|Add0~27_combout  = (\my_processor|Sign_extention_mux_32|out[5]~142_combout  & (((\my_processor|Alu|Add0~2_combout )))) # (!\my_processor|Sign_extention_mux_32|out[5]~142_combout  & ((\my_processor|Sign_extention_mux_32|out[5]~140_combout 
//  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[5]~140_combout  & (\my_processor|Alu|Add0~3_combout ))))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[5]~142_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~140_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~27 .lut_mask = 16'hCCCA;
defparam \my_processor|Alu|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~119 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~119_combout  = (\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~119 .lut_mask = 16'hF000;
defparam \my_processor|Sign_extention_mux_32|out[4]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[6]~50 (
// Equation(s):
// \my_processor|dmem_mux_32|out[6]~50_combout  = (\my_processor|Control|ALUop [2] & ((\my_processor|Control|ALUop [0]) # (!\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|Control|ALUop [0]),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[6]~50 .lut_mask = 16'hF300;
defparam \my_processor|dmem_mux_32|out[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~118 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~118_combout  = (\my_processor|Sign_extention_mux_32|out[4]~117_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~117_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~118 .lut_mask = 16'hFFA0;
defparam \my_processor|Sign_extention_mux_32|out[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N9
dffeas \my_regfile|registers[13][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N27
dffeas \my_regfile|registers[12][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \my_regfile|Mux27~17 (
// Equation(s):
// \my_regfile|Mux27~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][4]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][4]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[13][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[12][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N7
dffeas \my_regfile|registers[15][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N1
dffeas \my_regfile|registers[14][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \my_regfile|Mux27~18 (
// Equation(s):
// \my_regfile|Mux27~18_combout  = (\my_regfile|Mux27~17_combout  & ((\my_regfile|registers[15][4]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux27~17_combout  & (((\my_regfile|registers[14][4]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux27~17_combout ),
	.datab(\my_regfile|registers[15][4]~q ),
	.datac(\my_regfile|registers[14][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \my_regfile|registers[9][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \my_regfile|registers[11][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \my_regfile|registers[10][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \my_regfile|registers[8][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux27~10 (
// Equation(s):
// \my_regfile|Mux27~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][4]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][4]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[10][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[8][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \my_regfile|Mux27~11 (
// Equation(s):
// \my_regfile|Mux27~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux27~10_combout  & ((\my_regfile|registers[11][4]~q ))) # (!\my_regfile|Mux27~10_combout  & (\my_regfile|registers[9][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux27~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][4]~q ),
	.datac(\my_regfile|registers[11][4]~q ),
	.datad(\my_regfile|Mux27~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N9
dffeas \my_regfile|registers[6][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \my_regfile|registers[7][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N15
dffeas \my_regfile|registers[5][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \my_regfile|registers[4][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \my_regfile|Mux27~12 (
// Equation(s):
// \my_regfile|Mux27~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[5][4]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[4][4]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[5][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[4][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~12 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux27~13 (
// Equation(s):
// \my_regfile|Mux27~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux27~12_combout  & ((\my_regfile|registers[7][4]~q ))) # (!\my_regfile|Mux27~12_combout  & (\my_regfile|registers[6][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux27~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[6][4]~q ),
	.datac(\my_regfile|registers[7][4]~q ),
	.datad(\my_regfile|Mux27~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \my_regfile|registers[3][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N27
dffeas \my_regfile|registers[1][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \my_regfile|Mux27~14 (
// Equation(s):
// \my_regfile|Mux27~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][4]~q )))))

	.dataa(\my_regfile|registers[3][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \my_regfile|registers[2][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux27~15 (
// Equation(s):
// \my_regfile|Mux27~15_combout  = (\my_regfile|Mux27~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][4]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux27~14_combout ),
	.datad(\my_regfile|registers[2][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~15 .lut_mask = 16'hF4F0;
defparam \my_regfile|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux27~16 (
// Equation(s):
// \my_regfile|Mux27~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux27~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux27~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux27~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux27~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux27~19 (
// Equation(s):
// \my_regfile|Mux27~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux27~16_combout  & (\my_regfile|Mux27~18_combout )) # (!\my_regfile|Mux27~16_combout  & ((\my_regfile|Mux27~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux27~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux27~18_combout ),
	.datac(\my_regfile|Mux27~11_combout ),
	.datad(\my_regfile|Mux27~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \my_regfile|registers[27][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \my_regfile|registers[23][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N9
dffeas \my_regfile|registers[19][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \my_regfile|Mux27~7 (
// Equation(s):
// \my_regfile|Mux27~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][4]~q )))))

	.dataa(\my_regfile|registers[23][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[19][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \my_regfile|Mux27~8 (
// Equation(s):
// \my_regfile|Mux27~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux27~7_combout  & ((\my_regfile|registers[31][4]~q ))) # (!\my_regfile|Mux27~7_combout  & (\my_regfile|registers[27][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux27~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[27][4]~q ),
	.datac(\my_regfile|registers[31][4]~q ),
	.datad(\my_regfile|Mux27~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N25
dffeas \my_regfile|registers[25][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N3
dffeas \my_regfile|registers[29][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N7
dffeas \my_regfile|registers[21][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N11
dffeas \my_regfile|registers[17][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux27~0 (
// Equation(s):
// \my_regfile|Mux27~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[21][4]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[17][4]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[21][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[17][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux27~1 (
// Equation(s):
// \my_regfile|Mux27~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux27~0_combout  & ((\my_regfile|registers[29][4]~q ))) # (!\my_regfile|Mux27~0_combout  & (\my_regfile|registers[25][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux27~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[25][4]~q ),
	.datac(\my_regfile|registers[29][4]~q ),
	.datad(\my_regfile|Mux27~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N1
dffeas \my_regfile|registers[22][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N11
dffeas \my_regfile|registers[30][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N31
dffeas \my_regfile|registers[26][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \my_regfile|registers[18][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \my_regfile|Mux27~2 (
// Equation(s):
// \my_regfile|Mux27~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[26][4]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[18][4]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][4]~q ),
	.datac(\my_regfile|registers[18][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \my_regfile|Mux27~3 (
// Equation(s):
// \my_regfile|Mux27~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux27~2_combout  & ((\my_regfile|registers[30][4]~q ))) # (!\my_regfile|Mux27~2_combout  & (\my_regfile|registers[22][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux27~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][4]~q ),
	.datac(\my_regfile|registers[30][4]~q ),
	.datad(\my_regfile|Mux27~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N15
dffeas \my_regfile|registers[20][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N27
dffeas \my_regfile|registers[28][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \my_regfile|registers[24][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N29
dffeas \my_regfile|registers[16][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \my_regfile|Mux27~4 (
// Equation(s):
// \my_regfile|Mux27~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][4]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][4]~q ),
	.datac(\my_regfile|registers[16][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \my_regfile|Mux27~5 (
// Equation(s):
// \my_regfile|Mux27~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux27~4_combout  & ((\my_regfile|registers[28][4]~q ))) # (!\my_regfile|Mux27~4_combout  & (\my_regfile|registers[20][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux27~4_combout ))))

	.dataa(\my_regfile|registers[20][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[28][4]~q ),
	.datad(\my_regfile|Mux27~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux27~6 (
// Equation(s):
// \my_regfile|Mux27~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux27~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux27~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux27~3_combout ),
	.datad(\my_regfile|Mux27~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \my_regfile|Mux27~9 (
// Equation(s):
// \my_regfile|Mux27~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux27~6_combout  & (\my_regfile|Mux27~8_combout )) # (!\my_regfile|Mux27~6_combout  & ((\my_regfile|Mux27~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux27~6_combout ))))

	.dataa(\my_regfile|Mux27~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux27~1_combout ),
	.datad(\my_regfile|Mux27~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~11 (
// Equation(s):
// \my_regfile|data_readRegA[4]~11_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux27~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux27~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux27~19_combout ),
	.datad(\my_regfile|Mux27~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~11 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegA[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[4]~51 (
// Equation(s):
// \my_processor|dmem_mux_32|out[4]~51_combout  = (\my_processor|Control|ALUop [0] & ((\my_processor|Control|ALUop [2]) # ((\my_processor|Sign_extention_mux_32|out[4]~118_combout ) # (\my_regfile|data_readRegA[4]~11_combout )))) # 
// (!\my_processor|Control|ALUop [0] & (!\my_processor|Control|ALUop [2] & (\my_processor|Sign_extention_mux_32|out[4]~118_combout  & \my_regfile|data_readRegA[4]~11_combout )))

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|Sign_extention_mux_32|out[4]~118_combout ),
	.datad(\my_regfile|data_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[4]~51 .lut_mask = 16'hBAA8;
defparam \my_processor|dmem_mux_32|out[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[6]~47 (
// Equation(s):
// \my_processor|dmem_mux_32|out[6]~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[6]~47 .lut_mask = 16'hFF30;
defparam \my_processor|dmem_mux_32|out[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~37 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~37_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux20~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux22~20_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|Mux20~20_combout ),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux22~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~37 .lut_mask = 16'hDF8F;
defparam \my_processor|Alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~38 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~14_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~15_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[8]~15_combout ),
	.datad(\my_regfile|data_readRegA[10]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~38 .lut_mask = 16'hFA50;
defparam \my_processor|Alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~39 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|Alu|ShiftRight0~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|Alu|ShiftRight0~38_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~37_combout ),
	.datad(\my_processor|Alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~39 .lut_mask = 16'hF5A0;
defparam \my_processor|Alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[6]~46 (
// Equation(s):
// \my_processor|dmem_mux_32|out[6]~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[6]~46 .lut_mask = 16'hFFF0;
defparam \my_processor|dmem_mux_32|out[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~32 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[5]~10_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[4]~11_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[4]~11_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[5]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~32 .lut_mask = 16'hEE44;
defparam \my_processor|Alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~31 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[7]~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_regfile|data_readRegA[6]~9_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[6]~9_combout ),
	.datad(\my_regfile|data_readRegA[7]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~31 .lut_mask = 16'hC840;
defparam \my_processor|Alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~33 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~33_combout  = (\my_processor|Alu|ShiftRight0~31_combout ) # ((\my_processor|Alu|ShiftRight0~32_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|Alu|ShiftRight0~32_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|Alu|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~33 .lut_mask = 16'hFF0A;
defparam \my_processor|Alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[4]~48 (
// Equation(s):
// \my_processor|dmem_mux_32|out[4]~48_combout  = (\my_processor|dmem_mux_32|out[6]~47_combout  & ((\my_processor|Alu|ShiftRight0~39_combout ) # ((\my_processor|dmem_mux_32|out[6]~46_combout )))) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & 
// (((!\my_processor|dmem_mux_32|out[6]~46_combout  & \my_processor|Alu|ShiftRight0~33_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datab(\my_processor|Alu|ShiftRight0~39_combout ),
	.datac(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datad(\my_processor|Alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[4]~48 .lut_mask = 16'hADA8;
defparam \my_processor|dmem_mux_32|out[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \my_regfile|registers[21][31]~feeder (
// Equation(s):
// \my_regfile|registers[21][31]~feeder_combout  = \my_processor|dmem_mux_32|out[31]~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[21][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[21][31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[21][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N11
dffeas \my_regfile|registers[21][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[21][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N19
dffeas \my_regfile|registers[29][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \my_regfile|registers[25][31]~feeder (
// Equation(s):
// \my_regfile|registers[25][31]~feeder_combout  = \my_processor|dmem_mux_32|out[31]~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[25][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[25][31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[25][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N17
dffeas \my_regfile|registers[25][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[25][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N21
dffeas \my_regfile|registers[17][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~685 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~685_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][31]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][31]~q )))))

	.dataa(\my_regfile|registers[25][31]~q ),
	.datab(\my_regfile|registers[17][31]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~685 .lut_mask = 16'hFA0C;
defparam \my_processor|Sign_extention_mux_32|out[31]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~686 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~686_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~685_combout  & ((\my_regfile|registers[29][31]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[31]~685_combout  & (\my_regfile|registers[21][31]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[31]~685_combout ))))

	.dataa(\my_regfile|registers[21][31]~q ),
	.datab(\my_regfile|registers[29][31]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~685_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~686 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[31]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N31
dffeas \my_regfile|registers[28][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N7
dffeas \my_regfile|registers[24][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \my_regfile|registers[20][31]~feeder (
// Equation(s):
// \my_regfile|registers[20][31]~feeder_combout  = \my_processor|dmem_mux_32|out[31]~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[20][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[20][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N1
dffeas \my_regfile|registers[20][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N25
dffeas \my_regfile|registers[16][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~689 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~689_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[20][31]~q ) # ((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (((\my_regfile|registers[16][31]~q  & !\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[20][31]~q ),
	.datab(\my_regfile|registers[16][31]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~689 .lut_mask = 16'hF0AC;
defparam \my_processor|Sign_extention_mux_32|out[31]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~690 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~690_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~689_combout  & (\my_regfile|registers[28][31]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[31]~689_combout  & ((\my_regfile|registers[24][31]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[31]~689_combout ))))

	.dataa(\my_regfile|registers[28][31]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][31]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~689_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~690 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[31]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N13
dffeas \my_regfile|registers[30][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N31
dffeas \my_regfile|registers[26][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \my_regfile|registers[22][31]~feeder (
// Equation(s):
// \my_regfile|registers[22][31]~feeder_combout  = \my_processor|dmem_mux_32|out[31]~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[22][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[22][31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[22][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N31
dffeas \my_regfile|registers[22][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[22][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N25
dffeas \my_regfile|registers[18][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~687 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~687_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[22][31]~q ) # ((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (((!\my_processor|ctrl_readRegB[3]~0_combout  & \my_regfile|registers[18][31]~q ))))

	.dataa(\my_regfile|registers[22][31]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[18][31]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~687 .lut_mask = 16'hCBC8;
defparam \my_processor|Sign_extention_mux_32|out[31]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~688 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~688_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~687_combout  & (\my_regfile|registers[30][31]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[31]~687_combout  & ((\my_regfile|registers[26][31]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[31]~687_combout ))))

	.dataa(\my_regfile|registers[30][31]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[26][31]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~687_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~688 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[31]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~691 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~691_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[31]~688_combout ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|Sign_extention_mux_32|out[31]~690_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[31]~690_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~688_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~691 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[31]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N15
dffeas \my_regfile|registers[31][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N27
dffeas \my_regfile|registers[23][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \my_regfile|registers[19][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N13
dffeas \my_regfile|registers[27][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~692 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~692_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][31]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][31]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][31]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][31]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~692 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[31]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~693 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~693_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~692_combout  & (\my_regfile|registers[31][31]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[31]~692_combout  & ((\my_regfile|registers[23][31]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[31]~692_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[31][31]~q ),
	.datac(\my_regfile|registers[23][31]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~692_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~693 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[31]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~694 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~694_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~691_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~693_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[31]~691_combout  & (\my_processor|Sign_extention_mux_32|out[31]~686_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[31]~691_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[31]~686_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[31]~691_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~693_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~694 .lut_mask = 16'hF838;
defparam \my_processor|Sign_extention_mux_32|out[31]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N23
dffeas \my_regfile|registers[4][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N13
dffeas \my_regfile|registers[5][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~695 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~695_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][31]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][31]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[4][31]~q ),
	.datac(\my_regfile|registers[5][31]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~695 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[31]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N25
dffeas \my_regfile|registers[7][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N9
dffeas \my_regfile|registers[6][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~696 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~696_combout  = (\my_processor|Sign_extention_mux_32|out[31]~695_combout  & ((\my_regfile|registers[7][31]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[31]~695_combout  & (((\my_regfile|registers[6][31]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[31]~695_combout ),
	.datab(\my_regfile|registers[7][31]~q ),
	.datac(\my_regfile|registers[6][31]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~696 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[31]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N27
dffeas \my_regfile|registers[11][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \my_regfile|registers[8][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N9
dffeas \my_regfile|registers[10][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~697 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~697_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|registers[10][31]~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[8][31]~q  & ((!\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[8][31]~q ),
	.datac(\my_regfile|registers[10][31]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~697 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[31]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~698 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~698_combout  = (\my_processor|Sign_extention_mux_32|out[31]~697_combout  & ((\my_regfile|registers[11][31]~q ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[31]~697_combout  & (((\my_regfile|registers[9][31]~q  & \my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_regfile|registers[11][31]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[31]~697_combout ),
	.datac(\my_regfile|registers[9][31]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~698 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[31]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N15
dffeas \my_regfile|registers[2][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N13
dffeas \my_regfile|registers[1][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N9
dffeas \my_regfile|registers[3][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~699 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~699_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][31]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][31]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][31]~q ),
	.datac(\my_regfile|registers[3][31]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~699 .lut_mask = 16'hA088;
defparam \my_processor|Sign_extention_mux_32|out[31]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~700 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~700_combout  = (\my_processor|Sign_extention_mux_32|out[31]~699_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[2][31]~q  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[2][31]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[31]~699_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~700 .lut_mask = 16'hF4F0;
defparam \my_processor|Sign_extention_mux_32|out[31]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~701 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~701_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|Sign_extention_mux_32|out[31]~698_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~700_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[31]~698_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~700_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~701 .lut_mask = 16'hE5E0;
defparam \my_processor|Sign_extention_mux_32|out[31]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \my_regfile|registers[15][31]~feeder (
// Equation(s):
// \my_regfile|registers[15][31]~feeder_combout  = \my_processor|dmem_mux_32|out[31]~204_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[15][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[15][31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[15][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N23
dffeas \my_regfile|registers[15][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[15][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N29
dffeas \my_regfile|registers[14][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N7
dffeas \my_regfile|registers[12][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N19
dffeas \my_regfile|registers[13][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~702 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~702_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[13][31]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][31]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[12][31]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[13][31]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~702 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[31]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~703 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~703_combout  = (\my_processor|Sign_extention_mux_32|out[31]~702_combout  & ((\my_regfile|registers[15][31]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[31]~702_combout  & (((\my_regfile|registers[14][31]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[15][31]~q ),
	.datab(\my_regfile|registers[14][31]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[31]~702_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~703 .lut_mask = 16'hACF0;
defparam \my_processor|Sign_extention_mux_32|out[31]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~704 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~704_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~701_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~703_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[31]~701_combout  & (\my_processor|Sign_extention_mux_32|out[31]~696_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[31]~701_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[31]~696_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[31]~701_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~703_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~704 .lut_mask = 16'hF858;
defparam \my_processor|Sign_extention_mux_32|out[31]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~705 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~705_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[31]~694_combout )) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~704_combout )))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[31]~694_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~704_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~705 .lut_mask = 16'h5140;
defparam \my_processor|Sign_extention_mux_32|out[31]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[31]~706 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[31]~706_combout  = (\my_processor|Sign_extention_mux_32|out[31]~705_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~705_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[31]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[31]~706 .lut_mask = 16'hFF88;
defparam \my_processor|Sign_extention_mux_32|out[31]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \my_processor|Alu|inner_result~10 (
// Equation(s):
// \my_processor|Alu|inner_result~10_combout  = (\my_regfile|data_readRegA[31]~17_combout  & ((\my_processor|Sign_extention_mux_32|out[31]~705_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout 
// ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[31]~705_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|inner_result~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|inner_result~10 .lut_mask = 16'hE0A0;
defparam \my_processor|Alu|inner_result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~21 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~21_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~21 .lut_mask = 16'h0033;
defparam \my_processor|Alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~20 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~20_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~20 .lut_mask = 16'h3030;
defparam \my_processor|Alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~42 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~42_combout  = (\my_processor|Alu|ShiftLeft0~21_combout  & ((\my_regfile|data_readRegA[7]~8_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[5]~10_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~21_combout  & (\my_processor|Alu|ShiftLeft0~20_combout  & ((\my_regfile|data_readRegA[5]~10_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_regfile|data_readRegA[7]~8_combout ),
	.datad(\my_regfile|data_readRegA[5]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~42 .lut_mask = 16'hECA0;
defparam \my_processor|Alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~22 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[0]~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[1]~4_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~7_combout ),
	.datad(\my_regfile|data_readRegA[1]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~22 .lut_mask = 16'hF5A0;
defparam \my_processor|Alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~74 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & \my_processor|Control|ALUinB$latch~combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~74 .lut_mask = 16'hAA00;
defparam \my_processor|Sign_extention_mux_32|out[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N23
dffeas \my_regfile|registers[7][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N25
dffeas \my_regfile|registers[4][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N15
dffeas \my_regfile|registers[5][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~85 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~85_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][3]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][3]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[4][3]~q ),
	.datac(\my_regfile|registers[5][3]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~85 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~86 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~86_combout  = (\my_processor|Sign_extention_mux_32|out[3]~85_combout  & ((\my_regfile|registers[7][3]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[3]~85_combout  & (((\my_regfile|registers[6][3]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[7][3]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[3]~85_combout ),
	.datac(\my_regfile|registers[6][3]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~86 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \my_regfile|registers[14][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \my_regfile|registers[15][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N11
dffeas \my_regfile|registers[12][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \my_regfile|registers[13][3]~feeder (
// Equation(s):
// \my_regfile|registers[13][3]~feeder_combout  = \my_processor|dmem_mux_32|out[3]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \my_regfile|registers[13][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~92 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~92_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[13][3]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][3]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[12][3]~q ),
	.datab(\my_regfile|registers[13][3]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~92 .lut_mask = 16'hF0CA;
defparam \my_processor|Sign_extention_mux_32|out[3]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~93 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~93_combout  = (\my_processor|Sign_extention_mux_32|out[3]~92_combout  & (((\my_regfile|registers[15][3]~q ) # (!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[3]~92_combout  & (\my_regfile|registers[14][3]~q  & ((\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[14][3]~q ),
	.datab(\my_regfile|registers[15][3]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[3]~92_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~93 .lut_mask = 16'hCAF0;
defparam \my_processor|Sign_extention_mux_32|out[3]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N11
dffeas \my_regfile|registers[11][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \my_regfile|registers[9][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N25
dffeas \my_regfile|registers[8][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N7
dffeas \my_regfile|registers[10][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~87 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~87_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][3]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][3]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][3]~q ),
	.datac(\my_regfile|registers[10][3]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~87 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~88 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~88_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~87_combout  & (\my_regfile|registers[11][3]~q )) # (!\my_processor|Sign_extention_mux_32|out[3]~87_combout  
// & ((\my_regfile|registers[9][3]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[3]~87_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][3]~q ),
	.datac(\my_regfile|registers[9][3]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~88 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N7
dffeas \my_regfile|registers[2][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N15
dffeas \my_regfile|registers[3][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \my_regfile|registers[1][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~89 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~89_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][3]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[1][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][3]~q ),
	.datac(\my_regfile|registers[1][3]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~89 .lut_mask = 16'h88A0;
defparam \my_processor|Sign_extention_mux_32|out[3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~90 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~90_combout  = (\my_processor|Sign_extention_mux_32|out[3]~89_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout  & \my_regfile|registers[2][3]~q )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][3]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~89_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~90 .lut_mask = 16'hFF40;
defparam \my_processor|Sign_extention_mux_32|out[3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~91 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~91_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout ) # ((\my_processor|Sign_extention_mux_32|out[3]~88_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  
// & (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~90_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[3]~88_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~91 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[3]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~94 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~94_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~91_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~93_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[3]~91_combout  & (\my_processor|Sign_extention_mux_32|out[3]~86_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[3]~91_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[3]~86_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[3]~93_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~94 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[3]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \my_regfile|registers[27][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \my_regfile|registers[19][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~82 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~82_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout ) # ((\my_regfile|registers[27][3]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][3]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[27][3]~q ),
	.datad(\my_regfile|registers[19][3]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~82 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \my_regfile|registers[23][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N11
dffeas \my_regfile|registers[31][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~83 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~83_combout  = (\my_processor|Sign_extention_mux_32|out[3]~82_combout  & (((\my_regfile|registers[31][3]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[3]~82_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[23][3]~q )))

	.dataa(\my_processor|Sign_extention_mux_32|out[3]~82_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[23][3]~q ),
	.datad(\my_regfile|registers[31][3]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~83 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N25
dffeas \my_regfile|registers[21][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N7
dffeas \my_regfile|registers[29][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N7
dffeas \my_regfile|registers[17][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N17
dffeas \my_regfile|registers[25][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~75 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~75_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[25][3]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[17][3]~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[17][3]~q ),
	.datac(\my_regfile|registers[25][3]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~75 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~76 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~76_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~75_combout  & ((\my_regfile|registers[29][3]~q ))) # (!\my_processor|Sign_extention_mux_32|out[3]~75_combout 
//  & (\my_regfile|registers[21][3]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[3]~75_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[21][3]~q ),
	.datac(\my_regfile|registers[29][3]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~76 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N21
dffeas \my_regfile|registers[18][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \my_regfile|registers[22][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~77 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~77_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][3]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][3]~q ))))

	.dataa(\my_regfile|registers[18][3]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[22][3]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~77 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y35_N9
dffeas \my_regfile|registers[26][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N27
dffeas \my_regfile|registers[30][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~78 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~78_combout  = (\my_processor|Sign_extention_mux_32|out[3]~77_combout  & (((\my_regfile|registers[30][3]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[3]~77_combout  & (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[26][3]~q )))

	.dataa(\my_processor|Sign_extention_mux_32|out[3]~77_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[26][3]~q ),
	.datad(\my_regfile|registers[30][3]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~78 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N29
dffeas \my_regfile|registers[16][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N21
dffeas \my_regfile|registers[24][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N19
dffeas \my_regfile|registers[28][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N19
dffeas \my_regfile|registers[20][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~79 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~79_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[28][3]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[20][3]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[28][3]~q ),
	.datac(\my_regfile|registers[20][3]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~79 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~80 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~80_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[3]~79_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[3]~79_combout  & ((\my_regfile|registers[24][3]~q ))) # (!\my_processor|Sign_extention_mux_32|out[3]~79_combout  & (\my_regfile|registers[16][3]~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[16][3]~q ),
	.datac(\my_regfile|registers[24][3]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~79_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~80 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~81 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~81_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_processor|Sign_extention_mux_32|out[3]~78_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~80_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[3]~78_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~80_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~81 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~84 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~84_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~81_combout  & (\my_processor|Sign_extention_mux_32|out[3]~83_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[3]~81_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~76_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[3]~81_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[3]~83_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[3]~76_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~84 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~95 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~95_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~84_combout ))) # (!\my_processor|ctrl_readRegB[4]~4_combout 
//  & (\my_processor|Sign_extention_mux_32|out[3]~94_combout ))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[3]~94_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~84_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~95 .lut_mask = 16'h3210;
defparam \my_processor|Sign_extention_mux_32|out[3]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~19 (
// Equation(s):
// \my_processor|Alu|Add0~19_combout  = (\my_processor|Sign_extention_mux_32|out[3]~74_combout  & (((\my_processor|Alu|Add0~2_combout )))) # (!\my_processor|Sign_extention_mux_32|out[3]~74_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~95_combout  & 
// ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[3]~95_combout  & (\my_processor|Alu|Add0~3_combout ))))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[3]~74_combout ),
	.datac(\my_processor|Alu|Add0~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~95_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~19 .lut_mask = 16'hF0E2;
defparam \my_processor|Alu|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux28~7 (
// Equation(s):
// \my_regfile|Mux28~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][3]~q )))))

	.dataa(\my_regfile|registers[27][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[19][3]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux28~8 (
// Equation(s):
// \my_regfile|Mux28~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux28~7_combout  & ((\my_regfile|registers[31][3]~q ))) # (!\my_regfile|Mux28~7_combout  & (\my_regfile|registers[23][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux28~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][3]~q ),
	.datac(\my_regfile|registers[31][3]~q ),
	.datad(\my_regfile|Mux28~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \my_regfile|Mux28~0 (
// Equation(s):
// \my_regfile|Mux28~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][3]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][3]~q ),
	.datac(\my_regfile|registers[17][3]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~0 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \my_regfile|Mux28~1 (
// Equation(s):
// \my_regfile|Mux28~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux28~0_combout  & ((\my_regfile|registers[29][3]~q ))) # (!\my_regfile|Mux28~0_combout  & (\my_regfile|registers[21][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux28~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux28~0_combout ),
	.datac(\my_regfile|registers[21][3]~q ),
	.datad(\my_regfile|registers[29][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~1 .lut_mask = 16'hEC64;
defparam \my_regfile|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux28~4 (
// Equation(s):
// \my_regfile|Mux28~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[20][3]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[16][3]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[20][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[16][3]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~4 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux28~5 (
// Equation(s):
// \my_regfile|Mux28~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux28~4_combout  & ((\my_regfile|registers[28][3]~q ))) # (!\my_regfile|Mux28~4_combout  & (\my_regfile|registers[24][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux28~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[24][3]~q ),
	.datac(\my_regfile|registers[28][3]~q ),
	.datad(\my_regfile|Mux28~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \my_regfile|Mux28~2 (
// Equation(s):
// \my_regfile|Mux28~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[22][3]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[18][3]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][3]~q ),
	.datac(\my_regfile|registers[18][3]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \my_regfile|Mux28~3 (
// Equation(s):
// \my_regfile|Mux28~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux28~2_combout  & ((\my_regfile|registers[30][3]~q ))) # (!\my_regfile|Mux28~2_combout  & (\my_regfile|registers[26][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux28~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][3]~q ),
	.datac(\my_regfile|registers[30][3]~q ),
	.datad(\my_regfile|Mux28~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux28~6 (
// Equation(s):
// \my_regfile|Mux28~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17]) # (\my_regfile|Mux28~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\my_regfile|Mux28~5_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|Mux28~5_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux28~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~6 .lut_mask = 16'hAEA4;
defparam \my_regfile|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux28~9 (
// Equation(s):
// \my_regfile|Mux28~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux28~6_combout  & (\my_regfile|Mux28~8_combout )) # (!\my_regfile|Mux28~6_combout  & ((\my_regfile|Mux28~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux28~6_combout ))))

	.dataa(\my_regfile|Mux28~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux28~1_combout ),
	.datad(\my_regfile|Mux28~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux28~20 (
// Equation(s):
// \my_regfile|Mux28~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux28~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux28~19_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_regfile|Mux28~19_combout ),
	.datad(\my_regfile|Mux28~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \my_processor|Alu|Add0~18 (
// Equation(s):
// \my_processor|Alu|Add0~18_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux28~20_combout  & (\my_processor|Control|ALUop [1] $ (!\my_processor|Control|ALUop [2])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [1] $ ((!\my_processor|Control|ALUop [2]))))

	.dataa(\my_processor|Control|ALUop [1]),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux28~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~18 .lut_mask = 16'h9909;
defparam \my_processor|Alu|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \my_processor|Alu|Add0~20 (
// Equation(s):
// \my_processor|Alu|Add0~20_combout  = ((\my_processor|Alu|Add0~19_combout  $ (\my_processor|Alu|Add0~18_combout  $ (!\my_processor|Alu|Add0~17 )))) # (GND)
// \my_processor|Alu|Add0~21  = CARRY((\my_processor|Alu|Add0~19_combout  & ((\my_processor|Alu|Add0~18_combout ) # (!\my_processor|Alu|Add0~17 ))) # (!\my_processor|Alu|Add0~19_combout  & (\my_processor|Alu|Add0~18_combout  & !\my_processor|Alu|Add0~17 )))

	.dataa(\my_processor|Alu|Add0~19_combout ),
	.datab(\my_processor|Alu|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~17 ),
	.combout(\my_processor|Alu|Add0~20_combout ),
	.cout(\my_processor|Alu|Add0~21 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[3]~96 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[3]~96_combout  = (\my_processor|Sign_extention_mux_32|out[3]~95_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[3]~95_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[3]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[3]~96 .lut_mask = 16'hEECC;
defparam \my_processor|Sign_extention_mux_32|out[3]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[2]~33 (
// Equation(s):
// \my_processor|dmem_mux_32|out[2]~33_combout  = (\my_processor|Control|ALUop [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|Control|ALUop [0])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|Control|ALUop [0]),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[2]~33 .lut_mask = 16'hCF00;
defparam \my_processor|dmem_mux_32|out[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[2]~32 (
// Equation(s):
// \my_processor|dmem_mux_32|out[2]~32_combout  = ((!\my_processor|Control|ALUop [0] & !\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|Control|ALUop [2])

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[2]~32 .lut_mask = 16'h11FF;
defparam \my_processor|dmem_mux_32|out[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~90 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~90_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~90 .lut_mask = 16'h000F;
defparam \my_processor|Alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~26 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~26_combout  = (\my_processor|Alu|ShiftRight0~90_combout  & ((\my_processor|Alu|ShiftLeft0~25_combout ) # ((\my_processor|Alu|ShiftLeft0~22_combout  & \my_imem|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\my_processor|Alu|ShiftRight0~90_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~22_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|Alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~26 .lut_mask = 16'hAA80;
defparam \my_processor|Alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \my_processor|Alu|inner_result~12 (
// Equation(s):
// \my_processor|Alu|inner_result~12_combout  = (\my_regfile|data_readRegA[3]~5_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~95_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [3] & \my_processor|Control|ALUinB$latch~combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_regfile|data_readRegA[3]~5_combout ),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[3]~95_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|inner_result~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|inner_result~12 .lut_mask = 16'hCC80;
defparam \my_processor|Alu|inner_result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[3]~42 (
// Equation(s):
// \my_processor|dmem_mux_32|out[3]~42_combout  = (\my_processor|dmem_mux_32|out[2]~33_combout  & (\my_processor|dmem_mux_32|out[2]~32_combout  & (\my_processor|Alu|ShiftLeft0~26_combout ))) # (!\my_processor|dmem_mux_32|out[2]~33_combout  & 
// (((\my_processor|Alu|inner_result~12_combout )) # (!\my_processor|dmem_mux_32|out[2]~32_combout )))

	.dataa(\my_processor|dmem_mux_32|out[2]~33_combout ),
	.datab(\my_processor|dmem_mux_32|out[2]~32_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~26_combout ),
	.datad(\my_processor|Alu|inner_result~12_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[3]~42 .lut_mask = 16'hD591;
defparam \my_processor|dmem_mux_32|out[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N19
dffeas \my_regfile|registers[4][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N31
dffeas \my_regfile|registers[5][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~520 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~520_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][23]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][23]~q ))))

	.dataa(\my_regfile|registers[4][23]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[5][23]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~520 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[23]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N31
dffeas \my_regfile|registers[7][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N29
dffeas \my_regfile|registers[6][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~521 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~521_combout  = (\my_processor|Sign_extention_mux_32|out[23]~520_combout  & ((\my_regfile|registers[7][23]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[23]~520_combout  & (((\my_regfile|registers[6][23]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[23]~520_combout ),
	.datab(\my_regfile|registers[7][23]~q ),
	.datac(\my_regfile|registers[6][23]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~521 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[23]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N15
dffeas \my_regfile|registers[15][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N19
dffeas \my_regfile|registers[14][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N1
dffeas \my_regfile|registers[12][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N31
dffeas \my_regfile|registers[13][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~527 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~527_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[13][23]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][23]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[12][23]~q ),
	.datac(\my_regfile|registers[13][23]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~527 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[23]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~528 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~528_combout  = (\my_processor|Sign_extention_mux_32|out[23]~527_combout  & ((\my_regfile|registers[15][23]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[23]~527_combout  & (((\my_regfile|registers[14][23]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[15][23]~q ),
	.datab(\my_regfile|registers[14][23]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[23]~527_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~528 .lut_mask = 16'hACF0;
defparam \my_processor|Sign_extention_mux_32|out[23]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
cycloneive_lcell_comb \my_regfile|registers[2][23]~feeder (
// Equation(s):
// \my_regfile|registers[2][23]~feeder_combout  = \my_processor|dmem_mux_32|out[23]~162_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[2][23]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N27
dffeas \my_regfile|registers[2][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N23
dffeas \my_regfile|registers[1][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \my_regfile|registers[3][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~524 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~524_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][23]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][23]~q ))))

	.dataa(\my_regfile|registers[1][23]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[3][23]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~524 .lut_mask = 16'hE200;
defparam \my_processor|Sign_extention_mux_32|out[23]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~525 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~525_combout  = (\my_processor|Sign_extention_mux_32|out[23]~524_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[2][23]~q  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[2][23]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[23]~524_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~525 .lut_mask = 16'hF4F0;
defparam \my_processor|Sign_extention_mux_32|out[23]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N23
dffeas \my_regfile|registers[11][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N11
dffeas \my_regfile|registers[9][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N13
dffeas \my_regfile|registers[8][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N29
dffeas \my_regfile|registers[10][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~522 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~522_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][23]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][23]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][23]~q ),
	.datac(\my_regfile|registers[10][23]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~522 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[23]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~523 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~523_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~522_combout  & (\my_regfile|registers[11][23]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[23]~522_combout  & ((\my_regfile|registers[9][23]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[23]~522_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][23]~q ),
	.datac(\my_regfile|registers[9][23]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[23]~522_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~523 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[23]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~526 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~526_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[3]~0_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[23]~523_combout ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[23]~525_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[23]~525_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[23]~523_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~526 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[23]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~529 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~529_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~526_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~528_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[23]~526_combout  & (\my_processor|Sign_extention_mux_32|out[23]~521_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[23]~526_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[23]~521_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[23]~528_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[23]~526_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~529 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[23]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N29
dffeas \my_regfile|registers[29][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N31
dffeas \my_regfile|registers[21][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N19
dffeas \my_regfile|registers[17][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N29
dffeas \my_regfile|registers[25][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~510 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~510_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[25][23]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[17][23]~q ))))

	.dataa(\my_regfile|registers[17][23]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[25][23]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~510 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[23]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~511 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~511_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~510_combout  & (\my_regfile|registers[29][23]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[23]~510_combout  & ((\my_regfile|registers[21][23]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[23]~510_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[29][23]~q ),
	.datac(\my_regfile|registers[21][23]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[23]~510_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~511 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[23]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \my_regfile|registers[31][23]~feeder (
// Equation(s):
// \my_regfile|registers[31][23]~feeder_combout  = \my_processor|dmem_mux_32|out[23]~162_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[31][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[31][23]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[31][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N11
dffeas \my_regfile|registers[31][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[31][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \my_regfile|registers[19][23]~feeder (
// Equation(s):
// \my_regfile|registers[19][23]~feeder_combout  = \my_processor|dmem_mux_32|out[23]~162_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[19][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[19][23]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[19][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \my_regfile|registers[19][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[19][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N11
dffeas \my_regfile|registers[27][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~517 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~517_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][23]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][23]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][23]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][23]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~517 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[23]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~518 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~518_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~517_combout  & (\my_regfile|registers[31][23]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[23]~517_combout  & ((\my_regfile|registers[23][23]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[23]~517_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[31][23]~q ),
	.datac(\my_regfile|registers[23][23]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[23]~517_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~518 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[23]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \my_regfile|registers[26][23]~feeder (
// Equation(s):
// \my_regfile|registers[26][23]~feeder_combout  = \my_processor|dmem_mux_32|out[23]~162_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[26][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[26][23]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[26][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N21
dffeas \my_regfile|registers[26][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[26][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \my_regfile|registers[30][23]~feeder (
// Equation(s):
// \my_regfile|registers[30][23]~feeder_combout  = \my_processor|dmem_mux_32|out[23]~162_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[30][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[30][23]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[30][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N15
dffeas \my_regfile|registers[30][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[30][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N29
dffeas \my_regfile|registers[18][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \my_regfile|registers[22][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~512 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~512_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][23]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][23]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[18][23]~q ),
	.datac(\my_regfile|registers[22][23]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~512 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[23]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~513 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~513_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~512_combout  & ((\my_regfile|registers[30][23]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[23]~512_combout  & (\my_regfile|registers[26][23]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[23]~512_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[26][23]~q ),
	.datac(\my_regfile|registers[30][23]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[23]~512_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~513 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[23]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N21
dffeas \my_regfile|registers[28][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N13
dffeas \my_regfile|registers[24][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N21
dffeas \my_regfile|registers[16][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N3
dffeas \my_regfile|registers[20][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~514 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~514_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[20][23]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[16][23]~q ))))

	.dataa(\my_regfile|registers[16][23]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[20][23]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~514 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[23]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~515 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~515_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~514_combout  & (\my_regfile|registers[28][23]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[23]~514_combout  & ((\my_regfile|registers[24][23]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[23]~514_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[28][23]~q ),
	.datac(\my_regfile|registers[24][23]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[23]~514_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~515 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[23]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~516 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~516_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_processor|Sign_extention_mux_32|out[23]~513_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~515_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[23]~513_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[23]~515_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~516 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[23]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~519 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~519_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~516_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~518_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[23]~516_combout  & (\my_processor|Sign_extention_mux_32|out[23]~511_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[23]~516_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[23]~511_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[23]~518_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[23]~516_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~519 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[23]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[23]~530 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[23]~530_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[23]~519_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[23]~529_combout ))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[23]~529_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[23]~519_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[23]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[23]~530 .lut_mask = 16'h3210;
defparam \my_processor|Sign_extention_mux_32|out[23]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[23]~159 (
// Equation(s):
// \my_processor|dmem_mux_32|out[23]~159_combout  = (\my_processor|Sign_extention_mux_32|out[23]~530_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|Sign_extention_mux_32|out[23]~530_combout ),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[23]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[23]~159 .lut_mask = 16'hFAF0;
defparam \my_processor|dmem_mux_32|out[23]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \my_processor|Alu|Add0~100 (
// Equation(s):
// \my_processor|Alu|Add0~100_combout  = (\my_processor|dmem_mux_32|out[23]~159_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|dmem_mux_32|out[23]~159_combout  & ((\my_processor|Alu|Add0~3_combout )))

	.dataa(\my_processor|Alu|Add0~2_combout ),
	.datab(gnd),
	.datac(\my_processor|Alu|Add0~3_combout ),
	.datad(\my_processor|dmem_mux_32|out[23]~159_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~100 .lut_mask = 16'hAAF0;
defparam \my_processor|Alu|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \my_regfile|Mux8~10 (
// Equation(s):
// \my_regfile|Mux8~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][23]~q )))))

	.dataa(\my_regfile|registers[5][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][23]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \my_regfile|Mux8~11 (
// Equation(s):
// \my_regfile|Mux8~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux8~10_combout  & ((\my_regfile|registers[7][23]~q ))) # (!\my_regfile|Mux8~10_combout  & (\my_regfile|registers[6][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux8~10_combout ))))

	.dataa(\my_regfile|registers[6][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][23]~q ),
	.datad(\my_regfile|Mux8~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \my_regfile|Mux8~17 (
// Equation(s):
// \my_regfile|Mux8~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][23]~q )))))

	.dataa(\my_regfile|registers[13][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[12][23]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \my_regfile|Mux8~18 (
// Equation(s):
// \my_regfile|Mux8~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux8~17_combout  & (\my_regfile|registers[15][23]~q )) # (!\my_regfile|Mux8~17_combout  & ((\my_regfile|registers[14][23]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux8~17_combout ))))

	.dataa(\my_regfile|registers[15][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][23]~q ),
	.datad(\my_regfile|Mux8~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \my_regfile|Mux8~12 (
// Equation(s):
// \my_regfile|Mux8~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][23]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][23]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[10][23]~q ),
	.datac(\my_regfile|registers[8][23]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \my_regfile|Mux8~13 (
// Equation(s):
// \my_regfile|Mux8~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux8~12_combout  & ((\my_regfile|registers[11][23]~q ))) # (!\my_regfile|Mux8~12_combout  & (\my_regfile|registers[9][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux8~12_combout ))))

	.dataa(\my_regfile|registers[9][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[11][23]~q ),
	.datad(\my_regfile|Mux8~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \my_regfile|Mux8~14 (
// Equation(s):
// \my_regfile|Mux8~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][23]~q )))))

	.dataa(\my_regfile|registers[3][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[1][23]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \my_regfile|Mux8~15 (
// Equation(s):
// \my_regfile|Mux8~15_combout  = (\my_regfile|Mux8~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[2][23]~q  & \my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[2][23]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux8~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \my_regfile|Mux8~16 (
// Equation(s):
// \my_regfile|Mux8~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|Mux8~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux8~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux8~13_combout ),
	.datad(\my_regfile|Mux8~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \my_regfile|Mux8~19 (
// Equation(s):
// \my_regfile|Mux8~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux8~16_combout  & ((\my_regfile|Mux8~18_combout ))) # (!\my_regfile|Mux8~16_combout  & (\my_regfile|Mux8~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux8~16_combout ))))

	.dataa(\my_regfile|Mux8~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux8~18_combout ),
	.datad(\my_regfile|Mux8~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \my_regfile|Mux8~20 (
// Equation(s):
// \my_regfile|Mux8~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux8~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux8~19_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux8~9_combout ),
	.datad(\my_regfile|Mux8~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \my_processor|Alu|Add0~99 (
// Equation(s):
// \my_processor|Alu|Add0~99_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux8~20_combout  & (\my_processor|Control|ALUop [1] $ (!\my_processor|Control|ALUop [2])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [1] $ (((!\my_processor|Control|ALUop [2])))))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|Mux8~20_combout ),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~99 .lut_mask = 16'hC431;
defparam \my_processor|Alu|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \my_regfile|registers[31][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N17
dffeas \my_regfile|registers[27][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N1
dffeas \my_regfile|registers[19][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N19
dffeas \my_regfile|registers[23][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~495 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~495_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][22]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][22]~q ))))

	.dataa(\my_regfile|registers[19][22]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[23][22]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~495 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[22]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~496 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~496_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~495_combout  & (\my_regfile|registers[31][22]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[22]~495_combout  & ((\my_regfile|registers[27][22]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[22]~495_combout ))))

	.dataa(\my_regfile|registers[31][22]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][22]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~495_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~496 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[22]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N17
dffeas \my_regfile|registers[25][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \my_regfile|registers[17][22]~feeder (
// Equation(s):
// \my_regfile|registers[17][22]~feeder_combout  = \my_processor|dmem_mux_32|out[22]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[17][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][22]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[17][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \my_regfile|registers[17][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N23
dffeas \my_regfile|registers[21][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~488 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~488_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][22]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][22]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[17][22]~q ),
	.datac(\my_regfile|registers[21][22]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~488 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[22]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~489 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~489_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~488_combout  & (\my_regfile|registers[29][22]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[22]~488_combout  & ((\my_regfile|registers[25][22]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[22]~488_combout ))))

	.dataa(\my_regfile|registers[29][22]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[25][22]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~488_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~489 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[22]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N13
dffeas \my_regfile|registers[18][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \my_regfile|registers[26][22]~feeder (
// Equation(s):
// \my_regfile|registers[26][22]~feeder_combout  = \my_processor|dmem_mux_32|out[22]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[26][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[26][22]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[26][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N7
dffeas \my_regfile|registers[26][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[26][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~490 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~490_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[26][22]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[18][22]~q ))))

	.dataa(\my_regfile|registers[18][22]~q ),
	.datab(\my_regfile|registers[26][22]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~490 .lut_mask = 16'hFC0A;
defparam \my_processor|Sign_extention_mux_32|out[22]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \my_regfile|registers[30][22]~feeder (
// Equation(s):
// \my_regfile|registers[30][22]~feeder_combout  = \my_processor|dmem_mux_32|out[22]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[30][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[30][22]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[30][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N19
dffeas \my_regfile|registers[30][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[30][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \my_regfile|registers[22][22]~feeder (
// Equation(s):
// \my_regfile|registers[22][22]~feeder_combout  = \my_processor|dmem_mux_32|out[22]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[22][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[22][22]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[22][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N5
dffeas \my_regfile|registers[22][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[22][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~491 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~491_combout  = (\my_processor|Sign_extention_mux_32|out[22]~490_combout  & ((\my_regfile|registers[30][22]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[22]~490_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout  & \my_regfile|registers[22][22]~q ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[22]~490_combout ),
	.datab(\my_regfile|registers[30][22]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[22][22]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~491 .lut_mask = 16'hDA8A;
defparam \my_processor|Sign_extention_mux_32|out[22]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N1
dffeas \my_regfile|registers[28][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N9
dffeas \my_regfile|registers[20][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \my_regfile|registers[16][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N11
dffeas \my_regfile|registers[24][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~492 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~492_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[24][22]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[16][22]~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[16][22]~q ),
	.datac(\my_regfile|registers[24][22]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~492 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[22]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~493 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~493_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~492_combout  & (\my_regfile|registers[28][22]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[22]~492_combout  & ((\my_regfile|registers[20][22]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[22]~492_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[28][22]~q ),
	.datac(\my_regfile|registers[20][22]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~492_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~493 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[22]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~494 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~494_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[22]~491_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~493_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[22]~491_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~493_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~494 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[22]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~497 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~497_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~494_combout  & (\my_processor|Sign_extention_mux_32|out[22]~496_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[22]~494_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~489_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[22]~494_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[22]~496_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[22]~489_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~494_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~497 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[22]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N3
dffeas \my_regfile|registers[11][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N5
dffeas \my_regfile|registers[9][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N1
dffeas \my_regfile|registers[8][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N7
dffeas \my_regfile|registers[10][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~498 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~498_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|registers[10][22]~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[8][22]~q  & ((!\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[8][22]~q ),
	.datac(\my_regfile|registers[10][22]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~498 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[22]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~499 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~499_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~498_combout  & (\my_regfile|registers[11][22]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[22]~498_combout  & ((\my_regfile|registers[9][22]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[22]~498_combout ))))

	.dataa(\my_regfile|registers[11][22]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[9][22]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~498_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~499 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[22]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \my_regfile|registers[15][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \my_regfile|registers[14][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N21
dffeas \my_regfile|registers[12][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N29
dffeas \my_regfile|registers[13][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~505 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~505_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][22]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][22]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[12][22]~q ),
	.datac(\my_regfile|registers[13][22]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~505 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[22]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~506 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~506_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~505_combout  & (\my_regfile|registers[15][22]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[22]~505_combout  & ((\my_regfile|registers[14][22]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[22]~505_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[15][22]~q ),
	.datac(\my_regfile|registers[14][22]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~505_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~506 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[22]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N11
dffeas \my_regfile|registers[7][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N29
dffeas \my_regfile|registers[6][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N3
dffeas \my_regfile|registers[5][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N5
dffeas \my_regfile|registers[4][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~500 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~500_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[5][22]~q )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][22]~q ),
	.datad(\my_regfile|registers[4][22]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~500 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[22]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~501 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~501_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~500_combout  & (\my_regfile|registers[7][22]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[22]~500_combout  & ((\my_regfile|registers[6][22]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[22]~500_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[7][22]~q ),
	.datac(\my_regfile|registers[6][22]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~500_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~501 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[22]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N25
dffeas \my_regfile|registers[1][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N31
dffeas \my_regfile|registers[3][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~502 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~502_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][22]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][22]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[1][22]~q ),
	.datac(\my_regfile|registers[3][22]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~502 .lut_mask = 16'hE400;
defparam \my_processor|Sign_extention_mux_32|out[22]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N31
dffeas \my_regfile|registers[2][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~503 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~503_combout  = (\my_processor|Sign_extention_mux_32|out[22]~502_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|registers[2][22]~q )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[22]~502_combout ),
	.datad(\my_regfile|registers[2][22]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~503 .lut_mask = 16'hF2F0;
defparam \my_processor|Sign_extention_mux_32|out[22]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~504 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~504_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout ) # ((\my_processor|Sign_extention_mux_32|out[22]~501_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~503_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[22]~501_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~503_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~504 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[22]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~507 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~507_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~504_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~506_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[22]~504_combout  & (\my_processor|Sign_extention_mux_32|out[22]~499_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[22]~504_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[22]~499_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[22]~506_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~504_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~507 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[22]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~508 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~508_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[22]~497_combout )) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[22]~507_combout )))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[22]~497_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~507_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~508 .lut_mask = 16'h5140;
defparam \my_processor|Sign_extention_mux_32|out[22]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[22]~509 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[22]~509_combout  = (\my_processor|Sign_extention_mux_32|out[22]~508_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~508_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[22]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[22]~509 .lut_mask = 16'hFFC0;
defparam \my_processor|Sign_extention_mux_32|out[22]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \my_processor|Alu|Add0~96 (
// Equation(s):
// \my_processor|Alu|Add0~96_combout  = (\my_processor|Sign_extention_mux_32|out[22]~509_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[22]~509_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[22]~509_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~96 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N21
dffeas \my_regfile|registers[6][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N23
dffeas \my_regfile|registers[7][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N27
dffeas \my_regfile|registers[5][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \my_regfile|Mux10~10 (
// Equation(s):
// \my_regfile|Mux10~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][21]~q )))))

	.dataa(\my_regfile|registers[5][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \my_regfile|Mux10~11 (
// Equation(s):
// \my_regfile|Mux10~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux10~10_combout  & ((\my_regfile|registers[7][21]~q ))) # (!\my_regfile|Mux10~10_combout  & (\my_regfile|registers[6][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux10~10_combout ))))

	.dataa(\my_regfile|registers[6][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][21]~q ),
	.datad(\my_regfile|Mux10~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \my_regfile|registers[15][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \my_regfile|registers[14][21]~feeder (
// Equation(s):
// \my_regfile|registers[14][21]~feeder_combout  = \my_processor|dmem_mux_32|out[21]~150_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[14][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[14][21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[14][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N13
dffeas \my_regfile|registers[14][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[14][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \my_regfile|registers[12][21]~feeder (
// Equation(s):
// \my_regfile|registers[12][21]~feeder_combout  = \my_processor|dmem_mux_32|out[21]~150_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[12][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[12][21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[12][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N31
dffeas \my_regfile|registers[12][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \my_regfile|registers[13][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \my_regfile|Mux10~17 (
// Equation(s):
// \my_regfile|Mux10~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|registers[13][21]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\my_regfile|registers[12][21]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[12][21]~q ),
	.datac(\my_regfile|registers[13][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~17 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \my_regfile|Mux10~18 (
// Equation(s):
// \my_regfile|Mux10~18_combout  = (\my_regfile|Mux10~17_combout  & ((\my_regfile|registers[15][21]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux10~17_combout  & (((\my_regfile|registers[14][21]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[15][21]~q ),
	.datab(\my_regfile|registers[14][21]~q ),
	.datac(\my_regfile|Mux10~17_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~18 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N1
dffeas \my_regfile|registers[9][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N7
dffeas \my_regfile|registers[11][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N31
dffeas \my_regfile|registers[10][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N21
dffeas \my_regfile|registers[8][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \my_regfile|Mux10~12 (
// Equation(s):
// \my_regfile|Mux10~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][21]~q )))))

	.dataa(\my_regfile|registers[10][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[8][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \my_regfile|Mux10~13 (
// Equation(s):
// \my_regfile|Mux10~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux10~12_combout  & ((\my_regfile|registers[11][21]~q ))) # (!\my_regfile|Mux10~12_combout  & (\my_regfile|registers[9][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux10~12_combout ))))

	.dataa(\my_regfile|registers[9][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[11][21]~q ),
	.datad(\my_regfile|Mux10~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N5
dffeas \my_regfile|registers[2][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \my_regfile|registers[3][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \my_regfile|registers[1][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux10~14 (
// Equation(s):
// \my_regfile|Mux10~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][21]~q )))))

	.dataa(\my_regfile|registers[3][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \my_regfile|Mux10~15 (
// Equation(s):
// \my_regfile|Mux10~15_combout  = (\my_regfile|Mux10~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][21]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][21]~q ),
	.datad(\my_regfile|Mux10~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \my_regfile|Mux10~16 (
// Equation(s):
// \my_regfile|Mux10~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux10~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux10~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux10~13_combout ),
	.datad(\my_regfile|Mux10~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \my_regfile|Mux10~19 (
// Equation(s):
// \my_regfile|Mux10~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux10~16_combout  & ((\my_regfile|Mux10~18_combout ))) # (!\my_regfile|Mux10~16_combout  & (\my_regfile|Mux10~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux10~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux10~11_combout ),
	.datac(\my_regfile|Mux10~18_combout ),
	.datad(\my_regfile|Mux10~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N13
dffeas \my_regfile|registers[21][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \my_regfile|registers[25][21]~feeder (
// Equation(s):
// \my_regfile|registers[25][21]~feeder_combout  = \my_processor|dmem_mux_32|out[21]~150_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[25][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[25][21]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[25][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N31
dffeas \my_regfile|registers[25][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[25][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N17
dffeas \my_regfile|registers[17][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \my_regfile|Mux10~0 (
// Equation(s):
// \my_regfile|Mux10~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][21]~q )))))

	.dataa(\my_regfile|registers[25][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[17][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N15
dffeas \my_regfile|registers[29][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \my_regfile|Mux10~1 (
// Equation(s):
// \my_regfile|Mux10~1_combout  = (\my_regfile|Mux10~0_combout  & (((\my_regfile|registers[29][21]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux10~0_combout  & (\my_regfile|registers[21][21]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[21][21]~q ),
	.datab(\my_regfile|Mux10~0_combout ),
	.datac(\my_regfile|registers[29][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~1 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N5
dffeas \my_regfile|registers[23][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \my_regfile|registers[31][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N27
dffeas \my_regfile|registers[27][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N3
dffeas \my_regfile|registers[19][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux10~7 (
// Equation(s):
// \my_regfile|Mux10~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[27][21]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[19][21]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[27][21]~q ),
	.datac(\my_regfile|registers[19][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \my_regfile|Mux10~8 (
// Equation(s):
// \my_regfile|Mux10~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux10~7_combout  & ((\my_regfile|registers[31][21]~q ))) # (!\my_regfile|Mux10~7_combout  & (\my_regfile|registers[23][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux10~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][21]~q ),
	.datac(\my_regfile|registers[31][21]~q ),
	.datad(\my_regfile|Mux10~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \my_regfile|registers[26][21]~feeder (
// Equation(s):
// \my_regfile|registers[26][21]~feeder_combout  = \my_processor|dmem_mux_32|out[21]~150_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[26][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[26][21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[26][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \my_regfile|registers[26][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[26][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N31
dffeas \my_regfile|registers[30][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \my_regfile|registers[22][21]~feeder (
// Equation(s):
// \my_regfile|registers[22][21]~feeder_combout  = \my_processor|dmem_mux_32|out[21]~150_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[22][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[22][21]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[22][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \my_regfile|registers[22][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[22][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N1
dffeas \my_regfile|registers[18][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \my_regfile|Mux10~2 (
// Equation(s):
// \my_regfile|Mux10~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][21]~q )))))

	.dataa(\my_regfile|registers[22][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[18][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~2 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \my_regfile|Mux10~3 (
// Equation(s):
// \my_regfile|Mux10~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux10~2_combout  & ((\my_regfile|registers[30][21]~q ))) # (!\my_regfile|Mux10~2_combout  & (\my_regfile|registers[26][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux10~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][21]~q ),
	.datac(\my_regfile|registers[30][21]~q ),
	.datad(\my_regfile|Mux10~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \my_regfile|registers[24][21]~feeder (
// Equation(s):
// \my_regfile|registers[24][21]~feeder_combout  = \my_processor|dmem_mux_32|out[21]~150_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[24][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[24][21]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[24][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N31
dffeas \my_regfile|registers[24][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[24][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N9
dffeas \my_regfile|registers[28][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N27
dffeas \my_regfile|registers[20][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \my_regfile|registers[16][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \my_regfile|Mux10~4 (
// Equation(s):
// \my_regfile|Mux10~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][21]~q )))))

	.dataa(\my_regfile|registers[20][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneive_lcell_comb \my_regfile|Mux10~5 (
// Equation(s):
// \my_regfile|Mux10~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux10~4_combout  & ((\my_regfile|registers[28][21]~q ))) # (!\my_regfile|Mux10~4_combout  & (\my_regfile|registers[24][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux10~4_combout ))))

	.dataa(\my_regfile|registers[24][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[28][21]~q ),
	.datad(\my_regfile|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \my_regfile|Mux10~6 (
// Equation(s):
// \my_regfile|Mux10~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux10~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux10~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux10~3_combout ),
	.datad(\my_regfile|Mux10~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \my_regfile|Mux10~9 (
// Equation(s):
// \my_regfile|Mux10~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux10~6_combout  & ((\my_regfile|Mux10~8_combout ))) # (!\my_regfile|Mux10~6_combout  & (\my_regfile|Mux10~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux10~6_combout ))))

	.dataa(\my_regfile|Mux10~1_combout ),
	.datab(\my_regfile|Mux10~8_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux10~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~9 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux10~20 (
// Equation(s):
// \my_regfile|Mux10~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux10~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux10~19_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_regfile|Mux10~19_combout ),
	.datad(\my_regfile|Mux10~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \my_processor|Alu|Add0~91 (
// Equation(s):
// \my_processor|Alu|Add0~91_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux10~20_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_regfile|Mux10~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~91 .lut_mask = 16'hA521;
defparam \my_processor|Alu|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[23]~116 (
// Equation(s):
// \my_processor|dmem_mux_32|out[23]~116_combout  = (\my_processor|Control|ALUop [0] & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|Control|ALUop [2])))

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[23]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[23]~116 .lut_mask = 16'hA0AA;
defparam \my_processor|dmem_mux_32|out[23]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N15
dffeas \my_regfile|registers[22][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N27
dffeas \my_regfile|registers[30][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N21
dffeas \my_regfile|registers[26][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N17
dffeas \my_regfile|registers[18][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \my_regfile|Mux11~2 (
// Equation(s):
// \my_regfile|Mux11~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][20]~q ),
	.datac(\my_regfile|registers[18][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \my_regfile|Mux11~3 (
// Equation(s):
// \my_regfile|Mux11~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux11~2_combout  & ((\my_regfile|registers[30][20]~q ))) # (!\my_regfile|Mux11~2_combout  & (\my_regfile|registers[22][20]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux11~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][20]~q ),
	.datac(\my_regfile|registers[30][20]~q ),
	.datad(\my_regfile|Mux11~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N25
dffeas \my_regfile|registers[20][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N3
dffeas \my_regfile|registers[24][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N15
dffeas \my_regfile|registers[16][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \my_regfile|Mux11~4 (
// Equation(s):
// \my_regfile|Mux11~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][20]~q ),
	.datac(\my_regfile|registers[16][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N13
dffeas \my_regfile|registers[28][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \my_regfile|Mux11~5 (
// Equation(s):
// \my_regfile|Mux11~5_combout  = (\my_regfile|Mux11~4_combout  & (((\my_regfile|registers[28][20]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux11~4_combout  & (\my_regfile|registers[20][20]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[20][20]~q ),
	.datab(\my_regfile|Mux11~4_combout ),
	.datac(\my_regfile|registers[28][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~5 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \my_regfile|Mux11~6 (
// Equation(s):
// \my_regfile|Mux11~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [18] & (\my_regfile|Mux11~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux11~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux11~3_combout ),
	.datad(\my_regfile|Mux11~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N25
dffeas \my_regfile|registers[27][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N25
dffeas \my_regfile|registers[31][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N7
dffeas \my_regfile|registers[23][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N3
dffeas \my_regfile|registers[19][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \my_regfile|Mux11~7 (
// Equation(s):
// \my_regfile|Mux11~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[23][20]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[19][20]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][20]~q ),
	.datac(\my_regfile|registers[19][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \my_regfile|Mux11~8 (
// Equation(s):
// \my_regfile|Mux11~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux11~7_combout  & ((\my_regfile|registers[31][20]~q ))) # (!\my_regfile|Mux11~7_combout  & (\my_regfile|registers[27][20]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux11~7_combout ))))

	.dataa(\my_regfile|registers[27][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[31][20]~q ),
	.datad(\my_regfile|Mux11~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \my_regfile|registers[17][20]~feeder (
// Equation(s):
// \my_regfile|registers[17][20]~feeder_combout  = \my_processor|dmem_mux_32|out[20]~144_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[17][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[17][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N1
dffeas \my_regfile|registers[17][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \my_regfile|registers[21][20]~feeder (
// Equation(s):
// \my_regfile|registers[21][20]~feeder_combout  = \my_processor|dmem_mux_32|out[20]~144_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[21][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[21][20]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[21][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \my_regfile|registers[21][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[21][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux11~0 (
// Equation(s):
// \my_regfile|Mux11~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|registers[21][20]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\my_regfile|registers[17][20]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[17][20]~q ),
	.datab(\my_regfile|registers[21][20]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N13
dffeas \my_regfile|registers[25][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \my_regfile|registers[29][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux11~1 (
// Equation(s):
// \my_regfile|Mux11~1_combout  = (\my_regfile|Mux11~0_combout  & (((\my_regfile|registers[29][20]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux11~0_combout  & (\my_regfile|registers[25][20]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|Mux11~0_combout ),
	.datab(\my_regfile|registers[25][20]~q ),
	.datac(\my_regfile|registers[29][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~1 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux11~9 (
// Equation(s):
// \my_regfile|Mux11~9_combout  = (\my_regfile|Mux11~6_combout  & ((\my_regfile|Mux11~8_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_regfile|Mux11~6_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// \my_regfile|Mux11~1_combout ))))

	.dataa(\my_regfile|Mux11~6_combout ),
	.datab(\my_regfile|Mux11~8_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux11~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~9 .lut_mask = 16'hDA8A;
defparam \my_regfile|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N3
dffeas \my_regfile|registers[9][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N25
dffeas \my_regfile|registers[10][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N9
dffeas \my_regfile|registers[8][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \my_regfile|Mux11~10 (
// Equation(s):
// \my_regfile|Mux11~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][20]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][20]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[10][20]~q ),
	.datac(\my_regfile|registers[8][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~10 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \my_regfile|Mux11~11 (
// Equation(s):
// \my_regfile|Mux11~11_combout  = (\my_regfile|Mux11~10_combout  & (((\my_regfile|registers[11][20]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_regfile|Mux11~10_combout  & (\my_regfile|registers[9][20]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[9][20]~q ),
	.datab(\my_regfile|Mux11~10_combout ),
	.datac(\my_regfile|registers[11][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~11 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N27
dffeas \my_regfile|registers[13][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N23
dffeas \my_regfile|registers[12][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \my_regfile|Mux11~17 (
// Equation(s):
// \my_regfile|Mux11~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][20]~q )))))

	.dataa(\my_regfile|registers[13][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[12][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \my_regfile|registers[15][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N9
dffeas \my_regfile|registers[14][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \my_regfile|Mux11~18 (
// Equation(s):
// \my_regfile|Mux11~18_combout  = (\my_regfile|Mux11~17_combout  & ((\my_regfile|registers[15][20]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux11~17_combout  & (((\my_regfile|registers[14][20]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux11~17_combout ),
	.datab(\my_regfile|registers[15][20]~q ),
	.datac(\my_regfile|registers[14][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N13
dffeas \my_regfile|registers[6][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N23
dffeas \my_regfile|registers[7][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N11
dffeas \my_regfile|registers[5][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N11
dffeas \my_regfile|registers[4][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \my_regfile|Mux11~12 (
// Equation(s):
// \my_regfile|Mux11~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][20]~q )))))

	.dataa(\my_regfile|registers[5][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \my_regfile|Mux11~13 (
// Equation(s):
// \my_regfile|Mux11~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux11~12_combout  & ((\my_regfile|registers[7][20]~q ))) # (!\my_regfile|Mux11~12_combout  & (\my_regfile|registers[6][20]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux11~12_combout ))))

	.dataa(\my_regfile|registers[6][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][20]~q ),
	.datad(\my_regfile|Mux11~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N15
dffeas \my_regfile|registers[2][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \my_regfile|registers[3][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N31
dffeas \my_regfile|registers[1][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \my_regfile|Mux11~14 (
// Equation(s):
// \my_regfile|Mux11~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][20]~q ),
	.datac(\my_regfile|registers[1][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \my_regfile|Mux11~15 (
// Equation(s):
// \my_regfile|Mux11~15_combout  = (\my_regfile|Mux11~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][20]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][20]~q ),
	.datad(\my_regfile|Mux11~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \my_regfile|Mux11~16 (
// Equation(s):
// \my_regfile|Mux11~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux11~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux11~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux11~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux11~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux11~19 (
// Equation(s):
// \my_regfile|Mux11~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux11~16_combout  & ((\my_regfile|Mux11~18_combout ))) # (!\my_regfile|Mux11~16_combout  & (\my_regfile|Mux11~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux11~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux11~11_combout ),
	.datac(\my_regfile|Mux11~18_combout ),
	.datad(\my_regfile|Mux11~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~22 (
// Equation(s):
// \my_regfile|data_readRegA[20]~22_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux11~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux11~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux11~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux11~19_combout ),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~22 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[20]~142 (
// Equation(s):
// \my_processor|dmem_mux_32|out[20]~142_combout  = (\my_processor|Control|ALUop [2] & (\my_processor|dmem_mux_32|out[23]~116_combout )) # (!\my_processor|Control|ALUop [2] & ((\my_processor|dmem_mux_32|out[23]~116_combout  & 
// ((\my_processor|dmem_mux_32|out[20]~141_combout ) # (\my_regfile|data_readRegA[20]~22_combout ))) # (!\my_processor|dmem_mux_32|out[23]~116_combout  & (\my_processor|dmem_mux_32|out[20]~141_combout  & \my_regfile|data_readRegA[20]~22_combout ))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|dmem_mux_32|out[23]~116_combout ),
	.datac(\my_processor|dmem_mux_32|out[20]~141_combout ),
	.datad(\my_regfile|data_readRegA[20]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[20]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[20]~142 .lut_mask = 16'hDCC8;
defparam \my_processor|dmem_mux_32|out[20]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[23]~112 (
// Equation(s):
// \my_processor|dmem_mux_32|out[23]~112_combout  = (\my_processor|Control|ALUop [0]) # (\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[23]~112 .lut_mask = 16'hFAFA;
defparam \my_processor|dmem_mux_32|out[23]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~41 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~41 .lut_mask = 16'hC0C0;
defparam \my_processor|Alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~28 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~28_combout  = (\my_regfile|data_readRegA[1]~4_combout  & ((\my_processor|Alu|ShiftRight0~41_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[2]~6_combout )))) # 
// (!\my_regfile|data_readRegA[1]~4_combout  & (\my_processor|Alu|ShiftLeft0~20_combout  & ((\my_regfile|data_readRegA[2]~6_combout ))))

	.dataa(\my_regfile|data_readRegA[1]~4_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_processor|Alu|ShiftRight0~41_combout ),
	.datad(\my_regfile|data_readRegA[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~28 .lut_mask = 16'hECA0;
defparam \my_processor|Alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~27 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~27_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[3]~5_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[4]~11_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[3]~5_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~27 .lut_mask = 16'h0D08;
defparam \my_processor|Alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~29 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~29_combout  = (\my_processor|Alu|ShiftLeft0~28_combout ) # (\my_processor|Alu|ShiftLeft0~27_combout )

	.dataa(\my_processor|Alu|ShiftLeft0~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|Alu|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~29 .lut_mask = 16'hFFAA;
defparam \my_processor|Alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~30 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~21_combout  & (\my_regfile|data_readRegA[0]~7_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|Alu|ShiftLeft0~29_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_regfile|data_readRegA[0]~7_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~30 .lut_mask = 16'hB380;
defparam \my_processor|Alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~31 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~31_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Alu|ShiftLeft0~30_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|Alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~31 .lut_mask = 16'h5500;
defparam \my_processor|Alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~45 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~45_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[7]~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_regfile|data_readRegA[8]~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[8]~15_combout ),
	.datad(\my_regfile|data_readRegA[7]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~45 .lut_mask = 16'h3210;
defparam \my_processor|Alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~46 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~46_combout  = (\my_processor|Alu|ShiftLeft0~20_combout  & ((\my_regfile|data_readRegA[6]~9_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[5]~10_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~20_combout  & (\my_processor|Alu|ShiftRight0~41_combout  & (\my_regfile|data_readRegA[5]~10_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datab(\my_processor|Alu|ShiftRight0~41_combout ),
	.datac(\my_regfile|data_readRegA[5]~10_combout ),
	.datad(\my_regfile|data_readRegA[6]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~46 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~134 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~134_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux22~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux22~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~134 .lut_mask = 16'h8808;
defparam \my_processor|Alu|ShiftLeft0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~61 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~61_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux20~20_combout ) # (!\my_regfile|data_readRegA~3_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux20~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~61 .lut_mask = 16'h5505;
defparam \my_processor|Alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~65 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_processor|Alu|ShiftLeft0~61_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[12]~13_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|Alu|ShiftLeft0~61_combout ),
	.datad(\my_regfile|data_readRegA[12]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~65 .lut_mask = 16'hD1C0;
defparam \my_processor|Alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~66 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~66_combout  = (\my_processor|Alu|ShiftLeft0~134_combout ) # ((\my_processor|Alu|ShiftLeft0~65_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[10]~14_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~134_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~65_combout ),
	.datad(\my_regfile|data_readRegA[10]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~66 .lut_mask = 16'hFEFA;
defparam \my_processor|Alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~135 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~135_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~45_combout ) # ((\my_processor|Alu|ShiftLeft0~46_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|Alu|ShiftLeft0~66_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~45_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~46_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~135 .lut_mask = 16'hFBC8;
defparam \my_processor|Alu|ShiftLeft0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[23]~113 (
// Equation(s):
// \my_processor|dmem_mux_32|out[23]~113_combout  = (\my_processor|Control|ALUop [0]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|Control|ALUop [0]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[23]~113 .lut_mask = 16'hFF50;
defparam \my_processor|dmem_mux_32|out[23]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~83 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux16~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux16~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~83 .lut_mask = 16'h2202;
defparam \my_processor|Alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N31
dffeas \my_regfile|registers[11][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N25
dffeas \my_regfile|registers[8][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N11
dffeas \my_regfile|registers[10][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~371 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~371_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][16]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][16]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][16]~q ),
	.datac(\my_regfile|registers[10][16]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~371 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[16]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~372 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~372_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~371_combout  & (\my_regfile|registers[11][16]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[16]~371_combout  & ((\my_regfile|registers[9][16]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[16]~371_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][16]~q ),
	.datac(\my_regfile|registers[9][16]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~371_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~372 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[16]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N27
dffeas \my_regfile|registers[14][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \my_regfile|registers[15][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N17
dffeas \my_regfile|registers[12][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \my_regfile|registers[13][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~378 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~378_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[13][16]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][16]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[12][16]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[13][16]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~378 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[16]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~379 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~379_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~378_combout  & ((\my_regfile|registers[15][16]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[16]~378_combout  & (\my_regfile|registers[14][16]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[16]~378_combout ))))

	.dataa(\my_regfile|registers[14][16]~q ),
	.datab(\my_regfile|registers[15][16]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~378_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~379 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[16]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N11
dffeas \my_regfile|registers[2][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N19
dffeas \my_regfile|registers[1][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \my_regfile|registers[3][16]~feeder (
// Equation(s):
// \my_regfile|registers[3][16]~feeder_combout  = \my_processor|dmem_mux_32|out[16]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[3][16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N9
dffeas \my_regfile|registers[3][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~375 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~375_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][16]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][16]~q ))))

	.dataa(\my_regfile|registers[1][16]~q ),
	.datab(\my_regfile|registers[3][16]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~375 .lut_mask = 16'hCA00;
defparam \my_processor|Sign_extention_mux_32|out[16]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~376 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~376_combout  = (\my_processor|Sign_extention_mux_32|out[16]~375_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[2][16]~q  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[2][16]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~375_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~376 .lut_mask = 16'hFF40;
defparam \my_processor|Sign_extention_mux_32|out[16]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N17
dffeas \my_regfile|registers[7][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N9
dffeas \my_regfile|registers[6][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N3
dffeas \my_regfile|registers[4][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N19
dffeas \my_regfile|registers[5][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~373 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~373_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][16]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][16]~q ))))

	.dataa(\my_regfile|registers[4][16]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[5][16]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~373 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[16]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~374 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~374_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~373_combout  & (\my_regfile|registers[7][16]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[16]~373_combout  & ((\my_regfile|registers[6][16]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[16]~373_combout ))))

	.dataa(\my_regfile|registers[7][16]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][16]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~373_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~374 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[16]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~377 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~377_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout ) # ((\my_processor|Sign_extention_mux_32|out[16]~374_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[16]~376_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[16]~376_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~374_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~377 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[16]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~380 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~380_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~377_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~379_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[16]~377_combout  & (\my_processor|Sign_extention_mux_32|out[16]~372_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[16]~377_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[16]~372_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[16]~379_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~377_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~380 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[16]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N13
dffeas \my_regfile|registers[31][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \my_regfile|registers[27][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N5
dffeas \my_regfile|registers[19][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N3
dffeas \my_regfile|registers[23][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~368 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~368_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][16]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][16]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[19][16]~q ),
	.datac(\my_regfile|registers[23][16]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~368 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[16]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~369 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~369_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~368_combout  & (\my_regfile|registers[31][16]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[16]~368_combout  & ((\my_regfile|registers[27][16]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[16]~368_combout ))))

	.dataa(\my_regfile|registers[31][16]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][16]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~368_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~369 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[16]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N27
dffeas \my_regfile|registers[29][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N23
dffeas \my_regfile|registers[17][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \my_regfile|registers[21][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~361 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~361_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][16]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][16]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[17][16]~q ),
	.datac(\my_regfile|registers[21][16]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~361 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[16]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N25
dffeas \my_regfile|registers[25][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~362 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~362_combout  = (\my_processor|Sign_extention_mux_32|out[16]~361_combout  & ((\my_regfile|registers[29][16]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[16]~361_combout  & (((\my_regfile|registers[25][16]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[29][16]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[16]~361_combout ),
	.datac(\my_regfile|registers[25][16]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~362 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[16]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N29
dffeas \my_regfile|registers[28][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N23
dffeas \my_regfile|registers[20][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N25
dffeas \my_regfile|registers[16][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N15
dffeas \my_regfile|registers[24][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~365 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~365_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[24][16]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[16][16]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[16][16]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][16]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~365 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[16]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~366 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~366_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~365_combout  & (\my_regfile|registers[28][16]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[16]~365_combout  & ((\my_regfile|registers[20][16]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[16]~365_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[28][16]~q ),
	.datac(\my_regfile|registers[20][16]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~365_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~366 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[16]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \my_regfile|registers[30][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \my_regfile|registers[22][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N11
dffeas \my_regfile|registers[18][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N5
dffeas \my_regfile|registers[26][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~363 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~363_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[26][16]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[18][16]~q ))))

	.dataa(\my_regfile|registers[18][16]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[26][16]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~363 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[16]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~364 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~364_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~363_combout  & (\my_regfile|registers[30][16]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[16]~363_combout  & ((\my_regfile|registers[22][16]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[16]~363_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[30][16]~q ),
	.datac(\my_regfile|registers[22][16]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~363_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~364 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[16]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~367 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~367_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[16]~364_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[16]~366_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[16]~366_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~364_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~367 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[16]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~370 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~370_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~367_combout  & (\my_processor|Sign_extention_mux_32|out[16]~369_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[16]~367_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~362_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[16]~367_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[16]~369_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[16]~362_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~367_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~370 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[16]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[16]~381 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[16]~381_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[16]~370_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[16]~380_combout ))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[16]~380_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~370_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[16]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[16]~381 .lut_mask = 16'h5410;
defparam \my_processor|Sign_extention_mux_32|out[16]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[16]~117 (
// Equation(s):
// \my_processor|dmem_mux_32|out[16]~117_combout  = (\my_processor|Sign_extention_mux_32|out[16]~381_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[16]~381_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[16]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[16]~117 .lut_mask = 16'hFF88;
defparam \my_processor|dmem_mux_32|out[16]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[16]~118 (
// Equation(s):
// \my_processor|dmem_mux_32|out[16]~118_combout  = (\my_processor|dmem_mux_32|out[23]~116_combout  & ((\my_processor|dmem_mux_32|out[16]~117_combout ) # ((\my_processor|Control|ALUop [2]) # (\my_regfile|data_readRegA[16]~25_combout )))) # 
// (!\my_processor|dmem_mux_32|out[23]~116_combout  & (\my_processor|dmem_mux_32|out[16]~117_combout  & (!\my_processor|Control|ALUop [2] & \my_regfile|data_readRegA[16]~25_combout )))

	.dataa(\my_processor|dmem_mux_32|out[23]~116_combout ),
	.datab(\my_processor|dmem_mux_32|out[16]~117_combout ),
	.datac(\my_processor|Control|ALUop [2]),
	.datad(\my_regfile|data_readRegA[16]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[16]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[16]~118 .lut_mask = 16'hAEA8;
defparam \my_processor|dmem_mux_32|out[16]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~18 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~18_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~18 .lut_mask = 16'h0001;
defparam \my_processor|Alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~19 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~19_combout  = (\my_processor|Alu|ShiftLeft0~18_combout  & \my_regfile|data_readRegA[0]~7_combout )

	.dataa(gnd),
	.datab(\my_processor|Alu|ShiftLeft0~18_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[0]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~19 .lut_mask = 16'hCC00;
defparam \my_processor|Alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~86 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~85_combout )))

	.dataa(gnd),
	.datab(\my_processor|Alu|ShiftLeft0~66_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|Alu|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~86 .lut_mask = 16'hCFC0;
defparam \my_processor|Alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~47 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~47_combout  = (\my_processor|Alu|ShiftLeft0~45_combout ) # (\my_processor|Alu|ShiftLeft0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftLeft0~45_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~47 .lut_mask = 16'hFFF0;
defparam \my_processor|Alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~133 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~133_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|Alu|ShiftLeft0~28_combout ) # (\my_processor|Alu|ShiftLeft0~27_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|Alu|ShiftLeft0~47_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|Alu|ShiftLeft0~47_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~28_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~133 .lut_mask = 16'hEEE4;
defparam \my_processor|Alu|ShiftLeft0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[16]~114 (
// Equation(s):
// \my_processor|dmem_mux_32|out[16]~114_combout  = (\my_processor|dmem_mux_32|out[23]~112_combout  & (\my_processor|dmem_mux_32|out[23]~113_combout )) # (!\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|dmem_mux_32|out[23]~113_combout  & 
// ((\my_processor|Alu|ShiftLeft0~133_combout ))) # (!\my_processor|dmem_mux_32|out[23]~113_combout  & (\my_processor|Alu|ShiftLeft0~86_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datab(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~86_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~133_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[16]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[16]~114 .lut_mask = 16'hDC98;
defparam \my_processor|dmem_mux_32|out[16]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N23
dffeas \my_regfile|registers[14][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N5
dffeas \my_regfile|registers[15][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N3
dffeas \my_regfile|registers[12][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N7
dffeas \my_regfile|registers[13][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~442 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~442_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][19]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][19]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[12][19]~q ),
	.datac(\my_regfile|registers[13][19]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~442 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[19]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~443 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~443_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~442_combout  & ((\my_regfile|registers[15][19]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[19]~442_combout  & (\my_regfile|registers[14][19]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[19]~442_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[14][19]~q ),
	.datac(\my_regfile|registers[15][19]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[19]~442_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~443 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[19]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N13
dffeas \my_regfile|registers[7][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N19
dffeas \my_regfile|registers[4][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N7
dffeas \my_regfile|registers[5][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~435 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~435_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][19]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][19]~q ))))

	.dataa(\my_regfile|registers[4][19]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[5][19]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~435 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[19]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~436 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~436_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~435_combout  & (\my_regfile|registers[7][19]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[19]~435_combout  & ((\my_regfile|registers[6][19]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[19]~435_combout ))))

	.dataa(\my_regfile|registers[7][19]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][19]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[19]~435_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~436 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[19]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N19
dffeas \my_regfile|registers[11][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N9
dffeas \my_regfile|registers[9][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N5
dffeas \my_regfile|registers[8][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N3
dffeas \my_regfile|registers[10][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~437 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~437_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][19]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][19]~q ))))

	.dataa(\my_regfile|registers[8][19]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[10][19]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~437 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[19]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~438 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~438_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~437_combout  & (\my_regfile|registers[11][19]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[19]~437_combout  & ((\my_regfile|registers[9][19]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[19]~437_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][19]~q ),
	.datac(\my_regfile|registers[9][19]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[19]~437_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~438 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[19]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N25
dffeas \my_regfile|registers[2][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \my_regfile|registers[1][19]~feeder (
// Equation(s):
// \my_regfile|registers[1][19]~feeder_combout  = \my_processor|dmem_mux_32|out[19]~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[1][19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N23
dffeas \my_regfile|registers[1][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N5
dffeas \my_regfile|registers[3][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~439 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~439_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][19]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][19]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[1][19]~q ),
	.datac(\my_regfile|registers[3][19]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~439 .lut_mask = 16'hE400;
defparam \my_processor|Sign_extention_mux_32|out[19]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~440 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~440_combout  = (\my_processor|Sign_extention_mux_32|out[19]~439_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[2][19]~q  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[2][19]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[19]~439_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~440 .lut_mask = 16'hF4F0;
defparam \my_processor|Sign_extention_mux_32|out[19]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~441 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~441_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[3]~0_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|Sign_extention_mux_32|out[19]~438_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~440_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[19]~438_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[19]~440_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~441 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[19]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~444 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~444_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~441_combout  & (\my_processor|Sign_extention_mux_32|out[19]~443_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[19]~441_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~436_combout ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[19]~441_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[19]~443_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[19]~436_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[19]~441_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~444 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[19]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N23
dffeas \my_regfile|registers[29][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N19
dffeas \my_regfile|registers[21][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \my_regfile|registers[25][19]~feeder (
// Equation(s):
// \my_regfile|registers[25][19]~feeder_combout  = \my_processor|dmem_mux_32|out[19]~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[25][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[25][19]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[25][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N11
dffeas \my_regfile|registers[25][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[25][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \my_regfile|registers[17][19]~feeder (
// Equation(s):
// \my_regfile|registers[17][19]~feeder_combout  = \my_processor|dmem_mux_32|out[19]~138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[17][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[17][19]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[17][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N13
dffeas \my_regfile|registers[17][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[17][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~425 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~425_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[25][19]~q ) # ((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (((\my_regfile|registers[17][19]~q  & !\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[25][19]~q ),
	.datab(\my_regfile|registers[17][19]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~425 .lut_mask = 16'hF0AC;
defparam \my_processor|Sign_extention_mux_32|out[19]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~426 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~426_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~425_combout  & (\my_regfile|registers[29][19]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[19]~425_combout  & ((\my_regfile|registers[21][19]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[19]~425_combout ))))

	.dataa(\my_regfile|registers[29][19]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[21][19]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[19]~425_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~426 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[19]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N15
dffeas \my_regfile|registers[19][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N31
dffeas \my_regfile|registers[27][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~432 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~432_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][19]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][19]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][19]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][19]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~432 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[19]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N11
dffeas \my_regfile|registers[31][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \my_regfile|registers[23][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~433 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~433_combout  = (\my_processor|Sign_extention_mux_32|out[19]~432_combout  & ((\my_regfile|registers[31][19]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[19]~432_combout  & (((\my_regfile|registers[23][19]~q  & \my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[19]~432_combout ),
	.datab(\my_regfile|registers[31][19]~q ),
	.datac(\my_regfile|registers[23][19]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~433 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[19]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N13
dffeas \my_regfile|registers[28][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N9
dffeas \my_regfile|registers[24][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N31
dffeas \my_regfile|registers[16][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N11
dffeas \my_regfile|registers[20][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~429 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~429_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[20][19]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[16][19]~q ))))

	.dataa(\my_regfile|registers[16][19]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[20][19]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~429 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[19]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~430 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~430_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~429_combout  & (\my_regfile|registers[28][19]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[19]~429_combout  & ((\my_regfile|registers[24][19]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[19]~429_combout ))))

	.dataa(\my_regfile|registers[28][19]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][19]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[19]~429_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~430 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[19]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \my_regfile|registers[30][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N1
dffeas \my_regfile|registers[26][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \my_regfile|registers[18][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \my_regfile|registers[22][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~427 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~427_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][19]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][19]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[18][19]~q ),
	.datac(\my_regfile|registers[22][19]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~427 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[19]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~428 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~428_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~427_combout  & (\my_regfile|registers[30][19]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[19]~427_combout  & ((\my_regfile|registers[26][19]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[19]~427_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[30][19]~q ),
	.datac(\my_regfile|registers[26][19]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[19]~427_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~428 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[19]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~431 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~431_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[19]~428_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[19]~430_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[19]~430_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[19]~428_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~431 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[19]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~434 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~434_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~431_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~433_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[19]~431_combout  & (\my_processor|Sign_extention_mux_32|out[19]~426_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[19]~431_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[19]~426_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[19]~433_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[19]~431_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~434 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[19]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[19]~445 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[19]~445_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[19]~434_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[19]~444_combout ))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[19]~444_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[19]~434_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[19]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[19]~445 .lut_mask = 16'h5044;
defparam \my_processor|Sign_extention_mux_32|out[19]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[19]~135 (
// Equation(s):
// \my_processor|dmem_mux_32|out[19]~135_combout  = (\my_processor|Sign_extention_mux_32|out[19]~445_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(gnd),
	.datac(\my_processor|Sign_extention_mux_32|out[19]~445_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[19]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[19]~135 .lut_mask = 16'hFAF0;
defparam \my_processor|dmem_mux_32|out[19]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[19]~136 (
// Equation(s):
// \my_processor|dmem_mux_32|out[19]~136_combout  = (\my_processor|dmem_mux_32|out[19]~135_combout  & ((\my_processor|dmem_mux_32|out[23]~116_combout ) # ((\my_regfile|data_readRegA[19]~27_combout  & !\my_processor|Control|ALUop [2])))) # 
// (!\my_processor|dmem_mux_32|out[19]~135_combout  & (\my_processor|dmem_mux_32|out[23]~116_combout  & ((\my_regfile|data_readRegA[19]~27_combout ) # (\my_processor|Control|ALUop [2]))))

	.dataa(\my_processor|dmem_mux_32|out[19]~135_combout ),
	.datab(\my_regfile|data_readRegA[19]~27_combout ),
	.datac(\my_processor|dmem_mux_32|out[23]~116_combout ),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[19]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[19]~136 .lut_mask = 16'hF0E8;
defparam \my_processor|dmem_mux_32|out[19]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~11 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~11 .lut_mask = 16'h00F0;
defparam \my_processor|dmem_mux_32|out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~41 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~41_combout  = (\my_processor|dmem_mux_32|out[1]~11_combout  & ((\my_regfile|data_readRegA[6]~9_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[4]~11_combout )))) # 
// (!\my_processor|dmem_mux_32|out[1]~11_combout  & (\my_processor|Alu|ShiftRight0~41_combout  & (\my_regfile|data_readRegA[4]~11_combout )))

	.dataa(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datab(\my_processor|Alu|ShiftRight0~41_combout ),
	.datac(\my_regfile|data_readRegA[4]~11_combout ),
	.datad(\my_regfile|data_readRegA[6]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~41 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~56 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~56_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_regfile|data_readRegA[10]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[10]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~56 .lut_mask = 16'h0F00;
defparam \my_processor|Alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~60 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~60_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[8]~15_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[9]~31_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[9]~31_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_regfile|data_readRegA[8]~15_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datad(\my_regfile|data_readRegA[9]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~60 .lut_mask = 16'hF888;
defparam \my_processor|Alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~62 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~62_combout  = (\my_processor|Alu|ShiftLeft0~60_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|Alu|ShiftLeft0~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|Alu|ShiftLeft0~61_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|Alu|ShiftLeft0~56_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~60_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~62 .lut_mask = 16'hFDF8;
defparam \my_processor|Alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~63 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~42_combout ) # ((\my_processor|Alu|ShiftLeft0~41_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|Alu|ShiftLeft0~62_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|Alu|ShiftLeft0~42_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~41_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~63 .lut_mask = 16'hFDA8;
defparam \my_processor|Alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~78 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~78_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[14]~12_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[15]~32_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[14]~12_combout ),
	.datad(\my_regfile|data_readRegA[15]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~78 .lut_mask = 16'h3120;
defparam \my_processor|Alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \my_regfile|registers[14][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N29
dffeas \my_regfile|registers[12][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N29
dffeas \my_regfile|registers[13][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~399 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~399_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][17]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][17]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[12][17]~q ),
	.datac(\my_regfile|registers[13][17]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~399 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[17]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~400 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~400_combout  = (\my_processor|Sign_extention_mux_32|out[17]~399_combout  & (((\my_regfile|registers[15][17]~q ) # (!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[17]~399_combout  & (\my_regfile|registers[14][17]~q  & ((\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[14][17]~q ),
	.datab(\my_regfile|registers[15][17]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[17]~399_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~400 .lut_mask = 16'hCAF0;
defparam \my_processor|Sign_extention_mux_32|out[17]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N29
dffeas \my_regfile|registers[7][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N5
dffeas \my_regfile|registers[6][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N7
dffeas \my_regfile|registers[4][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N3
dffeas \my_regfile|registers[5][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~392 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~392_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][17]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][17]~q ))))

	.dataa(\my_regfile|registers[4][17]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[5][17]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~392 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[17]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~393 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~393_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[17]~392_combout  & (\my_regfile|registers[7][17]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[17]~392_combout  & ((\my_regfile|registers[6][17]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[17]~392_combout ))))

	.dataa(\my_regfile|registers[7][17]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][17]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[17]~392_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~393 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[17]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N19
dffeas \my_regfile|registers[2][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \my_regfile|registers[1][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \my_regfile|registers[3][17]~feeder (
// Equation(s):
// \my_regfile|registers[3][17]~feeder_combout  = \my_processor|dmem_mux_32|out[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[3][17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N29
dffeas \my_regfile|registers[3][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~396 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~396_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][17]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][17]~q ))))

	.dataa(\my_regfile|registers[1][17]~q ),
	.datab(\my_regfile|registers[3][17]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~396 .lut_mask = 16'hC0A0;
defparam \my_processor|Sign_extention_mux_32|out[17]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~397 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~397_combout  = (\my_processor|Sign_extention_mux_32|out[17]~396_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout  & \my_regfile|registers[2][17]~q )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][17]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[17]~396_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~397 .lut_mask = 16'hFF40;
defparam \my_processor|Sign_extention_mux_32|out[17]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N27
dffeas \my_regfile|registers[11][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \my_regfile|registers[9][17]~feeder (
// Equation(s):
// \my_regfile|registers[9][17]~feeder_combout  = \my_processor|dmem_mux_32|out[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[9][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[9][17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[9][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N17
dffeas \my_regfile|registers[9][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[9][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \my_regfile|registers[10][17]~feeder (
// Equation(s):
// \my_regfile|registers[10][17]~feeder_combout  = \my_processor|dmem_mux_32|out[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[10][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[10][17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[10][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N27
dffeas \my_regfile|registers[10][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N29
dffeas \my_regfile|registers[8][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~394 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~394_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[10][17]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][17]~q )))))

	.dataa(\my_regfile|registers[10][17]~q ),
	.datab(\my_regfile|registers[8][17]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~394 .lut_mask = 16'hFA0C;
defparam \my_processor|Sign_extention_mux_32|out[17]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~395 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~395_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[17]~394_combout  & (\my_regfile|registers[11][17]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[17]~394_combout  & ((\my_regfile|registers[9][17]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[17]~394_combout ))))

	.dataa(\my_regfile|registers[11][17]~q ),
	.datab(\my_regfile|registers[9][17]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[17]~394_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~395 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[17]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~398 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~398_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[3]~0_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[17]~395_combout ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[17]~397_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[17]~397_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[17]~395_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~398 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[17]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~401 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~401_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[17]~398_combout  & (\my_processor|Sign_extention_mux_32|out[17]~400_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[17]~398_combout  & ((\my_processor|Sign_extention_mux_32|out[17]~393_combout ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[17]~398_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[17]~400_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[17]~393_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[17]~398_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~401 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[17]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \my_regfile|registers[24][17]~feeder (
// Equation(s):
// \my_regfile|registers[24][17]~feeder_combout  = \my_processor|dmem_mux_32|out[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[24][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[24][17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[24][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N1
dffeas \my_regfile|registers[24][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[24][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N27
dffeas \my_regfile|registers[28][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \my_regfile|registers[20][17]~feeder (
// Equation(s):
// \my_regfile|registers[20][17]~feeder_combout  = \my_processor|dmem_mux_32|out[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[20][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[20][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N31
dffeas \my_regfile|registers[20][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \my_regfile|registers[16][17]~feeder (
// Equation(s):
// \my_regfile|registers[16][17]~feeder_combout  = \my_processor|dmem_mux_32|out[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[16][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[16][17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[16][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \my_regfile|registers[16][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~386 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~386_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[20][17]~q ) # ((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (((\my_regfile|registers[16][17]~q  & !\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[20][17]~q ),
	.datab(\my_regfile|registers[16][17]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~386 .lut_mask = 16'hF0AC;
defparam \my_processor|Sign_extention_mux_32|out[17]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~387 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~387_combout  = (\my_processor|Sign_extention_mux_32|out[17]~386_combout  & (((\my_regfile|registers[28][17]~q ) # (!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[17]~386_combout  & (\my_regfile|registers[24][17]~q  & ((\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[24][17]~q ),
	.datab(\my_regfile|registers[28][17]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[17]~386_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~387 .lut_mask = 16'hCAF0;
defparam \my_processor|Sign_extention_mux_32|out[17]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \my_regfile|registers[30][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \my_regfile|registers[26][17]~feeder (
// Equation(s):
// \my_regfile|registers[26][17]~feeder_combout  = \my_processor|dmem_mux_32|out[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[26][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[26][17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[26][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N31
dffeas \my_regfile|registers[26][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[26][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \my_regfile|registers[22][17]~feeder (
// Equation(s):
// \my_regfile|registers[22][17]~feeder_combout  = \my_processor|dmem_mux_32|out[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[22][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[22][17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[22][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \my_regfile|registers[22][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \my_regfile|registers[18][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~384 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~384_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[22][17]~q ) # ((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (((\my_regfile|registers[18][17]~q  & !\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[22][17]~q ),
	.datab(\my_regfile|registers[18][17]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~384 .lut_mask = 16'hF0AC;
defparam \my_processor|Sign_extention_mux_32|out[17]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~385 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~385_combout  = (\my_processor|Sign_extention_mux_32|out[17]~384_combout  & ((\my_regfile|registers[30][17]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[17]~384_combout  & (((\my_regfile|registers[26][17]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[30][17]~q ),
	.datab(\my_regfile|registers[26][17]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[17]~384_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~385 .lut_mask = 16'hACF0;
defparam \my_processor|Sign_extention_mux_32|out[17]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~388 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~388_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[17]~385_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[17]~387_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[17]~387_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[17]~385_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~388 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[17]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \my_regfile|registers[31][17]~feeder (
// Equation(s):
// \my_regfile|registers[31][17]~feeder_combout  = \my_processor|dmem_mux_32|out[17]~126_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[31][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[31][17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[31][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N25
dffeas \my_regfile|registers[31][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[31][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N3
dffeas \my_regfile|registers[19][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N15
dffeas \my_regfile|registers[27][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~389 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~389_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][17]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][17]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[19][17]~q ),
	.datac(\my_regfile|registers[27][17]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~389 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[17]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \my_regfile|registers[23][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~390 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~390_combout  = (\my_processor|Sign_extention_mux_32|out[17]~389_combout  & ((\my_regfile|registers[31][17]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[17]~389_combout  & (((\my_regfile|registers[23][17]~q  & \my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[31][17]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[17]~389_combout ),
	.datac(\my_regfile|registers[23][17]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~390 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[17]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N7
dffeas \my_regfile|registers[29][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N25
dffeas \my_regfile|registers[21][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N7
dffeas \my_regfile|registers[17][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N5
dffeas \my_regfile|registers[25][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~382 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~382_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[25][17]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[17][17]~q ))))

	.dataa(\my_regfile|registers[17][17]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[25][17]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~382 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[17]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~383 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~383_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[17]~382_combout  & (\my_regfile|registers[29][17]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[17]~382_combout  & ((\my_regfile|registers[21][17]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[17]~382_combout ))))

	.dataa(\my_regfile|registers[29][17]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[21][17]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[17]~382_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~383 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[17]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~391 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~391_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[17]~388_combout  & (\my_processor|Sign_extention_mux_32|out[17]~390_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[17]~388_combout  & ((\my_processor|Sign_extention_mux_32|out[17]~383_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[17]~388_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[17]~388_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[17]~390_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[17]~383_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~391 .lut_mask = 16'hE6C4;
defparam \my_processor|Sign_extention_mux_32|out[17]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[17]~402 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[17]~402_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[17]~391_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[17]~401_combout ))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[17]~401_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[17]~391_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[17]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[17]~402 .lut_mask = 16'h5410;
defparam \my_processor|Sign_extention_mux_32|out[17]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[17]~123 (
// Equation(s):
// \my_processor|dmem_mux_32|out[17]~123_combout  = (\my_processor|Sign_extention_mux_32|out[17]~402_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[17]~402_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[17]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[17]~123 .lut_mask = 16'hFFA0;
defparam \my_processor|dmem_mux_32|out[17]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~76 (
// Equation(s):
// \my_processor|Alu|Add0~76_combout  = (\my_processor|dmem_mux_32|out[17]~123_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|dmem_mux_32|out[17]~123_combout  & ((\my_processor|Alu|Add0~3_combout )))

	.dataa(\my_processor|Alu|Add0~2_combout ),
	.datab(gnd),
	.datac(\my_processor|Alu|Add0~3_combout ),
	.datad(\my_processor|dmem_mux_32|out[17]~123_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~76 .lut_mask = 16'hAAF0;
defparam \my_processor|Alu|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \my_regfile|Mux14~7 (
// Equation(s):
// \my_regfile|Mux14~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][17]~q ),
	.datac(\my_regfile|registers[19][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux14~8 (
// Equation(s):
// \my_regfile|Mux14~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux14~7_combout  & ((\my_regfile|registers[31][17]~q ))) # (!\my_regfile|Mux14~7_combout  & (\my_regfile|registers[23][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux14~7_combout ))))

	.dataa(\my_regfile|registers[23][17]~q ),
	.datab(\my_regfile|registers[31][17]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux14~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~8 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \my_regfile|Mux14~4 (
// Equation(s):
// \my_regfile|Mux14~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[20][17]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[16][17]~q ))))

	.dataa(\my_regfile|registers[16][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[20][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~4 .lut_mask = 16'hFC22;
defparam \my_regfile|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \my_regfile|Mux14~5 (
// Equation(s):
// \my_regfile|Mux14~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux14~4_combout  & ((\my_regfile|registers[28][17]~q ))) # (!\my_regfile|Mux14~4_combout  & (\my_regfile|registers[24][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux14~4_combout ))))

	.dataa(\my_regfile|registers[24][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[28][17]~q ),
	.datad(\my_regfile|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \my_regfile|Mux14~2 (
// Equation(s):
// \my_regfile|Mux14~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[22][17]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[18][17]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][17]~q ),
	.datac(\my_regfile|registers[18][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \my_regfile|Mux14~3 (
// Equation(s):
// \my_regfile|Mux14~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux14~2_combout  & ((\my_regfile|registers[30][17]~q ))) # (!\my_regfile|Mux14~2_combout  & (\my_regfile|registers[26][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux14~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][17]~q ),
	.datac(\my_regfile|registers[30][17]~q ),
	.datad(\my_regfile|Mux14~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux14~6 (
// Equation(s):
// \my_regfile|Mux14~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\my_regfile|Mux14~3_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux14~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux14~5_combout ),
	.datad(\my_regfile|Mux14~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \my_regfile|Mux14~0 (
// Equation(s):
// \my_regfile|Mux14~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][17]~q )))))

	.dataa(\my_regfile|registers[25][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[17][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \my_regfile|Mux14~1 (
// Equation(s):
// \my_regfile|Mux14~1_combout  = (\my_regfile|Mux14~0_combout  & (((\my_regfile|registers[29][17]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux14~0_combout  & (\my_regfile|registers[21][17]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|Mux14~0_combout ),
	.datab(\my_regfile|registers[21][17]~q ),
	.datac(\my_regfile|registers[29][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~1 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux14~9 (
// Equation(s):
// \my_regfile|Mux14~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux14~6_combout  & (\my_regfile|Mux14~8_combout )) # (!\my_regfile|Mux14~6_combout  & ((\my_regfile|Mux14~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux14~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux14~8_combout ),
	.datac(\my_regfile|Mux14~6_combout ),
	.datad(\my_regfile|Mux14~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~9 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux14~20 (
// Equation(s):
// \my_regfile|Mux14~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux14~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux14~19_combout )))

	.dataa(gnd),
	.datab(\my_regfile|Mux14~9_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|Mux14~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~20 .lut_mask = 16'hCFC0;
defparam \my_regfile|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \my_processor|Alu|Add0~75 (
// Equation(s):
// \my_processor|Alu|Add0~75_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux14~20_combout  & (\my_processor|Control|ALUop [1] $ (!\my_processor|Control|ALUop [2])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [1] $ ((!\my_processor|Control|ALUop [2]))))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_processor|Control|ALUop [2]),
	.datad(\my_regfile|Mux14~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~75 .lut_mask = 16'hC341;
defparam \my_processor|Alu|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \my_processor|Alu|Add0~72 (
// Equation(s):
// \my_processor|Alu|Add0~72_combout  = (\my_processor|dmem_mux_32|out[16]~117_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|dmem_mux_32|out[16]~117_combout  & ((\my_processor|Alu|Add0~3_combout )))

	.dataa(\my_processor|Alu|Add0~2_combout ),
	.datab(gnd),
	.datac(\my_processor|Alu|Add0~3_combout ),
	.datad(\my_processor|dmem_mux_32|out[16]~117_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~72 .lut_mask = 16'hAAF0;
defparam \my_processor|Alu|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \my_regfile|Mux15~7 (
// Equation(s):
// \my_regfile|Mux15~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][16]~q )))))

	.dataa(\my_regfile|registers[23][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[19][16]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \my_regfile|Mux15~8 (
// Equation(s):
// \my_regfile|Mux15~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux15~7_combout  & ((\my_regfile|registers[31][16]~q ))) # (!\my_regfile|Mux15~7_combout  & (\my_regfile|registers[27][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux15~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[27][16]~q ),
	.datac(\my_regfile|registers[31][16]~q ),
	.datad(\my_regfile|Mux15~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \my_regfile|Mux15~0 (
// Equation(s):
// \my_regfile|Mux15~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[21][16]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[17][16]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[21][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[17][16]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \my_regfile|Mux15~1 (
// Equation(s):
// \my_regfile|Mux15~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux15~0_combout  & ((\my_regfile|registers[29][16]~q ))) # (!\my_regfile|Mux15~0_combout  & (\my_regfile|registers[25][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux15~0_combout ))))

	.dataa(\my_regfile|registers[25][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[29][16]~q ),
	.datad(\my_regfile|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \my_regfile|Mux15~4 (
// Equation(s):
// \my_regfile|Mux15~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][16]~q ),
	.datac(\my_regfile|registers[16][16]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \my_regfile|Mux15~5 (
// Equation(s):
// \my_regfile|Mux15~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux15~4_combout  & ((\my_regfile|registers[28][16]~q ))) # (!\my_regfile|Mux15~4_combout  & (\my_regfile|registers[20][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux15~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[20][16]~q ),
	.datac(\my_regfile|registers[28][16]~q ),
	.datad(\my_regfile|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \my_regfile|Mux15~2 (
// Equation(s):
// \my_regfile|Mux15~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][16]~q ),
	.datac(\my_regfile|registers[18][16]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \my_regfile|Mux15~3 (
// Equation(s):
// \my_regfile|Mux15~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux15~2_combout  & ((\my_regfile|registers[30][16]~q ))) # (!\my_regfile|Mux15~2_combout  & (\my_regfile|registers[22][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux15~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][16]~q ),
	.datac(\my_regfile|registers[30][16]~q ),
	.datad(\my_regfile|Mux15~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \my_regfile|Mux15~6 (
// Equation(s):
// \my_regfile|Mux15~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux15~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|Mux15~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux15~5_combout ),
	.datad(\my_regfile|Mux15~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~6 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \my_regfile|Mux15~9 (
// Equation(s):
// \my_regfile|Mux15~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux15~6_combout  & (\my_regfile|Mux15~8_combout )) # (!\my_regfile|Mux15~6_combout  & ((\my_regfile|Mux15~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux15~6_combout ))))

	.dataa(\my_regfile|Mux15~8_combout ),
	.datab(\my_regfile|Mux15~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux15~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~9 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \my_regfile|Mux15~20 (
// Equation(s):
// \my_regfile|Mux15~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux15~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux15~19_combout )))

	.dataa(gnd),
	.datab(\my_regfile|Mux15~9_combout ),
	.datac(\my_regfile|Mux15~19_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~20 .lut_mask = 16'hCCF0;
defparam \my_regfile|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~71 (
// Equation(s):
// \my_processor|Alu|Add0~71_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux15~20_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_regfile|Mux15~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~71 .lut_mask = 16'hC341;
defparam \my_processor|Alu|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \my_processor|Alu|Add0~69 (
// Equation(s):
// \my_processor|Alu|Add0~69_combout  = ((\my_processor|Alu|Add0~68_combout  $ (\my_processor|Alu|Add0~67_combout  $ (!\my_processor|Alu|Add0~66 )))) # (GND)
// \my_processor|Alu|Add0~70  = CARRY((\my_processor|Alu|Add0~68_combout  & ((\my_processor|Alu|Add0~67_combout ) # (!\my_processor|Alu|Add0~66 ))) # (!\my_processor|Alu|Add0~68_combout  & (\my_processor|Alu|Add0~67_combout  & !\my_processor|Alu|Add0~66 )))

	.dataa(\my_processor|Alu|Add0~68_combout ),
	.datab(\my_processor|Alu|Add0~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~66 ),
	.combout(\my_processor|Alu|Add0~69_combout ),
	.cout(\my_processor|Alu|Add0~70 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~69 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~73 (
// Equation(s):
// \my_processor|Alu|Add0~73_combout  = (\my_processor|Alu|Add0~72_combout  & ((\my_processor|Alu|Add0~71_combout  & (\my_processor|Alu|Add0~70  & VCC)) # (!\my_processor|Alu|Add0~71_combout  & (!\my_processor|Alu|Add0~70 )))) # 
// (!\my_processor|Alu|Add0~72_combout  & ((\my_processor|Alu|Add0~71_combout  & (!\my_processor|Alu|Add0~70 )) # (!\my_processor|Alu|Add0~71_combout  & ((\my_processor|Alu|Add0~70 ) # (GND)))))
// \my_processor|Alu|Add0~74  = CARRY((\my_processor|Alu|Add0~72_combout  & (!\my_processor|Alu|Add0~71_combout  & !\my_processor|Alu|Add0~70 )) # (!\my_processor|Alu|Add0~72_combout  & ((!\my_processor|Alu|Add0~70 ) # (!\my_processor|Alu|Add0~71_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~72_combout ),
	.datab(\my_processor|Alu|Add0~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~70 ),
	.combout(\my_processor|Alu|Add0~73_combout ),
	.cout(\my_processor|Alu|Add0~74 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~73 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \my_processor|Alu|Add0~77 (
// Equation(s):
// \my_processor|Alu|Add0~77_combout  = ((\my_processor|Alu|Add0~76_combout  $ (\my_processor|Alu|Add0~75_combout  $ (!\my_processor|Alu|Add0~74 )))) # (GND)
// \my_processor|Alu|Add0~78  = CARRY((\my_processor|Alu|Add0~76_combout  & ((\my_processor|Alu|Add0~75_combout ) # (!\my_processor|Alu|Add0~74 ))) # (!\my_processor|Alu|Add0~76_combout  & (\my_processor|Alu|Add0~75_combout  & !\my_processor|Alu|Add0~74 )))

	.dataa(\my_processor|Alu|Add0~76_combout ),
	.datab(\my_processor|Alu|Add0~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~74 ),
	.combout(\my_processor|Alu|Add0~77_combout ),
	.cout(\my_processor|Alu|Add0~78 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~77 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[17]~124 (
// Equation(s):
// \my_processor|dmem_mux_32|out[17]~124_combout  = (\my_processor|dmem_mux_32|out[23]~116_combout  & ((\my_regfile|data_readRegA[17]~26_combout ) # ((\my_processor|dmem_mux_32|out[17]~123_combout ) # (\my_processor|Control|ALUop [2])))) # 
// (!\my_processor|dmem_mux_32|out[23]~116_combout  & (\my_regfile|data_readRegA[17]~26_combout  & (\my_processor|dmem_mux_32|out[17]~123_combout  & !\my_processor|Control|ALUop [2])))

	.dataa(\my_processor|dmem_mux_32|out[23]~116_combout ),
	.datab(\my_regfile|data_readRegA[17]~26_combout ),
	.datac(\my_processor|dmem_mux_32|out[17]~123_combout ),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[17]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[17]~124 .lut_mask = 16'hAAE8;
defparam \my_processor|dmem_mux_32|out[17]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~50 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_regfile|data_readRegA[6]~9_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[6]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~50 .lut_mask = 16'hA000;
defparam \my_processor|Alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~49 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~49_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[8]~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[9]~31_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[8]~15_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[9]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~49 .lut_mask = 16'h0D08;
defparam \my_processor|Alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~51 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~51_combout  = (\my_processor|Alu|ShiftLeft0~50_combout ) # ((\my_processor|Alu|ShiftLeft0~49_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[7]~8_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~50_combout ),
	.datac(\my_regfile|data_readRegA[7]~8_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~51 .lut_mask = 16'hFFEC;
defparam \my_processor|Alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~131 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~131_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux28~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux28~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~131 .lut_mask = 16'h2202;
defparam \my_processor|Alu|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~32 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~32_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[2]~6_combout ) # ((\my_processor|dmem_mux_32|out[1]~11_combout  & \my_regfile|data_readRegA[4]~11_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (\my_processor|dmem_mux_32|out[1]~11_combout  & ((\my_regfile|data_readRegA[4]~11_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datac(\my_regfile|data_readRegA[2]~6_combout ),
	.datad(\my_regfile|data_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~32 .lut_mask = 16'hECA0;
defparam \my_processor|Alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~33 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~33_combout  = (\my_processor|Alu|ShiftLeft0~131_combout ) # ((\my_processor|Alu|ShiftLeft0~32_combout ) # ((\my_processor|Alu|ShiftLeft0~21_combout  & \my_regfile|data_readRegA[5]~10_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_regfile|data_readRegA[5]~10_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~131_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~33 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~52 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~33_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~51_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~51_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~52 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~130 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~130_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|Alu|ShiftLeft0~22_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [9])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|Alu|ShiftLeft0~22_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~130 .lut_mask = 16'h0004;
defparam \my_processor|Alu|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~136 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~136_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux20~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux20~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~136 .lut_mask = 16'h00A2;
defparam \my_processor|Alu|ShiftLeft0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~69 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~69_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[12]~13_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[13]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[13]~28_combout ),
	.datad(\my_regfile|data_readRegA[12]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~69 .lut_mask = 16'h3210;
defparam \my_processor|Alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~70 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~70_combout  = (\my_processor|Alu|ShiftLeft0~136_combout ) # ((\my_processor|Alu|ShiftLeft0~69_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[10]~14_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~136_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~69_combout ),
	.datad(\my_regfile|data_readRegA[10]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~70 .lut_mask = 16'hFEFC;
defparam \my_processor|Alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~136 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~136_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux16~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|Mux16~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~136 .lut_mask = 16'h0C04;
defparam \my_processor|Alu|ShiftRight0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~87 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~87_combout  = (\my_regfile|data_readRegA[14]~12_combout  & ((\my_processor|Alu|ShiftRight0~41_combout ) # ((\my_processor|dmem_mux_32|out[1]~11_combout  & \my_regfile|data_readRegA[16]~25_combout )))) # 
// (!\my_regfile|data_readRegA[14]~12_combout  & (((\my_processor|dmem_mux_32|out[1]~11_combout  & \my_regfile|data_readRegA[16]~25_combout ))))

	.dataa(\my_regfile|data_readRegA[14]~12_combout ),
	.datab(\my_processor|Alu|ShiftRight0~41_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datad(\my_regfile|data_readRegA[16]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~87 .lut_mask = 16'hF888;
defparam \my_processor|Alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~88 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~88_combout  = (\my_processor|Alu|ShiftRight0~136_combout ) # ((\my_processor|Alu|ShiftLeft0~87_combout ) # ((\my_processor|Alu|ShiftLeft0~21_combout  & \my_regfile|data_readRegA[17]~26_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_regfile|data_readRegA[17]~26_combout ),
	.datac(\my_processor|Alu|ShiftRight0~136_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~88 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~89 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~70_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~88_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~70_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~89 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[17]~121 (
// Equation(s):
// \my_processor|dmem_mux_32|out[17]~121_combout  = (\my_processor|dmem_mux_32|out[23]~113_combout  & (\my_processor|dmem_mux_32|out[23]~112_combout )) # (!\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|dmem_mux_32|out[23]~112_combout  & 
// (\my_processor|Alu|ShiftLeft0~130_combout )) # (!\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|Alu|ShiftLeft0~89_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datab(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~130_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[17]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[17]~121 .lut_mask = 16'hD9C8;
defparam \my_processor|dmem_mux_32|out[17]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N29
dffeas \my_regfile|registers[9][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N31
dffeas \my_regfile|registers[11][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N19
dffeas \my_regfile|registers[10][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N13
dffeas \my_regfile|registers[8][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \my_regfile|Mux5~10 (
// Equation(s):
// \my_regfile|Mux5~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][26]~q ),
	.datac(\my_regfile|registers[8][26]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \my_regfile|Mux5~11 (
// Equation(s):
// \my_regfile|Mux5~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux5~10_combout  & ((\my_regfile|registers[11][26]~q ))) # (!\my_regfile|Mux5~10_combout  & (\my_regfile|registers[9][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux5~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][26]~q ),
	.datac(\my_regfile|registers[11][26]~q ),
	.datad(\my_regfile|Mux5~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N3
dffeas \my_regfile|registers[15][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N5
dffeas \my_regfile|registers[14][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N21
dffeas \my_regfile|registers[13][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N3
dffeas \my_regfile|registers[12][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \my_regfile|Mux5~17 (
// Equation(s):
// \my_regfile|Mux5~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][26]~q )))))

	.dataa(\my_regfile|registers[13][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[12][26]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \my_regfile|Mux5~18 (
// Equation(s):
// \my_regfile|Mux5~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux5~17_combout  & (\my_regfile|registers[15][26]~q )) # (!\my_regfile|Mux5~17_combout  & ((\my_regfile|registers[14][26]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux5~17_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[15][26]~q ),
	.datac(\my_regfile|registers[14][26]~q ),
	.datad(\my_regfile|Mux5~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \my_regfile|registers[6][26]~feeder (
// Equation(s):
// \my_regfile|registers[6][26]~feeder_combout  = \my_processor|dmem_mux_32|out[26]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[6][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[6][26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[6][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N13
dffeas \my_regfile|registers[6][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N27
dffeas \my_regfile|registers[7][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \my_regfile|registers[5][26]~feeder (
// Equation(s):
// \my_regfile|registers[5][26]~feeder_combout  = \my_processor|dmem_mux_32|out[26]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[5][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[5][26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[5][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N23
dffeas \my_regfile|registers[5][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[5][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N9
dffeas \my_regfile|registers[4][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \my_regfile|Mux5~12 (
// Equation(s):
// \my_regfile|Mux5~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][26]~q )))))

	.dataa(\my_regfile|registers[5][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][26]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \my_regfile|Mux5~13 (
// Equation(s):
// \my_regfile|Mux5~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux5~12_combout  & ((\my_regfile|registers[7][26]~q ))) # (!\my_regfile|Mux5~12_combout  & (\my_regfile|registers[6][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux5~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[6][26]~q ),
	.datac(\my_regfile|registers[7][26]~q ),
	.datad(\my_regfile|Mux5~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N5
dffeas \my_regfile|registers[2][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
cycloneive_lcell_comb \my_regfile|registers[3][26]~feeder (
// Equation(s):
// \my_regfile|registers[3][26]~feeder_combout  = \my_processor|dmem_mux_32|out[26]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[3][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[3][26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[3][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N23
dffeas \my_regfile|registers[3][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N19
dffeas \my_regfile|registers[1][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
cycloneive_lcell_comb \my_regfile|Mux5~14 (
// Equation(s):
// \my_regfile|Mux5~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][26]~q )))))

	.dataa(\my_regfile|registers[3][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][26]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
cycloneive_lcell_comb \my_regfile|Mux5~15 (
// Equation(s):
// \my_regfile|Mux5~15_combout  = (\my_regfile|Mux5~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][26]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][26]~q ),
	.datad(\my_regfile|Mux5~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux5~16 (
// Equation(s):
// \my_regfile|Mux5~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_regfile|Mux5~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux5~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux5~13_combout ),
	.datad(\my_regfile|Mux5~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \my_regfile|Mux5~19 (
// Equation(s):
// \my_regfile|Mux5~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux5~16_combout  & ((\my_regfile|Mux5~18_combout ))) # (!\my_regfile|Mux5~16_combout  & (\my_regfile|Mux5~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux5~16_combout ))))

	.dataa(\my_regfile|Mux5~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux5~18_combout ),
	.datad(\my_regfile|Mux5~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux5~20 (
// Equation(s):
// \my_regfile|Mux5~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux5~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux5~19_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux5~9_combout ),
	.datad(\my_regfile|Mux5~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \my_processor|Alu|Add0~111 (
// Equation(s):
// \my_processor|Alu|Add0~111_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux5~20_combout  & (\my_processor|Control|ALUop [1] $ (!\my_processor|Control|ALUop [2])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [1] $ ((!\my_processor|Control|ALUop [2]))))

	.dataa(\my_processor|Control|ALUop [1]),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux5~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~111 .lut_mask = 16'h9909;
defparam \my_processor|Alu|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~587 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~587_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][26]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][26]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][26]~q ),
	.datab(\my_regfile|registers[5][26]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~587 .lut_mask = 16'hF0CA;
defparam \my_processor|Sign_extention_mux_32|out[26]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~588 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~588_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~587_combout  & ((\my_regfile|registers[7][26]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[26]~587_combout  & (\my_regfile|registers[6][26]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[26]~587_combout ))))

	.dataa(\my_regfile|registers[6][26]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[7][26]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~587_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~588 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[26]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~589 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~589_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][26]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[1][26]~q )))))

	.dataa(\my_regfile|registers[3][26]~q ),
	.datab(\my_regfile|registers[1][26]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~589 .lut_mask = 16'hAC00;
defparam \my_processor|Sign_extention_mux_32|out[26]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~590 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~590_combout  = (\my_processor|Sign_extention_mux_32|out[26]~589_combout ) # ((\my_regfile|registers[2][26]~q  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_regfile|registers[2][26]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~589_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~590 .lut_mask = 16'hFF20;
defparam \my_processor|Sign_extention_mux_32|out[26]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~591 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~591_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|Sign_extention_mux_32|out[26]~588_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~590_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[26]~588_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~590_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~591 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[26]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~585 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~585_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|registers[10][26]~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[8][26]~q  & ((!\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[8][26]~q ),
	.datac(\my_regfile|registers[10][26]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~585 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[26]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~586 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~586_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~585_combout  & (\my_regfile|registers[11][26]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[26]~585_combout  & ((\my_regfile|registers[9][26]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[26]~585_combout ))))

	.dataa(\my_regfile|registers[11][26]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[9][26]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~585_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~586 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[26]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~592 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~592_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[13][26]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][26]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[12][26]~q ),
	.datac(\my_regfile|registers[13][26]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~592 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[26]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~593 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~593_combout  = (\my_processor|Sign_extention_mux_32|out[26]~592_combout  & ((\my_regfile|registers[15][26]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[26]~592_combout  & (((\my_regfile|registers[14][26]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[15][26]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[26]~592_combout ),
	.datac(\my_regfile|registers[14][26]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~593 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[26]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~594 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~594_combout  = (\my_processor|Sign_extention_mux_32|out[26]~591_combout  & (((\my_processor|Sign_extention_mux_32|out[26]~593_combout ) # (!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[26]~591_combout  & (\my_processor|Sign_extention_mux_32|out[26]~586_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[26]~591_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[26]~586_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[26]~593_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~594 .lut_mask = 16'hE4AA;
defparam \my_processor|Sign_extention_mux_32|out[26]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N9
dffeas \my_regfile|registers[29][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N11
dffeas \my_regfile|registers[17][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N15
dffeas \my_regfile|registers[21][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~575 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~575_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][26]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][26]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[17][26]~q ),
	.datac(\my_regfile|registers[21][26]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~575 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[26]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~576 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~576_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~575_combout  & (\my_regfile|registers[29][26]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[26]~575_combout  & ((\my_regfile|registers[25][26]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[26]~575_combout ))))

	.dataa(\my_regfile|registers[29][26]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[25][26]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~575_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~576 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[26]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \my_regfile|registers[27][26]~feeder (
// Equation(s):
// \my_regfile|registers[27][26]~feeder_combout  = \my_processor|dmem_mux_32|out[26]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[27][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[27][26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[27][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N9
dffeas \my_regfile|registers[27][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[27][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \my_regfile|registers[23][26]~feeder (
// Equation(s):
// \my_regfile|registers[23][26]~feeder_combout  = \my_processor|dmem_mux_32|out[26]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[23][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[23][26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[23][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N7
dffeas \my_regfile|registers[23][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \my_regfile|registers[19][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~582 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~582_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[23][26]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][26]~q )))))

	.dataa(\my_regfile|registers[23][26]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[19][26]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~582 .lut_mask = 16'hEE30;
defparam \my_processor|Sign_extention_mux_32|out[26]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N11
dffeas \my_regfile|registers[31][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~583 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~583_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~582_combout  & ((\my_regfile|registers[31][26]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[26]~582_combout  & (\my_regfile|registers[27][26]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[26]~582_combout ))))

	.dataa(\my_regfile|registers[27][26]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[26]~582_combout ),
	.datad(\my_regfile|registers[31][26]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~583 .lut_mask = 16'hF838;
defparam \my_processor|Sign_extention_mux_32|out[26]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \my_regfile|registers[30][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N3
dffeas \my_regfile|registers[22][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \my_regfile|registers[26][26]~feeder (
// Equation(s):
// \my_regfile|registers[26][26]~feeder_combout  = \my_processor|dmem_mux_32|out[26]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[26][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[26][26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[26][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N9
dffeas \my_regfile|registers[26][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[26][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N29
dffeas \my_regfile|registers[18][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~577 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~577_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[26][26]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[18][26]~q )))))

	.dataa(\my_regfile|registers[26][26]~q ),
	.datab(\my_regfile|registers[18][26]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~577 .lut_mask = 16'hFA0C;
defparam \my_processor|Sign_extention_mux_32|out[26]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~578 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~578_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~577_combout  & (\my_regfile|registers[30][26]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[26]~577_combout  & ((\my_regfile|registers[22][26]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[26]~577_combout ))))

	.dataa(\my_regfile|registers[30][26]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[22][26]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~577_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~578 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[26]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \my_regfile|registers[28][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N25
dffeas \my_regfile|registers[20][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N19
dffeas \my_regfile|registers[16][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \my_regfile|registers[24][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~579 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~579_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[24][26]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[16][26]~q ))))

	.dataa(\my_regfile|registers[16][26]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_regfile|registers[24][26]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~579 .lut_mask = 16'hF2C2;
defparam \my_processor|Sign_extention_mux_32|out[26]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~580 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~580_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~579_combout  & (\my_regfile|registers[28][26]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[26]~579_combout  & ((\my_regfile|registers[20][26]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[26]~579_combout ))))

	.dataa(\my_regfile|registers[28][26]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[20][26]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~579_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~580 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[26]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~581 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~581_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~578_combout ) # ((\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((!\my_processor|ctrl_readRegB[0]~2_combout  & \my_processor|Sign_extention_mux_32|out[26]~580_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[26]~578_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~580_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~581 .lut_mask = 16'hADA8;
defparam \my_processor|Sign_extention_mux_32|out[26]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~584 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~584_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~581_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~583_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[26]~581_combout  & (\my_processor|Sign_extention_mux_32|out[26]~576_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[26]~581_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[26]~576_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[26]~583_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~581_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~584 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[26]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~595 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~595_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~584_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[26]~594_combout ))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[26]~594_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~584_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~595 .lut_mask = 16'h3210;
defparam \my_processor|Sign_extention_mux_32|out[26]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[26]~596 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[26]~596_combout  = (\my_processor|Sign_extention_mux_32|out[26]~595_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~595_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[26]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[26]~596 .lut_mask = 16'hFFA0;
defparam \my_processor|Sign_extention_mux_32|out[26]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~112 (
// Equation(s):
// \my_processor|Alu|Add0~112_combout  = (\my_processor|Sign_extention_mux_32|out[26]~596_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[26]~596_combout  & ((\my_processor|Alu|Add0~3_combout )))

	.dataa(gnd),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(\my_processor|Alu|Add0~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[26]~596_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~112 .lut_mask = 16'hCCF0;
defparam \my_processor|Alu|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[25]~169 (
// Equation(s):
// \my_processor|dmem_mux_32|out[25]~169_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|Control|ALUop [2] & ((!\my_processor|Control|ALUop [1]))) # (!\my_processor|Control|ALUop [2] & (!\my_processor|Control|ALUop [0] & 
// \my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(\my_processor|Control|ALUop [0]),
	.datac(\my_processor|Control|ALUop [2]),
	.datad(\my_processor|Control|ALUop [1]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[25]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[25]~169 .lut_mask = 16'h0150;
defparam \my_processor|dmem_mux_32|out[25]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \my_regfile|registers[29][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \my_regfile|registers[21][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \my_regfile|registers[25][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \my_regfile|registers[17][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~553 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~553_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][25]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][25]~q )))))

	.dataa(\my_regfile|registers[25][25]~q ),
	.datab(\my_regfile|registers[17][25]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~553 .lut_mask = 16'hFA0C;
defparam \my_processor|Sign_extention_mux_32|out[25]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~554 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~554_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~553_combout  & (\my_regfile|registers[29][25]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[25]~553_combout  & ((\my_regfile|registers[21][25]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[25]~553_combout ))))

	.dataa(\my_regfile|registers[29][25]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[21][25]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~553_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~554 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[25]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \my_regfile|registers[19][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N19
dffeas \my_regfile|registers[27][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~560 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~560_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][25]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][25]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][25]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][25]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~560 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[25]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N27
dffeas \my_regfile|registers[31][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~561 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~561_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~560_combout  & ((\my_regfile|registers[31][25]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[25]~560_combout  & (\my_regfile|registers[23][25]~q )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|Sign_extention_mux_32|out[25]~560_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[25]~560_combout ),
	.datac(\my_regfile|registers[23][25]~q ),
	.datad(\my_regfile|registers[31][25]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~561 .lut_mask = 16'hEC64;
defparam \my_processor|Sign_extention_mux_32|out[25]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \my_regfile|registers[28][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \my_regfile|registers[24][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \my_regfile|registers[20][25]~feeder (
// Equation(s):
// \my_regfile|registers[20][25]~feeder_combout  = \my_processor|dmem_mux_32|out[25]~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[20][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][25]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[20][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \my_regfile|registers[20][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \my_regfile|registers[16][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~557 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~557_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[20][25]~q ) # ((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (((\my_regfile|registers[16][25]~q  & !\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[20][25]~q ),
	.datab(\my_regfile|registers[16][25]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~557 .lut_mask = 16'hF0AC;
defparam \my_processor|Sign_extention_mux_32|out[25]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~558 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~558_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~557_combout  & (\my_regfile|registers[28][25]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[25]~557_combout  & ((\my_regfile|registers[24][25]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[25]~557_combout ))))

	.dataa(\my_regfile|registers[28][25]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][25]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~557_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~558 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[25]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N5
dffeas \my_regfile|registers[18][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \my_regfile|registers[22][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~555 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~555_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][25]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][25]~q ))))

	.dataa(\my_regfile|registers[18][25]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[22][25]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~555 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[25]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N23
dffeas \my_regfile|registers[30][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \my_regfile|registers[26][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~556 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~556_combout  = (\my_processor|Sign_extention_mux_32|out[25]~555_combout  & ((\my_regfile|registers[30][25]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[25]~555_combout  & (((\my_regfile|registers[26][25]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[25]~555_combout ),
	.datab(\my_regfile|registers[30][25]~q ),
	.datac(\my_regfile|registers[26][25]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~556 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[25]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~559 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~559_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[25]~556_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[25]~558_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[25]~558_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~556_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~559 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[25]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~562 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~562_combout  = (\my_processor|Sign_extention_mux_32|out[25]~559_combout  & (((\my_processor|Sign_extention_mux_32|out[25]~561_combout ) # (!\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[25]~559_combout  & (\my_processor|Sign_extention_mux_32|out[25]~554_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[25]~554_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[25]~561_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[25]~559_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~562 .lut_mask = 16'hCAF0;
defparam \my_processor|Sign_extention_mux_32|out[25]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \my_regfile|registers[14][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \my_regfile|registers[15][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \my_regfile|registers[12][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \my_regfile|registers[13][25]~feeder (
// Equation(s):
// \my_regfile|registers[13][25]~feeder_combout  = \my_processor|dmem_mux_32|out[25]~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[13][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[13][25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[13][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N31
dffeas \my_regfile|registers[13][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[13][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~570 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~570_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][25]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][25]~q ))))

	.dataa(\my_regfile|registers[12][25]~q ),
	.datab(\my_regfile|registers[13][25]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~570 .lut_mask = 16'hFC0A;
defparam \my_processor|Sign_extention_mux_32|out[25]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~571 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~571_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~570_combout  & ((\my_regfile|registers[15][25]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[25]~570_combout  & (\my_regfile|registers[14][25]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[25]~570_combout ))))

	.dataa(\my_regfile|registers[14][25]~q ),
	.datab(\my_regfile|registers[15][25]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~570_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~571 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[25]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N31
dffeas \my_regfile|registers[7][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \my_regfile|registers[6][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N13
dffeas \my_regfile|registers[4][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \my_regfile|registers[5][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~563 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~563_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][25]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][25]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][25]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][25]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~563 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[25]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~564 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~564_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~563_combout  & (\my_regfile|registers[7][25]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[25]~563_combout  & ((\my_regfile|registers[6][25]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[25]~563_combout ))))

	.dataa(\my_regfile|registers[7][25]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][25]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~563_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~564 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[25]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \my_regfile|registers[11][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \my_regfile|registers[9][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \my_regfile|registers[8][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \my_regfile|registers[10][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~565 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~565_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][25]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][25]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][25]~q ),
	.datac(\my_regfile|registers[10][25]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~565 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[25]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~566 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~566_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~565_combout  & (\my_regfile|registers[11][25]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[25]~565_combout  & ((\my_regfile|registers[9][25]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[25]~565_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][25]~q ),
	.datac(\my_regfile|registers[9][25]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~565_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~566 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[25]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N5
dffeas \my_regfile|registers[2][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N7
dffeas \my_regfile|registers[1][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N29
dffeas \my_regfile|registers[3][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~567 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~567_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][25]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][25]~q ))))

	.dataa(\my_regfile|registers[1][25]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[3][25]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~567 .lut_mask = 16'hE200;
defparam \my_processor|Sign_extention_mux_32|out[25]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~568 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~568_combout  = (\my_processor|Sign_extention_mux_32|out[25]~567_combout ) # ((\my_regfile|registers[2][25]~q  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_regfile|registers[2][25]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~567_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~568 .lut_mask = 16'hFF20;
defparam \my_processor|Sign_extention_mux_32|out[25]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~569 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~569_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout ) # ((\my_processor|Sign_extention_mux_32|out[25]~566_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~0_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~568_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[25]~566_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~568_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~569 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[25]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~572 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~572_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~569_combout  & (\my_processor|Sign_extention_mux_32|out[25]~571_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[25]~569_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~564_combout ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[25]~569_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[25]~571_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[25]~564_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~569_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~572 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[25]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~573 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~573_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[25]~562_combout )) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~572_combout )))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[25]~562_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~572_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~573 .lut_mask = 16'h3120;
defparam \my_processor|Sign_extention_mux_32|out[25]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[25]~574 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[25]~574_combout  = (\my_processor|Sign_extention_mux_32|out[25]~573_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(gnd),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[25]~573_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[25]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[25]~574 .lut_mask = 16'hFCF0;
defparam \my_processor|Sign_extention_mux_32|out[25]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \my_processor|Alu|Add0~108 (
// Equation(s):
// \my_processor|Alu|Add0~108_combout  = (\my_processor|Sign_extention_mux_32|out[25]~574_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[25]~574_combout  & ((\my_processor|Alu|Add0~3_combout )))

	.dataa(\my_processor|Alu|Add0~2_combout ),
	.datab(\my_processor|Alu|Add0~3_combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[25]~574_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~108 .lut_mask = 16'hAACC;
defparam \my_processor|Alu|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \my_regfile|registers[31][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N25
dffeas \my_regfile|registers[27][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \my_regfile|registers[19][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N3
dffeas \my_regfile|registers[23][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~538 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~538_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][24]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][24]~q ))))

	.dataa(\my_regfile|registers[19][24]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[23][24]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~538 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[24]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~539 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~539_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~538_combout  & (\my_regfile|registers[31][24]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[24]~538_combout  & ((\my_regfile|registers[27][24]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[24]~538_combout ))))

	.dataa(\my_regfile|registers[31][24]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][24]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~538_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~539 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[24]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N15
dffeas \my_regfile|registers[25][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N7
dffeas \my_regfile|registers[29][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N1
dffeas \my_regfile|registers[17][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N9
dffeas \my_regfile|registers[21][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~531 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~531_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][24]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][24]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[17][24]~q ),
	.datac(\my_regfile|registers[21][24]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~531 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[24]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~532 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~532_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~531_combout  & ((\my_regfile|registers[29][24]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[24]~531_combout  & (\my_regfile|registers[25][24]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[24]~531_combout ))))

	.dataa(\my_regfile|registers[25][24]~q ),
	.datab(\my_regfile|registers[29][24]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~531_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~532 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[24]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N27
dffeas \my_regfile|registers[30][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N7
dffeas \my_regfile|registers[22][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N23
dffeas \my_regfile|registers[18][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \my_regfile|registers[26][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~533 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~533_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[26][24]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[18][24]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[18][24]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[26][24]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~533 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[24]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~534 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~534_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~533_combout  & (\my_regfile|registers[30][24]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[24]~533_combout  & ((\my_regfile|registers[22][24]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[24]~533_combout ))))

	.dataa(\my_regfile|registers[30][24]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[22][24]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~533_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~534 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[24]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \my_regfile|registers[28][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \my_regfile|registers[20][24]~feeder (
// Equation(s):
// \my_regfile|registers[20][24]~feeder_combout  = \my_processor|dmem_mux_32|out[24]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[20][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][24]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[20][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N9
dffeas \my_regfile|registers[20][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N1
dffeas \my_regfile|registers[16][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \my_regfile|registers[24][24]~feeder (
// Equation(s):
// \my_regfile|registers[24][24]~feeder_combout  = \my_processor|dmem_mux_32|out[24]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[24][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[24][24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[24][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N31
dffeas \my_regfile|registers[24][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[24][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~535 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~535_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout ) # (\my_regfile|registers[24][24]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[16][24]~q  & (!\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[16][24]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_regfile|registers[24][24]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~535 .lut_mask = 16'hAEA4;
defparam \my_processor|Sign_extention_mux_32|out[24]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~536 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~536_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~535_combout  & (\my_regfile|registers[28][24]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[24]~535_combout  & ((\my_regfile|registers[20][24]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[24]~535_combout ))))

	.dataa(\my_regfile|registers[28][24]~q ),
	.datab(\my_regfile|registers[20][24]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~535_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~536 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[24]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~537 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~537_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_processor|Sign_extention_mux_32|out[24]~534_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~536_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[24]~534_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~536_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~537 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[24]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~540 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~540_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~537_combout  & (\my_processor|Sign_extention_mux_32|out[24]~539_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[24]~537_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~532_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[24]~537_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[24]~539_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[24]~532_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~537_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~540 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[24]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N7
dffeas \my_regfile|registers[11][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N3
dffeas \my_regfile|registers[9][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N5
dffeas \my_regfile|registers[8][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N13
dffeas \my_regfile|registers[10][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~541 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~541_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|registers[10][24]~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[8][24]~q  & ((!\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[8][24]~q ),
	.datac(\my_regfile|registers[10][24]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~541 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[24]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~542 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~542_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~541_combout  & (\my_regfile|registers[11][24]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[24]~541_combout  & ((\my_regfile|registers[9][24]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[24]~541_combout ))))

	.dataa(\my_regfile|registers[11][24]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[9][24]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~541_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~542 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[24]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N25
dffeas \my_regfile|registers[14][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N3
dffeas \my_regfile|registers[12][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N21
dffeas \my_regfile|registers[13][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~548 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~548_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[13][24]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][24]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[12][24]~q ),
	.datac(\my_regfile|registers[13][24]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~548 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[24]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~549 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~549_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~548_combout  & ((\my_regfile|registers[15][24]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[24]~548_combout  & (\my_regfile|registers[14][24]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[24]~548_combout ))))

	.dataa(\my_regfile|registers[14][24]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[15][24]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~548_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~549 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[24]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N17
dffeas \my_regfile|registers[7][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N1
dffeas \my_regfile|registers[6][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N13
dffeas \my_regfile|registers[4][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N7
dffeas \my_regfile|registers[5][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~543 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~543_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][24]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][24]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][24]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][24]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~543 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[24]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~544 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~544_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~543_combout  & (\my_regfile|registers[7][24]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[24]~543_combout  & ((\my_regfile|registers[6][24]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[24]~543_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[7][24]~q ),
	.datac(\my_regfile|registers[6][24]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~543_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~544 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[24]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N7
dffeas \my_regfile|registers[2][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N1
dffeas \my_regfile|registers[1][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N15
dffeas \my_regfile|registers[3][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~545 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~545_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][24]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][24]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[1][24]~q ),
	.datac(\my_regfile|registers[3][24]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~545 .lut_mask = 16'hE400;
defparam \my_processor|Sign_extention_mux_32|out[24]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~546 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~546_combout  = (\my_processor|Sign_extention_mux_32|out[24]~545_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][24]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[2][24]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~545_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~546 .lut_mask = 16'hFF08;
defparam \my_processor|Sign_extention_mux_32|out[24]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~547 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~547_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|Sign_extention_mux_32|out[24]~544_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~546_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[24]~544_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~546_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~547 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[24]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~550 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~550_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~547_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~549_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[24]~547_combout  & (\my_processor|Sign_extention_mux_32|out[24]~542_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[24]~547_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[24]~542_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[24]~549_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~547_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~550 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[24]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~551 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~551_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[24]~540_combout )) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~550_combout )))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[24]~540_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~550_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~551 .lut_mask = 16'h5140;
defparam \my_processor|Sign_extention_mux_32|out[24]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[24]~552 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[24]~552_combout  = (\my_processor|Sign_extention_mux_32|out[24]~551_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~551_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[24]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[24]~552 .lut_mask = 16'hFFC0;
defparam \my_processor|Sign_extention_mux_32|out[24]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \my_processor|Alu|Add0~104 (
// Equation(s):
// \my_processor|Alu|Add0~104_combout  = (\my_processor|Sign_extention_mux_32|out[24]~552_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[24]~552_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~552_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~104 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \my_processor|Alu|Add0~101 (
// Equation(s):
// \my_processor|Alu|Add0~101_combout  = ((\my_processor|Alu|Add0~100_combout  $ (\my_processor|Alu|Add0~99_combout  $ (!\my_processor|Alu|Add0~98 )))) # (GND)
// \my_processor|Alu|Add0~102  = CARRY((\my_processor|Alu|Add0~100_combout  & ((\my_processor|Alu|Add0~99_combout ) # (!\my_processor|Alu|Add0~98 ))) # (!\my_processor|Alu|Add0~100_combout  & (\my_processor|Alu|Add0~99_combout  & !\my_processor|Alu|Add0~98 
// )))

	.dataa(\my_processor|Alu|Add0~100_combout ),
	.datab(\my_processor|Alu|Add0~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~98 ),
	.combout(\my_processor|Alu|Add0~101_combout ),
	.cout(\my_processor|Alu|Add0~102 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~101 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \my_processor|Alu|Add0~105 (
// Equation(s):
// \my_processor|Alu|Add0~105_combout  = (\my_processor|Alu|Add0~103_combout  & ((\my_processor|Alu|Add0~104_combout  & (\my_processor|Alu|Add0~102  & VCC)) # (!\my_processor|Alu|Add0~104_combout  & (!\my_processor|Alu|Add0~102 )))) # 
// (!\my_processor|Alu|Add0~103_combout  & ((\my_processor|Alu|Add0~104_combout  & (!\my_processor|Alu|Add0~102 )) # (!\my_processor|Alu|Add0~104_combout  & ((\my_processor|Alu|Add0~102 ) # (GND)))))
// \my_processor|Alu|Add0~106  = CARRY((\my_processor|Alu|Add0~103_combout  & (!\my_processor|Alu|Add0~104_combout  & !\my_processor|Alu|Add0~102 )) # (!\my_processor|Alu|Add0~103_combout  & ((!\my_processor|Alu|Add0~102 ) # 
// (!\my_processor|Alu|Add0~104_combout ))))

	.dataa(\my_processor|Alu|Add0~103_combout ),
	.datab(\my_processor|Alu|Add0~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~102 ),
	.combout(\my_processor|Alu|Add0~105_combout ),
	.cout(\my_processor|Alu|Add0~106 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~105 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \my_regfile|Mux7~0 (
// Equation(s):
// \my_regfile|Mux7~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][24]~q ),
	.datac(\my_regfile|registers[17][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~0 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \my_regfile|Mux7~1 (
// Equation(s):
// \my_regfile|Mux7~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux7~0_combout  & ((\my_regfile|registers[29][24]~q ))) # (!\my_regfile|Mux7~0_combout  & (\my_regfile|registers[25][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux7~0_combout ))))

	.dataa(\my_regfile|registers[25][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[29][24]~q ),
	.datad(\my_regfile|Mux7~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \my_regfile|Mux7~7 (
// Equation(s):
// \my_regfile|Mux7~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][24]~q )))))

	.dataa(\my_regfile|registers[23][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[19][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \my_regfile|Mux7~8 (
// Equation(s):
// \my_regfile|Mux7~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux7~7_combout  & ((\my_regfile|registers[31][24]~q ))) # (!\my_regfile|Mux7~7_combout  & (\my_regfile|registers[27][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux7~7_combout ))))

	.dataa(\my_regfile|registers[27][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[31][24]~q ),
	.datad(\my_regfile|Mux7~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneive_lcell_comb \my_regfile|Mux7~2 (
// Equation(s):
// \my_regfile|Mux7~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][24]~q ),
	.datac(\my_regfile|registers[18][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \my_regfile|Mux7~3 (
// Equation(s):
// \my_regfile|Mux7~3_combout  = (\my_regfile|Mux7~2_combout  & (((\my_regfile|registers[30][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_regfile|Mux7~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_regfile|registers[22][24]~q ))))

	.dataa(\my_regfile|Mux7~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[30][24]~q ),
	.datad(\my_regfile|registers[22][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~3 .lut_mask = 16'hE6A2;
defparam \my_regfile|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneive_lcell_comb \my_regfile|Mux7~4 (
// Equation(s):
// \my_regfile|Mux7~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[24][24]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[16][24]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[24][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~4 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \my_regfile|Mux7~5 (
// Equation(s):
// \my_regfile|Mux7~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux7~4_combout  & ((\my_regfile|registers[28][24]~q ))) # (!\my_regfile|Mux7~4_combout  & (\my_regfile|registers[20][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux7~4_combout ))))

	.dataa(\my_regfile|registers[20][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[28][24]~q ),
	.datad(\my_regfile|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \my_regfile|Mux7~6 (
// Equation(s):
// \my_regfile|Mux7~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [18] & (\my_regfile|Mux7~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux7~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux7~3_combout ),
	.datad(\my_regfile|Mux7~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \my_regfile|Mux7~9 (
// Equation(s):
// \my_regfile|Mux7~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux7~6_combout  & ((\my_regfile|Mux7~8_combout ))) # (!\my_regfile|Mux7~6_combout  & (\my_regfile|Mux7~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux7~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux7~1_combout ),
	.datac(\my_regfile|Mux7~8_combout ),
	.datad(\my_regfile|Mux7~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~20 (
// Equation(s):
// \my_regfile|data_readRegA[24]~20_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux7~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux7~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux7~19_combout ),
	.datac(\my_regfile|Mux7~9_combout ),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~20 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \my_processor|Alu|inner_result~4 (
// Equation(s):
// \my_processor|Alu|inner_result~4_combout  = (\my_regfile|data_readRegA[24]~20_combout  & ((\my_processor|Sign_extention_mux_32|out[24]~551_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [16]))))

	.dataa(\my_regfile|data_readRegA[24]~20_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_processor|Sign_extention_mux_32|out[24]~551_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|inner_result~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|inner_result~4 .lut_mask = 16'hAA80;
defparam \my_processor|Alu|inner_result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \my_regfile|registers[14][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N29
dffeas \my_regfile|registers[12][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N31
dffeas \my_regfile|registers[13][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~658 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~658_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[13][29]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][29]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[12][29]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[13][29]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~658 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[29]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~659 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~659_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~658_combout  & (\my_regfile|registers[15][29]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[29]~658_combout  & ((\my_regfile|registers[14][29]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[29]~658_combout ))))

	.dataa(\my_regfile|registers[15][29]~q ),
	.datab(\my_regfile|registers[14][29]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~658_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~659 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[29]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N29
dffeas \my_regfile|registers[4][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N27
dffeas \my_regfile|registers[5][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~651 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~651_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][29]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][29]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][29]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][29]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~651 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[29]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N15
dffeas \my_regfile|registers[7][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \my_regfile|registers[6][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~652 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~652_combout  = (\my_processor|Sign_extention_mux_32|out[29]~651_combout  & ((\my_regfile|registers[7][29]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[29]~651_combout  & (((\my_regfile|registers[6][29]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[29]~651_combout ),
	.datab(\my_regfile|registers[7][29]~q ),
	.datac(\my_regfile|registers[6][29]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~652 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[29]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \my_regfile|registers[11][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \my_regfile|registers[9][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \my_regfile|registers[8][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \my_regfile|registers[10][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~653 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~653_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|registers[10][29]~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[8][29]~q  & ((!\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[8][29]~q ),
	.datac(\my_regfile|registers[10][29]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~653 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[29]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~654 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~654_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~653_combout  & (\my_regfile|registers[11][29]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[29]~653_combout  & ((\my_regfile|registers[9][29]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[29]~653_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][29]~q ),
	.datac(\my_regfile|registers[9][29]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~653_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~654 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[29]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N3
dffeas \my_regfile|registers[2][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N17
dffeas \my_regfile|registers[1][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N11
dffeas \my_regfile|registers[3][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~655 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~655_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][29]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][29]~q ))))

	.dataa(\my_regfile|registers[1][29]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[3][29]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~655 .lut_mask = 16'hC088;
defparam \my_processor|Sign_extention_mux_32|out[29]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~656 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~656_combout  = (\my_processor|Sign_extention_mux_32|out[29]~655_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][29]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[2][29]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~655_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~656 .lut_mask = 16'hFF08;
defparam \my_processor|Sign_extention_mux_32|out[29]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~657 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~657_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout ) # ((\my_processor|Sign_extention_mux_32|out[29]~654_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~0_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~656_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[29]~654_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~656_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~657 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[29]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~660 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~660_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~657_combout  & (\my_processor|Sign_extention_mux_32|out[29]~659_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[29]~657_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~652_combout ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[29]~657_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[29]~659_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[29]~652_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~657_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~660 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[29]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \my_regfile|registers[27][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N21
dffeas \my_regfile|registers[19][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~648 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~648_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout ) # ((\my_regfile|registers[27][29]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[19][29]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[27][29]~q ),
	.datad(\my_regfile|registers[19][29]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~648 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[29]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \my_regfile|registers[23][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N15
dffeas \my_regfile|registers[31][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~649 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~649_combout  = (\my_processor|Sign_extention_mux_32|out[29]~648_combout  & (((\my_regfile|registers[31][29]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[29]~648_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[23][29]~q )))

	.dataa(\my_processor|Sign_extention_mux_32|out[29]~648_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[23][29]~q ),
	.datad(\my_regfile|registers[31][29]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~649 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[29]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \my_regfile|registers[30][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \my_regfile|registers[26][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \my_regfile|registers[18][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \my_regfile|registers[22][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~643 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~643_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][29]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][29]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[18][29]~q ),
	.datac(\my_regfile|registers[22][29]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~643 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[29]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~644 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~644_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~643_combout  & (\my_regfile|registers[30][29]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[29]~643_combout  & ((\my_regfile|registers[26][29]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[29]~643_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[30][29]~q ),
	.datac(\my_regfile|registers[26][29]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~643_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~644 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[29]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \my_regfile|registers[28][29]~feeder (
// Equation(s):
// \my_regfile|registers[28][29]~feeder_combout  = \my_processor|dmem_mux_32|out[29]~202_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[28][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[28][29]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[28][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \my_regfile|registers[28][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[28][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N29
dffeas \my_regfile|registers[24][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N29
dffeas \my_regfile|registers[16][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N7
dffeas \my_regfile|registers[20][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~645 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~645_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[20][29]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[16][29]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[16][29]~q ),
	.datac(\my_regfile|registers[20][29]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~645 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[29]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~646 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~646_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~645_combout  & (\my_regfile|registers[28][29]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[29]~645_combout  & ((\my_regfile|registers[24][29]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[29]~645_combout ))))

	.dataa(\my_regfile|registers[28][29]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][29]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~645_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~646 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[29]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~647 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~647_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_processor|Sign_extention_mux_32|out[29]~644_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~646_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[29]~644_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~646_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~647 .lut_mask = 16'hE5E0;
defparam \my_processor|Sign_extention_mux_32|out[29]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N13
dffeas \my_regfile|registers[25][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \my_regfile|registers[17][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~641 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~641_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout ) # ((\my_regfile|registers[25][29]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[17][29]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[25][29]~q ),
	.datad(\my_regfile|registers[17][29]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~641 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[29]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N3
dffeas \my_regfile|registers[21][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \my_regfile|registers[29][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~642 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~642_combout  = (\my_processor|Sign_extention_mux_32|out[29]~641_combout  & (((\my_regfile|registers[29][29]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[29]~641_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[21][29]~q )))

	.dataa(\my_processor|Sign_extention_mux_32|out[29]~641_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[21][29]~q ),
	.datad(\my_regfile|registers[29][29]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~642 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[29]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~650 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~650_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~647_combout  & (\my_processor|Sign_extention_mux_32|out[29]~649_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[29]~647_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~642_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[29]~647_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[29]~649_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[29]~647_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~642_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~650 .lut_mask = 16'hBCB0;
defparam \my_processor|Sign_extention_mux_32|out[29]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~661 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~661_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[29]~650_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[29]~660_combout ))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[29]~660_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~650_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~661 .lut_mask = 16'h3210;
defparam \my_processor|Sign_extention_mux_32|out[29]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[29]~662 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[29]~662_combout  = (\my_processor|Sign_extention_mux_32|out[29]~661_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~661_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[29]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[29]~662 .lut_mask = 16'hFFC0;
defparam \my_processor|Sign_extention_mux_32|out[29]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[29]~196 (
// Equation(s):
// \my_processor|dmem_mux_32|out[29]~196_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & (((\my_regfile|Mux2~20_combout ) # (\my_processor|Sign_extention_mux_32|out[29]~662_combout )) # (!\my_regfile|data_readRegA~3_combout ))) # 
// (!\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_processor|Sign_extention_mux_32|out[29]~662_combout  & ((\my_regfile|Mux2~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_regfile|Mux2~20_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~662_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[29]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[29]~196 .lut_mask = 16'hFDD0;
defparam \my_processor|dmem_mux_32|out[29]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~68 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|Alu|ShiftLeft0~22_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (((\my_processor|Alu|ShiftLeft0~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|Alu|ShiftLeft0~33_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|Alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~68 .lut_mask = 16'h5C0C;
defparam \my_processor|Alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~71 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~51_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~70_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~70_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~71 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~72 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|Alu|ShiftLeft0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftLeft0~71_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|Alu|ShiftLeft0~68_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~72 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[25]~170 (
// Equation(s):
// \my_processor|dmem_mux_32|out[25]~170_combout  = (\my_processor|Control|ALUop [0] & (!\my_processor|Control|Rwd$latch~combout  & (\my_processor|Control|ALUop [1] & !\my_processor|Control|ALUop [2])))

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[25]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[25]~170 .lut_mask = 16'h0020;
defparam \my_processor|dmem_mux_32|out[25]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N15
dffeas \my_regfile|registers[6][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \my_regfile|registers[7][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N29
dffeas \my_regfile|registers[4][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N3
dffeas \my_regfile|registers[5][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~607 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~607_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][27]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][27]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[4][27]~q ),
	.datac(\my_regfile|registers[5][27]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~607 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[27]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~608 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~608_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~607_combout  & ((\my_regfile|registers[7][27]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[27]~607_combout  & (\my_regfile|registers[6][27]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[27]~607_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[6][27]~q ),
	.datac(\my_regfile|registers[7][27]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[27]~607_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~608 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[27]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N27
dffeas \my_regfile|registers[13][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N23
dffeas \my_regfile|registers[12][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~614 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~614_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[13][27]~q ) # ((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (((\my_regfile|registers[12][27]~q  & !\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[13][27]~q ),
	.datac(\my_regfile|registers[12][27]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~614 .lut_mask = 16'hAAD8;
defparam \my_processor|Sign_extention_mux_32|out[27]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N29
dffeas \my_regfile|registers[14][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \my_regfile|registers[15][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~615 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~615_combout  = (\my_processor|Sign_extention_mux_32|out[27]~614_combout  & (((\my_regfile|registers[15][27]~q ) # (!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[27]~614_combout  & (\my_regfile|registers[14][27]~q  & ((\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[27]~614_combout ),
	.datab(\my_regfile|registers[14][27]~q ),
	.datac(\my_regfile|registers[15][27]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~615 .lut_mask = 16'hE4AA;
defparam \my_processor|Sign_extention_mux_32|out[27]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \my_regfile|registers[11][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \my_regfile|registers[9][27]~feeder (
// Equation(s):
// \my_regfile|registers[9][27]~feeder_combout  = \my_processor|dmem_mux_32|out[27]~188_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[9][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[9][27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[9][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N27
dffeas \my_regfile|registers[9][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \my_regfile|registers[8][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N21
dffeas \my_regfile|registers[10][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~609 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~609_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][27]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][27]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][27]~q ),
	.datac(\my_regfile|registers[10][27]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~609 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[27]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~610 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~610_combout  = (\my_processor|Sign_extention_mux_32|out[27]~609_combout  & ((\my_regfile|registers[11][27]~q ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[27]~609_combout  & (((\my_regfile|registers[9][27]~q  & \my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_regfile|registers[11][27]~q ),
	.datab(\my_regfile|registers[9][27]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[27]~609_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~610 .lut_mask = 16'hACF0;
defparam \my_processor|Sign_extention_mux_32|out[27]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N9
dffeas \my_regfile|registers[2][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N9
dffeas \my_regfile|registers[1][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N7
dffeas \my_regfile|registers[3][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~611 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~611_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][27]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][27]~q ))))

	.dataa(\my_regfile|registers[1][27]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[3][27]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~611 .lut_mask = 16'hC088;
defparam \my_processor|Sign_extention_mux_32|out[27]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~612 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~612_combout  = (\my_processor|Sign_extention_mux_32|out[27]~611_combout ) # ((\my_regfile|registers[2][27]~q  & (\my_processor|ctrl_readRegB[1]~3_combout  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|registers[2][27]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[27]~611_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~612 .lut_mask = 16'hF0F8;
defparam \my_processor|Sign_extention_mux_32|out[27]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~613 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~613_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[3]~0_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_processor|Sign_extention_mux_32|out[27]~610_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~612_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[27]~610_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[27]~612_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~613 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[27]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~616 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~616_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~613_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~615_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[27]~613_combout  & (\my_processor|Sign_extention_mux_32|out[27]~608_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[27]~613_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[27]~608_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[27]~615_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[27]~613_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~616 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[27]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N31
dffeas \my_regfile|registers[29][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N11
dffeas \my_regfile|registers[25][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N25
dffeas \my_regfile|registers[17][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~597 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~597_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[3]~0_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[25][27]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[17][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[25][27]~q ),
	.datad(\my_regfile|registers[17][27]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~597 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[27]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~598 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~598_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~597_combout  & (\my_regfile|registers[29][27]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[27]~597_combout  & ((\my_regfile|registers[21][27]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[27]~597_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[29][27]~q ),
	.datac(\my_regfile|registers[21][27]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[27]~597_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~598 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[27]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N27
dffeas \my_regfile|registers[16][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N27
dffeas \my_regfile|registers[20][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~601 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~601_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[20][27]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[16][27]~q ))))

	.dataa(\my_regfile|registers[16][27]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[20][27]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~601 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[27]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N17
dffeas \my_regfile|registers[24][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N21
dffeas \my_regfile|registers[28][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~602 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~602_combout  = (\my_processor|Sign_extention_mux_32|out[27]~601_combout  & (((\my_regfile|registers[28][27]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[27]~601_combout  & (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[24][27]~q )))

	.dataa(\my_processor|Sign_extention_mux_32|out[27]~601_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][27]~q ),
	.datad(\my_regfile|registers[28][27]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~602 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[27]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N15
dffeas \my_regfile|registers[30][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \my_regfile|registers[26][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N29
dffeas \my_regfile|registers[18][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N25
dffeas \my_regfile|registers[22][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~599 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~599_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][27]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][27]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[18][27]~q ),
	.datac(\my_regfile|registers[22][27]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~599 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[27]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~600 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~600_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~599_combout  & (\my_regfile|registers[30][27]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[27]~599_combout  & ((\my_regfile|registers[26][27]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[27]~599_combout ))))

	.dataa(\my_regfile|registers[30][27]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[26][27]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[27]~599_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~600 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[27]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~603 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~603_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[27]~600_combout ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|Sign_extention_mux_32|out[27]~602_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[27]~602_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[27]~600_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~603 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[27]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N1
dffeas \my_regfile|registers[31][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N13
dffeas \my_regfile|registers[23][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \my_regfile|registers[19][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N11
dffeas \my_regfile|registers[27][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~604 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~604_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][27]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][27]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][27]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][27]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~604 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[27]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~605 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~605_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~604_combout  & (\my_regfile|registers[31][27]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[27]~604_combout  & ((\my_regfile|registers[23][27]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[27]~604_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[31][27]~q ),
	.datac(\my_regfile|registers[23][27]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[27]~604_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~605 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[27]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~606 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~606_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~603_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~605_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[27]~603_combout  & (\my_processor|Sign_extention_mux_32|out[27]~598_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[27]~603_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[27]~598_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[27]~603_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[27]~605_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~606 .lut_mask = 16'hF858;
defparam \my_processor|Sign_extention_mux_32|out[27]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~617 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~617_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~606_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[27]~616_combout ))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[27]~616_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[27]~606_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~617 .lut_mask = 16'h5410;
defparam \my_processor|Sign_extention_mux_32|out[27]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[27]~618 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[27]~618_combout  = (\my_processor|Sign_extention_mux_32|out[27]~617_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(gnd),
	.datab(\my_processor|Sign_extention_mux_32|out[27]~617_combout ),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[27]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[27]~618 .lut_mask = 16'hFCCC;
defparam \my_processor|Sign_extention_mux_32|out[27]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \my_regfile|Mux4~10 (
// Equation(s):
// \my_regfile|Mux4~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][27]~q )))))

	.dataa(\my_regfile|registers[5][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \my_regfile|Mux4~11 (
// Equation(s):
// \my_regfile|Mux4~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux4~10_combout  & (\my_regfile|registers[7][27]~q )) # (!\my_regfile|Mux4~10_combout  & ((\my_regfile|registers[6][27]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux4~10_combout ))))

	.dataa(\my_regfile|registers[7][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[6][27]~q ),
	.datad(\my_regfile|Mux4~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~11 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \my_regfile|Mux4~17 (
// Equation(s):
// \my_regfile|Mux4~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][27]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][27]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[13][27]~q ),
	.datac(\my_regfile|registers[12][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~17 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \my_regfile|Mux4~18 (
// Equation(s):
// \my_regfile|Mux4~18_combout  = (\my_regfile|Mux4~17_combout  & (((\my_regfile|registers[15][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18]))) # (!\my_regfile|Mux4~17_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\my_regfile|registers[14][27]~q )))

	.dataa(\my_regfile|Mux4~17_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][27]~q ),
	.datad(\my_regfile|registers[15][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~18 .lut_mask = 16'hEA62;
defparam \my_regfile|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \my_regfile|Mux4~12 (
// Equation(s):
// \my_regfile|Mux4~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][27]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][27]~q ),
	.datac(\my_regfile|registers[8][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \my_regfile|Mux4~13 (
// Equation(s):
// \my_regfile|Mux4~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux4~12_combout  & ((\my_regfile|registers[11][27]~q ))) # (!\my_regfile|Mux4~12_combout  & (\my_regfile|registers[9][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux4~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][27]~q ),
	.datac(\my_regfile|registers[11][27]~q ),
	.datad(\my_regfile|Mux4~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux4~14 (
// Equation(s):
// \my_regfile|Mux4~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][27]~q )))))

	.dataa(\my_regfile|registers[3][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
cycloneive_lcell_comb \my_regfile|Mux4~15 (
// Equation(s):
// \my_regfile|Mux4~15_combout  = (\my_regfile|Mux4~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][27]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][27]~q ),
	.datad(\my_regfile|Mux4~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \my_regfile|Mux4~16 (
// Equation(s):
// \my_regfile|Mux4~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|Mux4~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux4~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux4~13_combout ),
	.datad(\my_regfile|Mux4~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \my_regfile|Mux4~19 (
// Equation(s):
// \my_regfile|Mux4~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux4~16_combout  & ((\my_regfile|Mux4~18_combout ))) # (!\my_regfile|Mux4~16_combout  & (\my_regfile|Mux4~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux4~16_combout ))))

	.dataa(\my_regfile|Mux4~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux4~18_combout ),
	.datad(\my_regfile|Mux4~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~30 (
// Equation(s):
// \my_regfile|data_readRegA[27]~30_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux4~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux4~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux4~9_combout ),
	.datad(\my_regfile|Mux4~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~30 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[27]~183 (
// Equation(s):
// \my_processor|dmem_mux_32|out[27]~183_combout  = (\my_processor|dmem_mux_32|out[25]~170_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~618_combout ) # (\my_regfile|data_readRegA[27]~30_combout )))

	.dataa(\my_processor|dmem_mux_32|out[25]~170_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[27]~618_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[27]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[27]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[27]~183 .lut_mask = 16'hAA88;
defparam \my_processor|dmem_mux_32|out[27]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \my_processor|Alu|Add0~116 (
// Equation(s):
// \my_processor|Alu|Add0~116_combout  = (\my_processor|Sign_extention_mux_32|out[27]~618_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[27]~618_combout  & ((\my_processor|Alu|Add0~3_combout )))

	.dataa(gnd),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(\my_processor|Alu|Add0~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[27]~618_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~116 .lut_mask = 16'hCCF0;
defparam \my_processor|Alu|Add0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~115 (
// Equation(s):
// \my_processor|Alu|Add0~115_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux4~20_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~115 .lut_mask = 16'h9909;
defparam \my_processor|Alu|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \my_processor|Alu|Add0~113 (
// Equation(s):
// \my_processor|Alu|Add0~113_combout  = (\my_processor|Alu|Add0~111_combout  & ((\my_processor|Alu|Add0~112_combout  & (\my_processor|Alu|Add0~110  & VCC)) # (!\my_processor|Alu|Add0~112_combout  & (!\my_processor|Alu|Add0~110 )))) # 
// (!\my_processor|Alu|Add0~111_combout  & ((\my_processor|Alu|Add0~112_combout  & (!\my_processor|Alu|Add0~110 )) # (!\my_processor|Alu|Add0~112_combout  & ((\my_processor|Alu|Add0~110 ) # (GND)))))
// \my_processor|Alu|Add0~114  = CARRY((\my_processor|Alu|Add0~111_combout  & (!\my_processor|Alu|Add0~112_combout  & !\my_processor|Alu|Add0~110 )) # (!\my_processor|Alu|Add0~111_combout  & ((!\my_processor|Alu|Add0~110 ) # 
// (!\my_processor|Alu|Add0~112_combout ))))

	.dataa(\my_processor|Alu|Add0~111_combout ),
	.datab(\my_processor|Alu|Add0~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~110 ),
	.combout(\my_processor|Alu|Add0~113_combout ),
	.cout(\my_processor|Alu|Add0~114 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~113 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \my_processor|Alu|Add0~117 (
// Equation(s):
// \my_processor|Alu|Add0~117_combout  = ((\my_processor|Alu|Add0~116_combout  $ (\my_processor|Alu|Add0~115_combout  $ (!\my_processor|Alu|Add0~114 )))) # (GND)
// \my_processor|Alu|Add0~118  = CARRY((\my_processor|Alu|Add0~116_combout  & ((\my_processor|Alu|Add0~115_combout ) # (!\my_processor|Alu|Add0~114 ))) # (!\my_processor|Alu|Add0~116_combout  & (\my_processor|Alu|Add0~115_combout  & 
// !\my_processor|Alu|Add0~114 )))

	.dataa(\my_processor|Alu|Add0~116_combout ),
	.datab(\my_processor|Alu|Add0~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~114 ),
	.combout(\my_processor|Alu|Add0~117_combout ),
	.cout(\my_processor|Alu|Add0~118 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~117 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[27]~207 (
// Equation(s):
// \my_processor|dmem_mux_32|out[27]~207_combout  = (\my_processor|Alu|Add0~117_combout  & (!\my_processor|Control|Rwd$latch~combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_processor|Alu|Add0~117_combout ),
	.datad(\my_processor|Control|Rwd$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[27]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[27]~207 .lut_mask = 16'h0090;
defparam \my_processor|dmem_mux_32|out[27]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA~29 (
// Equation(s):
// \my_regfile|data_readRegA~29_combout  = (\my_regfile|data_readRegA~1_combout  & (\my_processor|Control|Rwe~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26] $ (!\my_imem|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\my_regfile|data_readRegA~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|Control|Rwe~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~29 .lut_mask = 16'h8200;
defparam \my_regfile|data_readRegA~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N25
dffeas \my_regfile|registers[6][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N27
dffeas \my_regfile|registers[5][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \my_regfile|registers[4][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux1~10 (
// Equation(s):
// \my_regfile|Mux1~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[5][30]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[4][30]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[5][30]~q ),
	.datac(\my_regfile|registers[4][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~10 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N31
dffeas \my_regfile|registers[7][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux1~11 (
// Equation(s):
// \my_regfile|Mux1~11_combout  = (\my_regfile|Mux1~10_combout  & (((\my_regfile|registers[7][30]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux1~10_combout  & (\my_regfile|registers[6][30]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[6][30]~q ),
	.datab(\my_regfile|Mux1~10_combout ),
	.datac(\my_regfile|registers[7][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~11 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N7
dffeas \my_regfile|registers[13][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N31
dffeas \my_regfile|registers[12][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \my_regfile|Mux1~17 (
// Equation(s):
// \my_regfile|Mux1~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][30]~q )))))

	.dataa(\my_regfile|registers[13][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[12][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N9
dffeas \my_regfile|registers[15][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N17
dffeas \my_regfile|registers[14][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \my_regfile|Mux1~18 (
// Equation(s):
// \my_regfile|Mux1~18_combout  = (\my_regfile|Mux1~17_combout  & ((\my_regfile|registers[15][30]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux1~17_combout  & (((\my_regfile|registers[14][30]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux1~17_combout ),
	.datab(\my_regfile|registers[15][30]~q ),
	.datac(\my_regfile|registers[14][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N23
dffeas \my_regfile|registers[2][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N27
dffeas \my_regfile|registers[3][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N25
dffeas \my_regfile|registers[1][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \my_regfile|Mux1~14 (
// Equation(s):
// \my_regfile|Mux1~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][30]~q ),
	.datac(\my_regfile|registers[1][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneive_lcell_comb \my_regfile|Mux1~15 (
// Equation(s):
// \my_regfile|Mux1~15_combout  = (\my_regfile|Mux1~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][30]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][30]~q ),
	.datad(\my_regfile|Mux1~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N25
dffeas \my_regfile|registers[9][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N15
dffeas \my_regfile|registers[11][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N11
dffeas \my_regfile|registers[10][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N25
dffeas \my_regfile|registers[8][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \my_regfile|Mux1~12 (
// Equation(s):
// \my_regfile|Mux1~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][30]~q ),
	.datac(\my_regfile|registers[8][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \my_regfile|Mux1~13 (
// Equation(s):
// \my_regfile|Mux1~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux1~12_combout  & ((\my_regfile|registers[11][30]~q ))) # (!\my_regfile|Mux1~12_combout  & (\my_regfile|registers[9][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux1~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][30]~q ),
	.datac(\my_regfile|registers[11][30]~q ),
	.datad(\my_regfile|Mux1~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \my_regfile|Mux1~16 (
// Equation(s):
// \my_regfile|Mux1~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [20] & ((\my_regfile|Mux1~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux1~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux1~15_combout ),
	.datad(\my_regfile|Mux1~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux1~19 (
// Equation(s):
// \my_regfile|Mux1~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux1~16_combout  & ((\my_regfile|Mux1~18_combout ))) # (!\my_regfile|Mux1~16_combout  & (\my_regfile|Mux1~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux1~16_combout ))))

	.dataa(\my_regfile|Mux1~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux1~18_combout ),
	.datad(\my_regfile|Mux1~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~16 (
// Equation(s):
// \my_regfile|data_readRegA[30]~16_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux1~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux1~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux1~9_combout ),
	.datac(\my_regfile|Mux1~19_combout ),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~16 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[30]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~132 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~132_combout  = (\my_processor|Alu|ShiftLeft0~18_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_regfile|data_readRegA[31]~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_regfile|data_readRegA[30]~16_combout )))) # (!\my_processor|Alu|ShiftLeft0~18_combout  & (((\my_regfile|data_readRegA[31]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~16_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~18_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_regfile|data_readRegA[31]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~132 .lut_mask = 16'hFB08;
defparam \my_processor|Alu|ShiftRight0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N21
dffeas \my_regfile|registers[31][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N31
dffeas \my_regfile|registers[27][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N19
dffeas \my_regfile|registers[19][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~670 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~670_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][30]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][30]~q ))))

	.dataa(\my_regfile|registers[19][30]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[23][30]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~670 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[30]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~671 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~671_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[30]~670_combout  & (\my_regfile|registers[31][30]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[30]~670_combout  & ((\my_regfile|registers[27][30]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[30]~670_combout ))))

	.dataa(\my_regfile|registers[31][30]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][30]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[30]~670_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~671 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[30]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N15
dffeas \my_regfile|registers[28][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \my_regfile|registers[20][30]~feeder (
// Equation(s):
// \my_regfile|registers[20][30]~feeder_combout  = \my_processor|dmem_mux_32|out[30]~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[20][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[20][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N13
dffeas \my_regfile|registers[20][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \my_regfile|registers[16][30]~feeder (
// Equation(s):
// \my_regfile|registers[16][30]~feeder_combout  = \my_processor|dmem_mux_32|out[30]~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[16][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[16][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[16][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N15
dffeas \my_regfile|registers[16][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[16][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \my_regfile|registers[24][30]~feeder (
// Equation(s):
// \my_regfile|registers[24][30]~feeder_combout  = \my_processor|dmem_mux_32|out[30]~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[24][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[24][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[24][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N31
dffeas \my_regfile|registers[24][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[24][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~667 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~667_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[24][30]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[16][30]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[16][30]~q ),
	.datab(\my_regfile|registers[24][30]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~667 .lut_mask = 16'hF0CA;
defparam \my_processor|Sign_extention_mux_32|out[30]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~668 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~668_combout  = (\my_processor|Sign_extention_mux_32|out[30]~667_combout  & ((\my_regfile|registers[28][30]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[30]~667_combout  & (((\my_regfile|registers[20][30]~q  & \my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[28][30]~q ),
	.datab(\my_regfile|registers[20][30]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[30]~667_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~668 .lut_mask = 16'hACF0;
defparam \my_processor|Sign_extention_mux_32|out[30]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \my_regfile|registers[22][30]~feeder (
// Equation(s):
// \my_regfile|registers[22][30]~feeder_combout  = \my_processor|dmem_mux_32|out[30]~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[22][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[22][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[22][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N15
dffeas \my_regfile|registers[22][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[22][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N25
dffeas \my_regfile|registers[30][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \my_regfile|registers[26][30]~feeder (
// Equation(s):
// \my_regfile|registers[26][30]~feeder_combout  = \my_processor|dmem_mux_32|out[30]~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[26][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[26][30]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[26][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N19
dffeas \my_regfile|registers[26][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[26][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N17
dffeas \my_regfile|registers[18][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~665 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~665_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[26][30]~q ) # ((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (((\my_regfile|registers[18][30]~q  & !\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[26][30]~q ),
	.datab(\my_regfile|registers[18][30]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~665 .lut_mask = 16'hF0AC;
defparam \my_processor|Sign_extention_mux_32|out[30]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~666 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~666_combout  = (\my_processor|Sign_extention_mux_32|out[30]~665_combout  & (((\my_regfile|registers[30][30]~q ) # (!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[30]~665_combout  & (\my_regfile|registers[22][30]~q  & ((\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[22][30]~q ),
	.datab(\my_regfile|registers[30][30]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[30]~665_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~666 .lut_mask = 16'hCAF0;
defparam \my_processor|Sign_extention_mux_32|out[30]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~669 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~669_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[30]~666_combout ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|Sign_extention_mux_32|out[30]~668_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[30]~668_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[30]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~669 .lut_mask = 16'hF4A4;
defparam \my_processor|Sign_extention_mux_32|out[30]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \my_regfile|registers[25][30]~feeder (
// Equation(s):
// \my_regfile|registers[25][30]~feeder_combout  = \my_processor|dmem_mux_32|out[30]~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[25][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[25][30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[25][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N23
dffeas \my_regfile|registers[25][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[25][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N3
dffeas \my_regfile|registers[29][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N29
dffeas \my_regfile|registers[17][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N3
dffeas \my_regfile|registers[21][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~663 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~663_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][30]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][30]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[17][30]~q ),
	.datac(\my_regfile|registers[21][30]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~663 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[30]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~664 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~664_combout  = (\my_processor|Sign_extention_mux_32|out[30]~663_combout  & (((\my_regfile|registers[29][30]~q ) # (!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[30]~663_combout  & (\my_regfile|registers[25][30]~q  & ((\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[25][30]~q ),
	.datab(\my_regfile|registers[29][30]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[30]~663_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~664 .lut_mask = 16'hCAF0;
defparam \my_processor|Sign_extention_mux_32|out[30]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~672 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~672_combout  = (\my_processor|Sign_extention_mux_32|out[30]~669_combout  & ((\my_processor|Sign_extention_mux_32|out[30]~671_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[30]~669_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout  & \my_processor|Sign_extention_mux_32|out[30]~664_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[30]~671_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[30]~669_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[30]~664_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~672 .lut_mask = 16'hBC8C;
defparam \my_processor|Sign_extention_mux_32|out[30]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~673 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~673_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|registers[10][30]~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[8][30]~q  & ((!\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[8][30]~q ),
	.datac(\my_regfile|registers[10][30]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~673 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[30]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~674 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~674_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[30]~673_combout  & (\my_regfile|registers[11][30]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[30]~673_combout  & ((\my_regfile|registers[9][30]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[30]~673_combout ))))

	.dataa(\my_regfile|registers[11][30]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[9][30]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[30]~673_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~674 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[30]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~675 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~675_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|ctrl_readRegB[0]~2_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[5][30]~q )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][30]~q ),
	.datad(\my_regfile|registers[4][30]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~675 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[30]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~676 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~676_combout  = (\my_processor|Sign_extention_mux_32|out[30]~675_combout  & ((\my_regfile|registers[7][30]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[30]~675_combout  & (((\my_regfile|registers[6][30]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[30]~675_combout ),
	.datab(\my_regfile|registers[7][30]~q ),
	.datac(\my_regfile|registers[6][30]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~676 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[30]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~677 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~677_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][30]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][30]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][30]~q ),
	.datac(\my_regfile|registers[3][30]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~677 .lut_mask = 16'hA088;
defparam \my_processor|Sign_extention_mux_32|out[30]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~678 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~678_combout  = (\my_processor|Sign_extention_mux_32|out[30]~677_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][30]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[2][30]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[30]~677_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~678 .lut_mask = 16'hF0F8;
defparam \my_processor|Sign_extention_mux_32|out[30]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~679 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~679_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|Sign_extention_mux_32|out[30]~676_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[30]~678_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[30]~676_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[30]~678_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~679 .lut_mask = 16'hE5E0;
defparam \my_processor|Sign_extention_mux_32|out[30]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~680 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~680_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][30]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][30]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[12][30]~q ),
	.datac(\my_regfile|registers[13][30]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~680 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[30]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~681 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~681_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[30]~680_combout  & (\my_regfile|registers[15][30]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[30]~680_combout  & ((\my_regfile|registers[14][30]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[30]~680_combout ))))

	.dataa(\my_regfile|registers[15][30]~q ),
	.datab(\my_regfile|registers[14][30]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[30]~680_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~681 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[30]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~682 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~682_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[30]~679_combout  & ((\my_processor|Sign_extention_mux_32|out[30]~681_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[30]~679_combout  & (\my_processor|Sign_extention_mux_32|out[30]~674_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[30]~679_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[30]~674_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[30]~679_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[30]~681_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~682 .lut_mask = 16'hF858;
defparam \my_processor|Sign_extention_mux_32|out[30]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~683 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~683_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[30]~672_combout )) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[30]~682_combout )))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[30]~672_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[30]~682_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~683 .lut_mask = 16'h5140;
defparam \my_processor|Sign_extention_mux_32|out[30]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \my_processor|Alu|inner_result~8 (
// Equation(s):
// \my_processor|Alu|inner_result~8_combout  = (\my_processor|Sign_extention_mux_32|out[30]~683_combout ) # ((\my_regfile|data_readRegA[30]~16_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout 
// )))

	.dataa(\my_processor|Sign_extention_mux_32|out[30]~683_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_regfile|data_readRegA[30]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|inner_result~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|inner_result~8 .lut_mask = 16'hFFEA;
defparam \my_processor|Alu|inner_result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \my_processor|Alu|inner_result~9 (
// Equation(s):
// \my_processor|Alu|inner_result~9_combout  = (\my_regfile|data_readRegA[30]~16_combout  & ((\my_processor|Sign_extention_mux_32|out[30]~683_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout 
// ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[30]~683_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_regfile|data_readRegA[30]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|inner_result~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|inner_result~9 .lut_mask = 16'hEA00;
defparam \my_processor|Alu|inner_result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N17
dffeas \my_regfile|registers[14][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \my_regfile|registers[15][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N13
dffeas \my_regfile|registers[12][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N25
dffeas \my_regfile|registers[13][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~420 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~420_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][18]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][18]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[12][18]~q ),
	.datac(\my_regfile|registers[13][18]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~420 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[18]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~421 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~421_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~420_combout  & ((\my_regfile|registers[15][18]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[18]~420_combout  & (\my_regfile|registers[14][18]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[18]~420_combout ))))

	.dataa(\my_regfile|registers[14][18]~q ),
	.datab(\my_regfile|registers[15][18]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~420_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~421 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[18]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N15
dffeas \my_regfile|registers[11][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N25
dffeas \my_regfile|registers[9][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N17
dffeas \my_regfile|registers[8][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N19
dffeas \my_regfile|registers[10][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~413 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~413_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][18]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][18]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][18]~q ),
	.datac(\my_regfile|registers[10][18]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~413 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[18]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~414 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~414_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~413_combout  & (\my_regfile|registers[11][18]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[18]~413_combout  & ((\my_regfile|registers[9][18]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[18]~413_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][18]~q ),
	.datac(\my_regfile|registers[9][18]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~413_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~414 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[18]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N27
dffeas \my_regfile|registers[2][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \my_regfile|registers[1][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \my_regfile|registers[3][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~417 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~417_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][18]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][18]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[1][18]~q ),
	.datac(\my_regfile|registers[3][18]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~417 .lut_mask = 16'hE400;
defparam \my_processor|Sign_extention_mux_32|out[18]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~418 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~418_combout  = (\my_processor|Sign_extention_mux_32|out[18]~417_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][18]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[2][18]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~417_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~418 .lut_mask = 16'hFF08;
defparam \my_processor|Sign_extention_mux_32|out[18]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N21
dffeas \my_regfile|registers[7][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N25
dffeas \my_regfile|registers[6][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N31
dffeas \my_regfile|registers[4][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N11
dffeas \my_regfile|registers[5][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~415 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~415_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][18]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][18]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[4][18]~q ),
	.datac(\my_regfile|registers[5][18]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~415 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[18]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~416 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~416_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~415_combout  & (\my_regfile|registers[7][18]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[18]~415_combout  & ((\my_regfile|registers[6][18]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[18]~415_combout ))))

	.dataa(\my_regfile|registers[7][18]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][18]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~415_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~416 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[18]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~419 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~419_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout ) # ((\my_processor|Sign_extention_mux_32|out[18]~416_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[18]~418_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[18]~418_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~416_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~419 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[18]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~422 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~422_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~419_combout  & (\my_processor|Sign_extention_mux_32|out[18]~421_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[18]~419_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~414_combout ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[18]~419_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[18]~421_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[18]~414_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~419_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~422 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[18]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N13
dffeas \my_regfile|registers[19][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N27
dffeas \my_regfile|registers[23][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~410 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~410_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][18]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][18]~q ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[19][18]~q ),
	.datac(\my_regfile|registers[23][18]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~410 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[18]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N25
dffeas \my_regfile|registers[27][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N15
dffeas \my_regfile|registers[31][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~411 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~411_combout  = (\my_processor|Sign_extention_mux_32|out[18]~410_combout  & (((\my_regfile|registers[31][18]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[18]~410_combout  & (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[27][18]~q )))

	.dataa(\my_processor|Sign_extention_mux_32|out[18]~410_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][18]~q ),
	.datad(\my_regfile|registers[31][18]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~411 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[18]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N9
dffeas \my_regfile|registers[29][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N21
dffeas \my_regfile|registers[17][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \my_regfile|registers[21][18]~feeder (
// Equation(s):
// \my_regfile|registers[21][18]~feeder_combout  = \my_processor|dmem_mux_32|out[18]~132_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[21][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[21][18]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[21][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N31
dffeas \my_regfile|registers[21][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[21][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~403 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~403_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_regfile|registers[21][18]~q ) # (\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[17][18]~q  & ((!\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[17][18]~q ),
	.datab(\my_regfile|registers[21][18]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~403 .lut_mask = 16'hF0CA;
defparam \my_processor|Sign_extention_mux_32|out[18]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~404 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~404_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~403_combout  & (\my_regfile|registers[29][18]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[18]~403_combout  & ((\my_regfile|registers[25][18]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[18]~403_combout ))))

	.dataa(\my_regfile|registers[29][18]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[25][18]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~403_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~404 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[18]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N27
dffeas \my_regfile|registers[28][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N7
dffeas \my_regfile|registers[20][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \my_regfile|registers[16][18]~feeder (
// Equation(s):
// \my_regfile|registers[16][18]~feeder_combout  = \my_processor|dmem_mux_32|out[18]~132_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[16][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[16][18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[16][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N9
dffeas \my_regfile|registers[16][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[16][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N23
dffeas \my_regfile|registers[24][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~407 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~407_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[24][18]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[16][18]~q ))))

	.dataa(\my_regfile|registers[16][18]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[24][18]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~407 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[18]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~408 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~408_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~407_combout  & (\my_regfile|registers[28][18]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[18]~407_combout  & ((\my_regfile|registers[20][18]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[18]~407_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[28][18]~q ),
	.datac(\my_regfile|registers[20][18]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~407_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~408 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[18]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N9
dffeas \my_regfile|registers[30][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N7
dffeas \my_regfile|registers[22][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \my_regfile|registers[18][18]~feeder (
// Equation(s):
// \my_regfile|registers[18][18]~feeder_combout  = \my_processor|dmem_mux_32|out[18]~132_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[18][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[18][18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[18][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N1
dffeas \my_regfile|registers[18][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[18][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N29
dffeas \my_regfile|registers[26][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~405 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~405_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[26][18]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[18][18]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[18][18]~q ),
	.datac(\my_regfile|registers[26][18]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~405 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[18]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~406 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~406_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~405_combout  & (\my_regfile|registers[30][18]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[18]~405_combout  & ((\my_regfile|registers[22][18]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[18]~405_combout ))))

	.dataa(\my_regfile|registers[30][18]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[22][18]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~405_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~406 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[18]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~409 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~409_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[18]~406_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[18]~408_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[18]~408_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~406_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~409 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[18]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~412 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~412_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~409_combout  & (\my_processor|Sign_extention_mux_32|out[18]~411_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[18]~409_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~404_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[18]~409_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[18]~411_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[18]~404_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~409_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~412 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[18]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~423 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~423_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[18]~412_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[18]~422_combout ))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[18]~422_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~412_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~423 .lut_mask = 16'h5410;
defparam \my_processor|Sign_extention_mux_32|out[18]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[18]~424 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[18]~424_combout  = (\my_processor|Sign_extention_mux_32|out[18]~423_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~423_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[18]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[18]~424 .lut_mask = 16'hFFA0;
defparam \my_processor|Sign_extention_mux_32|out[18]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \my_processor|Alu|Add0~80 (
// Equation(s):
// \my_processor|Alu|Add0~80_combout  = (\my_processor|Sign_extention_mux_32|out[18]~424_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[18]~424_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[18]~424_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~80 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \my_processor|Alu|Add0~79 (
// Equation(s):
// \my_processor|Alu|Add0~79_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux13~20_combout  & (\my_processor|Control|ALUop [1] $ (!\my_processor|Control|ALUop [2])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [1] $ ((!\my_processor|Control|ALUop [2]))))

	.dataa(\my_processor|Control|ALUop [1]),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux13~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~79 .lut_mask = 16'h9909;
defparam \my_processor|Alu|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \my_processor|Alu|Add0~81 (
// Equation(s):
// \my_processor|Alu|Add0~81_combout  = (\my_processor|Alu|Add0~80_combout  & ((\my_processor|Alu|Add0~79_combout  & (\my_processor|Alu|Add0~78  & VCC)) # (!\my_processor|Alu|Add0~79_combout  & (!\my_processor|Alu|Add0~78 )))) # 
// (!\my_processor|Alu|Add0~80_combout  & ((\my_processor|Alu|Add0~79_combout  & (!\my_processor|Alu|Add0~78 )) # (!\my_processor|Alu|Add0~79_combout  & ((\my_processor|Alu|Add0~78 ) # (GND)))))
// \my_processor|Alu|Add0~82  = CARRY((\my_processor|Alu|Add0~80_combout  & (!\my_processor|Alu|Add0~79_combout  & !\my_processor|Alu|Add0~78 )) # (!\my_processor|Alu|Add0~80_combout  & ((!\my_processor|Alu|Add0~78 ) # (!\my_processor|Alu|Add0~79_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~80_combout ),
	.datab(\my_processor|Alu|Add0~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~78 ),
	.combout(\my_processor|Alu|Add0~81_combout ),
	.cout(\my_processor|Alu|Add0~82 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~81 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[18]~127 (
// Equation(s):
// \my_processor|dmem_mux_32|out[18]~127_combout  = (\my_processor|Control|ALUop [2] & (((\my_regfile|data_readRegA[31]~17_combout )))) # (!\my_processor|Control|ALUop [2] & (((\my_regfile|Mux13~20_combout )) # (!\my_regfile|data_readRegA~3_combout )))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_regfile|Mux13~20_combout ),
	.datad(\my_regfile|data_readRegA[31]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[18]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[18]~127 .lut_mask = 16'hFD31;
defparam \my_processor|dmem_mux_32|out[18]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~23 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~23_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[0]~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_regfile|data_readRegA[2]~6_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[0]~7_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|data_readRegA[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~23 .lut_mask = 16'h0D08;
defparam \my_processor|Alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~24 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~24_combout  = (\my_processor|Alu|ShiftRight0~90_combout  & ((\my_processor|Alu|ShiftLeft0~23_combout ) # ((\my_regfile|data_readRegA[1]~4_combout  & \my_processor|dmem_mux_32|out[1]~11_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~90_combout ),
	.datab(\my_regfile|data_readRegA[1]~4_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~24 .lut_mask = 16'hAA80;
defparam \my_processor|Alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~54 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~54_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[7]~8_combout ) # ((\my_regfile|data_readRegA[8]~15_combout  & \my_processor|Alu|ShiftLeft0~20_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (\my_regfile|data_readRegA[8]~15_combout  & ((\my_processor|Alu|ShiftLeft0~20_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_regfile|data_readRegA[8]~15_combout ),
	.datac(\my_regfile|data_readRegA[7]~8_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~54 .lut_mask = 16'hECA0;
defparam \my_processor|Alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~55 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~55_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux22~20_combout ) # (!\my_regfile|data_readRegA~3_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|Mux22~20_combout ),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~55 .lut_mask = 16'h3033;
defparam \my_processor|Alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~57 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~57_combout  = (\my_processor|Alu|ShiftLeft0~54_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|Alu|ShiftLeft0~55_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|Alu|ShiftLeft0~56_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~54_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|Alu|ShiftLeft0~55_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~57 .lut_mask = 16'hFBEA;
defparam \my_processor|Alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~36 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[3]~5_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_regfile|data_readRegA[4]~11_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[3]~5_combout ),
	.datad(\my_regfile|data_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~36 .lut_mask = 16'hE6C4;
defparam \my_processor|Alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~37 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~37_combout  = (\my_processor|Alu|ShiftLeft0~36_combout  & ((\my_regfile|data_readRegA[5]~10_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8])))) # (!\my_processor|Alu|ShiftLeft0~36_combout  & 
// (((\my_regfile|data_readRegA[6]~9_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\my_regfile|data_readRegA[5]~10_combout ),
	.datab(\my_regfile|data_readRegA[6]~9_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~36_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~37 .lut_mask = 16'hF0AC;
defparam \my_processor|Alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~58 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~37_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~57_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~57_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~58 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~137 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~137_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux20~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux20~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~137 .lut_mask = 16'h8808;
defparam \my_processor|Alu|ShiftLeft0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~74 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~74_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[13]~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[14]~12_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[13]~28_combout ),
	.datad(\my_regfile|data_readRegA[14]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~74 .lut_mask = 16'h3120;
defparam \my_processor|Alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~75 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~75_combout  = (\my_processor|Alu|ShiftLeft0~137_combout ) # ((\my_processor|Alu|ShiftLeft0~74_combout ) # ((\my_regfile|data_readRegA[12]~13_combout  & \my_processor|Alu|ShiftLeft0~20_combout )))

	.dataa(\my_regfile|data_readRegA[12]~13_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~137_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~75 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~92 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~75_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~91_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~91_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~92 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[18]~128 (
// Equation(s):
// \my_processor|dmem_mux_32|out[18]~128_combout  = (\my_processor|dmem_mux_32|out[23]~112_combout  & (((\my_processor|dmem_mux_32|out[23]~113_combout )))) # (!\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|dmem_mux_32|out[23]~113_combout  
// & (\my_processor|Alu|ShiftLeft0~58_combout )) # (!\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|Alu|ShiftLeft0~92_combout )))))

	.dataa(\my_processor|Alu|ShiftLeft0~58_combout ),
	.datab(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datac(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[18]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[18]~128 .lut_mask = 16'hE3E0;
defparam \my_processor|dmem_mux_32|out[18]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~23 (
// Equation(s):
// \my_regfile|data_readRegA[21]~23_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux10~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux10~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux10~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux10~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~23 .lut_mask = 16'hBF8F;
defparam \my_regfile|data_readRegA[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~83 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~83_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[21]~23_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[20]~22_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (\my_processor|Alu|ShiftLeft0~20_combout  & ((\my_regfile|data_readRegA[20]~22_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_regfile|data_readRegA[21]~23_combout ),
	.datad(\my_regfile|data_readRegA[20]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~83 .lut_mask = 16'hECA0;
defparam \my_processor|Alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~84 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~84_combout  = (\my_processor|Alu|ShiftRight0~141_combout ) # ((\my_processor|Alu|ShiftRight0~83_combout ) # ((\my_processor|dmem_mux_32|out[1]~11_combout  & \my_regfile|data_readRegA[19]~27_combout )))

	.dataa(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datab(\my_processor|Alu|ShiftRight0~141_combout ),
	.datac(\my_regfile|data_readRegA[19]~27_combout ),
	.datad(\my_processor|Alu|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~84 .lut_mask = 16'hFFEC;
defparam \my_processor|Alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~140 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~140_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux9~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux9~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~140 .lut_mask = 16'h1101;
defparam \my_processor|Alu|ShiftRight0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~80 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux8~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux8~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~80 .lut_mask = 16'h2202;
defparam \my_processor|Alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux6~10 (
// Equation(s):
// \my_regfile|Mux6~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][25]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][25]~q ),
	.datac(\my_regfile|registers[4][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux6~11 (
// Equation(s):
// \my_regfile|Mux6~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux6~10_combout  & ((\my_regfile|registers[7][25]~q ))) # (!\my_regfile|Mux6~10_combout  & (\my_regfile|registers[6][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux6~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[6][25]~q ),
	.datac(\my_regfile|registers[7][25]~q ),
	.datad(\my_regfile|Mux6~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux6~17 (
// Equation(s):
// \my_regfile|Mux6~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][25]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][25]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[13][25]~q ),
	.datac(\my_regfile|registers[12][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~17 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux6~18 (
// Equation(s):
// \my_regfile|Mux6~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux6~17_combout  & (\my_regfile|registers[15][25]~q )) # (!\my_regfile|Mux6~17_combout  & ((\my_regfile|registers[14][25]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux6~17_combout ))))

	.dataa(\my_regfile|registers[15][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][25]~q ),
	.datad(\my_regfile|Mux6~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux6~12 (
// Equation(s):
// \my_regfile|Mux6~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][25]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][25]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[10][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[8][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~12 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux6~13 (
// Equation(s):
// \my_regfile|Mux6~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux6~12_combout  & ((\my_regfile|registers[11][25]~q ))) # (!\my_regfile|Mux6~12_combout  & (\my_regfile|registers[9][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux6~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][25]~q ),
	.datac(\my_regfile|registers[11][25]~q ),
	.datad(\my_regfile|Mux6~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \my_regfile|Mux6~14 (
// Equation(s):
// \my_regfile|Mux6~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][25]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][25]~q ),
	.datac(\my_regfile|registers[1][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \my_regfile|Mux6~15 (
// Equation(s):
// \my_regfile|Mux6~15_combout  = (\my_regfile|Mux6~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][25]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][25]~q ),
	.datad(\my_regfile|Mux6~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \my_regfile|Mux6~16 (
// Equation(s):
// \my_regfile|Mux6~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|Mux6~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux6~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux6~13_combout ),
	.datad(\my_regfile|Mux6~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux6~19 (
// Equation(s):
// \my_regfile|Mux6~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux6~16_combout  & ((\my_regfile|Mux6~18_combout ))) # (!\my_regfile|Mux6~16_combout  & (\my_regfile|Mux6~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux6~16_combout ))))

	.dataa(\my_regfile|Mux6~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux6~18_combout ),
	.datad(\my_regfile|Mux6~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~19 (
// Equation(s):
// \my_regfile|data_readRegA[25]~19_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux6~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux6~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux6~9_combout ),
	.datac(\my_regfile|Mux6~19_combout ),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~19 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~81 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~81_combout  = (\my_processor|Alu|ShiftLeft0~20_combout  & ((\my_regfile|data_readRegA[24]~20_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[25]~19_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~20_combout  & (\my_processor|Alu|ShiftRight0~41_combout  & (\my_regfile|data_readRegA[25]~19_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datab(\my_processor|Alu|ShiftRight0~41_combout ),
	.datac(\my_regfile|data_readRegA[25]~19_combout ),
	.datad(\my_regfile|data_readRegA[24]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~81 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~82 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~82_combout  = (\my_processor|Alu|ShiftRight0~140_combout ) # ((\my_processor|Alu|ShiftRight0~80_combout ) # (\my_processor|Alu|ShiftRight0~81_combout ))

	.dataa(\my_processor|Alu|ShiftRight0~140_combout ),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~80_combout ),
	.datad(\my_processor|Alu|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~82 .lut_mask = 16'hFFFA;
defparam \my_processor|Alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~85 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~82_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~84_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftRight0~84_combout ),
	.datad(\my_processor|Alu|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~85 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~76 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~21_combout  & (\my_regfile|data_readRegA[30]~16_combout )) # (!\my_processor|Alu|ShiftLeft0~21_combout  & 
// ((\my_regfile|data_readRegA[31]~17_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datac(\my_regfile|data_readRegA[30]~16_combout ),
	.datad(\my_regfile|data_readRegA[31]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~76 .lut_mask = 16'hA280;
defparam \my_processor|Alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~139 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~139_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux2~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|Mux2~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~139 .lut_mask = 16'hC040;
defparam \my_processor|Alu|ShiftRight0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \my_regfile|registers[19][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N23
dffeas \my_regfile|registers[23][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~626 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~626_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][28]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][28]~q ))))

	.dataa(\my_regfile|registers[19][28]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[23][28]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~626 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[28]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N9
dffeas \my_regfile|registers[27][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \my_regfile|registers[31][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~627 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~627_combout  = (\my_processor|Sign_extention_mux_32|out[28]~626_combout  & (((\my_regfile|registers[31][28]~q )) # (!\my_processor|ctrl_readRegB[3]~0_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[28]~626_combout  & (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[27][28]~q )))

	.dataa(\my_processor|Sign_extention_mux_32|out[28]~626_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][28]~q ),
	.datad(\my_regfile|registers[31][28]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~627 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[28]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N7
dffeas \my_regfile|registers[28][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N17
dffeas \my_regfile|registers[16][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N3
dffeas \my_regfile|registers[24][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~623 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~623_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[24][28]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[16][28]~q ))))

	.dataa(\my_regfile|registers[16][28]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[24][28]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~623 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[28]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N31
dffeas \my_regfile|registers[20][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~624 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~624_combout  = (\my_processor|Sign_extention_mux_32|out[28]~623_combout  & ((\my_regfile|registers[28][28]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[28]~623_combout  & (((\my_regfile|registers[20][28]~q  & \my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[28][28]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[28]~623_combout ),
	.datac(\my_regfile|registers[20][28]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~624 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[28]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N29
dffeas \my_regfile|registers[18][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N31
dffeas \my_regfile|registers[26][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~621 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~621_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[26][28]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[18][28]~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[18][28]~q ),
	.datac(\my_regfile|registers[26][28]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~621 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[28]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \my_regfile|registers[30][28]~feeder (
// Equation(s):
// \my_regfile|registers[30][28]~feeder_combout  = \my_processor|dmem_mux_32|out[28]~195_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[30][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[30][28]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[30][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N29
dffeas \my_regfile|registers[30][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[30][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N25
dffeas \my_regfile|registers[22][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~622 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~622_combout  = (\my_processor|Sign_extention_mux_32|out[28]~621_combout  & ((\my_regfile|registers[30][28]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[28]~621_combout  & (((\my_regfile|registers[22][28]~q  & \my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[28]~621_combout ),
	.datab(\my_regfile|registers[30][28]~q ),
	.datac(\my_regfile|registers[22][28]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~622 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[28]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~625 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~625_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[28]~622_combout ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|Sign_extention_mux_32|out[28]~624_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[28]~624_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~622_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~625 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[28]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N21
dffeas \my_regfile|registers[29][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \my_regfile|registers[25][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N1
dffeas \my_regfile|registers[17][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N9
dffeas \my_regfile|registers[21][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~619 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~619_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][28]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][28]~q ))))

	.dataa(\my_regfile|registers[17][28]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[21][28]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~619 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[28]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~620 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~620_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[28]~619_combout  & (\my_regfile|registers[29][28]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[28]~619_combout  & ((\my_regfile|registers[25][28]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[28]~619_combout ))))

	.dataa(\my_regfile|registers[29][28]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[25][28]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~619_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~620 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[28]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~628 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~628_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[28]~625_combout  & (\my_processor|Sign_extention_mux_32|out[28]~627_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[28]~625_combout  & ((\my_processor|Sign_extention_mux_32|out[28]~620_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[28]~625_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[28]~627_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[28]~625_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~620_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~628 .lut_mask = 16'hDAD0;
defparam \my_processor|Sign_extention_mux_32|out[28]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \my_regfile|registers[6][28]~feeder (
// Equation(s):
// \my_regfile|registers[6][28]~feeder_combout  = \my_processor|dmem_mux_32|out[28]~195_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[6][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[6][28]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[6][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N1
dffeas \my_regfile|registers[6][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \my_regfile|registers[7][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \my_regfile|registers[5][28]~feeder (
// Equation(s):
// \my_regfile|registers[5][28]~feeder_combout  = \my_processor|dmem_mux_32|out[28]~195_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[5][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[5][28]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[5][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N15
dffeas \my_regfile|registers[5][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \my_regfile|registers[4][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~631 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~631_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[5][28]~q )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][28]~q )))))

	.dataa(\my_regfile|registers[5][28]~q ),
	.datab(\my_regfile|registers[4][28]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~631 .lut_mask = 16'hFA0C;
defparam \my_processor|Sign_extention_mux_32|out[28]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~632 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~632_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[28]~631_combout  & ((\my_regfile|registers[7][28]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[28]~631_combout  & (\my_regfile|registers[6][28]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[28]~631_combout ))))

	.dataa(\my_regfile|registers[6][28]~q ),
	.datab(\my_regfile|registers[7][28]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~631_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~632 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[28]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N21
dffeas \my_regfile|registers[2][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
cycloneive_lcell_comb \my_regfile|registers[3][28]~feeder (
// Equation(s):
// \my_regfile|registers[3][28]~feeder_combout  = \my_processor|dmem_mux_32|out[28]~195_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[3][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[3][28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[3][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N29
dffeas \my_regfile|registers[3][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N13
dffeas \my_regfile|registers[1][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~633 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~633_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][28]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[1][28]~q )))))

	.dataa(\my_regfile|registers[3][28]~q ),
	.datab(\my_regfile|registers[1][28]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~633 .lut_mask = 16'hAC00;
defparam \my_processor|Sign_extention_mux_32|out[28]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~634 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~634_combout  = (\my_processor|Sign_extention_mux_32|out[28]~633_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][28]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[2][28]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[28]~633_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~634 .lut_mask = 16'hF0F8;
defparam \my_processor|Sign_extention_mux_32|out[28]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~635 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~635_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[28]~632_combout ) # ((\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & (((!\my_processor|ctrl_readRegB[3]~0_combout  & \my_processor|Sign_extention_mux_32|out[28]~634_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[28]~632_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~634_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~635 .lut_mask = 16'hADA8;
defparam \my_processor|Sign_extention_mux_32|out[28]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N29
dffeas \my_regfile|registers[8][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N15
dffeas \my_regfile|registers[10][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~629 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~629_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][28]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][28]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][28]~q ),
	.datac(\my_regfile|registers[10][28]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~629 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[28]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N23
dffeas \my_regfile|registers[11][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~630 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~630_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[28]~629_combout  & ((\my_regfile|registers[11][28]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[28]~629_combout  & (\my_regfile|registers[9][28]~q )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[28]~629_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[28]~629_combout ),
	.datac(\my_regfile|registers[9][28]~q ),
	.datad(\my_regfile|registers[11][28]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~630 .lut_mask = 16'hEC64;
defparam \my_processor|Sign_extention_mux_32|out[28]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N13
dffeas \my_regfile|registers[14][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \my_regfile|registers[15][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N11
dffeas \my_regfile|registers[12][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \my_regfile|registers[13][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~636 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~636_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][28]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][28]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[12][28]~q ),
	.datac(\my_regfile|registers[13][28]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~636 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[28]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~637 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~637_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[28]~636_combout  & ((\my_regfile|registers[15][28]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[28]~636_combout  & (\my_regfile|registers[14][28]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[28]~636_combout ))))

	.dataa(\my_regfile|registers[14][28]~q ),
	.datab(\my_regfile|registers[15][28]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~636_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~637 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[28]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~638 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~638_combout  = (\my_processor|Sign_extention_mux_32|out[28]~635_combout  & (((\my_processor|Sign_extention_mux_32|out[28]~637_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[28]~635_combout  & (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[28]~630_combout )))

	.dataa(\my_processor|Sign_extention_mux_32|out[28]~635_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[28]~630_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~637_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~638 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[28]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~639 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~639_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[28]~628_combout )) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[28]~638_combout )))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[28]~628_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~638_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~639 .lut_mask = 16'h5140;
defparam \my_processor|Sign_extention_mux_32|out[28]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[28]~640 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[28]~640_combout  = (\my_processor|Sign_extention_mux_32|out[28]~639_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~639_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[28]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[28]~640 .lut_mask = 16'hFFA0;
defparam \my_processor|Sign_extention_mux_32|out[28]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[28]~193 (
// Equation(s):
// \my_processor|dmem_mux_32|out[28]~193_combout  = (\my_processor|dmem_mux_32|out[1]~16_combout  & (\my_processor|dmem_mux_32|out[1]~17_combout )) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[1]~17_combout  & 
// ((\my_regfile|data_readRegA[28]~18_combout ) # (\my_processor|Sign_extention_mux_32|out[28]~640_combout ))) # (!\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_regfile|data_readRegA[28]~18_combout  & 
// \my_processor|Sign_extention_mux_32|out[28]~640_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datac(\my_regfile|data_readRegA[28]~18_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~640_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[28]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[28]~193 .lut_mask = 16'hDCC8;
defparam \my_processor|dmem_mux_32|out[28]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~67 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|Alu|ShiftLeft0~30_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftLeft0~135_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|Alu|ShiftLeft0~30_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~135_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~67 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~147 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~147_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftRight0~44_combout )))))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|Alu|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~147 .lut_mask = 16'hABA8;
defparam \my_processor|Alu|ShiftRight0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~113 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~113_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux6~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux5~20_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux6~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~113 .lut_mask = 16'hEF2F;
defparam \my_processor|Alu|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~118 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~118_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[27]~30_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~18_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[28]~18_combout ),
	.datad(\my_regfile|data_readRegA[27]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~118 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~134 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~134_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux9~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux9~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~134 .lut_mask = 16'h4404;
defparam \my_processor|Alu|ShiftRight0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~108 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~108_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[23]~24_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[24]~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[23]~24_combout ),
	.datad(\my_regfile|data_readRegA[24]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~108 .lut_mask = 16'h3120;
defparam \my_processor|Alu|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~109 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~109_combout  = (\my_processor|Alu|ShiftRight0~134_combout ) # ((\my_processor|Alu|ShiftLeft0~108_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[21]~23_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_regfile|data_readRegA[21]~23_combout ),
	.datac(\my_processor|Alu|ShiftRight0~134_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~108_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~109 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[28]~189 (
// Equation(s):
// \my_processor|dmem_mux_32|out[28]~189_combout  = (\my_processor|dmem_mux_32|out[2]~28_combout  & (!\my_processor|Alu|ShiftRight0~90_combout )) # (!\my_processor|dmem_mux_32|out[2]~28_combout  & ((\my_processor|Alu|ShiftRight0~90_combout  & 
// (\my_processor|Alu|ShiftLeft0~118_combout )) # (!\my_processor|Alu|ShiftRight0~90_combout  & ((\my_processor|Alu|ShiftLeft0~109_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[2]~28_combout ),
	.datab(\my_processor|Alu|ShiftRight0~90_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~118_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[28]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[28]~189 .lut_mask = 16'h7362;
defparam \my_processor|dmem_mux_32|out[28]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[28]~190 (
// Equation(s):
// \my_processor|dmem_mux_32|out[28]~190_combout  = (\my_processor|dmem_mux_32|out[2]~28_combout  & ((\my_processor|dmem_mux_32|out[28]~189_combout  & ((\my_processor|Alu|ShiftLeft0~98_combout ))) # (!\my_processor|dmem_mux_32|out[28]~189_combout  & 
// (\my_processor|Alu|ShiftLeft0~113_combout )))) # (!\my_processor|dmem_mux_32|out[2]~28_combout  & (((\my_processor|dmem_mux_32|out[28]~189_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~28_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~113_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~98_combout ),
	.datad(\my_processor|dmem_mux_32|out[28]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[28]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[28]~190 .lut_mask = 16'hF588;
defparam \my_processor|dmem_mux_32|out[28]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[28]~191 (
// Equation(s):
// \my_processor|dmem_mux_32|out[28]~191_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|Control|ALUop [0])) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|Control|ALUop [0] & 
// (\my_processor|Alu|ShiftRight0~147_combout )) # (!\my_processor|Control|ALUop [0] & ((\my_processor|dmem_mux_32|out[28]~190_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|Control|ALUop [0]),
	.datac(\my_processor|Alu|ShiftRight0~147_combout ),
	.datad(\my_processor|dmem_mux_32|out[28]~190_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[28]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[28]~191 .lut_mask = 16'hD9C8;
defparam \my_processor|dmem_mux_32|out[28]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[28]~192 (
// Equation(s):
// \my_processor|dmem_mux_32|out[28]~192_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|dmem_mux_32|out[28]~191_combout  & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|dmem_mux_32|out[28]~191_combout  & 
// ((\my_processor|Alu|ShiftLeft0~67_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|dmem_mux_32|out[28]~191_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~67_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|dmem_mux_32|out[28]~191_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[28]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[28]~192 .lut_mask = 16'hAFC0;
defparam \my_processor|dmem_mux_32|out[28]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~119 (
// Equation(s):
// \my_processor|Alu|Add0~119_combout  = (\my_regfile|data_readRegA[28]~18_combout  & (\my_processor|Control|ALUop [1] $ (!\my_processor|Control|ALUop [2])))

	.dataa(\my_regfile|data_readRegA[28]~18_combout ),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(gnd),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~119 .lut_mask = 16'h8822;
defparam \my_processor|Alu|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneive_lcell_comb \my_processor|Alu|Add0~120 (
// Equation(s):
// \my_processor|Alu|Add0~120_combout  = (\my_processor|Sign_extention_mux_32|out[28]~640_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[28]~640_combout  & ((\my_processor|Alu|Add0~3_combout )))

	.dataa(\my_processor|Alu|Add0~2_combout ),
	.datab(gnd),
	.datac(\my_processor|Alu|Add0~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[28]~640_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~120 .lut_mask = 16'hAAF0;
defparam \my_processor|Alu|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \my_processor|Alu|Add0~121 (
// Equation(s):
// \my_processor|Alu|Add0~121_combout  = (\my_processor|Alu|Add0~119_combout  & ((\my_processor|Alu|Add0~120_combout  & (\my_processor|Alu|Add0~118  & VCC)) # (!\my_processor|Alu|Add0~120_combout  & (!\my_processor|Alu|Add0~118 )))) # 
// (!\my_processor|Alu|Add0~119_combout  & ((\my_processor|Alu|Add0~120_combout  & (!\my_processor|Alu|Add0~118 )) # (!\my_processor|Alu|Add0~120_combout  & ((\my_processor|Alu|Add0~118 ) # (GND)))))
// \my_processor|Alu|Add0~122  = CARRY((\my_processor|Alu|Add0~119_combout  & (!\my_processor|Alu|Add0~120_combout  & !\my_processor|Alu|Add0~118 )) # (!\my_processor|Alu|Add0~119_combout  & ((!\my_processor|Alu|Add0~118 ) # 
// (!\my_processor|Alu|Add0~120_combout ))))

	.dataa(\my_processor|Alu|Add0~119_combout ),
	.datab(\my_processor|Alu|Add0~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~118 ),
	.combout(\my_processor|Alu|Add0~121_combout ),
	.cout(\my_processor|Alu|Add0~122 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~121 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[28]~194 (
// Equation(s):
// \my_processor|dmem_mux_32|out[28]~194_combout  = (\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[28]~193_combout  & ((\my_processor|Alu|Add0~121_combout ))) # (!\my_processor|dmem_mux_32|out[28]~193_combout  & 
// (\my_processor|dmem_mux_32|out[28]~192_combout )))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & (\my_processor|dmem_mux_32|out[28]~193_combout ))

	.dataa(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datab(\my_processor|dmem_mux_32|out[28]~193_combout ),
	.datac(\my_processor|dmem_mux_32|out[28]~192_combout ),
	.datad(\my_processor|Alu|Add0~121_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[28]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[28]~194 .lut_mask = 16'hEC64;
defparam \my_processor|dmem_mux_32|out[28]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[28]~195 (
// Equation(s):
// \my_processor|dmem_mux_32|out[28]~195_combout  = (!\my_processor|Control|Rwd$latch~combout  & \my_processor|dmem_mux_32|out[28]~194_combout )

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[28]~194_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[28]~195 .lut_mask = 16'h5500;
defparam \my_processor|dmem_mux_32|out[28]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N29
dffeas \my_regfile|registers[9][28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[28]~195_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux3~10 (
// Equation(s):
// \my_regfile|Mux3~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][28]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][28]~q ),
	.datac(\my_regfile|registers[8][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux3~11 (
// Equation(s):
// \my_regfile|Mux3~11_combout  = (\my_regfile|Mux3~10_combout  & (((\my_regfile|registers[11][28]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_regfile|Mux3~10_combout  & (\my_regfile|registers[9][28]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[9][28]~q ),
	.datab(\my_regfile|Mux3~10_combout ),
	.datac(\my_regfile|registers[11][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~11 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \my_regfile|Mux3~17 (
// Equation(s):
// \my_regfile|Mux3~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][28]~q )))))

	.dataa(\my_regfile|registers[13][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[12][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \my_regfile|Mux3~18 (
// Equation(s):
// \my_regfile|Mux3~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux3~17_combout  & (\my_regfile|registers[15][28]~q )) # (!\my_regfile|Mux3~17_combout  & ((\my_regfile|registers[14][28]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux3~17_combout ))))

	.dataa(\my_regfile|registers[15][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][28]~q ),
	.datad(\my_regfile|Mux3~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \my_regfile|Mux3~14 (
// Equation(s):
// \my_regfile|Mux3~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][28]~q )))))

	.dataa(\my_regfile|registers[3][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[1][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \my_regfile|Mux3~15 (
// Equation(s):
// \my_regfile|Mux3~15_combout  = (\my_regfile|Mux3~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][28]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][28]~q ),
	.datad(\my_regfile|Mux3~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux3~12 (
// Equation(s):
// \my_regfile|Mux3~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[5][28]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[4][28]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[5][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[4][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~12 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux3~13 (
// Equation(s):
// \my_regfile|Mux3~13_combout  = (\my_regfile|Mux3~12_combout  & (((\my_regfile|registers[7][28]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux3~12_combout  & (\my_regfile|registers[6][28]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux3~12_combout ),
	.datab(\my_regfile|registers[6][28]~q ),
	.datac(\my_regfile|registers[7][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~13 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux3~16 (
// Equation(s):
// \my_regfile|Mux3~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux3~13_combout ) # (\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\my_regfile|Mux3~15_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux3~15_combout ),
	.datac(\my_regfile|Mux3~13_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~16 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux3~19 (
// Equation(s):
// \my_regfile|Mux3~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux3~16_combout  & ((\my_regfile|Mux3~18_combout ))) # (!\my_regfile|Mux3~16_combout  & (\my_regfile|Mux3~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux3~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux3~11_combout ),
	.datac(\my_regfile|Mux3~18_combout ),
	.datad(\my_regfile|Mux3~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux3~7 (
// Equation(s):
// \my_regfile|Mux3~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[23][28]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[19][28]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][28]~q ),
	.datac(\my_regfile|registers[19][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux3~8 (
// Equation(s):
// \my_regfile|Mux3~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux3~7_combout  & (\my_regfile|registers[31][28]~q )) # (!\my_regfile|Mux3~7_combout  & ((\my_regfile|registers[27][28]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux3~7_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux3~7_combout ),
	.datac(\my_regfile|registers[31][28]~q ),
	.datad(\my_regfile|registers[27][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~8 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux3~0 (
// Equation(s):
// \my_regfile|Mux3~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[21][28]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[17][28]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[21][28]~q ),
	.datab(\my_regfile|registers[17][28]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~0 .lut_mask = 16'hF0AC;
defparam \my_regfile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux3~1 (
// Equation(s):
// \my_regfile|Mux3~1_combout  = (\my_regfile|Mux3~0_combout  & (((\my_regfile|registers[29][28]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux3~0_combout  & (\my_regfile|registers[25][28]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[25][28]~q ),
	.datab(\my_regfile|Mux3~0_combout ),
	.datac(\my_regfile|registers[29][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~1 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \my_regfile|Mux3~2 (
// Equation(s):
// \my_regfile|Mux3~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][28]~q )))))

	.dataa(\my_regfile|registers[26][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[18][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~2 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \my_regfile|Mux3~3 (
// Equation(s):
// \my_regfile|Mux3~3_combout  = (\my_regfile|Mux3~2_combout  & ((\my_regfile|registers[30][28]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux3~2_combout  & (((\my_regfile|registers[22][28]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[30][28]~q ),
	.datab(\my_regfile|Mux3~2_combout ),
	.datac(\my_regfile|registers[22][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~3 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \my_regfile|Mux3~4 (
// Equation(s):
// \my_regfile|Mux3~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][28]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][28]~q ),
	.datac(\my_regfile|registers[16][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \my_regfile|Mux3~5 (
// Equation(s):
// \my_regfile|Mux3~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux3~4_combout  & ((\my_regfile|registers[28][28]~q ))) # (!\my_regfile|Mux3~4_combout  & (\my_regfile|registers[20][28]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux3~4_combout ))))

	.dataa(\my_regfile|registers[20][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[28][28]~q ),
	.datad(\my_regfile|Mux3~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux3~6 (
// Equation(s):
// \my_regfile|Mux3~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux3~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux3~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux3~3_combout ),
	.datad(\my_regfile|Mux3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux3~9 (
// Equation(s):
// \my_regfile|Mux3~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux3~6_combout  & (\my_regfile|Mux3~8_combout )) # (!\my_regfile|Mux3~6_combout  & ((\my_regfile|Mux3~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux3~6_combout ))))

	.dataa(\my_regfile|Mux3~8_combout ),
	.datab(\my_regfile|Mux3~1_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux3~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~9 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~18 (
// Equation(s):
// \my_regfile|data_readRegA[28]~18_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux3~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux3~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux3~19_combout ),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux3~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~18 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegA[28]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~77 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~77_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[27]~30_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[26]~21_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[27]~30_combout ),
	.datac(\my_regfile|data_readRegA[26]~21_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~77 .lut_mask = 16'h4450;
defparam \my_processor|Alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~78 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~78_combout  = (\my_processor|Alu|ShiftRight0~139_combout ) # ((\my_processor|Alu|ShiftRight0~77_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[28]~18_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datab(\my_processor|Alu|ShiftRight0~139_combout ),
	.datac(\my_regfile|data_readRegA[28]~18_combout ),
	.datad(\my_processor|Alu|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~78 .lut_mask = 16'hFFEC;
defparam \my_processor|Alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~79 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~79_combout  = (\my_processor|Alu|ShiftRight0~76_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|Alu|ShiftRight0~78_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~76_combout ),
	.datad(\my_processor|Alu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~79 .lut_mask = 16'hF5F0;
defparam \my_processor|Alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~86 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftRight0~79_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|Alu|ShiftRight0~85_combout ))

	.dataa(\my_processor|Alu|ShiftRight0~85_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|Alu|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~86 .lut_mask = 16'hEE22;
defparam \my_processor|Alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[18]~129 (
// Equation(s):
// \my_processor|dmem_mux_32|out[18]~129_combout  = (\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|dmem_mux_32|out[18]~128_combout  & ((\my_processor|Alu|ShiftRight0~86_combout ))) # (!\my_processor|dmem_mux_32|out[18]~128_combout  & 
// (\my_processor|Alu|ShiftLeft0~24_combout )))) # (!\my_processor|dmem_mux_32|out[23]~112_combout  & (((\my_processor|dmem_mux_32|out[18]~128_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~24_combout ),
	.datac(\my_processor|dmem_mux_32|out[18]~128_combout ),
	.datad(\my_processor|Alu|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[18]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[18]~129 .lut_mask = 16'hF858;
defparam \my_processor|dmem_mux_32|out[18]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[18]~130 (
// Equation(s):
// \my_processor|dmem_mux_32|out[18]~130_combout  = (\my_processor|Control|ALUop [2] & ((\my_processor|dmem_mux_32|out[18]~129_combout ))) # (!\my_processor|Control|ALUop [2] & (\my_processor|Sign_extention_mux_32|out[18]~424_combout ))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(gnd),
	.datac(\my_processor|Sign_extention_mux_32|out[18]~424_combout ),
	.datad(\my_processor|dmem_mux_32|out[18]~129_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[18]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[18]~130 .lut_mask = 16'hFA50;
defparam \my_processor|dmem_mux_32|out[18]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[18]~131 (
// Equation(s):
// \my_processor|dmem_mux_32|out[18]~131_combout  = (\my_processor|dmem_mux_32|out[18]~127_combout  & (((\my_processor|dmem_mux_32|out[23]~116_combout ) # (\my_processor|dmem_mux_32|out[18]~130_combout )))) # (!\my_processor|dmem_mux_32|out[18]~127_combout  
// & (\my_processor|dmem_mux_32|out[18]~130_combout  & (\my_processor|Control|ALUop [2] $ (\my_processor|dmem_mux_32|out[23]~116_combout ))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|dmem_mux_32|out[23]~116_combout ),
	.datac(\my_processor|dmem_mux_32|out[18]~127_combout ),
	.datad(\my_processor|dmem_mux_32|out[18]~130_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[18]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[18]~131 .lut_mask = 16'hF6C0;
defparam \my_processor|dmem_mux_32|out[18]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[18]~132 (
// Equation(s):
// \my_processor|dmem_mux_32|out[18]~132_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[18]~131_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~81_combout ))))

	.dataa(\my_processor|Alu|Add0~81_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datad(\my_processor|dmem_mux_32|out[18]~131_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[18]~132 .lut_mask = 16'h3202;
defparam \my_processor|dmem_mux_32|out[18]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N23
dffeas \my_regfile|registers[25][18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[18]~132_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \my_regfile|Mux13~0 (
// Equation(s):
// \my_regfile|Mux13~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[21][18]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[17][18]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[21][18]~q ),
	.datac(\my_regfile|registers[17][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~0 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \my_regfile|Mux13~1 (
// Equation(s):
// \my_regfile|Mux13~1_combout  = (\my_regfile|Mux13~0_combout  & (((\my_regfile|registers[29][18]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux13~0_combout  & (\my_regfile|registers[25][18]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[25][18]~q ),
	.datab(\my_regfile|Mux13~0_combout ),
	.datac(\my_regfile|registers[29][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~1 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \my_regfile|Mux13~4 (
// Equation(s):
// \my_regfile|Mux13~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[24][18]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[16][18]~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[16][18]~q ),
	.datac(\my_regfile|registers[24][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~4 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \my_regfile|Mux13~5 (
// Equation(s):
// \my_regfile|Mux13~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux13~4_combout  & (\my_regfile|registers[28][18]~q )) # (!\my_regfile|Mux13~4_combout  & ((\my_regfile|registers[20][18]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux13~4_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux13~4_combout ),
	.datac(\my_regfile|registers[28][18]~q ),
	.datad(\my_regfile|registers[20][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~5 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \my_regfile|Mux13~2 (
// Equation(s):
// \my_regfile|Mux13~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][18]~q )))))

	.dataa(\my_regfile|registers[26][18]~q ),
	.datab(\my_regfile|registers[18][18]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~2 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \my_regfile|Mux13~3 (
// Equation(s):
// \my_regfile|Mux13~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux13~2_combout  & ((\my_regfile|registers[30][18]~q ))) # (!\my_regfile|Mux13~2_combout  & (\my_regfile|registers[22][18]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux13~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][18]~q ),
	.datac(\my_regfile|registers[30][18]~q ),
	.datad(\my_regfile|Mux13~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \my_regfile|Mux13~6 (
// Equation(s):
// \my_regfile|Mux13~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux13~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|Mux13~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux13~5_combout ),
	.datad(\my_regfile|Mux13~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~6 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \my_regfile|Mux13~7 (
// Equation(s):
// \my_regfile|Mux13~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][18]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][18]~q ),
	.datac(\my_regfile|registers[19][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \my_regfile|Mux13~8 (
// Equation(s):
// \my_regfile|Mux13~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux13~7_combout  & ((\my_regfile|registers[31][18]~q ))) # (!\my_regfile|Mux13~7_combout  & (\my_regfile|registers[27][18]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux13~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[27][18]~q ),
	.datac(\my_regfile|registers[31][18]~q ),
	.datad(\my_regfile|Mux13~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \my_regfile|Mux13~9 (
// Equation(s):
// \my_regfile|Mux13~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux13~6_combout  & ((\my_regfile|Mux13~8_combout ))) # (!\my_regfile|Mux13~6_combout  & (\my_regfile|Mux13~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux13~6_combout ))))

	.dataa(\my_regfile|Mux13~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux13~6_combout ),
	.datad(\my_regfile|Mux13~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \my_regfile|Mux13~17 (
// Equation(s):
// \my_regfile|Mux13~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][18]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][18]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[13][18]~q ),
	.datac(\my_regfile|registers[12][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~17 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \my_regfile|Mux13~18 (
// Equation(s):
// \my_regfile|Mux13~18_combout  = (\my_regfile|Mux13~17_combout  & ((\my_regfile|registers[15][18]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux13~17_combout  & (((\my_regfile|registers[14][18]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[15][18]~q ),
	.datab(\my_regfile|Mux13~17_combout ),
	.datac(\my_regfile|registers[14][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~18 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \my_regfile|Mux13~10 (
// Equation(s):
// \my_regfile|Mux13~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][18]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][18]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[10][18]~q ),
	.datac(\my_regfile|registers[8][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~10 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \my_regfile|Mux13~11 (
// Equation(s):
// \my_regfile|Mux13~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux13~10_combout  & ((\my_regfile|registers[11][18]~q ))) # (!\my_regfile|Mux13~10_combout  & (\my_regfile|registers[9][18]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux13~10_combout ))))

	.dataa(\my_regfile|registers[9][18]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[11][18]~q ),
	.datad(\my_regfile|Mux13~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \my_regfile|Mux13~14 (
// Equation(s):
// \my_regfile|Mux13~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][18]~q )))))

	.dataa(\my_regfile|registers[3][18]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \my_regfile|Mux13~15 (
// Equation(s):
// \my_regfile|Mux13~15_combout  = (\my_regfile|Mux13~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][18]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][18]~q ),
	.datad(\my_regfile|Mux13~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \my_regfile|Mux13~12 (
// Equation(s):
// \my_regfile|Mux13~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][18]~q )))))

	.dataa(\my_regfile|registers[5][18]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \my_regfile|Mux13~13 (
// Equation(s):
// \my_regfile|Mux13~13_combout  = (\my_regfile|Mux13~12_combout  & (((\my_regfile|registers[7][18]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux13~12_combout  & (\my_regfile|registers[6][18]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux13~12_combout ),
	.datab(\my_regfile|registers[6][18]~q ),
	.datac(\my_regfile|registers[7][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~13 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \my_regfile|Mux13~16 (
// Equation(s):
// \my_regfile|Mux13~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_regfile|Mux13~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux13~15_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux13~15_combout ),
	.datad(\my_regfile|Mux13~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \my_regfile|Mux13~19 (
// Equation(s):
// \my_regfile|Mux13~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux13~16_combout  & (\my_regfile|Mux13~18_combout )) # (!\my_regfile|Mux13~16_combout  & ((\my_regfile|Mux13~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux13~16_combout ))))

	.dataa(\my_regfile|Mux13~18_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux13~11_combout ),
	.datad(\my_regfile|Mux13~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \my_regfile|Mux13~20 (
// Equation(s):
// \my_regfile|Mux13~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux13~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux13~19_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux13~9_combout ),
	.datad(\my_regfile|Mux13~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~141 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~141_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux13~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux13~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~141 .lut_mask = 16'h1101;
defparam \my_processor|Alu|ShiftRight0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~90 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~90_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[15]~32_combout ) # ((\my_processor|dmem_mux_32|out[1]~11_combout  & \my_regfile|data_readRegA[17]~26_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (\my_processor|dmem_mux_32|out[1]~11_combout  & (\my_regfile|data_readRegA[17]~26_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datac(\my_regfile|data_readRegA[17]~26_combout ),
	.datad(\my_regfile|data_readRegA[15]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~90 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~91 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~91_combout  = (\my_processor|Alu|ShiftRight0~141_combout ) # ((\my_processor|Alu|ShiftLeft0~90_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[16]~25_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datab(\my_regfile|data_readRegA[16]~25_combout ),
	.datac(\my_processor|Alu|ShiftRight0~141_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~91 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~102 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~102_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[19]~27_combout ) # ((\my_processor|dmem_mux_32|out[1]~11_combout  & \my_regfile|data_readRegA[21]~23_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (((\my_processor|dmem_mux_32|out[1]~11_combout  & \my_regfile|data_readRegA[21]~23_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_regfile|data_readRegA[19]~27_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datad(\my_regfile|data_readRegA[21]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~102 .lut_mask = 16'hF888;
defparam \my_processor|Alu|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~103 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~103_combout  = (\my_processor|Alu|ShiftLeft0~102_combout ) # ((\my_processor|Alu|ShiftRight0~140_combout ) # ((\my_regfile|data_readRegA[20]~22_combout  & \my_processor|Alu|ShiftLeft0~20_combout )))

	.dataa(\my_regfile|data_readRegA[20]~22_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~102_combout ),
	.datad(\my_processor|Alu|ShiftRight0~140_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~103 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~104 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~104_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~91_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~103_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~91_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~104 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~112 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~112_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux8~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux7~20_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|Mux8~20_combout ),
	.datad(\my_regfile|Mux7~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~112 .lut_mask = 16'hF7D5;
defparam \my_processor|Alu|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~114 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~114_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|Alu|ShiftLeft0~112_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|Alu|ShiftLeft0~113_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|Alu|ShiftLeft0~113_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~112_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~114 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~120 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~120_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux2~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux1~20_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux1~20_combout ),
	.datad(\my_regfile|Mux2~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~120 .lut_mask = 16'hFB73;
defparam \my_processor|Alu|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~121 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~121_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|Alu|ShiftLeft0~118_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|Alu|ShiftLeft0~120_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~120_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|Alu|ShiftLeft0~118_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~121 .lut_mask = 16'h3202;
defparam \my_processor|Alu|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~122 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~122_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftLeft0~121_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|Alu|ShiftLeft0~114_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~114_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~121_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~122 .lut_mask = 16'h5540;
defparam \my_processor|Alu|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~123 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~123_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|Alu|ShiftLeft0~122_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Alu|ShiftLeft0~104_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|Alu|ShiftLeft0~104_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|Alu|ShiftLeft0~122_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~123 .lut_mask = 16'h0F08;
defparam \my_processor|Alu|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~132 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~132_combout  = (\my_processor|Alu|ShiftLeft0~23_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[1]~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA[1]~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|Alu|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~132 .lut_mask = 16'hFF40;
defparam \my_processor|Alu|ShiftLeft0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~73 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~132_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & ((\my_processor|Alu|ShiftLeft0~37_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~132_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~73 .lut_mask = 16'hA280;
defparam \my_processor|Alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~76 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~57_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~75_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~57_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~76 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~77 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~77_combout  = (\my_processor|Alu|ShiftLeft0~73_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Alu|ShiftLeft0~76_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|Alu|ShiftLeft0~73_combout ),
	.datac(gnd),
	.datad(\my_processor|Alu|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~77 .lut_mask = 16'hDDCC;
defparam \my_processor|Alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~124 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~124_combout  = (\my_processor|Alu|ShiftLeft0~123_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|Alu|ShiftLeft0~77_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|Alu|ShiftLeft0~123_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~124 .lut_mask = 16'hFCF0;
defparam \my_processor|Alu|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \my_processor|Alu|Selector1~0 (
// Equation(s):
// \my_processor|Alu|Selector1~0_combout  = (\my_processor|Control|ALUop [2] & (((\my_processor|Control|ALUop [0]) # (\my_processor|Alu|ShiftLeft0~124_combout )))) # (!\my_processor|Control|ALUop [2] & (\my_processor|Alu|inner_result~9_combout  & 
// (!\my_processor|Control|ALUop [0])))

	.dataa(\my_processor|Alu|inner_result~9_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|Control|ALUop [0]),
	.datad(\my_processor|Alu|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Selector1~0 .lut_mask = 16'hCEC2;
defparam \my_processor|Alu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \my_processor|Alu|Selector1~1 (
// Equation(s):
// \my_processor|Alu|Selector1~1_combout  = (\my_processor|Control|ALUop [0] & ((\my_processor|Alu|Selector1~0_combout  & (\my_processor|Alu|ShiftRight0~132_combout )) # (!\my_processor|Alu|Selector1~0_combout  & ((\my_processor|Alu|inner_result~8_combout 
// ))))) # (!\my_processor|Control|ALUop [0] & (((\my_processor|Alu|Selector1~0_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~132_combout ),
	.datab(\my_processor|Alu|inner_result~8_combout ),
	.datac(\my_processor|Control|ALUop [0]),
	.datad(\my_processor|Alu|Selector1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Selector1~1 .lut_mask = 16'hAFC0;
defparam \my_processor|Alu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~127 (
// Equation(s):
// \my_processor|Alu|Add0~127_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux1~20_combout  & (\my_processor|Control|ALUop [1] $ (!\my_processor|Control|ALUop [2])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [1] $ ((!\my_processor|Control|ALUop [2]))))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_processor|Control|ALUop [2]),
	.datad(\my_regfile|Mux1~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~127 .lut_mask = 16'hC341;
defparam \my_processor|Alu|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[30]~684 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[30]~684_combout  = (\my_processor|Sign_extention_mux_32|out[30]~683_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[30]~683_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[30]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[30]~684 .lut_mask = 16'hFFC0;
defparam \my_processor|Sign_extention_mux_32|out[30]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \my_processor|Alu|Add0~128 (
// Equation(s):
// \my_processor|Alu|Add0~128_combout  = (\my_processor|Sign_extention_mux_32|out[30]~684_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[30]~684_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(gnd),
	.datab(\my_processor|Alu|Add0~3_combout ),
	.datac(\my_processor|Alu|Add0~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[30]~684_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~128 .lut_mask = 16'hF0CC;
defparam \my_processor|Alu|Add0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \my_processor|Alu|Add0~124 (
// Equation(s):
// \my_processor|Alu|Add0~124_combout  = (\my_processor|Sign_extention_mux_32|out[29]~662_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[29]~662_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[29]~662_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~124 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~123 (
// Equation(s):
// \my_processor|Alu|Add0~123_combout  = (\my_regfile|Mux2~20_combout  & (\my_processor|Control|ALUop [1] $ (((!\my_processor|Control|ALUop [2]))))) # (!\my_regfile|Mux2~20_combout  & (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop [1] 
// $ (!\my_processor|Control|ALUop [2]))))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~123 .lut_mask = 16'h8C23;
defparam \my_processor|Alu|Add0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \my_processor|Alu|Add0~125 (
// Equation(s):
// \my_processor|Alu|Add0~125_combout  = ((\my_processor|Alu|Add0~124_combout  $ (\my_processor|Alu|Add0~123_combout  $ (!\my_processor|Alu|Add0~122 )))) # (GND)
// \my_processor|Alu|Add0~126  = CARRY((\my_processor|Alu|Add0~124_combout  & ((\my_processor|Alu|Add0~123_combout ) # (!\my_processor|Alu|Add0~122 ))) # (!\my_processor|Alu|Add0~124_combout  & (\my_processor|Alu|Add0~123_combout  & 
// !\my_processor|Alu|Add0~122 )))

	.dataa(\my_processor|Alu|Add0~124_combout ),
	.datab(\my_processor|Alu|Add0~123_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~122 ),
	.combout(\my_processor|Alu|Add0~125_combout ),
	.cout(\my_processor|Alu|Add0~126 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~125 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~129 (
// Equation(s):
// \my_processor|Alu|Add0~129_combout  = (\my_processor|Alu|Add0~127_combout  & ((\my_processor|Alu|Add0~128_combout  & (\my_processor|Alu|Add0~126  & VCC)) # (!\my_processor|Alu|Add0~128_combout  & (!\my_processor|Alu|Add0~126 )))) # 
// (!\my_processor|Alu|Add0~127_combout  & ((\my_processor|Alu|Add0~128_combout  & (!\my_processor|Alu|Add0~126 )) # (!\my_processor|Alu|Add0~128_combout  & ((\my_processor|Alu|Add0~126 ) # (GND)))))
// \my_processor|Alu|Add0~130  = CARRY((\my_processor|Alu|Add0~127_combout  & (!\my_processor|Alu|Add0~128_combout  & !\my_processor|Alu|Add0~126 )) # (!\my_processor|Alu|Add0~127_combout  & ((!\my_processor|Alu|Add0~126 ) # 
// (!\my_processor|Alu|Add0~128_combout ))))

	.dataa(\my_processor|Alu|Add0~127_combout ),
	.datab(\my_processor|Alu|Add0~128_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~126 ),
	.combout(\my_processor|Alu|Add0~129_combout ),
	.cout(\my_processor|Alu|Add0~130 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~129 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[30]~203 (
// Equation(s):
// \my_processor|dmem_mux_32|out[30]~203_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & (\my_processor|Alu|Selector1~1_combout )) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// ((\my_processor|Alu|Add0~129_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|Alu|Selector1~1_combout ),
	.datad(\my_processor|Alu|Add0~129_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[30]~203 .lut_mask = 16'h3120;
defparam \my_processor|dmem_mux_32|out[30]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N21
dffeas \my_regfile|registers[23][30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[30]~203_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \my_regfile|Mux1~7 (
// Equation(s):
// \my_regfile|Mux1~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][30]~q )))))

	.dataa(\my_regfile|registers[27][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[19][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \my_regfile|Mux1~8 (
// Equation(s):
// \my_regfile|Mux1~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux1~7_combout  & ((\my_regfile|registers[31][30]~q ))) # (!\my_regfile|Mux1~7_combout  & (\my_regfile|registers[23][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux1~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][30]~q ),
	.datac(\my_regfile|registers[31][30]~q ),
	.datad(\my_regfile|Mux1~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \my_regfile|Mux1~0 (
// Equation(s):
// \my_regfile|Mux1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[25][30]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[17][30]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[25][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[17][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneive_lcell_comb \my_regfile|Mux1~1 (
// Equation(s):
// \my_regfile|Mux1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux1~0_combout  & ((\my_regfile|registers[29][30]~q ))) # (!\my_regfile|Mux1~0_combout  & (\my_regfile|registers[21][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux1~0_combout ))))

	.dataa(\my_regfile|registers[21][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[29][30]~q ),
	.datad(\my_regfile|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \my_regfile|Mux1~4 (
// Equation(s):
// \my_regfile|Mux1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|registers[20][30]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\my_regfile|registers[16][30]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[16][30]~q ),
	.datab(\my_regfile|registers[20][30]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~4 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \my_regfile|Mux1~5 (
// Equation(s):
// \my_regfile|Mux1~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux1~4_combout  & ((\my_regfile|registers[28][30]~q ))) # (!\my_regfile|Mux1~4_combout  & (\my_regfile|registers[24][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux1~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[24][30]~q ),
	.datac(\my_regfile|registers[28][30]~q ),
	.datad(\my_regfile|Mux1~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \my_regfile|Mux1~2 (
// Equation(s):
// \my_regfile|Mux1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][30]~q ),
	.datac(\my_regfile|registers[18][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \my_regfile|Mux1~3 (
// Equation(s):
// \my_regfile|Mux1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux1~2_combout  & ((\my_regfile|registers[30][30]~q ))) # (!\my_regfile|Mux1~2_combout  & (\my_regfile|registers[26][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux1~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][30]~q ),
	.datac(\my_regfile|registers[30][30]~q ),
	.datad(\my_regfile|Mux1~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \my_regfile|Mux1~6 (
// Equation(s):
// \my_regfile|Mux1~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\my_regfile|Mux1~3_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux1~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux1~5_combout ),
	.datad(\my_regfile|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux1~9 (
// Equation(s):
// \my_regfile|Mux1~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux1~6_combout  & (\my_regfile|Mux1~8_combout )) # (!\my_regfile|Mux1~6_combout  & ((\my_regfile|Mux1~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux1~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux1~8_combout ),
	.datac(\my_regfile|Mux1~1_combout ),
	.datad(\my_regfile|Mux1~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux1~20 (
// Equation(s):
// \my_regfile|Mux1~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux1~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux1~19_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux1~9_combout ),
	.datad(\my_regfile|Mux1~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~66 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux1~20_combout ) # ((\my_regfile|data_readRegA~0_combout  & \my_regfile|data_readRegA~29_combout ))))

	.dataa(\my_regfile|data_readRegA~0_combout ),
	.datab(\my_regfile|data_readRegA~29_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_regfile|Mux1~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~66 .lut_mask = 16'hF080;
defparam \my_processor|Alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~67 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~67_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux2~20_combout ) # ((\my_regfile|data_readRegA~0_combout  & \my_regfile|data_readRegA~29_combout ))))

	.dataa(\my_regfile|data_readRegA~0_combout ),
	.datab(\my_regfile|data_readRegA~29_combout ),
	.datac(\my_regfile|Mux2~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~67 .lut_mask = 16'h00F8;
defparam \my_processor|Alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~97 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~97_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[28]~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[27]~30_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[28]~18_combout ),
	.datad(\my_regfile|data_readRegA[27]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~97 .lut_mask = 16'h5140;
defparam \my_processor|Alu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~98 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~98_combout  = (\my_processor|Alu|ShiftRight0~97_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|Alu|ShiftRight0~66_combout ) # (\my_processor|Alu|ShiftRight0~67_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|Alu|ShiftRight0~66_combout ),
	.datac(\my_processor|Alu|ShiftRight0~67_combout ),
	.datad(\my_processor|Alu|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~98 .lut_mask = 16'hFFA8;
defparam \my_processor|Alu|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~146 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~146_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~17_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_regfile|data_readRegA[31]~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~98_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftRight0~98_combout ),
	.datad(\my_regfile|data_readRegA[31]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~146 .lut_mask = 16'hFE10;
defparam \my_processor|Alu|ShiftRight0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \my_processor|Alu|inner_result~7 (
// Equation(s):
// \my_processor|Alu|inner_result~7_combout  = (\my_regfile|data_readRegA[27]~30_combout  & ((\my_processor|Sign_extention_mux_32|out[27]~617_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout 
// ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[27]~617_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_regfile|data_readRegA[27]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|inner_result~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|inner_result~7 .lut_mask = 16'hEA00;
defparam \my_processor|Alu|inner_result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~137 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~137_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux9~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|Mux9~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~137 .lut_mask = 16'h0A02;
defparam \my_processor|Alu|ShiftRight0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~105 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~105_combout  = (\my_processor|Alu|ShiftLeft0~21_combout  & ((\my_regfile|data_readRegA[23]~24_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[21]~23_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~21_combout  & (\my_processor|Alu|ShiftLeft0~20_combout  & ((\my_regfile|data_readRegA[21]~23_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_regfile|data_readRegA[23]~24_combout ),
	.datad(\my_regfile|data_readRegA[21]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~105 .lut_mask = 16'hECA0;
defparam \my_processor|Alu|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~106 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~106_combout  = (\my_processor|Alu|ShiftRight0~137_combout ) # ((\my_processor|Alu|ShiftLeft0~105_combout ) # ((\my_regfile|data_readRegA[20]~22_combout  & \my_processor|Alu|ShiftRight0~41_combout )))

	.dataa(\my_regfile|data_readRegA[20]~22_combout ),
	.datab(\my_processor|Alu|ShiftRight0~41_combout ),
	.datac(\my_processor|Alu|ShiftRight0~137_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~106 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~115 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~115_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux7~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux6~20_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux7~20_combout ),
	.datad(\my_regfile|Mux6~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~115 .lut_mask = 16'hF7B3;
defparam \my_processor|Alu|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~117 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~117_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|Alu|ShiftLeft0~115_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|Alu|ShiftLeft0~116_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftLeft0~115_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~117 .lut_mask = 16'hF5A0;
defparam \my_processor|Alu|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[27]~184 (
// Equation(s):
// \my_processor|dmem_mux_32|out[27]~184_combout  = (\my_processor|dmem_mux_32|out[6]~47_combout  & (((\my_processor|dmem_mux_32|out[6]~46_combout )))) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & ((\my_processor|dmem_mux_32|out[6]~46_combout  & 
// (\my_processor|Alu|ShiftLeft0~95_combout )) # (!\my_processor|dmem_mux_32|out[6]~46_combout  & ((\my_processor|Alu|ShiftLeft0~117_combout )))))

	.dataa(\my_processor|Alu|ShiftLeft0~95_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datac(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~117_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[27]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[27]~184 .lut_mask = 16'hE3E0;
defparam \my_processor|dmem_mux_32|out[27]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~64 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~40_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (((\my_processor|Alu|ShiftLeft0~63_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~40_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~64 .lut_mask = 16'h7520;
defparam \my_processor|Alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[27]~185 (
// Equation(s):
// \my_processor|dmem_mux_32|out[27]~185_combout  = (\my_processor|dmem_mux_32|out[6]~47_combout  & ((\my_processor|dmem_mux_32|out[27]~184_combout  & ((\my_processor|Alu|ShiftLeft0~64_combout ))) # (!\my_processor|dmem_mux_32|out[27]~184_combout  & 
// (\my_processor|Alu|ShiftLeft0~106_combout )))) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & (((\my_processor|dmem_mux_32|out[27]~184_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~106_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datac(\my_processor|dmem_mux_32|out[27]~184_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[27]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[27]~185 .lut_mask = 16'hF838;
defparam \my_processor|dmem_mux_32|out[27]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[27]~186 (
// Equation(s):
// \my_processor|dmem_mux_32|out[27]~186_combout  = (\my_processor|dmem_mux_32|out[2]~31_combout  & (((!\my_processor|dmem_mux_32|out[2]~33_combout )))) # (!\my_processor|dmem_mux_32|out[2]~31_combout  & ((\my_processor|dmem_mux_32|out[2]~33_combout  & 
// ((\my_processor|dmem_mux_32|out[27]~185_combout ))) # (!\my_processor|dmem_mux_32|out[2]~33_combout  & (\my_processor|Alu|inner_result~7_combout ))))

	.dataa(\my_processor|Alu|inner_result~7_combout ),
	.datab(\my_processor|dmem_mux_32|out[2]~31_combout ),
	.datac(\my_processor|dmem_mux_32|out[2]~33_combout ),
	.datad(\my_processor|dmem_mux_32|out[27]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[27]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[27]~186 .lut_mask = 16'h3E0E;
defparam \my_processor|dmem_mux_32|out[27]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[27]~187 (
// Equation(s):
// \my_processor|dmem_mux_32|out[27]~187_combout  = (\my_processor|dmem_mux_32|out[2]~31_combout  & ((\my_processor|dmem_mux_32|out[27]~186_combout  & (\my_processor|Alu|ShiftRight0~146_combout )) # (!\my_processor|dmem_mux_32|out[27]~186_combout  & 
// ((\my_regfile|data_readRegA[31]~17_combout ))))) # (!\my_processor|dmem_mux_32|out[2]~31_combout  & (((\my_processor|dmem_mux_32|out[27]~186_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~31_combout ),
	.datab(\my_processor|Alu|ShiftRight0~146_combout ),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|dmem_mux_32|out[27]~186_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[27]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[27]~187 .lut_mask = 16'hDDA0;
defparam \my_processor|dmem_mux_32|out[27]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[27]~188 (
// Equation(s):
// \my_processor|dmem_mux_32|out[27]~188_combout  = (\my_processor|dmem_mux_32|out[27]~183_combout ) # ((\my_processor|dmem_mux_32|out[27]~207_combout ) # ((\my_processor|dmem_mux_32|out[25]~169_combout  & \my_processor|dmem_mux_32|out[27]~187_combout )))

	.dataa(\my_processor|dmem_mux_32|out[25]~169_combout ),
	.datab(\my_processor|dmem_mux_32|out[27]~183_combout ),
	.datac(\my_processor|dmem_mux_32|out[27]~207_combout ),
	.datad(\my_processor|dmem_mux_32|out[27]~187_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[27]~188 .lut_mask = 16'hFEFC;
defparam \my_processor|dmem_mux_32|out[27]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N5
dffeas \my_regfile|registers[21][27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[27]~188_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \my_regfile|Mux4~0 (
// Equation(s):
// \my_regfile|Mux4~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[25][27]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[17][27]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[25][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[17][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \my_regfile|Mux4~1 (
// Equation(s):
// \my_regfile|Mux4~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux4~0_combout  & ((\my_regfile|registers[29][27]~q ))) # (!\my_regfile|Mux4~0_combout  & (\my_regfile|registers[21][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux4~0_combout ))))

	.dataa(\my_regfile|registers[21][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[29][27]~q ),
	.datad(\my_regfile|Mux4~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \my_regfile|Mux4~7 (
// Equation(s):
// \my_regfile|Mux4~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[27][27]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[19][27]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[27][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[19][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~7 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \my_regfile|Mux4~8 (
// Equation(s):
// \my_regfile|Mux4~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux4~7_combout  & ((\my_regfile|registers[31][27]~q ))) # (!\my_regfile|Mux4~7_combout  & (\my_regfile|registers[23][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux4~7_combout ))))

	.dataa(\my_regfile|registers[23][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[31][27]~q ),
	.datad(\my_regfile|Mux4~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \my_regfile|Mux4~4 (
// Equation(s):
// \my_regfile|Mux4~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][27]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][27]~q ),
	.datac(\my_regfile|registers[16][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \my_regfile|Mux4~5 (
// Equation(s):
// \my_regfile|Mux4~5_combout  = (\my_regfile|Mux4~4_combout  & (((\my_regfile|registers[28][27]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux4~4_combout  & (\my_regfile|registers[24][27]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|Mux4~4_combout ),
	.datab(\my_regfile|registers[24][27]~q ),
	.datac(\my_regfile|registers[28][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~5 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneive_lcell_comb \my_regfile|Mux4~2 (
// Equation(s):
// \my_regfile|Mux4~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[22][27]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[18][27]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][27]~q ),
	.datac(\my_regfile|registers[18][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneive_lcell_comb \my_regfile|Mux4~3 (
// Equation(s):
// \my_regfile|Mux4~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux4~2_combout  & ((\my_regfile|registers[30][27]~q ))) # (!\my_regfile|Mux4~2_combout  & (\my_regfile|registers[26][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux4~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][27]~q ),
	.datac(\my_regfile|registers[30][27]~q ),
	.datad(\my_regfile|Mux4~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \my_regfile|Mux4~6 (
// Equation(s):
// \my_regfile|Mux4~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\my_regfile|Mux4~3_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux4~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux4~5_combout ),
	.datad(\my_regfile|Mux4~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \my_regfile|Mux4~9 (
// Equation(s):
// \my_regfile|Mux4~9_combout  = (\my_regfile|Mux4~6_combout  & (((\my_regfile|Mux4~8_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_regfile|Mux4~6_combout  & (\my_regfile|Mux4~1_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|Mux4~1_combout ),
	.datab(\my_regfile|Mux4~8_combout ),
	.datac(\my_regfile|Mux4~6_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~9 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \my_regfile|Mux4~20 (
// Equation(s):
// \my_regfile|Mux4~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux4~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux4~19_combout )))

	.dataa(\my_regfile|Mux4~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux4~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~20 .lut_mask = 16'hB8B8;
defparam \my_regfile|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~116 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~116_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux5~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux4~20_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~116 .lut_mask = 16'hBF8F;
defparam \my_processor|Alu|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~119 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~119_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|data_readRegA[28]~18_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|Mux2~20_combout )) # 
// (!\my_regfile|data_readRegA~3_combout )))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|Mux2~20_combout ),
	.datad(\my_regfile|data_readRegA[28]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~119 .lut_mask = 16'hFD31;
defparam \my_processor|Alu|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~143 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~143_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux9~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|Mux9~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~143 .lut_mask = 16'hA020;
defparam \my_processor|Alu|ShiftRight0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~110 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~110_combout  = (\my_processor|Alu|ShiftLeft0~21_combout  & ((\my_regfile|data_readRegA[25]~19_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[23]~24_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~21_combout  & (\my_processor|Alu|ShiftLeft0~20_combout  & (\my_regfile|data_readRegA[23]~24_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_regfile|data_readRegA[23]~24_combout ),
	.datad(\my_regfile|data_readRegA[25]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~110 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~111 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~111_combout  = (\my_processor|Alu|ShiftRight0~143_combout ) # ((\my_processor|Alu|ShiftLeft0~110_combout ) # ((\my_regfile|data_readRegA[24]~20_combout  & \my_processor|dmem_mux_32|out[1]~11_combout )))

	.dataa(\my_regfile|data_readRegA[24]~20_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datac(\my_processor|Alu|ShiftRight0~143_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~111 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[29]~197 (
// Equation(s):
// \my_processor|dmem_mux_32|out[29]~197_combout  = (\my_processor|dmem_mux_32|out[2]~28_combout  & (!\my_processor|Alu|ShiftRight0~90_combout )) # (!\my_processor|dmem_mux_32|out[2]~28_combout  & ((\my_processor|Alu|ShiftRight0~90_combout  & 
// (\my_processor|Alu|ShiftLeft0~119_combout )) # (!\my_processor|Alu|ShiftRight0~90_combout  & ((\my_processor|Alu|ShiftLeft0~111_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[2]~28_combout ),
	.datab(\my_processor|Alu|ShiftRight0~90_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~119_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~111_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[29]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[29]~197 .lut_mask = 16'h7362;
defparam \my_processor|dmem_mux_32|out[29]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~99 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~99_combout  = (\my_processor|Alu|ShiftLeft0~21_combout  & ((\my_regfile|data_readRegA[21]~23_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[19]~27_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~21_combout  & (\my_processor|Alu|ShiftLeft0~20_combout  & (\my_regfile|data_readRegA[19]~27_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_regfile|data_readRegA[19]~27_combout ),
	.datad(\my_regfile|data_readRegA[21]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~99 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~144 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~144_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux13~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|Mux13~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~144 .lut_mask = 16'hA020;
defparam \my_processor|Alu|ShiftRight0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~100 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~100_combout  = (\my_processor|Alu|ShiftLeft0~99_combout ) # ((\my_processor|Alu|ShiftRight0~144_combout ) # ((\my_regfile|data_readRegA[20]~22_combout  & \my_processor|dmem_mux_32|out[1]~11_combout )))

	.dataa(\my_regfile|data_readRegA[20]~22_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~99_combout ),
	.datad(\my_processor|Alu|ShiftRight0~144_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~100 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~101 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~101_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~88_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~100_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftLeft0~100_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~101 .lut_mask = 16'hFA50;
defparam \my_processor|Alu|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[29]~198 (
// Equation(s):
// \my_processor|dmem_mux_32|out[29]~198_combout  = (\my_processor|dmem_mux_32|out[2]~28_combout  & ((\my_processor|dmem_mux_32|out[29]~197_combout  & ((\my_processor|Alu|ShiftLeft0~101_combout ))) # (!\my_processor|dmem_mux_32|out[29]~197_combout  & 
// (\my_processor|Alu|ShiftLeft0~116_combout )))) # (!\my_processor|dmem_mux_32|out[2]~28_combout  & (((\my_processor|dmem_mux_32|out[29]~197_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~28_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~116_combout ),
	.datac(\my_processor|dmem_mux_32|out[29]~197_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[29]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[29]~198 .lut_mask = 16'hF858;
defparam \my_processor|dmem_mux_32|out[29]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~7 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8]) # (\my_imem|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~7 .lut_mask = 16'hFFF0;
defparam \my_processor|dmem_mux_32|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~116 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~116_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux1~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux2~20_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux2~20_combout ),
	.datad(\my_regfile|Mux1~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~116 .lut_mask = 16'hFB73;
defparam \my_processor|Alu|ShiftRight0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~130 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~130_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~17_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|dmem_mux_32|out[1]~7_combout 
//  & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|dmem_mux_32|out[1]~7_combout  & ((\my_processor|Alu|ShiftRight0~116_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|dmem_mux_32|out[1]~7_combout ),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|Alu|ShiftRight0~116_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~130 .lut_mask = 16'hF1E0;
defparam \my_processor|Alu|ShiftRight0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[29]~199 (
// Equation(s):
// \my_processor|dmem_mux_32|out[29]~199_combout  = (\my_processor|Control|ALUop [0] & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|Alu|ShiftRight0~130_combout ))))) # (!\my_processor|Control|ALUop [0] & (\my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|Alu|ShiftRight0~130_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[29]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[29]~199 .lut_mask = 16'hE6C4;
defparam \my_processor|dmem_mux_32|out[29]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[29]~200 (
// Equation(s):
// \my_processor|dmem_mux_32|out[29]~200_combout  = (\my_processor|Control|ALUop [0] & (((\my_processor|dmem_mux_32|out[29]~199_combout )))) # (!\my_processor|Control|ALUop [0] & ((\my_processor|dmem_mux_32|out[29]~199_combout  & 
// (\my_processor|Alu|ShiftLeft0~72_combout )) # (!\my_processor|dmem_mux_32|out[29]~199_combout  & ((\my_processor|dmem_mux_32|out[29]~198_combout )))))

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(\my_processor|Alu|ShiftLeft0~72_combout ),
	.datac(\my_processor|dmem_mux_32|out[29]~198_combout ),
	.datad(\my_processor|dmem_mux_32|out[29]~199_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[29]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[29]~200 .lut_mask = 16'hEE50;
defparam \my_processor|dmem_mux_32|out[29]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[29]~201 (
// Equation(s):
// \my_processor|dmem_mux_32|out[29]~201_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_processor|Alu|Add0~125_combout ))) # (!\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_processor|dmem_mux_32|out[29]~200_combout ))

	.dataa(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[29]~200_combout ),
	.datad(\my_processor|Alu|Add0~125_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[29]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[29]~201 .lut_mask = 16'hFA50;
defparam \my_processor|dmem_mux_32|out[29]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[29]~202 (
// Equation(s):
// \my_processor|dmem_mux_32|out[29]~202_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[29]~201_combout ))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & 
// (\my_processor|dmem_mux_32|out[29]~196_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|dmem_mux_32|out[29]~196_combout ),
	.datad(\my_processor|dmem_mux_32|out[29]~201_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[29]~202 .lut_mask = 16'h3210;
defparam \my_processor|dmem_mux_32|out[29]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N23
dffeas \my_regfile|registers[15][29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[29]~202_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux2~17 (
// Equation(s):
// \my_regfile|Mux2~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][29]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][29]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[13][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[12][29]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux2~18 (
// Equation(s):
// \my_regfile|Mux2~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux2~17_combout  & (\my_regfile|registers[15][29]~q )) # (!\my_regfile|Mux2~17_combout  & ((\my_regfile|registers[14][29]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux2~17_combout ))))

	.dataa(\my_regfile|registers[15][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][29]~q ),
	.datad(\my_regfile|Mux2~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux2~10 (
// Equation(s):
// \my_regfile|Mux2~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][29]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][29]~q ),
	.datac(\my_regfile|registers[4][29]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux2~11 (
// Equation(s):
// \my_regfile|Mux2~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux2~10_combout  & ((\my_regfile|registers[7][29]~q ))) # (!\my_regfile|Mux2~10_combout  & (\my_regfile|registers[6][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux2~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[6][29]~q ),
	.datac(\my_regfile|registers[7][29]~q ),
	.datad(\my_regfile|Mux2~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux2~12 (
// Equation(s):
// \my_regfile|Mux2~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|registers[10][29]~q )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[8][29]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[8][29]~q ),
	.datad(\my_regfile|registers[10][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~12 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \my_regfile|Mux2~13 (
// Equation(s):
// \my_regfile|Mux2~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux2~12_combout  & ((\my_regfile|registers[11][29]~q ))) # (!\my_regfile|Mux2~12_combout  & (\my_regfile|registers[9][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux2~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][29]~q ),
	.datac(\my_regfile|registers[11][29]~q ),
	.datad(\my_regfile|Mux2~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux2~14 (
// Equation(s):
// \my_regfile|Mux2~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][29]~q )))))

	.dataa(\my_regfile|registers[3][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][29]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \my_regfile|Mux2~15 (
// Equation(s):
// \my_regfile|Mux2~15_combout  = (\my_regfile|Mux2~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][29]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][29]~q ),
	.datad(\my_regfile|Mux2~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux2~16 (
// Equation(s):
// \my_regfile|Mux2~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|Mux2~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux2~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux2~13_combout ),
	.datad(\my_regfile|Mux2~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux2~19 (
// Equation(s):
// \my_regfile|Mux2~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux2~16_combout  & (\my_regfile|Mux2~18_combout )) # (!\my_regfile|Mux2~16_combout  & ((\my_regfile|Mux2~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux2~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux2~18_combout ),
	.datac(\my_regfile|Mux2~11_combout ),
	.datad(\my_regfile|Mux2~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \my_regfile|Mux2~7 (
// Equation(s):
// \my_regfile|Mux2~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][29]~q )))))

	.dataa(\my_regfile|registers[27][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[19][29]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux2~8 (
// Equation(s):
// \my_regfile|Mux2~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux2~7_combout  & ((\my_regfile|registers[31][29]~q ))) # (!\my_regfile|Mux2~7_combout  & (\my_regfile|registers[23][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux2~7_combout ))))

	.dataa(\my_regfile|registers[23][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[31][29]~q ),
	.datad(\my_regfile|Mux2~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux2~0 (
// Equation(s):
// \my_regfile|Mux2~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[25][29]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[17][29]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[25][29]~q ),
	.datac(\my_regfile|registers[17][29]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~0 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux2~1 (
// Equation(s):
// \my_regfile|Mux2~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux2~0_combout  & ((\my_regfile|registers[29][29]~q ))) # (!\my_regfile|Mux2~0_combout  & (\my_regfile|registers[21][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux2~0_combout ))))

	.dataa(\my_regfile|registers[21][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[29][29]~q ),
	.datad(\my_regfile|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux2~2 (
// Equation(s):
// \my_regfile|Mux2~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[22][29]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[18][29]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][29]~q ),
	.datac(\my_regfile|registers[18][29]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \my_regfile|Mux2~3 (
// Equation(s):
// \my_regfile|Mux2~3_combout  = (\my_regfile|Mux2~2_combout  & (((\my_regfile|registers[30][29]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux2~2_combout  & (\my_regfile|registers[26][29]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|Mux2~2_combout ),
	.datab(\my_regfile|registers[26][29]~q ),
	.datac(\my_regfile|registers[30][29]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~3 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \my_regfile|Mux2~4 (
// Equation(s):
// \my_regfile|Mux2~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][29]~q )))))

	.dataa(\my_regfile|registers[20][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][29]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \my_regfile|Mux2~5 (
// Equation(s):
// \my_regfile|Mux2~5_combout  = (\my_regfile|Mux2~4_combout  & ((\my_regfile|registers[28][29]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux2~4_combout  & (((\my_regfile|registers[24][29]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[28][29]~q ),
	.datab(\my_regfile|registers[24][29]~q ),
	.datac(\my_regfile|Mux2~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~5 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \my_regfile|Mux2~6 (
// Equation(s):
// \my_regfile|Mux2~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux2~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|Mux2~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|Mux2~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~6 .lut_mask = 16'hADA8;
defparam \my_regfile|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \my_regfile|Mux2~9 (
// Equation(s):
// \my_regfile|Mux2~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux2~6_combout  & (\my_regfile|Mux2~8_combout )) # (!\my_regfile|Mux2~6_combout  & ((\my_regfile|Mux2~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux2~6_combout ))))

	.dataa(\my_regfile|Mux2~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux2~1_combout ),
	.datad(\my_regfile|Mux2~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux2~20 (
// Equation(s):
// \my_regfile|Mux2~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux2~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux2~19_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux2~19_combout ),
	.datad(\my_regfile|Mux2~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~43 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_regfile|Mux2~20_combout )) # (!\my_regfile|data_readRegA~3_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (((\my_regfile|data_readRegA[28]~18_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux2~20_combout ),
	.datad(\my_regfile|data_readRegA[28]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~43 .lut_mask = 16'hF7A2;
defparam \my_processor|Alu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~42 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~42_combout  = (\my_processor|Alu|ShiftLeft0~20_combout  & ((\my_regfile|data_readRegA[30]~16_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[31]~17_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~20_combout  & (\my_processor|Alu|ShiftRight0~41_combout  & (\my_regfile|data_readRegA[31]~17_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datab(\my_processor|Alu|ShiftRight0~41_combout ),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_regfile|data_readRegA[30]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~42 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~44 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~44_combout  = (\my_processor|Alu|ShiftRight0~42_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|Alu|ShiftRight0~43_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|Alu|ShiftRight0~43_combout ),
	.datad(\my_processor|Alu|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~44 .lut_mask = 16'hFF30;
defparam \my_processor|Alu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~127 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~127_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_regfile|data_readRegA[31]~17_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~44_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|data_readRegA[31]~17_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|Alu|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~127 .lut_mask = 16'hCAC0;
defparam \my_processor|Alu|ShiftRight0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~133 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~133_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux4~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux4~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~133 .lut_mask = 16'hA200;
defparam \my_processor|Alu|ShiftRight0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~45 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~45_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[25]~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[24]~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[25]~19_combout ),
	.datad(\my_regfile|data_readRegA[24]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~45 .lut_mask = 16'h3120;
defparam \my_processor|Alu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~46 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~46_combout  = (\my_processor|Alu|ShiftRight0~133_combout ) # ((\my_processor|Alu|ShiftRight0~45_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[26]~21_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datab(\my_regfile|data_readRegA[26]~21_combout ),
	.datac(\my_processor|Alu|ShiftRight0~133_combout ),
	.datad(\my_processor|Alu|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~46 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~145 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~145_combout  = (\my_processor|Alu|ShiftRight0~127_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Alu|ShiftRight0~46_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|Alu|ShiftRight0~127_combout ),
	.datad(\my_processor|Alu|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~145 .lut_mask = 16'hF1F0;
defparam \my_processor|Alu|ShiftRight0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[24]~165 (
// Equation(s):
// \my_processor|dmem_mux_32|out[24]~165_combout  = (\my_processor|dmem_mux_32|out[2]~33_combout  & (((\my_processor|dmem_mux_32|out[2]~31_combout )))) # (!\my_processor|dmem_mux_32|out[2]~33_combout  & ((\my_processor|dmem_mux_32|out[2]~31_combout  & 
// ((\my_processor|Alu|ShiftRight0~145_combout ))) # (!\my_processor|dmem_mux_32|out[2]~31_combout  & (\my_processor|Alu|inner_result~4_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~33_combout ),
	.datab(\my_processor|Alu|inner_result~4_combout ),
	.datac(\my_processor|dmem_mux_32|out[2]~31_combout ),
	.datad(\my_processor|Alu|ShiftRight0~145_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[24]~165 .lut_mask = 16'hF4A4;
defparam \my_processor|dmem_mux_32|out[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~96 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~96_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[17]~26_combout ) # ((\my_processor|dmem_mux_32|out[1]~11_combout  & \my_regfile|data_readRegA[19]~27_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (\my_processor|dmem_mux_32|out[1]~11_combout  & (\my_regfile|data_readRegA[19]~27_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datac(\my_regfile|data_readRegA[19]~27_combout ),
	.datad(\my_regfile|data_readRegA[17]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~96 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~135 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~135_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux13~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|Mux13~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~135 .lut_mask = 16'h5010;
defparam \my_processor|Alu|ShiftRight0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~97 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~97_combout  = (\my_processor|Alu|ShiftLeft0~96_combout ) # ((\my_processor|Alu|ShiftRight0~135_combout ) # ((\my_regfile|data_readRegA[20]~22_combout  & \my_processor|Alu|ShiftLeft0~21_combout )))

	.dataa(\my_regfile|data_readRegA[20]~22_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~96_combout ),
	.datad(\my_processor|Alu|ShiftRight0~135_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~97 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[24]~163 (
// Equation(s):
// \my_processor|dmem_mux_32|out[24]~163_combout  = (\my_processor|dmem_mux_32|out[6]~46_combout  & (\my_processor|dmem_mux_32|out[6]~47_combout )) # (!\my_processor|dmem_mux_32|out[6]~46_combout  & ((\my_processor|dmem_mux_32|out[6]~47_combout  & 
// ((\my_processor|Alu|ShiftLeft0~97_combout ))) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & (\my_processor|Alu|ShiftLeft0~109_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~109_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[24]~163 .lut_mask = 16'hDC98;
defparam \my_processor|dmem_mux_32|out[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~39 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8]) # ((\my_imem|altsyncram_component|auto_generated|q_a [7]) # (\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~39 .lut_mask = 16'hFFFC;
defparam \my_processor|Alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~48 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[0]~7_combout  & (!\my_processor|Alu|ShiftLeft0~39_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|Alu|ShiftLeft0~133_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|data_readRegA[0]~7_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~39_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~133_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~48 .lut_mask = 16'h5D08;
defparam \my_processor|Alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[24]~164 (
// Equation(s):
// \my_processor|dmem_mux_32|out[24]~164_combout  = (\my_processor|dmem_mux_32|out[6]~46_combout  & ((\my_processor|dmem_mux_32|out[24]~163_combout  & ((\my_processor|Alu|ShiftLeft0~48_combout ))) # (!\my_processor|dmem_mux_32|out[24]~163_combout  & 
// (\my_processor|Alu|ShiftLeft0~86_combout )))) # (!\my_processor|dmem_mux_32|out[6]~46_combout  & (\my_processor|dmem_mux_32|out[24]~163_combout ))

	.dataa(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datab(\my_processor|dmem_mux_32|out[24]~163_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~86_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[24]~164 .lut_mask = 16'hEC64;
defparam \my_processor|dmem_mux_32|out[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[24]~166 (
// Equation(s):
// \my_processor|dmem_mux_32|out[24]~166_combout  = (\my_processor|dmem_mux_32|out[2]~33_combout  & ((\my_processor|dmem_mux_32|out[24]~165_combout  & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|dmem_mux_32|out[24]~165_combout  & 
// ((\my_processor|dmem_mux_32|out[24]~164_combout ))))) # (!\my_processor|dmem_mux_32|out[2]~33_combout  & (((\my_processor|dmem_mux_32|out[24]~165_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~33_combout ),
	.datab(\my_regfile|data_readRegA[31]~17_combout ),
	.datac(\my_processor|dmem_mux_32|out[24]~165_combout ),
	.datad(\my_processor|dmem_mux_32|out[24]~164_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[24]~166 .lut_mask = 16'hDAD0;
defparam \my_processor|dmem_mux_32|out[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[24]~167 (
// Equation(s):
// \my_processor|dmem_mux_32|out[24]~167_combout  = (\my_processor|dmem_mux_32|out[1]~36_combout  & ((\my_regfile|data_readRegA[24]~20_combout ) # ((\my_processor|Sign_extention_mux_32|out[24]~552_combout )))) # (!\my_processor|dmem_mux_32|out[1]~36_combout  
// & (((\my_processor|dmem_mux_32|out[24]~166_combout ))))

	.dataa(\my_regfile|data_readRegA[24]~20_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[24]~552_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~36_combout ),
	.datad(\my_processor|dmem_mux_32|out[24]~166_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[24]~167 .lut_mask = 16'hEFE0;
defparam \my_processor|dmem_mux_32|out[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[24]~168 (
// Equation(s):
// \my_processor|dmem_mux_32|out[24]~168_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[24]~167_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~105_combout ))))

	.dataa(\my_processor|Alu|Add0~105_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datac(\my_processor|Control|Rwd$latch~combout ),
	.datad(\my_processor|dmem_mux_32|out[24]~167_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[24]~168 .lut_mask = 16'h0E02;
defparam \my_processor|dmem_mux_32|out[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N9
dffeas \my_regfile|registers[15][24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[24]~168_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \my_regfile|Mux7~17 (
// Equation(s):
// \my_regfile|Mux7~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][24]~q )))))

	.dataa(\my_regfile|registers[13][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[12][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \my_regfile|Mux7~18 (
// Equation(s):
// \my_regfile|Mux7~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux7~17_combout  & (\my_regfile|registers[15][24]~q )) # (!\my_regfile|Mux7~17_combout  & ((\my_regfile|registers[14][24]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux7~17_combout ))))

	.dataa(\my_regfile|registers[15][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][24]~q ),
	.datad(\my_regfile|Mux7~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \my_regfile|Mux7~10 (
// Equation(s):
// \my_regfile|Mux7~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][24]~q ),
	.datac(\my_regfile|registers[8][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \my_regfile|Mux7~11 (
// Equation(s):
// \my_regfile|Mux7~11_combout  = (\my_regfile|Mux7~10_combout  & (((\my_regfile|registers[11][24]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_regfile|Mux7~10_combout  & (\my_regfile|registers[9][24]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[9][24]~q ),
	.datab(\my_regfile|Mux7~10_combout ),
	.datac(\my_regfile|registers[11][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~11 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
cycloneive_lcell_comb \my_regfile|Mux7~14 (
// Equation(s):
// \my_regfile|Mux7~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][24]~q ),
	.datac(\my_regfile|registers[1][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
cycloneive_lcell_comb \my_regfile|Mux7~15 (
// Equation(s):
// \my_regfile|Mux7~15_combout  = (\my_regfile|Mux7~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][24]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][24]~q ),
	.datad(\my_regfile|Mux7~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \my_regfile|Mux7~12 (
// Equation(s):
// \my_regfile|Mux7~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][24]~q )))))

	.dataa(\my_regfile|registers[5][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \my_regfile|Mux7~13 (
// Equation(s):
// \my_regfile|Mux7~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux7~12_combout  & ((\my_regfile|registers[7][24]~q ))) # (!\my_regfile|Mux7~12_combout  & (\my_regfile|registers[6][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux7~12_combout ))))

	.dataa(\my_regfile|registers[6][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][24]~q ),
	.datad(\my_regfile|Mux7~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \my_regfile|Mux7~16 (
// Equation(s):
// \my_regfile|Mux7~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\my_regfile|Mux7~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux7~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux7~15_combout ),
	.datad(\my_regfile|Mux7~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \my_regfile|Mux7~19 (
// Equation(s):
// \my_regfile|Mux7~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux7~16_combout  & (\my_regfile|Mux7~18_combout )) # (!\my_regfile|Mux7~16_combout  & ((\my_regfile|Mux7~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux7~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux7~18_combout ),
	.datac(\my_regfile|Mux7~11_combout ),
	.datad(\my_regfile|Mux7~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux7~20 (
// Equation(s):
// \my_regfile|Mux7~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux7~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux7~19_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux7~19_combout ),
	.datad(\my_regfile|Mux7~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~103 (
// Equation(s):
// \my_processor|Alu|Add0~103_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux7~20_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux7~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~103 .lut_mask = 16'h9909;
defparam \my_processor|Alu|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \my_processor|Alu|Add0~109 (
// Equation(s):
// \my_processor|Alu|Add0~109_combout  = ((\my_processor|Alu|Add0~107_combout  $ (\my_processor|Alu|Add0~108_combout  $ (!\my_processor|Alu|Add0~106 )))) # (GND)
// \my_processor|Alu|Add0~110  = CARRY((\my_processor|Alu|Add0~107_combout  & ((\my_processor|Alu|Add0~108_combout ) # (!\my_processor|Alu|Add0~106 ))) # (!\my_processor|Alu|Add0~107_combout  & (\my_processor|Alu|Add0~108_combout  & 
// !\my_processor|Alu|Add0~106 )))

	.dataa(\my_processor|Alu|Add0~107_combout ),
	.datab(\my_processor|Alu|Add0~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~106 ),
	.combout(\my_processor|Alu|Add0~109_combout ),
	.cout(\my_processor|Alu|Add0~110 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~109 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[25]~206 (
// Equation(s):
// \my_processor|dmem_mux_32|out[25]~206_combout  = (\my_processor|Alu|Add0~109_combout  & (!\my_processor|Control|Rwd$latch~combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_processor|Alu|Add0~109_combout ),
	.datad(\my_processor|Control|Rwd$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[25]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[25]~206 .lut_mask = 16'h0090;
defparam \my_processor|dmem_mux_32|out[25]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[25]~171 (
// Equation(s):
// \my_processor|dmem_mux_32|out[25]~171_combout  = (\my_processor|dmem_mux_32|out[25]~170_combout  & ((\my_regfile|data_readRegA[25]~19_combout ) # (\my_processor|Sign_extention_mux_32|out[25]~574_combout )))

	.dataa(\my_regfile|data_readRegA[25]~19_combout ),
	.datab(\my_processor|dmem_mux_32|out[25]~170_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[25]~574_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[25]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[25]~171 .lut_mask = 16'hC8C8;
defparam \my_processor|dmem_mux_32|out[25]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~128 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~128_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftRight0~69_combout )))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|Alu|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~128 .lut_mask = 16'hAFA0;
defparam \my_processor|Alu|ShiftRight0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \my_processor|Alu|inner_result~5 (
// Equation(s):
// \my_processor|Alu|inner_result~5_combout  = (\my_regfile|data_readRegA[25]~19_combout  & ((\my_processor|Sign_extention_mux_32|out[25]~573_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [16]))))

	.dataa(\my_regfile|data_readRegA[25]~19_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[25]~573_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|Alu|inner_result~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|inner_result~5 .lut_mask = 16'hA8A0;
defparam \my_processor|Alu|inner_result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[25]~172 (
// Equation(s):
// \my_processor|dmem_mux_32|out[25]~172_combout  = (\my_processor|dmem_mux_32|out[6]~47_combout  & (((\my_processor|dmem_mux_32|out[6]~46_combout )))) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & ((\my_processor|dmem_mux_32|out[6]~46_combout  & 
// ((\my_processor|Alu|ShiftLeft0~89_combout ))) # (!\my_processor|dmem_mux_32|out[6]~46_combout  & (\my_processor|Alu|ShiftLeft0~111_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~111_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datac(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[25]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[25]~172 .lut_mask = 16'hF2C2;
defparam \my_processor|dmem_mux_32|out[25]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~53 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|Alu|ShiftLeft0~22_combout  & (!\my_processor|dmem_mux_32|out[1]~7_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|Alu|ShiftLeft0~52_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|Alu|ShiftLeft0~22_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~7_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~53 .lut_mask = 16'h5D08;
defparam \my_processor|Alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[25]~173 (
// Equation(s):
// \my_processor|dmem_mux_32|out[25]~173_combout  = (\my_processor|dmem_mux_32|out[6]~47_combout  & ((\my_processor|dmem_mux_32|out[25]~172_combout  & ((\my_processor|Alu|ShiftLeft0~53_combout ))) # (!\my_processor|dmem_mux_32|out[25]~172_combout  & 
// (\my_processor|Alu|ShiftLeft0~100_combout )))) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & (((\my_processor|dmem_mux_32|out[25]~172_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~100_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datac(\my_processor|dmem_mux_32|out[25]~172_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[25]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[25]~173 .lut_mask = 16'hF838;
defparam \my_processor|dmem_mux_32|out[25]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[25]~174 (
// Equation(s):
// \my_processor|dmem_mux_32|out[25]~174_combout  = (\my_processor|dmem_mux_32|out[2]~31_combout  & (((!\my_processor|dmem_mux_32|out[2]~33_combout )))) # (!\my_processor|dmem_mux_32|out[2]~31_combout  & ((\my_processor|dmem_mux_32|out[2]~33_combout  & 
// ((\my_processor|dmem_mux_32|out[25]~173_combout ))) # (!\my_processor|dmem_mux_32|out[2]~33_combout  & (\my_processor|Alu|inner_result~5_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~31_combout ),
	.datab(\my_processor|Alu|inner_result~5_combout ),
	.datac(\my_processor|dmem_mux_32|out[2]~33_combout ),
	.datad(\my_processor|dmem_mux_32|out[25]~173_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[25]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[25]~174 .lut_mask = 16'h5E0E;
defparam \my_processor|dmem_mux_32|out[25]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[25]~175 (
// Equation(s):
// \my_processor|dmem_mux_32|out[25]~175_combout  = (\my_processor|dmem_mux_32|out[2]~31_combout  & ((\my_processor|dmem_mux_32|out[25]~174_combout  & (\my_processor|Alu|ShiftRight0~128_combout )) # (!\my_processor|dmem_mux_32|out[25]~174_combout  & 
// ((\my_regfile|data_readRegA[31]~17_combout ))))) # (!\my_processor|dmem_mux_32|out[2]~31_combout  & (((\my_processor|dmem_mux_32|out[25]~174_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~128_combout ),
	.datab(\my_processor|dmem_mux_32|out[2]~31_combout ),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|dmem_mux_32|out[25]~174_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[25]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[25]~175 .lut_mask = 16'hBBC0;
defparam \my_processor|dmem_mux_32|out[25]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[25]~176 (
// Equation(s):
// \my_processor|dmem_mux_32|out[25]~176_combout  = (\my_processor|dmem_mux_32|out[25]~206_combout ) # ((\my_processor|dmem_mux_32|out[25]~171_combout ) # ((\my_processor|dmem_mux_32|out[25]~169_combout  & \my_processor|dmem_mux_32|out[25]~175_combout )))

	.dataa(\my_processor|dmem_mux_32|out[25]~169_combout ),
	.datab(\my_processor|dmem_mux_32|out[25]~206_combout ),
	.datac(\my_processor|dmem_mux_32|out[25]~171_combout ),
	.datad(\my_processor|dmem_mux_32|out[25]~175_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[25]~176 .lut_mask = 16'hFEFC;
defparam \my_processor|dmem_mux_32|out[25]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N13
dffeas \my_regfile|registers[23][25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[25]~176_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \my_regfile|Mux6~7 (
// Equation(s):
// \my_regfile|Mux6~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][25]~q )))))

	.dataa(\my_regfile|registers[27][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[19][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \my_regfile|Mux6~8 (
// Equation(s):
// \my_regfile|Mux6~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux6~7_combout  & ((\my_regfile|registers[31][25]~q ))) # (!\my_regfile|Mux6~7_combout  & (\my_regfile|registers[23][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux6~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][25]~q ),
	.datac(\my_regfile|registers[31][25]~q ),
	.datad(\my_regfile|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux6~0 (
// Equation(s):
// \my_regfile|Mux6~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|registers[25][25]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\my_regfile|registers[17][25]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[17][25]~q ),
	.datac(\my_regfile|registers[25][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~0 .lut_mask = 16'hAAE4;
defparam \my_regfile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \my_regfile|Mux6~1 (
// Equation(s):
// \my_regfile|Mux6~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux6~0_combout  & ((\my_regfile|registers[29][25]~q ))) # (!\my_regfile|Mux6~0_combout  & (\my_regfile|registers[21][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux6~0_combout ))))

	.dataa(\my_regfile|registers[21][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[29][25]~q ),
	.datad(\my_regfile|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux6~4 (
// Equation(s):
// \my_regfile|Mux6~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][25]~q )))))

	.dataa(\my_regfile|registers[20][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux6~5 (
// Equation(s):
// \my_regfile|Mux6~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux6~4_combout  & ((\my_regfile|registers[28][25]~q ))) # (!\my_regfile|Mux6~4_combout  & (\my_regfile|registers[24][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux6~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[24][25]~q ),
	.datac(\my_regfile|registers[28][25]~q ),
	.datad(\my_regfile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \my_regfile|Mux6~2 (
// Equation(s):
// \my_regfile|Mux6~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[22][25]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[18][25]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][25]~q ),
	.datac(\my_regfile|registers[18][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \my_regfile|Mux6~3 (
// Equation(s):
// \my_regfile|Mux6~3_combout  = (\my_regfile|Mux6~2_combout  & (((\my_regfile|registers[30][25]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux6~2_combout  & (\my_regfile|registers[26][25]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[26][25]~q ),
	.datab(\my_regfile|Mux6~2_combout ),
	.datac(\my_regfile|registers[30][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~3 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \my_regfile|Mux6~6 (
// Equation(s):
// \my_regfile|Mux6~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17]) # (\my_regfile|Mux6~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\my_regfile|Mux6~5_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux6~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux6~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~6 .lut_mask = 16'hCEC2;
defparam \my_regfile|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux6~9 (
// Equation(s):
// \my_regfile|Mux6~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux6~6_combout  & (\my_regfile|Mux6~8_combout )) # (!\my_regfile|Mux6~6_combout  & ((\my_regfile|Mux6~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux6~6_combout ))))

	.dataa(\my_regfile|Mux6~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux6~1_combout ),
	.datad(\my_regfile|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux6~20 (
// Equation(s):
// \my_regfile|Mux6~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux6~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux6~19_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_regfile|Mux6~9_combout ),
	.datad(\my_regfile|Mux6~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~20 .lut_mask = 16'hF5A0;
defparam \my_regfile|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \my_processor|Alu|Add0~107 (
// Equation(s):
// \my_processor|Alu|Add0~107_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux6~20_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux6~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~107 .lut_mask = 16'h9909;
defparam \my_processor|Alu|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \my_processor|Alu|inner_result~6 (
// Equation(s):
// \my_processor|Alu|inner_result~6_combout  = (\my_regfile|data_readRegA[26]~21_combout  & ((\my_processor|Sign_extention_mux_32|out[26]~595_combout ) # ((\my_processor|Control|ALUinB$latch~combout  & \my_imem|altsyncram_component|auto_generated|q_a 
// [16]))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[26]~595_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegA[26]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|inner_result~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|inner_result~6 .lut_mask = 16'hEC00;
defparam \my_processor|Alu|inner_result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~129 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~129_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftRight0~79_combout )))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[31]~17_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|Alu|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~129 .lut_mask = 16'hCFC0;
defparam \my_processor|Alu|ShiftRight0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[26]~179 (
// Equation(s):
// \my_processor|dmem_mux_32|out[26]~179_combout  = (\my_processor|dmem_mux_32|out[2]~33_combout  & (\my_processor|dmem_mux_32|out[2]~31_combout )) # (!\my_processor|dmem_mux_32|out[2]~33_combout  & ((\my_processor|dmem_mux_32|out[2]~31_combout  & 
// ((\my_processor|Alu|ShiftRight0~129_combout ))) # (!\my_processor|dmem_mux_32|out[2]~31_combout  & (\my_processor|Alu|inner_result~6_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~33_combout ),
	.datab(\my_processor|dmem_mux_32|out[2]~31_combout ),
	.datac(\my_processor|Alu|inner_result~6_combout ),
	.datad(\my_processor|Alu|ShiftRight0~129_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[26]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[26]~179 .lut_mask = 16'hDC98;
defparam \my_processor|dmem_mux_32|out[26]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[26]~177 (
// Equation(s):
// \my_processor|dmem_mux_32|out[26]~177_combout  = (\my_processor|dmem_mux_32|out[6]~46_combout  & (\my_processor|dmem_mux_32|out[6]~47_combout )) # (!\my_processor|dmem_mux_32|out[6]~46_combout  & ((\my_processor|dmem_mux_32|out[6]~47_combout  & 
// ((\my_processor|Alu|ShiftLeft0~103_combout ))) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & (\my_processor|Alu|ShiftLeft0~114_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~114_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[26]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[26]~177 .lut_mask = 16'hDC98;
defparam \my_processor|dmem_mux_32|out[26]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~59 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~132_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (((\my_processor|Alu|ShiftLeft0~58_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~132_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~59 .lut_mask = 16'h7520;
defparam \my_processor|Alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[26]~178 (
// Equation(s):
// \my_processor|dmem_mux_32|out[26]~178_combout  = (\my_processor|dmem_mux_32|out[26]~177_combout  & (((\my_processor|Alu|ShiftLeft0~59_combout )) # (!\my_processor|dmem_mux_32|out[6]~46_combout ))) # (!\my_processor|dmem_mux_32|out[26]~177_combout  & 
// (\my_processor|dmem_mux_32|out[6]~46_combout  & ((\my_processor|Alu|ShiftLeft0~92_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[26]~177_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~59_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[26]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[26]~178 .lut_mask = 16'hE6A2;
defparam \my_processor|dmem_mux_32|out[26]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[26]~180 (
// Equation(s):
// \my_processor|dmem_mux_32|out[26]~180_combout  = (\my_processor|dmem_mux_32|out[2]~33_combout  & ((\my_processor|dmem_mux_32|out[26]~179_combout  & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|dmem_mux_32|out[26]~179_combout  & 
// ((\my_processor|dmem_mux_32|out[26]~178_combout ))))) # (!\my_processor|dmem_mux_32|out[2]~33_combout  & (((\my_processor|dmem_mux_32|out[26]~179_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~33_combout ),
	.datab(\my_regfile|data_readRegA[31]~17_combout ),
	.datac(\my_processor|dmem_mux_32|out[26]~179_combout ),
	.datad(\my_processor|dmem_mux_32|out[26]~178_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[26]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[26]~180 .lut_mask = 16'hDAD0;
defparam \my_processor|dmem_mux_32|out[26]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[26]~181 (
// Equation(s):
// \my_processor|dmem_mux_32|out[26]~181_combout  = (\my_processor|dmem_mux_32|out[1]~36_combout  & ((\my_regfile|data_readRegA[26]~21_combout ) # ((\my_processor|Sign_extention_mux_32|out[26]~596_combout )))) # (!\my_processor|dmem_mux_32|out[1]~36_combout  
// & (((\my_processor|dmem_mux_32|out[26]~180_combout ))))

	.dataa(\my_regfile|data_readRegA[26]~21_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~36_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[26]~596_combout ),
	.datad(\my_processor|dmem_mux_32|out[26]~180_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[26]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[26]~181 .lut_mask = 16'hFBC8;
defparam \my_processor|dmem_mux_32|out[26]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[26]~182 (
// Equation(s):
// \my_processor|dmem_mux_32|out[26]~182_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[26]~181_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~113_combout ))))

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datac(\my_processor|Alu|Add0~113_combout ),
	.datad(\my_processor|dmem_mux_32|out[26]~181_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[26]~182 .lut_mask = 16'h5410;
defparam \my_processor|dmem_mux_32|out[26]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N7
dffeas \my_regfile|registers[25][26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[26]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \my_regfile|Mux5~0 (
// Equation(s):
// \my_regfile|Mux5~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][26]~q )))))

	.dataa(\my_regfile|registers[21][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[17][26]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~0 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \my_regfile|Mux5~1 (
// Equation(s):
// \my_regfile|Mux5~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux5~0_combout  & ((\my_regfile|registers[29][26]~q ))) # (!\my_regfile|Mux5~0_combout  & (\my_regfile|registers[25][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux5~0_combout ))))

	.dataa(\my_regfile|registers[25][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[29][26]~q ),
	.datad(\my_regfile|Mux5~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux5~2 (
// Equation(s):
// \my_regfile|Mux5~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[26][26]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[18][26]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[26][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[18][26]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~2 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux5~3 (
// Equation(s):
// \my_regfile|Mux5~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux5~2_combout  & ((\my_regfile|registers[30][26]~q ))) # (!\my_regfile|Mux5~2_combout  & (\my_regfile|registers[22][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux5~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][26]~q ),
	.datac(\my_regfile|registers[30][26]~q ),
	.datad(\my_regfile|Mux5~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \my_regfile|Mux5~4 (
// Equation(s):
// \my_regfile|Mux5~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][26]~q ),
	.datac(\my_regfile|registers[16][26]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \my_regfile|Mux5~5 (
// Equation(s):
// \my_regfile|Mux5~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux5~4_combout  & ((\my_regfile|registers[28][26]~q ))) # (!\my_regfile|Mux5~4_combout  & (\my_regfile|registers[20][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux5~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[20][26]~q ),
	.datac(\my_regfile|registers[28][26]~q ),
	.datad(\my_regfile|Mux5~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \my_regfile|Mux5~6 (
// Equation(s):
// \my_regfile|Mux5~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux5~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|Mux5~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|Mux5~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux5~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~6 .lut_mask = 16'hADA8;
defparam \my_regfile|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux5~7 (
// Equation(s):
// \my_regfile|Mux5~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][26]~q ),
	.datac(\my_regfile|registers[19][26]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux5~8 (
// Equation(s):
// \my_regfile|Mux5~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux5~7_combout  & ((\my_regfile|registers[31][26]~q ))) # (!\my_regfile|Mux5~7_combout  & (\my_regfile|registers[27][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux5~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[27][26]~q ),
	.datac(\my_regfile|registers[31][26]~q ),
	.datad(\my_regfile|Mux5~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux5~9 (
// Equation(s):
// \my_regfile|Mux5~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux5~6_combout  & ((\my_regfile|Mux5~8_combout ))) # (!\my_regfile|Mux5~6_combout  & (\my_regfile|Mux5~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux5~6_combout ))))

	.dataa(\my_regfile|Mux5~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux5~6_combout ),
	.datad(\my_regfile|Mux5~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~21 (
// Equation(s):
// \my_regfile|data_readRegA[26]~21_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux5~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux5~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux5~9_combout ),
	.datad(\my_regfile|Mux5~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~21 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[26]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~63 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~63_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[26]~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[25]~19_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[26]~21_combout ),
	.datad(\my_regfile|data_readRegA[25]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~63 .lut_mask = 16'h5140;
defparam \my_processor|Alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~64 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~64_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux4~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~64 .lut_mask = 16'h5010;
defparam \my_processor|Alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~65 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~65_combout  = (\my_processor|Alu|ShiftRight0~63_combout ) # ((\my_processor|Alu|ShiftRight0~64_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[28]~18_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|Alu|ShiftRight0~63_combout ),
	.datac(\my_processor|Alu|ShiftRight0~64_combout ),
	.datad(\my_regfile|data_readRegA[28]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~65 .lut_mask = 16'hFEFC;
defparam \my_processor|Alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~68 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|Alu|ShiftRight0~67_combout ) # 
// (\my_processor|Alu|ShiftRight0~66_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|Alu|ShiftRight0~67_combout ),
	.datad(\my_processor|Alu|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~68 .lut_mask = 16'hBBB8;
defparam \my_processor|Alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~69 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~68_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~65_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftRight0~65_combout ),
	.datad(\my_processor|Alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~69 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~70 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~70_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[24]~20_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[23]~24_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (\my_processor|Alu|ShiftLeft0~20_combout  & (\my_regfile|data_readRegA[23]~24_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_regfile|data_readRegA[23]~24_combout ),
	.datad(\my_regfile|data_readRegA[24]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~70 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~71 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~71_combout  = (\my_processor|Alu|ShiftRight0~137_combout ) # ((\my_processor|Alu|ShiftRight0~70_combout ) # ((\my_processor|Alu|ShiftLeft0~21_combout  & \my_regfile|data_readRegA[21]~23_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_regfile|data_readRegA[21]~23_combout ),
	.datac(\my_processor|Alu|ShiftRight0~137_combout ),
	.datad(\my_processor|Alu|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~71 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~138 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~138_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux13~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|Mux13~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~138 .lut_mask = 16'h3100;
defparam \my_processor|Alu|ShiftRight0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~72 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~72_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[20]~22_combout ) # ((\my_regfile|data_readRegA[19]~27_combout  & \my_processor|Alu|ShiftLeft0~20_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (\my_regfile|data_readRegA[19]~27_combout  & (\my_processor|Alu|ShiftLeft0~20_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_regfile|data_readRegA[19]~27_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datad(\my_regfile|data_readRegA[20]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~72 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~73 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~73_combout  = (\my_processor|Alu|ShiftRight0~138_combout ) # ((\my_processor|Alu|ShiftRight0~72_combout ) # ((\my_processor|Alu|ShiftLeft0~21_combout  & \my_regfile|data_readRegA[17]~26_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_regfile|data_readRegA[17]~26_combout ),
	.datac(\my_processor|Alu|ShiftRight0~138_combout ),
	.datad(\my_processor|Alu|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~73 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~74 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~71_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~73_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftRight0~71_combout ),
	.datad(\my_processor|Alu|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~74 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~75 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|Alu|ShiftRight0~69_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftRight0~74_combout )))

	.dataa(gnd),
	.datab(\my_processor|Alu|ShiftRight0~69_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|Alu|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~75 .lut_mask = 16'hCFC0;
defparam \my_processor|Alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[17]~122 (
// Equation(s):
// \my_processor|dmem_mux_32|out[17]~122_combout  = (\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|dmem_mux_32|out[17]~121_combout  & ((\my_processor|Alu|ShiftRight0~75_combout ))) # (!\my_processor|dmem_mux_32|out[17]~121_combout  & 
// (\my_processor|Alu|ShiftLeft0~52_combout )))) # (!\my_processor|dmem_mux_32|out[23]~113_combout  & (((\my_processor|dmem_mux_32|out[17]~121_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~52_combout ),
	.datab(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datac(\my_processor|dmem_mux_32|out[17]~121_combout ),
	.datad(\my_processor|Alu|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[17]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[17]~122 .lut_mask = 16'hF838;
defparam \my_processor|dmem_mux_32|out[17]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[17]~125 (
// Equation(s):
// \my_processor|dmem_mux_32|out[17]~125_combout  = (\my_processor|Control|ALUop [2] & ((\my_processor|dmem_mux_32|out[17]~124_combout  & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|dmem_mux_32|out[17]~124_combout  & 
// ((\my_processor|dmem_mux_32|out[17]~122_combout ))))) # (!\my_processor|Control|ALUop [2] & (\my_processor|dmem_mux_32|out[17]~124_combout ))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|dmem_mux_32|out[17]~124_combout ),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|dmem_mux_32|out[17]~122_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[17]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[17]~125 .lut_mask = 16'hE6C4;
defparam \my_processor|dmem_mux_32|out[17]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[17]~126 (
// Equation(s):
// \my_processor|dmem_mux_32|out[17]~126_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[17]~125_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~77_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|Alu|Add0~77_combout ),
	.datad(\my_processor|dmem_mux_32|out[17]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[17]~126 .lut_mask = 16'h3210;
defparam \my_processor|dmem_mux_32|out[17]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N3
dffeas \my_regfile|registers[15][17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[17]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \my_regfile|Mux14~17 (
// Equation(s):
// \my_regfile|Mux14~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][17]~q ),
	.datac(\my_regfile|registers[12][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux14~18 (
// Equation(s):
// \my_regfile|Mux14~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux14~17_combout  & (\my_regfile|registers[15][17]~q )) # (!\my_regfile|Mux14~17_combout  & ((\my_regfile|registers[14][17]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux14~17_combout ))))

	.dataa(\my_regfile|registers[15][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][17]~q ),
	.datad(\my_regfile|Mux14~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \my_regfile|Mux14~10 (
// Equation(s):
// \my_regfile|Mux14~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][17]~q )))))

	.dataa(\my_regfile|registers[5][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \my_regfile|Mux14~11 (
// Equation(s):
// \my_regfile|Mux14~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux14~10_combout  & ((\my_regfile|registers[7][17]~q ))) # (!\my_regfile|Mux14~10_combout  & (\my_regfile|registers[6][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux14~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[6][17]~q ),
	.datac(\my_regfile|registers[7][17]~q ),
	.datad(\my_regfile|Mux14~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \my_regfile|Mux14~14 (
// Equation(s):
// \my_regfile|Mux14~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][17]~q ),
	.datac(\my_regfile|registers[1][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \my_regfile|Mux14~15 (
// Equation(s):
// \my_regfile|Mux14~15_combout  = (\my_regfile|Mux14~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][17]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][17]~q ),
	.datad(\my_regfile|Mux14~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \my_regfile|Mux14~12 (
// Equation(s):
// \my_regfile|Mux14~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][17]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][17]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[10][17]~q ),
	.datac(\my_regfile|registers[8][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \my_regfile|Mux14~13 (
// Equation(s):
// \my_regfile|Mux14~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux14~12_combout  & ((\my_regfile|registers[11][17]~q ))) # (!\my_regfile|Mux14~12_combout  & (\my_regfile|registers[9][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux14~12_combout ))))

	.dataa(\my_regfile|registers[9][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[11][17]~q ),
	.datad(\my_regfile|Mux14~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux14~16 (
// Equation(s):
// \my_regfile|Mux14~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux14~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux14~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux14~15_combout ),
	.datad(\my_regfile|Mux14~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux14~19 (
// Equation(s):
// \my_regfile|Mux14~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux14~16_combout  & (\my_regfile|Mux14~18_combout )) # (!\my_regfile|Mux14~16_combout  & ((\my_regfile|Mux14~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux14~16_combout ))))

	.dataa(\my_regfile|Mux14~18_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux14~11_combout ),
	.datad(\my_regfile|Mux14~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~26 (
// Equation(s):
// \my_regfile|data_readRegA[17]~26_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux14~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux14~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux14~19_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux14~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~26 .lut_mask = 16'hEF2F;
defparam \my_regfile|data_readRegA[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~93 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~93_combout  = (\my_processor|Alu|ShiftLeft0~21_combout  & ((\my_regfile|data_readRegA[19]~27_combout ) # ((\my_regfile|data_readRegA[17]~26_combout  & \my_processor|Alu|ShiftLeft0~20_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~21_combout  & (((\my_regfile|data_readRegA[17]~26_combout  & \my_processor|Alu|ShiftLeft0~20_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_regfile|data_readRegA[19]~27_combout ),
	.datac(\my_regfile|data_readRegA[17]~26_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~93 .lut_mask = 16'hF888;
defparam \my_processor|Alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~94 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~94_combout  = (\my_processor|Alu|ShiftLeft0~93_combout ) # ((\my_processor|Alu|ShiftRight0~138_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[16]~25_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~93_combout ),
	.datac(\my_processor|Alu|ShiftRight0~138_combout ),
	.datad(\my_regfile|data_readRegA[16]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~94 .lut_mask = 16'hFEFC;
defparam \my_processor|Alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~79 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~79_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[12]~13_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[13]~28_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (\my_processor|Alu|ShiftLeft0~20_combout  & ((\my_regfile|data_readRegA[13]~28_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_regfile|data_readRegA[12]~13_combout ),
	.datad(\my_regfile|data_readRegA[13]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~79 .lut_mask = 16'hECA0;
defparam \my_processor|Alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~95 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~78_combout ) # ((\my_processor|Alu|ShiftLeft0~79_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|Alu|ShiftLeft0~94_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~78_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~94_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~95 .lut_mask = 16'hFCB8;
defparam \my_processor|Alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[19]~133 (
// Equation(s):
// \my_processor|dmem_mux_32|out[19]~133_combout  = (\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|dmem_mux_32|out[23]~113_combout ) # ((\my_processor|Alu|ShiftLeft0~26_combout )))) # (!\my_processor|dmem_mux_32|out[23]~112_combout  & 
// (!\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|Alu|ShiftLeft0~95_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datab(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~26_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[19]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[19]~133 .lut_mask = 16'hB9A8;
defparam \my_processor|dmem_mux_32|out[19]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[19]~134 (
// Equation(s):
// \my_processor|dmem_mux_32|out[19]~134_combout  = (\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|dmem_mux_32|out[19]~133_combout  & ((\my_processor|Alu|ShiftRight0~105_combout ))) # (!\my_processor|dmem_mux_32|out[19]~133_combout  & 
// (\my_processor|Alu|ShiftLeft0~63_combout )))) # (!\my_processor|dmem_mux_32|out[23]~113_combout  & (((\my_processor|dmem_mux_32|out[19]~133_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~63_combout ),
	.datab(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datac(\my_processor|dmem_mux_32|out[19]~133_combout ),
	.datad(\my_processor|Alu|ShiftRight0~105_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[19]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[19]~134 .lut_mask = 16'hF838;
defparam \my_processor|dmem_mux_32|out[19]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[19]~137 (
// Equation(s):
// \my_processor|dmem_mux_32|out[19]~137_combout  = (\my_processor|dmem_mux_32|out[19]~136_combout  & (((\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|Control|ALUop [2]))) # (!\my_processor|dmem_mux_32|out[19]~136_combout  & 
// (\my_processor|Control|ALUop [2] & ((\my_processor|dmem_mux_32|out[19]~134_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[19]~136_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|dmem_mux_32|out[19]~134_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[19]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[19]~137 .lut_mask = 16'hE6A2;
defparam \my_processor|dmem_mux_32|out[19]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~84 (
// Equation(s):
// \my_processor|Alu|Add0~84_combout  = (\my_processor|dmem_mux_32|out[19]~135_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|dmem_mux_32|out[19]~135_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[19]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~84 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \my_regfile|Mux12~0 (
// Equation(s):
// \my_regfile|Mux12~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[25][19]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[17][19]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[25][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[17][19]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \my_regfile|Mux12~1 (
// Equation(s):
// \my_regfile|Mux12~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux12~0_combout  & ((\my_regfile|registers[29][19]~q ))) # (!\my_regfile|Mux12~0_combout  & (\my_regfile|registers[21][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux12~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[21][19]~q ),
	.datac(\my_regfile|registers[29][19]~q ),
	.datad(\my_regfile|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \my_regfile|Mux12~2 (
// Equation(s):
// \my_regfile|Mux12~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][19]~q )))))

	.dataa(\my_regfile|registers[22][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[18][19]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~2 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \my_regfile|Mux12~3 (
// Equation(s):
// \my_regfile|Mux12~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux12~2_combout  & ((\my_regfile|registers[30][19]~q ))) # (!\my_regfile|Mux12~2_combout  & (\my_regfile|registers[26][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux12~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][19]~q ),
	.datac(\my_regfile|registers[30][19]~q ),
	.datad(\my_regfile|Mux12~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \my_regfile|Mux12~4 (
// Equation(s):
// \my_regfile|Mux12~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][19]~q )))))

	.dataa(\my_regfile|registers[20][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][19]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \my_regfile|Mux12~5 (
// Equation(s):
// \my_regfile|Mux12~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux12~4_combout  & ((\my_regfile|registers[28][19]~q ))) # (!\my_regfile|Mux12~4_combout  & (\my_regfile|registers[24][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux12~4_combout ))))

	.dataa(\my_regfile|registers[24][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[28][19]~q ),
	.datad(\my_regfile|Mux12~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \my_regfile|Mux12~6 (
// Equation(s):
// \my_regfile|Mux12~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux12~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux12~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux12~3_combout ),
	.datad(\my_regfile|Mux12~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \my_regfile|Mux12~7 (
// Equation(s):
// \my_regfile|Mux12~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|registers[27][19]~q )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][19]~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[27][19]~q ),
	.datad(\my_regfile|registers[19][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~7 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \my_regfile|Mux12~8 (
// Equation(s):
// \my_regfile|Mux12~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux12~7_combout  & ((\my_regfile|registers[31][19]~q ))) # (!\my_regfile|Mux12~7_combout  & (\my_regfile|registers[23][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux12~7_combout ))))

	.dataa(\my_regfile|registers[23][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[31][19]~q ),
	.datad(\my_regfile|Mux12~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \my_regfile|Mux12~9 (
// Equation(s):
// \my_regfile|Mux12~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux12~6_combout  & ((\my_regfile|Mux12~8_combout ))) # (!\my_regfile|Mux12~6_combout  & (\my_regfile|Mux12~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux12~6_combout ))))

	.dataa(\my_regfile|Mux12~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux12~6_combout ),
	.datad(\my_regfile|Mux12~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \my_regfile|Mux12~20 (
// Equation(s):
// \my_regfile|Mux12~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux12~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux12~19_combout ))

	.dataa(\my_regfile|Mux12~19_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|Mux12~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~20 .lut_mask = 16'hFA0A;
defparam \my_regfile|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \my_processor|Alu|Add0~83 (
// Equation(s):
// \my_processor|Alu|Add0~83_combout  = (\my_regfile|Mux12~20_combout  & (\my_processor|Control|ALUop [1] $ (((!\my_processor|Control|ALUop [2]))))) # (!\my_regfile|Mux12~20_combout  & (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop [1] 
// $ (!\my_processor|Control|ALUop [2]))))

	.dataa(\my_processor|Control|ALUop [1]),
	.datab(\my_regfile|Mux12~20_combout ),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_processor|Control|ALUop [2]),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~83 .lut_mask = 16'h8A45;
defparam \my_processor|Alu|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \my_processor|Alu|Add0~85 (
// Equation(s):
// \my_processor|Alu|Add0~85_combout  = ((\my_processor|Alu|Add0~84_combout  $ (\my_processor|Alu|Add0~83_combout  $ (!\my_processor|Alu|Add0~82 )))) # (GND)
// \my_processor|Alu|Add0~86  = CARRY((\my_processor|Alu|Add0~84_combout  & ((\my_processor|Alu|Add0~83_combout ) # (!\my_processor|Alu|Add0~82 ))) # (!\my_processor|Alu|Add0~84_combout  & (\my_processor|Alu|Add0~83_combout  & !\my_processor|Alu|Add0~82 )))

	.dataa(\my_processor|Alu|Add0~84_combout ),
	.datab(\my_processor|Alu|Add0~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~82 ),
	.combout(\my_processor|Alu|Add0~85_combout ),
	.cout(\my_processor|Alu|Add0~86 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~85 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[19]~138 (
// Equation(s):
// \my_processor|dmem_mux_32|out[19]~138_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & (\my_processor|dmem_mux_32|out[19]~137_combout )) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// ((\my_processor|Alu|Add0~85_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|dmem_mux_32|out[19]~137_combout ),
	.datad(\my_processor|Alu|Add0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[19]~138 .lut_mask = 16'h3120;
defparam \my_processor|dmem_mux_32|out[19]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N17
dffeas \my_regfile|registers[6][19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[19]~138_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \my_regfile|Mux12~10 (
// Equation(s):
// \my_regfile|Mux12~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[5][19]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[4][19]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[5][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[4][19]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \my_regfile|Mux12~11 (
// Equation(s):
// \my_regfile|Mux12~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux12~10_combout  & ((\my_regfile|registers[7][19]~q ))) # (!\my_regfile|Mux12~10_combout  & (\my_regfile|registers[6][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux12~10_combout ))))

	.dataa(\my_regfile|registers[6][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][19]~q ),
	.datad(\my_regfile|Mux12~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~11 .lut_mask = 16'hF388;
defparam \my_regfile|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \my_regfile|Mux12~17 (
// Equation(s):
// \my_regfile|Mux12~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][19]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][19]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[13][19]~q ),
	.datac(\my_regfile|registers[12][19]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~17 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \my_regfile|Mux12~18 (
// Equation(s):
// \my_regfile|Mux12~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux12~17_combout  & (\my_regfile|registers[15][19]~q )) # (!\my_regfile|Mux12~17_combout  & ((\my_regfile|registers[14][19]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux12~17_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[15][19]~q ),
	.datac(\my_regfile|registers[14][19]~q ),
	.datad(\my_regfile|Mux12~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \my_regfile|Mux12~14 (
// Equation(s):
// \my_regfile|Mux12~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[3][19]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\my_regfile|registers[1][19]~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[1][19]~q ),
	.datac(\my_regfile|registers[3][19]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~14 .lut_mask = 16'hA088;
defparam \my_regfile|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \my_regfile|Mux12~15 (
// Equation(s):
// \my_regfile|Mux12~15_combout  = (\my_regfile|Mux12~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][19]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][19]~q ),
	.datad(\my_regfile|Mux12~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \my_regfile|Mux12~12 (
// Equation(s):
// \my_regfile|Mux12~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][19]~q )))))

	.dataa(\my_regfile|registers[10][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[8][19]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \my_regfile|Mux12~13 (
// Equation(s):
// \my_regfile|Mux12~13_combout  = (\my_regfile|Mux12~12_combout  & (((\my_regfile|registers[11][19]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_regfile|Mux12~12_combout  & (\my_regfile|registers[9][19]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[9][19]~q ),
	.datab(\my_regfile|Mux12~12_combout ),
	.datac(\my_regfile|registers[11][19]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~13 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux12~16 (
// Equation(s):
// \my_regfile|Mux12~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|Mux12~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux12~15_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux12~15_combout ),
	.datad(\my_regfile|Mux12~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux12~19 (
// Equation(s):
// \my_regfile|Mux12~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux12~16_combout  & ((\my_regfile|Mux12~18_combout ))) # (!\my_regfile|Mux12~16_combout  & (\my_regfile|Mux12~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux12~16_combout ))))

	.dataa(\my_regfile|Mux12~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux12~18_combout ),
	.datad(\my_regfile|Mux12~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~27 (
// Equation(s):
// \my_regfile|data_readRegA[19]~27_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux12~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux12~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux12~19_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux12~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~27 .lut_mask = 16'hEF2F;
defparam \my_regfile|data_readRegA[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~50 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~50_combout  = (\my_processor|Alu|ShiftLeft0~21_combout  & ((\my_regfile|data_readRegA[16]~25_combout ) # ((\my_processor|dmem_mux_32|out[1]~11_combout  & \my_regfile|data_readRegA[17]~26_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~21_combout  & (\my_processor|dmem_mux_32|out[1]~11_combout  & (\my_regfile|data_readRegA[17]~26_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datac(\my_regfile|data_readRegA[17]~26_combout ),
	.datad(\my_regfile|data_readRegA[16]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~50 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~51 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~51_combout  = (\my_processor|Alu|ShiftRight0~50_combout ) # ((\my_processor|Alu|ShiftRight0~135_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[19]~27_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_regfile|data_readRegA[19]~27_combout ),
	.datac(\my_processor|Alu|ShiftRight0~50_combout ),
	.datad(\my_processor|Alu|ShiftRight0~135_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~51 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~48 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~48_combout  = (\my_regfile|data_readRegA[21]~23_combout  & ((\my_processor|dmem_mux_32|out[1]~11_combout ) # ((\my_processor|Alu|ShiftLeft0~21_combout  & \my_regfile|data_readRegA[20]~22_combout )))) # 
// (!\my_regfile|data_readRegA[21]~23_combout  & (((\my_processor|Alu|ShiftLeft0~21_combout  & \my_regfile|data_readRegA[20]~22_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~23_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datad(\my_regfile|data_readRegA[20]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~48 .lut_mask = 16'hF888;
defparam \my_processor|Alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~49 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~49_combout  = (\my_processor|Alu|ShiftRight0~134_combout ) # ((\my_processor|Alu|ShiftRight0~48_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[23]~24_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|Alu|ShiftRight0~134_combout ),
	.datac(\my_regfile|data_readRegA[23]~24_combout ),
	.datad(\my_processor|Alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~49 .lut_mask = 16'hFFEC;
defparam \my_processor|Alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~52 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~49_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~51_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~51_combout ),
	.datad(\my_processor|Alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~52 .lut_mask = 16'hFA50;
defparam \my_processor|Alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~47 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & ((\my_processor|Alu|ShiftRight0~46_combout )))))

	.dataa(\my_processor|Alu|ShiftRight0~44_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|Alu|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~47 .lut_mask = 16'h8C80;
defparam \my_processor|Alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~53 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~53_combout  = (\my_processor|Alu|ShiftRight0~47_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Alu|ShiftRight0~52_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|Alu|ShiftRight0~52_combout ),
	.datad(\my_processor|Alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~53 .lut_mask = 16'hFF30;
defparam \my_processor|Alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[16]~115 (
// Equation(s):
// \my_processor|dmem_mux_32|out[16]~115_combout  = (\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|dmem_mux_32|out[16]~114_combout  & ((\my_processor|Alu|ShiftRight0~53_combout ))) # (!\my_processor|dmem_mux_32|out[16]~114_combout  & 
// (\my_processor|Alu|ShiftLeft0~19_combout )))) # (!\my_processor|dmem_mux_32|out[23]~112_combout  & (((\my_processor|dmem_mux_32|out[16]~114_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~19_combout ),
	.datac(\my_processor|dmem_mux_32|out[16]~114_combout ),
	.datad(\my_processor|Alu|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[16]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[16]~115 .lut_mask = 16'hF858;
defparam \my_processor|dmem_mux_32|out[16]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[16]~119 (
// Equation(s):
// \my_processor|dmem_mux_32|out[16]~119_combout  = (\my_processor|Control|ALUop [2] & ((\my_processor|dmem_mux_32|out[16]~118_combout  & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|dmem_mux_32|out[16]~118_combout  & 
// ((\my_processor|dmem_mux_32|out[16]~115_combout ))))) # (!\my_processor|Control|ALUop [2] & (((\my_processor|dmem_mux_32|out[16]~118_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|dmem_mux_32|out[16]~118_combout ),
	.datad(\my_processor|dmem_mux_32|out[16]~115_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[16]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[16]~119 .lut_mask = 16'hBCB0;
defparam \my_processor|dmem_mux_32|out[16]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[16]~120 (
// Equation(s):
// \my_processor|dmem_mux_32|out[16]~120_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & (\my_processor|dmem_mux_32|out[16]~119_combout )) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// ((\my_processor|Alu|Add0~73_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|dmem_mux_32|out[16]~119_combout ),
	.datad(\my_processor|Alu|Add0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[16]~120 .lut_mask = 16'h3120;
defparam \my_processor|dmem_mux_32|out[16]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N13
dffeas \my_regfile|registers[9][16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[16]~120_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \my_regfile|Mux15~10 (
// Equation(s):
// \my_regfile|Mux15~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][16]~q )))))

	.dataa(\my_regfile|registers[10][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[8][16]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \my_regfile|Mux15~11 (
// Equation(s):
// \my_regfile|Mux15~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux15~10_combout  & ((\my_regfile|registers[11][16]~q ))) # (!\my_regfile|Mux15~10_combout  & (\my_regfile|registers[9][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux15~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][16]~q ),
	.datac(\my_regfile|registers[11][16]~q ),
	.datad(\my_regfile|Mux15~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \my_regfile|Mux15~17 (
// Equation(s):
// \my_regfile|Mux15~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][16]~q ),
	.datac(\my_regfile|registers[12][16]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~17 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \my_regfile|Mux15~18 (
// Equation(s):
// \my_regfile|Mux15~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux15~17_combout  & (\my_regfile|registers[15][16]~q )) # (!\my_regfile|Mux15~17_combout  & ((\my_regfile|registers[14][16]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux15~17_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[15][16]~q ),
	.datac(\my_regfile|registers[14][16]~q ),
	.datad(\my_regfile|Mux15~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \my_regfile|Mux15~12 (
// Equation(s):
// \my_regfile|Mux15~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][16]~q ),
	.datac(\my_regfile|registers[4][16]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \my_regfile|Mux15~13 (
// Equation(s):
// \my_regfile|Mux15~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux15~12_combout  & ((\my_regfile|registers[7][16]~q ))) # (!\my_regfile|Mux15~12_combout  & (\my_regfile|registers[6][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux15~12_combout ))))

	.dataa(\my_regfile|registers[6][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][16]~q ),
	.datad(\my_regfile|Mux15~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \my_regfile|Mux15~14 (
// Equation(s):
// \my_regfile|Mux15~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][16]~q )))))

	.dataa(\my_regfile|registers[3][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[1][16]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \my_regfile|Mux15~15 (
// Equation(s):
// \my_regfile|Mux15~15_combout  = (\my_regfile|Mux15~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][16]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][16]~q ),
	.datad(\my_regfile|Mux15~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux15~16 (
// Equation(s):
// \my_regfile|Mux15~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux15~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux15~15_combout )))))

	.dataa(\my_regfile|Mux15~13_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux15~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~16 .lut_mask = 16'hE3E0;
defparam \my_regfile|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux15~19 (
// Equation(s):
// \my_regfile|Mux15~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux15~16_combout  & ((\my_regfile|Mux15~18_combout ))) # (!\my_regfile|Mux15~16_combout  & (\my_regfile|Mux15~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux15~16_combout ))))

	.dataa(\my_regfile|Mux15~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux15~18_combout ),
	.datad(\my_regfile|Mux15~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~19 .lut_mask = 16'hF388;
defparam \my_regfile|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~25 (
// Equation(s):
// \my_regfile|data_readRegA[16]~25_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux15~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux15~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux15~19_combout ),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux15~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~25 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegA[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~84 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~84_combout  = (\my_processor|Alu|ShiftLeft0~21_combout  & ((\my_regfile|data_readRegA[16]~25_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[14]~12_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~21_combout  & (\my_processor|Alu|ShiftLeft0~20_combout  & (\my_regfile|data_readRegA[14]~12_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_regfile|data_readRegA[14]~12_combout ),
	.datad(\my_regfile|data_readRegA[16]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~84 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~85 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~85_combout  = (\my_processor|Alu|ShiftLeft0~83_combout ) # ((\my_processor|Alu|ShiftLeft0~84_combout ) # ((\my_regfile|data_readRegA[13]~28_combout  & \my_processor|Alu|ShiftRight0~41_combout )))

	.dataa(\my_regfile|data_readRegA[13]~28_combout ),
	.datab(\my_processor|Alu|ShiftRight0~41_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~83_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~85 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~98 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~85_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~97_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~85_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~98 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[20]~139 (
// Equation(s):
// \my_processor|dmem_mux_32|out[20]~139_combout  = (\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|Alu|ShiftLeft0~135_combout ) # ((\my_processor|dmem_mux_32|out[23]~112_combout )))) # (!\my_processor|dmem_mux_32|out[23]~113_combout  & 
// (((!\my_processor|dmem_mux_32|out[23]~112_combout  & \my_processor|Alu|ShiftLeft0~98_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~135_combout ),
	.datab(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datac(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[20]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[20]~139 .lut_mask = 16'hCBC8;
defparam \my_processor|dmem_mux_32|out[20]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[20]~140 (
// Equation(s):
// \my_processor|dmem_mux_32|out[20]~140_combout  = (\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|dmem_mux_32|out[20]~139_combout  & ((\my_processor|Alu|ShiftRight0~114_combout ))) # (!\my_processor|dmem_mux_32|out[20]~139_combout  & 
// (\my_processor|Alu|ShiftLeft0~31_combout )))) # (!\my_processor|dmem_mux_32|out[23]~112_combout  & (((\my_processor|dmem_mux_32|out[20]~139_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~31_combout ),
	.datac(\my_processor|Alu|ShiftRight0~114_combout ),
	.datad(\my_processor|dmem_mux_32|out[20]~139_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[20]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[20]~140 .lut_mask = 16'hF588;
defparam \my_processor|dmem_mux_32|out[20]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[20]~143 (
// Equation(s):
// \my_processor|dmem_mux_32|out[20]~143_combout  = (\my_processor|Control|ALUop [2] & ((\my_processor|dmem_mux_32|out[20]~142_combout  & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|dmem_mux_32|out[20]~142_combout  & 
// ((\my_processor|dmem_mux_32|out[20]~140_combout ))))) # (!\my_processor|Control|ALUop [2] & (\my_processor|dmem_mux_32|out[20]~142_combout ))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|dmem_mux_32|out[20]~142_combout ),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|dmem_mux_32|out[20]~140_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[20]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[20]~143 .lut_mask = 16'hE6C4;
defparam \my_processor|dmem_mux_32|out[20]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \my_regfile|Mux11~20 (
// Equation(s):
// \my_regfile|Mux11~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux11~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux11~19_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux11~19_combout ),
	.datad(\my_regfile|Mux11~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~20 .lut_mask = 16'hFC30;
defparam \my_regfile|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \my_processor|Alu|Add0~87 (
// Equation(s):
// \my_processor|Alu|Add0~87_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux11~20_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux11~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~87 .lut_mask = 16'h9909;
defparam \my_processor|Alu|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \my_processor|Alu|Add0~89 (
// Equation(s):
// \my_processor|Alu|Add0~89_combout  = (\my_processor|Alu|Add0~88_combout  & ((\my_processor|Alu|Add0~87_combout  & (\my_processor|Alu|Add0~86  & VCC)) # (!\my_processor|Alu|Add0~87_combout  & (!\my_processor|Alu|Add0~86 )))) # 
// (!\my_processor|Alu|Add0~88_combout  & ((\my_processor|Alu|Add0~87_combout  & (!\my_processor|Alu|Add0~86 )) # (!\my_processor|Alu|Add0~87_combout  & ((\my_processor|Alu|Add0~86 ) # (GND)))))
// \my_processor|Alu|Add0~90  = CARRY((\my_processor|Alu|Add0~88_combout  & (!\my_processor|Alu|Add0~87_combout  & !\my_processor|Alu|Add0~86 )) # (!\my_processor|Alu|Add0~88_combout  & ((!\my_processor|Alu|Add0~86 ) # (!\my_processor|Alu|Add0~87_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~88_combout ),
	.datab(\my_processor|Alu|Add0~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~86 ),
	.combout(\my_processor|Alu|Add0~89_combout ),
	.cout(\my_processor|Alu|Add0~90 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~89 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[20]~144 (
// Equation(s):
// \my_processor|dmem_mux_32|out[20]~144_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & (\my_processor|dmem_mux_32|out[20]~143_combout )) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// ((\my_processor|Alu|Add0~89_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|dmem_mux_32|out[20]~143_combout ),
	.datad(\my_processor|Alu|Add0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[20]~144 .lut_mask = 16'h3120;
defparam \my_processor|dmem_mux_32|out[20]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N11
dffeas \my_regfile|registers[11][20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[20]~144_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~456 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~456_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][20]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][20]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][20]~q ),
	.datac(\my_regfile|registers[10][20]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~456 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[20]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~457 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~457_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~456_combout  & (\my_regfile|registers[11][20]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[20]~456_combout  & ((\my_regfile|registers[9][20]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[20]~456_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][20]~q ),
	.datac(\my_regfile|registers[9][20]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~456_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~457 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[20]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~463 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~463_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][20]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][20]~q ))))

	.dataa(\my_regfile|registers[12][20]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[13][20]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~463 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[20]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~464 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~464_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~463_combout  & (\my_regfile|registers[15][20]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[20]~463_combout  & ((\my_regfile|registers[14][20]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[20]~463_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[15][20]~q ),
	.datac(\my_regfile|registers[14][20]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~463_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~464 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[20]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~458 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~458_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][20]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][20]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][20]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][20]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~458 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[20]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~459 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~459_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~458_combout  & (\my_regfile|registers[7][20]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[20]~458_combout  & ((\my_regfile|registers[6][20]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[20]~458_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[7][20]~q ),
	.datac(\my_regfile|registers[6][20]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~458_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~459 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[20]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~460 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~460_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][20]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][20]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[1][20]~q ),
	.datac(\my_regfile|registers[3][20]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~460 .lut_mask = 16'hE400;
defparam \my_processor|Sign_extention_mux_32|out[20]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~461 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~461_combout  = (\my_processor|Sign_extention_mux_32|out[20]~460_combout ) # ((\my_regfile|registers[2][20]~q  & (\my_processor|ctrl_readRegB[1]~3_combout  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|registers[2][20]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~460_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~461 .lut_mask = 16'hFF08;
defparam \my_processor|Sign_extention_mux_32|out[20]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~462 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~462_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout ) # ((\my_processor|Sign_extention_mux_32|out[20]~459_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~461_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[20]~459_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~461_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~462 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[20]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~465 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~465_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~462_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~464_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[20]~462_combout  & (\my_processor|Sign_extention_mux_32|out[20]~457_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[20]~462_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[20]~457_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[20]~464_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~462_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~465 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[20]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~446 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~446_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][20]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][20]~q ))))

	.dataa(\my_regfile|registers[17][20]~q ),
	.datab(\my_regfile|registers[21][20]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~446 .lut_mask = 16'hFC0A;
defparam \my_processor|Sign_extention_mux_32|out[20]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~447 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~447_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~446_combout  & (\my_regfile|registers[29][20]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[20]~446_combout  & ((\my_regfile|registers[25][20]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[20]~446_combout ))))

	.dataa(\my_regfile|registers[29][20]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[25][20]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~446_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~447 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[20]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~448 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~448_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[26][20]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[18][20]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[18][20]~q ),
	.datac(\my_regfile|registers[26][20]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~448 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[20]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~449 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~449_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~448_combout  & (\my_regfile|registers[30][20]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[20]~448_combout  & ((\my_regfile|registers[22][20]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[20]~448_combout ))))

	.dataa(\my_regfile|registers[30][20]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[22][20]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~448_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~449 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[20]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~450 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~450_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[24][20]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[16][20]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[16][20]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[24][20]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~450 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[20]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~451 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~451_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~450_combout  & (\my_regfile|registers[28][20]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[20]~450_combout  & ((\my_regfile|registers[20][20]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[20]~450_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[28][20]~q ),
	.datac(\my_regfile|registers[20][20]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~450_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~451 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[20]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~452 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~452_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_processor|Sign_extention_mux_32|out[20]~449_combout )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~451_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[20]~449_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~451_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~452 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[20]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~453 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~453_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][20]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][20]~q ))))

	.dataa(\my_regfile|registers[19][20]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[23][20]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~453 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[20]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~454 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~454_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~453_combout  & (\my_regfile|registers[31][20]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[20]~453_combout  & ((\my_regfile|registers[27][20]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[20]~453_combout ))))

	.dataa(\my_regfile|registers[31][20]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][20]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~453_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~454 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[20]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~455 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~455_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~452_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~454_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[20]~452_combout  & (\my_processor|Sign_extention_mux_32|out[20]~447_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[20]~452_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[20]~447_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[20]~452_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~454_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~455 .lut_mask = 16'hF858;
defparam \my_processor|Sign_extention_mux_32|out[20]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[20]~466 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[20]~466_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[20]~455_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[20]~465_combout ))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[20]~465_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~455_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[20]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[20]~466 .lut_mask = 16'h5410;
defparam \my_processor|Sign_extention_mux_32|out[20]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[20]~141 (
// Equation(s):
// \my_processor|dmem_mux_32|out[20]~141_combout  = (\my_processor|Sign_extention_mux_32|out[20]~466_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[20]~466_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[20]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[20]~141 .lut_mask = 16'hFFA0;
defparam \my_processor|dmem_mux_32|out[20]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \my_processor|Alu|Add0~88 (
// Equation(s):
// \my_processor|Alu|Add0~88_combout  = (\my_processor|dmem_mux_32|out[20]~141_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|dmem_mux_32|out[20]~141_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[20]~141_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~88 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \my_processor|Alu|Add0~93 (
// Equation(s):
// \my_processor|Alu|Add0~93_combout  = ((\my_processor|Alu|Add0~92_combout  $ (\my_processor|Alu|Add0~91_combout  $ (!\my_processor|Alu|Add0~90 )))) # (GND)
// \my_processor|Alu|Add0~94  = CARRY((\my_processor|Alu|Add0~92_combout  & ((\my_processor|Alu|Add0~91_combout ) # (!\my_processor|Alu|Add0~90 ))) # (!\my_processor|Alu|Add0~92_combout  & (\my_processor|Alu|Add0~91_combout  & !\my_processor|Alu|Add0~90 )))

	.dataa(\my_processor|Alu|Add0~92_combout ),
	.datab(\my_processor|Alu|Add0~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~90 ),
	.combout(\my_processor|Alu|Add0~93_combout ),
	.cout(\my_processor|Alu|Add0~94 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~93 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[21]~148 (
// Equation(s):
// \my_processor|dmem_mux_32|out[21]~148_combout  = (\my_processor|Control|ALUop [2] & (\my_processor|dmem_mux_32|out[23]~116_combout )) # (!\my_processor|Control|ALUop [2] & ((\my_processor|dmem_mux_32|out[23]~116_combout  & 
// ((\my_regfile|data_readRegA[21]~23_combout ) # (\my_processor|dmem_mux_32|out[21]~147_combout ))) # (!\my_processor|dmem_mux_32|out[23]~116_combout  & (\my_regfile|data_readRegA[21]~23_combout  & \my_processor|dmem_mux_32|out[21]~147_combout ))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|dmem_mux_32|out[23]~116_combout ),
	.datac(\my_regfile|data_readRegA[21]~23_combout ),
	.datad(\my_processor|dmem_mux_32|out[21]~147_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[21]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[21]~148 .lut_mask = 16'hDCC8;
defparam \my_processor|dmem_mux_32|out[21]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~118 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~118_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~71_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~65_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftRight0~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~118 .lut_mask = 16'hB8B8;
defparam \my_processor|Alu|ShiftRight0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~117 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~117_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|dmem_mux_32|out[1]~7_combout  & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|dmem_mux_32|out[1]~7_combout  & 
// ((\my_processor|Alu|ShiftRight0~116_combout )))))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|dmem_mux_32|out[1]~7_combout ),
	.datad(\my_processor|Alu|ShiftRight0~116_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~117 .lut_mask = 16'h8C80;
defparam \my_processor|Alu|ShiftRight0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~119 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~119_combout  = (\my_processor|Alu|ShiftRight0~117_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Alu|ShiftRight0~118_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|Alu|ShiftRight0~118_combout ),
	.datad(\my_processor|Alu|ShiftRight0~117_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~119 .lut_mask = 16'hFF30;
defparam \my_processor|Alu|ShiftRight0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~34 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~34_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~34 .lut_mask = 16'h0500;
defparam \my_processor|Alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~35 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~35_combout  = (\my_processor|Alu|ShiftRight0~90_combout  & ((\my_processor|Alu|ShiftLeft0~33_combout ) # ((\my_processor|Alu|ShiftLeft0~34_combout  & \my_processor|Alu|ShiftLeft0~22_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~90_combout  & (\my_processor|Alu|ShiftLeft0~34_combout  & ((\my_processor|Alu|ShiftLeft0~22_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~90_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~34_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~33_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~35 .lut_mask = 16'hECA0;
defparam \my_processor|Alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[21]~145 (
// Equation(s):
// \my_processor|dmem_mux_32|out[21]~145_combout  = (\my_processor|dmem_mux_32|out[23]~113_combout  & (((\my_processor|dmem_mux_32|out[23]~112_combout )))) # (!\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|dmem_mux_32|out[23]~112_combout  
// & (\my_processor|Alu|ShiftLeft0~35_combout )) # (!\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|Alu|ShiftLeft0~101_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~35_combout ),
	.datac(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[21]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[21]~145 .lut_mask = 16'hE5E0;
defparam \my_processor|dmem_mux_32|out[21]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[21]~146 (
// Equation(s):
// \my_processor|dmem_mux_32|out[21]~146_combout  = (\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|dmem_mux_32|out[21]~145_combout  & ((\my_processor|Alu|ShiftRight0~119_combout ))) # (!\my_processor|dmem_mux_32|out[21]~145_combout  & 
// (\my_processor|Alu|ShiftLeft0~71_combout )))) # (!\my_processor|dmem_mux_32|out[23]~113_combout  & (((\my_processor|dmem_mux_32|out[21]~145_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~71_combout ),
	.datac(\my_processor|Alu|ShiftRight0~119_combout ),
	.datad(\my_processor|dmem_mux_32|out[21]~145_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[21]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[21]~146 .lut_mask = 16'hF588;
defparam \my_processor|dmem_mux_32|out[21]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[21]~149 (
// Equation(s):
// \my_processor|dmem_mux_32|out[21]~149_combout  = (\my_processor|dmem_mux_32|out[21]~148_combout  & (((\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|Control|ALUop [2]))) # (!\my_processor|dmem_mux_32|out[21]~148_combout  & 
// (\my_processor|Control|ALUop [2] & ((\my_processor|dmem_mux_32|out[21]~146_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[21]~148_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|dmem_mux_32|out[21]~146_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[21]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[21]~149 .lut_mask = 16'hE6A2;
defparam \my_processor|dmem_mux_32|out[21]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[21]~150 (
// Equation(s):
// \my_processor|dmem_mux_32|out[21]~150_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[21]~149_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~93_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|Alu|Add0~93_combout ),
	.datad(\my_processor|dmem_mux_32|out[21]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[21]~150 .lut_mask = 16'h3210;
defparam \my_processor|dmem_mux_32|out[21]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \my_regfile|registers[4][21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[21]~150_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~477 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~477_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][21]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][21]~q ))))

	.dataa(\my_regfile|registers[4][21]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[5][21]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~477 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[21]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~478 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~478_combout  = (\my_processor|Sign_extention_mux_32|out[21]~477_combout  & ((\my_regfile|registers[7][21]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[21]~477_combout  & (((\my_regfile|registers[6][21]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[21]~477_combout ),
	.datab(\my_regfile|registers[7][21]~q ),
	.datac(\my_regfile|registers[6][21]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~478 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[21]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~484 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~484_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[13][21]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][21]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[12][21]~q ),
	.datac(\my_regfile|registers[13][21]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~484 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[21]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~485 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~485_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[21]~484_combout  & ((\my_regfile|registers[15][21]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[21]~484_combout  & (\my_regfile|registers[14][21]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[21]~484_combout ))))

	.dataa(\my_regfile|registers[14][21]~q ),
	.datab(\my_regfile|registers[15][21]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~484_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~485 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[21]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~481 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~481_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][21]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][21]~q ))))

	.dataa(\my_regfile|registers[1][21]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[3][21]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~481 .lut_mask = 16'hC088;
defparam \my_processor|Sign_extention_mux_32|out[21]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~482 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~482_combout  = (\my_processor|Sign_extention_mux_32|out[21]~481_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[2][21]~q  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[2][21]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~481_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~482 .lut_mask = 16'hFF40;
defparam \my_processor|Sign_extention_mux_32|out[21]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~479 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~479_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|registers[10][21]~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[8][21]~q  & ((!\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[8][21]~q ),
	.datac(\my_regfile|registers[10][21]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~479 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[21]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~480 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~480_combout  = (\my_processor|Sign_extention_mux_32|out[21]~479_combout  & ((\my_regfile|registers[11][21]~q ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[21]~479_combout  & (((\my_regfile|registers[9][21]~q  & \my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[21]~479_combout ),
	.datab(\my_regfile|registers[11][21]~q ),
	.datac(\my_regfile|registers[9][21]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~480 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[21]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~483 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~483_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[3]~0_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[21]~480_combout ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[21]~482_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[21]~482_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~480_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~483 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[21]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~486 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~486_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[21]~483_combout  & ((\my_processor|Sign_extention_mux_32|out[21]~485_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[21]~483_combout  & (\my_processor|Sign_extention_mux_32|out[21]~478_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[21]~483_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[21]~478_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[21]~485_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~483_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~486 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[21]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~467 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~467_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_regfile|registers[25][21]~q ) # ((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (((\my_regfile|registers[17][21]~q  & !\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[25][21]~q ),
	.datab(\my_regfile|registers[17][21]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~467 .lut_mask = 16'hF0AC;
defparam \my_processor|Sign_extention_mux_32|out[21]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~468 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~468_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[21]~467_combout  & (\my_regfile|registers[29][21]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[21]~467_combout  & ((\my_regfile|registers[21][21]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[21]~467_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[29][21]~q ),
	.datac(\my_regfile|registers[21][21]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~467_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~468 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[21]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~474 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~474_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][21]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][21]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][21]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][21]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~474 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[21]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~475 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~475_combout  = (\my_processor|Sign_extention_mux_32|out[21]~474_combout  & ((\my_regfile|registers[31][21]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[21]~474_combout  & (((\my_regfile|registers[23][21]~q  & \my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[21]~474_combout ),
	.datab(\my_regfile|registers[31][21]~q ),
	.datac(\my_regfile|registers[23][21]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~475 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[21]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~469 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~469_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[22][21]~q )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_regfile|registers[18][21]~q )))))

	.dataa(\my_regfile|registers[22][21]~q ),
	.datab(\my_regfile|registers[18][21]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~469 .lut_mask = 16'hFA0C;
defparam \my_processor|Sign_extention_mux_32|out[21]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~470 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~470_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[21]~469_combout  & ((\my_regfile|registers[30][21]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[21]~469_combout  & (\my_regfile|registers[26][21]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[21]~469_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[26][21]~q ),
	.datac(\my_regfile|registers[30][21]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~469_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~470 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[21]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~471 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~471_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_regfile|registers[20][21]~q ) # (\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[16][21]~q  & ((!\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[16][21]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[20][21]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~471 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[21]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~472 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~472_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[21]~471_combout  & (\my_regfile|registers[28][21]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[21]~471_combout  & ((\my_regfile|registers[24][21]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[21]~471_combout ))))

	.dataa(\my_regfile|registers[28][21]~q ),
	.datab(\my_regfile|registers[24][21]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~471_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~472 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[21]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~473 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~473_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[21]~470_combout ) # ((\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((!\my_processor|ctrl_readRegB[0]~2_combout  & \my_processor|Sign_extention_mux_32|out[21]~472_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[21]~470_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~472_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~473 .lut_mask = 16'hADA8;
defparam \my_processor|Sign_extention_mux_32|out[21]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~476 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~476_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[21]~473_combout  & ((\my_processor|Sign_extention_mux_32|out[21]~475_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[21]~473_combout  & (\my_processor|Sign_extention_mux_32|out[21]~468_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[21]~473_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[21]~468_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[21]~475_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~473_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~476 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[21]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[21]~487 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[21]~487_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[21]~476_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[21]~486_combout ))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[21]~486_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~476_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[21]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[21]~487 .lut_mask = 16'h3210;
defparam \my_processor|Sign_extention_mux_32|out[21]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[21]~147 (
// Equation(s):
// \my_processor|dmem_mux_32|out[21]~147_combout  = (\my_processor|Sign_extention_mux_32|out[21]~487_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [16] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[21]~487_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[21]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[21]~147 .lut_mask = 16'hFF88;
defparam \my_processor|dmem_mux_32|out[21]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \my_processor|Alu|Add0~92 (
// Equation(s):
// \my_processor|Alu|Add0~92_combout  = (\my_processor|dmem_mux_32|out[21]~147_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|dmem_mux_32|out[21]~147_combout  & ((\my_processor|Alu|Add0~3_combout )))

	.dataa(gnd),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(\my_processor|Alu|Add0~3_combout ),
	.datad(\my_processor|dmem_mux_32|out[21]~147_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~92 .lut_mask = 16'hCCF0;
defparam \my_processor|Alu|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \my_processor|Alu|Add0~97 (
// Equation(s):
// \my_processor|Alu|Add0~97_combout  = (\my_processor|Alu|Add0~95_combout  & ((\my_processor|Alu|Add0~96_combout  & (\my_processor|Alu|Add0~94  & VCC)) # (!\my_processor|Alu|Add0~96_combout  & (!\my_processor|Alu|Add0~94 )))) # 
// (!\my_processor|Alu|Add0~95_combout  & ((\my_processor|Alu|Add0~96_combout  & (!\my_processor|Alu|Add0~94 )) # (!\my_processor|Alu|Add0~96_combout  & ((\my_processor|Alu|Add0~94 ) # (GND)))))
// \my_processor|Alu|Add0~98  = CARRY((\my_processor|Alu|Add0~95_combout  & (!\my_processor|Alu|Add0~96_combout  & !\my_processor|Alu|Add0~94 )) # (!\my_processor|Alu|Add0~95_combout  & ((!\my_processor|Alu|Add0~94 ) # (!\my_processor|Alu|Add0~96_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~95_combout ),
	.datab(\my_processor|Alu|Add0~96_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~94 ),
	.combout(\my_processor|Alu|Add0~97_combout ),
	.cout(\my_processor|Alu|Add0~98 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~97 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[22]~151 (
// Equation(s):
// \my_processor|dmem_mux_32|out[22]~151_combout  = (\my_processor|Control|ALUop [2] & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|Control|ALUop [2] & (((\my_regfile|Mux9~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_regfile|Mux9~20_combout ),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[22]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[22]~151 .lut_mask = 16'hB8BB;
defparam \my_processor|dmem_mux_32|out[22]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~38 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~38_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~132_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & ((\my_processor|Alu|ShiftLeft0~37_combout )))))

	.dataa(\my_processor|Alu|ShiftLeft0~132_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~37_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~38 .lut_mask = 16'h00B8;
defparam \my_processor|Alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~121 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~121_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftLeft0~39_combout  & ((\my_regfile|data_readRegA[31]~17_combout ))) # (!\my_processor|Alu|ShiftLeft0~39_combout  & 
// (\my_regfile|data_readRegA[30]~16_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~39_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[30]~16_combout ),
	.datad(\my_regfile|data_readRegA[31]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~121 .lut_mask = 16'hC840;
defparam \my_processor|Alu|ShiftRight0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~122 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~122_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~78_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~82_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftRight0~78_combout ),
	.datad(\my_processor|Alu|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~122 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftRight0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~123 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~123_combout  = (\my_processor|Alu|ShiftRight0~121_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Alu|ShiftRight0~122_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|Alu|ShiftRight0~121_combout ),
	.datad(\my_processor|Alu|ShiftRight0~122_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~123 .lut_mask = 16'hF3F0;
defparam \my_processor|Alu|ShiftRight0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[22]~152 (
// Equation(s):
// \my_processor|dmem_mux_32|out[22]~152_combout  = (\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|dmem_mux_32|out[23]~112_combout ) # ((\my_processor|Alu|ShiftLeft0~76_combout )))) # (!\my_processor|dmem_mux_32|out[23]~113_combout  & 
// (!\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|Alu|ShiftLeft0~104_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datab(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~76_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[22]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[22]~152 .lut_mask = 16'hB9A8;
defparam \my_processor|dmem_mux_32|out[22]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[22]~153 (
// Equation(s):
// \my_processor|dmem_mux_32|out[22]~153_combout  = (\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|dmem_mux_32|out[22]~152_combout  & ((\my_processor|Alu|ShiftRight0~123_combout ))) # (!\my_processor|dmem_mux_32|out[22]~152_combout  & 
// (\my_processor|Alu|ShiftLeft0~38_combout )))) # (!\my_processor|dmem_mux_32|out[23]~112_combout  & (((\my_processor|dmem_mux_32|out[22]~152_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~38_combout ),
	.datac(\my_processor|Alu|ShiftRight0~123_combout ),
	.datad(\my_processor|dmem_mux_32|out[22]~152_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[22]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[22]~153 .lut_mask = 16'hF588;
defparam \my_processor|dmem_mux_32|out[22]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[22]~154 (
// Equation(s):
// \my_processor|dmem_mux_32|out[22]~154_combout  = (\my_processor|Control|ALUop [2] & ((\my_processor|dmem_mux_32|out[22]~153_combout ))) # (!\my_processor|Control|ALUop [2] & (\my_processor|Sign_extention_mux_32|out[22]~509_combout ))

	.dataa(gnd),
	.datab(\my_processor|Sign_extention_mux_32|out[22]~509_combout ),
	.datac(\my_processor|Control|ALUop [2]),
	.datad(\my_processor|dmem_mux_32|out[22]~153_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[22]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[22]~154 .lut_mask = 16'hFC0C;
defparam \my_processor|dmem_mux_32|out[22]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[22]~155 (
// Equation(s):
// \my_processor|dmem_mux_32|out[22]~155_combout  = (\my_processor|dmem_mux_32|out[22]~151_combout  & (((\my_processor|dmem_mux_32|out[23]~116_combout ) # (\my_processor|dmem_mux_32|out[22]~154_combout )))) # (!\my_processor|dmem_mux_32|out[22]~151_combout  
// & (\my_processor|dmem_mux_32|out[22]~154_combout  & (\my_processor|Control|ALUop [2] $ (\my_processor|dmem_mux_32|out[23]~116_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[22]~151_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|dmem_mux_32|out[23]~116_combout ),
	.datad(\my_processor|dmem_mux_32|out[22]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[22]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[22]~155 .lut_mask = 16'hBEA0;
defparam \my_processor|dmem_mux_32|out[22]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[22]~156 (
// Equation(s):
// \my_processor|dmem_mux_32|out[22]~156_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[22]~155_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~97_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|Alu|Add0~97_combout ),
	.datad(\my_processor|dmem_mux_32|out[22]~155_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[22]~156 .lut_mask = 16'h3210;
defparam \my_processor|dmem_mux_32|out[22]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \my_regfile|registers[29][22]~feeder (
// Equation(s):
// \my_regfile|registers[29][22]~feeder_combout  = \my_processor|dmem_mux_32|out[22]~156_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[22]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[29][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[29][22]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[29][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N5
dffeas \my_regfile|registers[29][22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[29][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \my_regfile|Mux9~0 (
// Equation(s):
// \my_regfile|Mux9~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[21][22]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[17][22]~q ))))

	.dataa(\my_regfile|registers[17][22]~q ),
	.datab(\my_regfile|registers[21][22]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~0 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \my_regfile|Mux9~1 (
// Equation(s):
// \my_regfile|Mux9~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux9~0_combout  & (\my_regfile|registers[29][22]~q )) # (!\my_regfile|Mux9~0_combout  & ((\my_regfile|registers[25][22]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux9~0_combout ))))

	.dataa(\my_regfile|registers[29][22]~q ),
	.datab(\my_regfile|registers[25][22]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~1 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \my_regfile|Mux9~7 (
// Equation(s):
// \my_regfile|Mux9~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][22]~q )))))

	.dataa(\my_regfile|registers[23][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[19][22]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux9~8 (
// Equation(s):
// \my_regfile|Mux9~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux9~7_combout  & ((\my_regfile|registers[31][22]~q ))) # (!\my_regfile|Mux9~7_combout  & (\my_regfile|registers[27][22]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux9~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[27][22]~q ),
	.datac(\my_regfile|registers[31][22]~q ),
	.datad(\my_regfile|Mux9~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \my_regfile|Mux9~2 (
// Equation(s):
// \my_regfile|Mux9~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[26][22]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[18][22]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[26][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[18][22]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~2 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \my_regfile|Mux9~3 (
// Equation(s):
// \my_regfile|Mux9~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux9~2_combout  & (\my_regfile|registers[30][22]~q )) # (!\my_regfile|Mux9~2_combout  & ((\my_regfile|registers[22][22]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux9~2_combout ))))

	.dataa(\my_regfile|registers[30][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[22][22]~q ),
	.datad(\my_regfile|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \my_regfile|Mux9~4 (
// Equation(s):
// \my_regfile|Mux9~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[24][22]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[16][22]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[24][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][22]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~4 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \my_regfile|Mux9~5 (
// Equation(s):
// \my_regfile|Mux9~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux9~4_combout  & ((\my_regfile|registers[28][22]~q ))) # (!\my_regfile|Mux9~4_combout  & (\my_regfile|registers[20][22]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux9~4_combout ))))

	.dataa(\my_regfile|registers[20][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[28][22]~q ),
	.datad(\my_regfile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \my_regfile|Mux9~6 (
// Equation(s):
// \my_regfile|Mux9~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [18] & (\my_regfile|Mux9~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux9~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux9~3_combout ),
	.datad(\my_regfile|Mux9~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \my_regfile|Mux9~9 (
// Equation(s):
// \my_regfile|Mux9~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux9~6_combout  & ((\my_regfile|Mux9~8_combout ))) # (!\my_regfile|Mux9~6_combout  & (\my_regfile|Mux9~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux9~6_combout ))))

	.dataa(\my_regfile|Mux9~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux9~8_combout ),
	.datad(\my_regfile|Mux9~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~9 .lut_mask = 16'hF388;
defparam \my_regfile|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \my_regfile|Mux9~10 (
// Equation(s):
// \my_regfile|Mux9~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][22]~q )))))

	.dataa(\my_regfile|registers[10][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[8][22]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \my_regfile|Mux9~11 (
// Equation(s):
// \my_regfile|Mux9~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux9~10_combout  & ((\my_regfile|registers[11][22]~q ))) # (!\my_regfile|Mux9~10_combout  & (\my_regfile|registers[9][22]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux9~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][22]~q ),
	.datac(\my_regfile|registers[11][22]~q ),
	.datad(\my_regfile|Mux9~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux9~17 (
// Equation(s):
// \my_regfile|Mux9~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][22]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][22]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[13][22]~q ),
	.datac(\my_regfile|registers[12][22]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~17 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \my_regfile|Mux9~18 (
// Equation(s):
// \my_regfile|Mux9~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux9~17_combout  & (\my_regfile|registers[15][22]~q )) # (!\my_regfile|Mux9~17_combout  & ((\my_regfile|registers[14][22]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux9~17_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[15][22]~q ),
	.datac(\my_regfile|registers[14][22]~q ),
	.datad(\my_regfile|Mux9~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~18 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \my_regfile|Mux9~14 (
// Equation(s):
// \my_regfile|Mux9~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][22]~q )))))

	.dataa(\my_regfile|registers[3][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][22]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \my_regfile|Mux9~15 (
// Equation(s):
// \my_regfile|Mux9~15_combout  = (\my_regfile|Mux9~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][22]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][22]~q ),
	.datad(\my_regfile|Mux9~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \my_regfile|Mux9~12 (
// Equation(s):
// \my_regfile|Mux9~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][22]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][22]~q ),
	.datac(\my_regfile|registers[4][22]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \my_regfile|Mux9~13 (
// Equation(s):
// \my_regfile|Mux9~13_combout  = (\my_regfile|Mux9~12_combout  & (((\my_regfile|registers[7][22]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux9~12_combout  & (\my_regfile|registers[6][22]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[6][22]~q ),
	.datab(\my_regfile|Mux9~12_combout ),
	.datac(\my_regfile|registers[7][22]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~13 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \my_regfile|Mux9~16 (
// Equation(s):
// \my_regfile|Mux9~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [19] & ((\my_regfile|Mux9~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux9~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux9~15_combout ),
	.datad(\my_regfile|Mux9~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \my_regfile|Mux9~19 (
// Equation(s):
// \my_regfile|Mux9~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux9~16_combout  & ((\my_regfile|Mux9~18_combout ))) # (!\my_regfile|Mux9~16_combout  & (\my_regfile|Mux9~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux9~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux9~11_combout ),
	.datac(\my_regfile|Mux9~18_combout ),
	.datad(\my_regfile|Mux9~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \my_regfile|Mux9~20 (
// Equation(s):
// \my_regfile|Mux9~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux9~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux9~19_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_regfile|Mux9~9_combout ),
	.datad(\my_regfile|Mux9~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~20 .lut_mask = 16'hF5A0;
defparam \my_regfile|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \my_processor|Alu|Add0~95 (
// Equation(s):
// \my_processor|Alu|Add0~95_combout  = (\my_regfile|Mux9~20_combout  & (\my_processor|Control|ALUop [2] $ ((!\my_processor|Control|ALUop [1])))) # (!\my_regfile|Mux9~20_combout  & (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop [2] $ 
// (!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|Mux9~20_combout ),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~95 .lut_mask = 16'h9099;
defparam \my_processor|Alu|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[23]~160 (
// Equation(s):
// \my_processor|dmem_mux_32|out[23]~160_combout  = (\my_regfile|data_readRegA[23]~24_combout  & ((\my_processor|dmem_mux_32|out[23]~116_combout ) # ((!\my_processor|Control|ALUop [2] & \my_processor|dmem_mux_32|out[23]~159_combout )))) # 
// (!\my_regfile|data_readRegA[23]~24_combout  & (\my_processor|dmem_mux_32|out[23]~116_combout  & ((\my_processor|Control|ALUop [2]) # (\my_processor|dmem_mux_32|out[23]~159_combout ))))

	.dataa(\my_regfile|data_readRegA[23]~24_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|dmem_mux_32|out[23]~116_combout ),
	.datad(\my_processor|dmem_mux_32|out[23]~159_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[23]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[23]~160 .lut_mask = 16'hF2E0;
defparam \my_processor|dmem_mux_32|out[23]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~80 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|Alu|ShiftLeft0~62_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~78_combout ) # 
// ((\my_processor|Alu|ShiftLeft0~79_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~78_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~79_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~80 .lut_mask = 16'hFE32;
defparam \my_processor|Alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~43 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~43_combout  = (\my_processor|Alu|ShiftLeft0~41_combout ) # (\my_processor|Alu|ShiftLeft0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftLeft0~41_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~43 .lut_mask = 16'hFFF0;
defparam \my_processor|Alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~44 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~44_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & ((\my_processor|Alu|ShiftLeft0~43_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~40_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~44 .lut_mask = 16'h5140;
defparam \my_processor|Alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~107 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~107_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftLeft0~94_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~106_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~94_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~106_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~107 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[23]~157 (
// Equation(s):
// \my_processor|dmem_mux_32|out[23]~157_combout  = (\my_processor|dmem_mux_32|out[23]~112_combout  & ((\my_processor|dmem_mux_32|out[23]~113_combout ) # ((\my_processor|Alu|ShiftLeft0~44_combout )))) # (!\my_processor|dmem_mux_32|out[23]~112_combout  & 
// (!\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|Alu|ShiftLeft0~107_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[23]~112_combout ),
	.datab(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~44_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~107_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[23]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[23]~157 .lut_mask = 16'hB9A8;
defparam \my_processor|dmem_mux_32|out[23]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~125 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~125_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~98_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~101_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~101_combout ),
	.datad(\my_processor|Alu|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~125 .lut_mask = 16'hFA50;
defparam \my_processor|Alu|ShiftRight0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~126 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~126_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftRight0~125_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|Alu|ShiftRight0~125_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~126 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftRight0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[23]~158 (
// Equation(s):
// \my_processor|dmem_mux_32|out[23]~158_combout  = (\my_processor|dmem_mux_32|out[23]~113_combout  & ((\my_processor|dmem_mux_32|out[23]~157_combout  & ((\my_processor|Alu|ShiftRight0~126_combout ))) # (!\my_processor|dmem_mux_32|out[23]~157_combout  & 
// (\my_processor|Alu|ShiftLeft0~80_combout )))) # (!\my_processor|dmem_mux_32|out[23]~113_combout  & (((\my_processor|dmem_mux_32|out[23]~157_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~80_combout ),
	.datab(\my_processor|dmem_mux_32|out[23]~113_combout ),
	.datac(\my_processor|dmem_mux_32|out[23]~157_combout ),
	.datad(\my_processor|Alu|ShiftRight0~126_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[23]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[23]~158 .lut_mask = 16'hF838;
defparam \my_processor|dmem_mux_32|out[23]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[23]~161 (
// Equation(s):
// \my_processor|dmem_mux_32|out[23]~161_combout  = (\my_processor|Control|ALUop [2] & ((\my_processor|dmem_mux_32|out[23]~160_combout  & (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|dmem_mux_32|out[23]~160_combout  & 
// ((\my_processor|dmem_mux_32|out[23]~158_combout ))))) # (!\my_processor|Control|ALUop [2] & (((\my_processor|dmem_mux_32|out[23]~160_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|dmem_mux_32|out[23]~160_combout ),
	.datad(\my_processor|dmem_mux_32|out[23]~158_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[23]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[23]~161 .lut_mask = 16'hBCB0;
defparam \my_processor|dmem_mux_32|out[23]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[23]~162 (
// Equation(s):
// \my_processor|dmem_mux_32|out[23]~162_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[23]~161_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~101_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|Alu|Add0~101_combout ),
	.datad(\my_processor|dmem_mux_32|out[23]~161_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[23]~162 .lut_mask = 16'h3210;
defparam \my_processor|dmem_mux_32|out[23]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N29
dffeas \my_regfile|registers[23][23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[23]~162_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \my_regfile|Mux8~7 (
// Equation(s):
// \my_regfile|Mux8~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|registers[27][23]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\my_regfile|registers[19][23]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[19][23]~q ),
	.datab(\my_regfile|registers[27][23]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~7 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \my_regfile|Mux8~8 (
// Equation(s):
// \my_regfile|Mux8~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux8~7_combout  & ((\my_regfile|registers[31][23]~q ))) # (!\my_regfile|Mux8~7_combout  & (\my_regfile|registers[23][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux8~7_combout ))))

	.dataa(\my_regfile|registers[23][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[31][23]~q ),
	.datad(\my_regfile|Mux8~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \my_regfile|Mux8~2 (
// Equation(s):
// \my_regfile|Mux8~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][23]~q )))))

	.dataa(\my_regfile|registers[22][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[18][23]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~2 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \my_regfile|Mux8~3 (
// Equation(s):
// \my_regfile|Mux8~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux8~2_combout  & (\my_regfile|registers[30][23]~q )) # (!\my_regfile|Mux8~2_combout  & ((\my_regfile|registers[26][23]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux8~2_combout ))))

	.dataa(\my_regfile|registers[30][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[26][23]~q ),
	.datad(\my_regfile|Mux8~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~3 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \my_regfile|Mux8~4 (
// Equation(s):
// \my_regfile|Mux8~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][23]~q )))))

	.dataa(\my_regfile|registers[20][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][23]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \my_regfile|Mux8~5 (
// Equation(s):
// \my_regfile|Mux8~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux8~4_combout  & ((\my_regfile|registers[28][23]~q ))) # (!\my_regfile|Mux8~4_combout  & (\my_regfile|registers[24][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux8~4_combout ))))

	.dataa(\my_regfile|registers[24][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[28][23]~q ),
	.datad(\my_regfile|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \my_regfile|Mux8~6 (
// Equation(s):
// \my_regfile|Mux8~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux8~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux8~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux8~3_combout ),
	.datad(\my_regfile|Mux8~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \my_regfile|Mux8~0 (
// Equation(s):
// \my_regfile|Mux8~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][23]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][23]~q ),
	.datac(\my_regfile|registers[17][23]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~0 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \my_regfile|Mux8~1 (
// Equation(s):
// \my_regfile|Mux8~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux8~0_combout  & ((\my_regfile|registers[29][23]~q ))) # (!\my_regfile|Mux8~0_combout  & (\my_regfile|registers[21][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux8~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[21][23]~q ),
	.datac(\my_regfile|registers[29][23]~q ),
	.datad(\my_regfile|Mux8~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~1 .lut_mask = 16'hF588;
defparam \my_regfile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \my_regfile|Mux8~9 (
// Equation(s):
// \my_regfile|Mux8~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux8~6_combout  & (\my_regfile|Mux8~8_combout )) # (!\my_regfile|Mux8~6_combout  & ((\my_regfile|Mux8~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux8~6_combout ))))

	.dataa(\my_regfile|Mux8~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux8~6_combout ),
	.datad(\my_regfile|Mux8~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~9 .lut_mask = 16'hBCB0;
defparam \my_regfile|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~24 (
// Equation(s):
// \my_regfile|data_readRegA[23]~24_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux8~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux8~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux8~9_combout ),
	.datab(\my_regfile|Mux8~19_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~24 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~100 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~100_combout  = (\my_processor|Alu|ShiftRight0~41_combout  & ((\my_regfile|data_readRegA[26]~21_combout ) # ((\my_processor|Alu|ShiftLeft0~20_combout  & \my_regfile|data_readRegA[25]~19_combout )))) # 
// (!\my_processor|Alu|ShiftRight0~41_combout  & (\my_processor|Alu|ShiftLeft0~20_combout  & (\my_regfile|data_readRegA[25]~19_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_regfile|data_readRegA[25]~19_combout ),
	.datad(\my_regfile|data_readRegA[26]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~100 .lut_mask = 16'hEAC0;
defparam \my_processor|Alu|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~142 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~142_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux7~20_combout ) # (!\my_regfile|data_readRegA~3_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux7~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~142 .lut_mask = 16'h2202;
defparam \my_processor|Alu|ShiftRight0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~101 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~101_combout  = (\my_processor|Alu|ShiftRight0~100_combout ) # ((\my_processor|Alu|ShiftRight0~142_combout ) # ((\my_processor|Alu|ShiftLeft0~21_combout  & \my_regfile|data_readRegA[23]~24_combout )))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_regfile|data_readRegA[23]~24_combout ),
	.datac(\my_processor|Alu|ShiftRight0~100_combout ),
	.datad(\my_processor|Alu|ShiftRight0~142_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~101 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~102 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~102_combout  = (\my_processor|Alu|ShiftLeft0~21_combout  & ((\my_regfile|data_readRegA[19]~27_combout ) # ((\my_processor|dmem_mux_32|out[1]~11_combout  & \my_regfile|data_readRegA[20]~22_combout )))) # 
// (!\my_processor|Alu|ShiftLeft0~21_combout  & (\my_processor|dmem_mux_32|out[1]~11_combout  & ((\my_regfile|data_readRegA[20]~22_combout ))))

	.dataa(\my_processor|Alu|ShiftLeft0~21_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~11_combout ),
	.datac(\my_regfile|data_readRegA[19]~27_combout ),
	.datad(\my_regfile|data_readRegA[20]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~102 .lut_mask = 16'hECA0;
defparam \my_processor|Alu|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~103 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~103_combout  = (\my_processor|Alu|ShiftRight0~102_combout ) # ((\my_processor|Alu|ShiftRight0~143_combout ) # ((\my_regfile|data_readRegA[21]~23_combout  & \my_processor|Alu|ShiftLeft0~20_combout )))

	.dataa(\my_regfile|data_readRegA[21]~23_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_processor|Alu|ShiftRight0~102_combout ),
	.datad(\my_processor|Alu|ShiftRight0~143_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~103 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~104 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~104_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~101_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~103_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|Alu|ShiftRight0~101_combout ),
	.datac(gnd),
	.datad(\my_processor|Alu|ShiftRight0~103_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~104 .lut_mask = 16'hDD88;
defparam \my_processor|Alu|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~99 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~99_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_regfile|data_readRegA[31]~17_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~98_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftRight0~98_combout ),
	.datad(\my_regfile|data_readRegA[31]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~99 .lut_mask = 16'hA820;
defparam \my_processor|Alu|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~105 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~105_combout  = (\my_processor|Alu|ShiftRight0~99_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Alu|ShiftRight0~104_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~104_combout ),
	.datad(\my_processor|Alu|ShiftRight0~99_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~105 .lut_mask = 16'hFF50;
defparam \my_processor|Alu|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~56 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[6]~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[5]~10_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[5]~10_combout ),
	.datac(\my_regfile|data_readRegA[6]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~56 .lut_mask = 16'hE4E4;
defparam \my_processor|Alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~54 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[4]~11_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[3]~5_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[3]~5_combout ),
	.datad(\my_regfile|data_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~54 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~88 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[9]~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[7]~8_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[9]~31_combout ),
	.datad(\my_regfile|data_readRegA[7]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~88 .lut_mask = 16'hF5A0;
defparam \my_processor|Alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~106 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~106_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|Alu|ShiftRight0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|Alu|ShiftRight0~88_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~38_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_processor|Alu|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~106 .lut_mask = 16'hBB88;
defparam \my_processor|Alu|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[3]~40 (
// Equation(s):
// \my_processor|dmem_mux_32|out[3]~40_combout  = (\my_processor|dmem_mux_32|out[2]~28_combout  & (((!\my_processor|Alu|ShiftRight0~90_combout )))) # (!\my_processor|dmem_mux_32|out[2]~28_combout  & ((\my_processor|Alu|ShiftRight0~90_combout  & 
// (\my_processor|Alu|ShiftRight0~54_combout )) # (!\my_processor|Alu|ShiftRight0~90_combout  & ((\my_processor|Alu|ShiftRight0~106_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[2]~28_combout ),
	.datab(\my_processor|Alu|ShiftRight0~54_combout ),
	.datac(\my_processor|Alu|ShiftRight0~106_combout ),
	.datad(\my_processor|Alu|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[3]~40 .lut_mask = 16'h44FA;
defparam \my_processor|dmem_mux_32|out[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~107 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~107_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[16]~25_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[15]~32_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[15]~32_combout ),
	.datad(\my_regfile|data_readRegA[16]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~107 .lut_mask = 16'h3210;
defparam \my_processor|Alu|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~108 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~108_combout  = (\my_processor|Alu|ShiftRight0~107_combout ) # ((\my_processor|Alu|ShiftRight0~144_combout ) # ((\my_regfile|data_readRegA[17]~26_combout  & \my_processor|Alu|ShiftLeft0~20_combout )))

	.dataa(\my_regfile|data_readRegA[17]~26_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~20_combout ),
	.datac(\my_processor|Alu|ShiftRight0~107_combout ),
	.datad(\my_processor|Alu|ShiftRight0~144_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~108 .lut_mask = 16'hFFF8;
defparam \my_processor|Alu|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~94 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~94_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux18~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux20~20_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux20~20_combout ),
	.datad(\my_regfile|Mux18~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~94 .lut_mask = 16'hFB73;
defparam \my_processor|Alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~35 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[14]~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~13_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[12]~13_combout ),
	.datad(\my_regfile|data_readRegA[14]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~35 .lut_mask = 16'hFA50;
defparam \my_processor|Alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~109 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~109_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|Alu|ShiftRight0~35_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|Alu|ShiftRight0~94_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|Alu|ShiftRight0~94_combout ),
	.datad(\my_processor|Alu|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~109 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~110 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~110_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~108_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~109_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftRight0~108_combout ),
	.datad(\my_processor|Alu|ShiftRight0~109_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~110 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[3]~41 (
// Equation(s):
// \my_processor|dmem_mux_32|out[3]~41_combout  = (\my_processor|dmem_mux_32|out[2]~28_combout  & ((\my_processor|dmem_mux_32|out[3]~40_combout  & ((\my_processor|Alu|ShiftRight0~110_combout ))) # (!\my_processor|dmem_mux_32|out[3]~40_combout  & 
// (\my_processor|Alu|ShiftRight0~56_combout )))) # (!\my_processor|dmem_mux_32|out[2]~28_combout  & (((\my_processor|dmem_mux_32|out[3]~40_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~28_combout ),
	.datab(\my_processor|Alu|ShiftRight0~56_combout ),
	.datac(\my_processor|dmem_mux_32|out[3]~40_combout ),
	.datad(\my_processor|Alu|ShiftRight0~110_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[3]~41 .lut_mask = 16'hF858;
defparam \my_processor|dmem_mux_32|out[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[3]~43 (
// Equation(s):
// \my_processor|dmem_mux_32|out[3]~43_combout  = (\my_processor|dmem_mux_32|out[2]~31_combout  & ((\my_processor|dmem_mux_32|out[3]~42_combout  & ((\my_processor|dmem_mux_32|out[3]~41_combout ))) # (!\my_processor|dmem_mux_32|out[3]~42_combout  & 
// (\my_processor|Alu|ShiftRight0~105_combout )))) # (!\my_processor|dmem_mux_32|out[2]~31_combout  & (\my_processor|dmem_mux_32|out[3]~42_combout ))

	.dataa(\my_processor|dmem_mux_32|out[2]~31_combout ),
	.datab(\my_processor|dmem_mux_32|out[3]~42_combout ),
	.datac(\my_processor|Alu|ShiftRight0~105_combout ),
	.datad(\my_processor|dmem_mux_32|out[3]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[3]~43 .lut_mask = 16'hEC64;
defparam \my_processor|dmem_mux_32|out[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[3]~44 (
// Equation(s):
// \my_processor|dmem_mux_32|out[3]~44_combout  = (\my_processor|dmem_mux_32|out[1]~36_combout  & ((\my_processor|Sign_extention_mux_32|out[3]~96_combout ) # ((\my_regfile|data_readRegA[3]~5_combout )))) # (!\my_processor|dmem_mux_32|out[1]~36_combout  & 
// (((\my_processor|dmem_mux_32|out[3]~43_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[3]~96_combout ),
	.datab(\my_regfile|data_readRegA[3]~5_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~36_combout ),
	.datad(\my_processor|dmem_mux_32|out[3]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[3]~44 .lut_mask = 16'hEFE0;
defparam \my_processor|dmem_mux_32|out[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[3]~45 (
// Equation(s):
// \my_processor|dmem_mux_32|out[3]~45_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[3]~44_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~20_combout ))))

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(\my_processor|Alu|Add0~20_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datad(\my_processor|dmem_mux_32|out[3]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[3]~45 .lut_mask = 16'h5404;
defparam \my_processor|dmem_mux_32|out[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N21
dffeas \my_regfile|registers[6][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[3]~45_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux28~10 (
// Equation(s):
// \my_regfile|Mux28~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][3]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][3]~q ),
	.datac(\my_regfile|registers[4][3]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \my_regfile|Mux28~11 (
// Equation(s):
// \my_regfile|Mux28~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux28~10_combout  & ((\my_regfile|registers[7][3]~q ))) # (!\my_regfile|Mux28~10_combout  & (\my_regfile|registers[6][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux28~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[6][3]~q ),
	.datac(\my_regfile|registers[7][3]~q ),
	.datad(\my_regfile|Mux28~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \my_regfile|Mux28~14 (
// Equation(s):
// \my_regfile|Mux28~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[3][3]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[2][3]~q ))

	.dataa(\my_regfile|registers[2][3]~q ),
	.datab(gnd),
	.datac(\my_regfile|registers[3][3]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~14 .lut_mask = 16'hF0AA;
defparam \my_regfile|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \my_regfile|Mux28~15 (
// Equation(s):
// \my_regfile|Mux28~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux28~14_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[1][3]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[1][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux28~14_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~15 .lut_mask = 16'hE2C0;
defparam \my_regfile|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \my_regfile|Mux28~12 (
// Equation(s):
// \my_regfile|Mux28~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][3]~q )))))

	.dataa(\my_regfile|registers[10][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[8][3]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux28~13 (
// Equation(s):
// \my_regfile|Mux28~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux28~12_combout  & ((\my_regfile|registers[11][3]~q ))) # (!\my_regfile|Mux28~12_combout  & (\my_regfile|registers[9][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux28~12_combout ))))

	.dataa(\my_regfile|registers[9][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[11][3]~q ),
	.datad(\my_regfile|Mux28~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux28~16 (
// Equation(s):
// \my_regfile|Mux28~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|Mux28~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux28~15_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux28~15_combout ),
	.datad(\my_regfile|Mux28~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux28~17 (
// Equation(s):
// \my_regfile|Mux28~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][3]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][3]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[13][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[12][3]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux28~18 (
// Equation(s):
// \my_regfile|Mux28~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux28~17_combout  & (\my_regfile|registers[15][3]~q )) # (!\my_regfile|Mux28~17_combout  & ((\my_regfile|registers[14][3]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux28~17_combout ))))

	.dataa(\my_regfile|registers[15][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][3]~q ),
	.datad(\my_regfile|Mux28~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux28~19 (
// Equation(s):
// \my_regfile|Mux28~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux28~16_combout  & ((\my_regfile|Mux28~18_combout ))) # (!\my_regfile|Mux28~16_combout  & (\my_regfile|Mux28~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux28~16_combout ))))

	.dataa(\my_regfile|Mux28~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux28~16_combout ),
	.datad(\my_regfile|Mux28~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~5 (
// Equation(s):
// \my_regfile|data_readRegA[3]~5_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux28~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux28~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux28~19_combout ),
	.datad(\my_regfile|Mux28~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~5 .lut_mask = 16'hFD75;
defparam \my_regfile|data_readRegA[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~25 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~25_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[2]~6_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_regfile|data_readRegA[3]~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[3]~5_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[2]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~25 .lut_mask = 16'h0E04;
defparam \my_processor|Alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~40 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~40_combout  = (\my_processor|Alu|ShiftLeft0~25_combout ) # ((\my_processor|Alu|ShiftLeft0~22_combout  & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_processor|Alu|ShiftLeft0~22_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|Alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~40 .lut_mask = 16'hFFC0;
defparam \my_processor|Alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~81 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|Alu|ShiftLeft0~40_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~42_combout ) # 
// ((\my_processor|Alu|ShiftLeft0~41_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|Alu|ShiftLeft0~42_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~40_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~81 .lut_mask = 16'hF5E4;
defparam \my_processor|Alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~82 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|Alu|ShiftLeft0~81_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftLeft0~80_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|Alu|ShiftLeft0~81_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~82 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~125 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~125_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[30]~16_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[31]~17_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_regfile|data_readRegA[30]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~125 .lut_mask = 16'h3210;
defparam \my_processor|Alu|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~126 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~126_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftLeft0~125_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|Alu|ShiftLeft0~119_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftLeft0~125_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~119_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~126 .lut_mask = 16'h3230;
defparam \my_processor|Alu|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~127 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~127_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|Alu|ShiftLeft0~126_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|Alu|ShiftLeft0~117_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|Alu|ShiftLeft0~117_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|Alu|ShiftLeft0~126_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~127 .lut_mask = 16'h0F08;
defparam \my_processor|Alu|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~128 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~128_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|Alu|ShiftLeft0~127_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Alu|ShiftLeft0~107_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|Alu|ShiftLeft0~107_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~127_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~128 .lut_mask = 16'h5540;
defparam \my_processor|Alu|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \my_processor|Alu|ShiftLeft0~129 (
// Equation(s):
// \my_processor|Alu|ShiftLeft0~129_combout  = (\my_processor|Alu|ShiftLeft0~128_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|Alu|ShiftLeft0~82_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftLeft0~82_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~128_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftLeft0~129 .lut_mask = 16'hFFA0;
defparam \my_processor|Alu|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \my_processor|Alu|Selector0~0 (
// Equation(s):
// \my_processor|Alu|Selector0~0_combout  = (\my_processor|Control|ALUop [0] & (\my_processor|Control|ALUop [2])) # (!\my_processor|Control|ALUop [0] & ((\my_processor|Control|ALUop [2] & ((\my_processor|Alu|ShiftLeft0~129_combout ))) # 
// (!\my_processor|Control|ALUop [2] & (\my_processor|Alu|inner_result~10_combout ))))

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|Alu|inner_result~10_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Selector0~0 .lut_mask = 16'hDC98;
defparam \my_processor|Alu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \my_processor|Alu|Selector0~1 (
// Equation(s):
// \my_processor|Alu|Selector0~1_combout  = (\my_processor|Control|ALUop [0] & ((\my_regfile|data_readRegA[31]~17_combout ) # ((\my_processor|Sign_extention_mux_32|out[31]~706_combout  & !\my_processor|Alu|Selector0~0_combout )))) # 
// (!\my_processor|Control|ALUop [0] & (((\my_processor|Alu|Selector0~0_combout ))))

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(\my_processor|Sign_extention_mux_32|out[31]~706_combout ),
	.datac(\my_regfile|data_readRegA[31]~17_combout ),
	.datad(\my_processor|Alu|Selector0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Selector0~1 .lut_mask = 16'hF5A8;
defparam \my_processor|Alu|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \my_processor|Alu|Add0~131 (
// Equation(s):
// \my_processor|Alu|Add0~131_combout  = (\my_regfile|data_readRegA[31]~17_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(gnd),
	.datac(\my_processor|Control|ALUop [2]),
	.datad(\my_processor|Control|ALUop [1]),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~131 .lut_mask = 16'hA00A;
defparam \my_processor|Alu|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~132 (
// Equation(s):
// \my_processor|Alu|Add0~132_combout  = (\my_processor|Sign_extention_mux_32|out[31]~706_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[31]~706_combout  & ((\my_processor|Alu|Add0~3_combout )))

	.dataa(gnd),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(\my_processor|Alu|Add0~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[31]~706_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~132 .lut_mask = 16'hCCF0;
defparam \my_processor|Alu|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \my_processor|Alu|Add0~133 (
// Equation(s):
// \my_processor|Alu|Add0~133_combout  = \my_processor|Alu|Add0~131_combout  $ (\my_processor|Alu|Add0~130  $ (!\my_processor|Alu|Add0~132_combout ))

	.dataa(\my_processor|Alu|Add0~131_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|Alu|Add0~132_combout ),
	.cin(\my_processor|Alu|Add0~130 ),
	.combout(\my_processor|Alu|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~133 .lut_mask = 16'h5AA5;
defparam \my_processor|Alu|Add0~133 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[31]~204 (
// Equation(s):
// \my_processor|dmem_mux_32|out[31]~204_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & (\my_processor|Alu|Selector0~1_combout )) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// ((\my_processor|Alu|Add0~133_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|Alu|Selector0~1_combout ),
	.datad(\my_processor|Alu|Add0~133_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[31]~204 .lut_mask = 16'h3120;
defparam \my_processor|dmem_mux_32|out[31]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N15
dffeas \my_regfile|registers[9][31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[31]~204_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \my_regfile|Mux0~10 (
// Equation(s):
// \my_regfile|Mux0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][31]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][31]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[10][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[8][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \my_regfile|Mux0~11 (
// Equation(s):
// \my_regfile|Mux0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux0~10_combout  & ((\my_regfile|registers[11][31]~q ))) # (!\my_regfile|Mux0~10_combout  & (\my_regfile|registers[9][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux0~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][31]~q ),
	.datac(\my_regfile|registers[11][31]~q ),
	.datad(\my_regfile|Mux0~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \my_regfile|Mux0~17 (
// Equation(s):
// \my_regfile|Mux0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][31]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][31]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[13][31]~q ),
	.datac(\my_regfile|registers[12][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~17 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \my_regfile|Mux0~18 (
// Equation(s):
// \my_regfile|Mux0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux0~17_combout  & (\my_regfile|registers[15][31]~q )) # (!\my_regfile|Mux0~17_combout  & ((\my_regfile|registers[14][31]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux0~17_combout ))))

	.dataa(\my_regfile|registers[15][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][31]~q ),
	.datad(\my_regfile|Mux0~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
cycloneive_lcell_comb \my_regfile|Mux0~14 (
// Equation(s):
// \my_regfile|Mux0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][31]~q )))))

	.dataa(\my_regfile|registers[3][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N14
cycloneive_lcell_comb \my_regfile|Mux0~15 (
// Equation(s):
// \my_regfile|Mux0~15_combout  = (\my_regfile|Mux0~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][31]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][31]~q ),
	.datad(\my_regfile|Mux0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \my_regfile|Mux0~12 (
// Equation(s):
// \my_regfile|Mux0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][31]~q )))))

	.dataa(\my_regfile|registers[5][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \my_regfile|Mux0~13 (
// Equation(s):
// \my_regfile|Mux0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux0~12_combout  & ((\my_regfile|registers[7][31]~q ))) # (!\my_regfile|Mux0~12_combout  & (\my_regfile|registers[6][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux0~12_combout ))))

	.dataa(\my_regfile|registers[6][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][31]~q ),
	.datad(\my_regfile|Mux0~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \my_regfile|Mux0~16 (
// Equation(s):
// \my_regfile|Mux0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_regfile|Mux0~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux0~15_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux0~15_combout ),
	.datad(\my_regfile|Mux0~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \my_regfile|Mux0~19 (
// Equation(s):
// \my_regfile|Mux0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux0~16_combout  & ((\my_regfile|Mux0~18_combout ))) # (!\my_regfile|Mux0~16_combout  & (\my_regfile|Mux0~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux0~16_combout ))))

	.dataa(\my_regfile|Mux0~11_combout ),
	.datab(\my_regfile|Mux0~18_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux0~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~19 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \my_regfile|Mux0~7 (
// Equation(s):
// \my_regfile|Mux0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[23][31]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[19][31]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][31]~q ),
	.datac(\my_regfile|registers[19][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \my_regfile|Mux0~8 (
// Equation(s):
// \my_regfile|Mux0~8_combout  = (\my_regfile|Mux0~7_combout  & (((\my_regfile|registers[31][31]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux0~7_combout  & (\my_regfile|registers[27][31]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[27][31]~q ),
	.datab(\my_regfile|Mux0~7_combout ),
	.datac(\my_regfile|registers[31][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~8 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \my_regfile|Mux0~0 (
// Equation(s):
// \my_regfile|Mux0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][31]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][31]~q ),
	.datac(\my_regfile|registers[17][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~0 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \my_regfile|Mux0~1 (
// Equation(s):
// \my_regfile|Mux0~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux0~0_combout  & ((\my_regfile|registers[29][31]~q ))) # (!\my_regfile|Mux0~0_combout  & (\my_regfile|registers[25][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux0~0_combout ))))

	.dataa(\my_regfile|registers[25][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[29][31]~q ),
	.datad(\my_regfile|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \my_regfile|Mux0~4 (
// Equation(s):
// \my_regfile|Mux0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[24][31]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[16][31]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[24][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~4 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \my_regfile|Mux0~5 (
// Equation(s):
// \my_regfile|Mux0~5_combout  = (\my_regfile|Mux0~4_combout  & (((\my_regfile|registers[28][31]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux0~4_combout  & (\my_regfile|registers[20][31]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|Mux0~4_combout ),
	.datab(\my_regfile|registers[20][31]~q ),
	.datac(\my_regfile|registers[28][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~5 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \my_regfile|Mux0~2 (
// Equation(s):
// \my_regfile|Mux0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][31]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][31]~q ),
	.datac(\my_regfile|registers[18][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \my_regfile|Mux0~3 (
// Equation(s):
// \my_regfile|Mux0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux0~2_combout  & ((\my_regfile|registers[30][31]~q ))) # (!\my_regfile|Mux0~2_combout  & (\my_regfile|registers[22][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux0~2_combout ))))

	.dataa(\my_regfile|registers[22][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[30][31]~q ),
	.datad(\my_regfile|Mux0~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \my_regfile|Mux0~6 (
// Equation(s):
// \my_regfile|Mux0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [18] & ((\my_regfile|Mux0~3_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux0~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux0~5_combout ),
	.datad(\my_regfile|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~6 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux0~9 (
// Equation(s):
// \my_regfile|Mux0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux0~6_combout  & (\my_regfile|Mux0~8_combout )) # (!\my_regfile|Mux0~6_combout  & ((\my_regfile|Mux0~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux0~6_combout ))))

	.dataa(\my_regfile|Mux0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux0~1_combout ),
	.datad(\my_regfile|Mux0~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~17 (
// Equation(s):
// \my_regfile|data_readRegA[31]~17_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux0~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux0~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux0~19_combout ),
	.datad(\my_regfile|Mux0~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~17 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegA[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~112 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~112_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|data_readRegA[31]~17_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~44_combout )))))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|Alu|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~112 .lut_mask = 16'hB080;
defparam \my_processor|Alu|ShiftRight0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~113 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~113_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~46_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~49_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~49_combout ),
	.datad(\my_processor|Alu|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~113 .lut_mask = 16'hFA50;
defparam \my_processor|Alu|ShiftRight0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~114 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~114_combout  = (\my_processor|Alu|ShiftRight0~112_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|Alu|ShiftRight0~113_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~112_combout ),
	.datad(\my_processor|Alu|ShiftRight0~113_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~114 .lut_mask = 16'hF5F0;
defparam \my_processor|Alu|ShiftRight0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~34 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~34_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux16~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux18~20_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux16~20_combout ),
	.datad(\my_regfile|Mux18~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~34 .lut_mask = 16'hF7B3;
defparam \my_processor|Alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~36 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|Alu|ShiftRight0~34_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|Alu|ShiftRight0~35_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|Alu|ShiftRight0~34_combout ),
	.datac(gnd),
	.datad(\my_processor|Alu|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~36 .lut_mask = 16'hDD88;
defparam \my_processor|Alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~111 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~111_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~51_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~36_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|Alu|ShiftRight0~36_combout ),
	.datac(gnd),
	.datad(\my_processor|Alu|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~111 .lut_mask = 16'hEE44;
defparam \my_processor|Alu|ShiftRight0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[4]~49 (
// Equation(s):
// \my_processor|dmem_mux_32|out[4]~49_combout  = (\my_processor|dmem_mux_32|out[4]~48_combout  & (((\my_processor|Alu|ShiftRight0~114_combout )) # (!\my_processor|dmem_mux_32|out[6]~46_combout ))) # (!\my_processor|dmem_mux_32|out[4]~48_combout  & 
// (\my_processor|dmem_mux_32|out[6]~46_combout  & ((\my_processor|Alu|ShiftRight0~111_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[4]~48_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datac(\my_processor|Alu|ShiftRight0~114_combout ),
	.datad(\my_processor|Alu|ShiftRight0~111_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[4]~49 .lut_mask = 16'hE6A2;
defparam \my_processor|dmem_mux_32|out[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[4]~52 (
// Equation(s):
// \my_processor|dmem_mux_32|out[4]~52_combout  = (\my_processor|dmem_mux_32|out[6]~50_combout  & ((\my_processor|dmem_mux_32|out[4]~51_combout  & (\my_processor|dmem_mux_32|out[4]~49_combout )) # (!\my_processor|dmem_mux_32|out[4]~51_combout  & 
// ((\my_processor|Alu|ShiftLeft0~31_combout ))))) # (!\my_processor|dmem_mux_32|out[6]~50_combout  & (\my_processor|dmem_mux_32|out[4]~51_combout ))

	.dataa(\my_processor|dmem_mux_32|out[6]~50_combout ),
	.datab(\my_processor|dmem_mux_32|out[4]~51_combout ),
	.datac(\my_processor|dmem_mux_32|out[4]~49_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[4]~52 .lut_mask = 16'hE6C4;
defparam \my_processor|dmem_mux_32|out[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \my_processor|Alu|Add0~22 (
// Equation(s):
// \my_processor|Alu|Add0~22_combout  = (\my_regfile|data_readRegA[4]~11_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_regfile|data_readRegA[4]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~22 .lut_mask = 16'hA500;
defparam \my_processor|Alu|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \my_processor|Alu|Add0~24 (
// Equation(s):
// \my_processor|Alu|Add0~24_combout  = (\my_processor|Alu|Add0~23_combout  & ((\my_processor|Alu|Add0~22_combout  & (\my_processor|Alu|Add0~21  & VCC)) # (!\my_processor|Alu|Add0~22_combout  & (!\my_processor|Alu|Add0~21 )))) # 
// (!\my_processor|Alu|Add0~23_combout  & ((\my_processor|Alu|Add0~22_combout  & (!\my_processor|Alu|Add0~21 )) # (!\my_processor|Alu|Add0~22_combout  & ((\my_processor|Alu|Add0~21 ) # (GND)))))
// \my_processor|Alu|Add0~25  = CARRY((\my_processor|Alu|Add0~23_combout  & (!\my_processor|Alu|Add0~22_combout  & !\my_processor|Alu|Add0~21 )) # (!\my_processor|Alu|Add0~23_combout  & ((!\my_processor|Alu|Add0~21 ) # (!\my_processor|Alu|Add0~22_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~23_combout ),
	.datab(\my_processor|Alu|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~21 ),
	.combout(\my_processor|Alu|Add0~24_combout ),
	.cout(\my_processor|Alu|Add0~25 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~24 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[4]~53 (
// Equation(s):
// \my_processor|dmem_mux_32|out[4]~53_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & (\my_processor|dmem_mux_32|out[4]~52_combout )) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// ((\my_processor|Alu|Add0~24_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|dmem_mux_32|out[4]~52_combout ),
	.datad(\my_processor|Alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[4]~53 .lut_mask = 16'h3120;
defparam \my_processor|dmem_mux_32|out[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N15
dffeas \my_regfile|registers[31][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[4]~53_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~104 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~104_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_regfile|registers[23][4]~q ) # (\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[19][4]~q  & ((!\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[19][4]~q ),
	.datac(\my_regfile|registers[23][4]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~104 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~105 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~105_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[4]~104_combout  & (\my_regfile|registers[31][4]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[4]~104_combout  & ((\my_regfile|registers[27][4]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[4]~104_combout ))))

	.dataa(\my_regfile|registers[31][4]~q ),
	.datab(\my_regfile|registers[27][4]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~105 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~101 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~101_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[24][4]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[16][4]~q ))))

	.dataa(\my_regfile|registers[16][4]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[24][4]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~101 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~102 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~102_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[4]~101_combout  & (\my_regfile|registers[28][4]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[4]~101_combout  & ((\my_regfile|registers[20][4]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[4]~101_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[28][4]~q ),
	.datac(\my_regfile|registers[20][4]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~101_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~102 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~99 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~99_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[26][4]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[18][4]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[18][4]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[26][4]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~99 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~100 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~100_combout  = (\my_processor|Sign_extention_mux_32|out[4]~99_combout  & ((\my_regfile|registers[30][4]~q ) # ((!\my_processor|ctrl_readRegB[2]~1_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[4]~99_combout  & (((\my_regfile|registers[22][4]~q  & \my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[4]~99_combout ),
	.datab(\my_regfile|registers[30][4]~q ),
	.datac(\my_regfile|registers[22][4]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~100 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~103 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~103_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|ctrl_readRegB[1]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[4]~100_combout ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|Sign_extention_mux_32|out[4]~102_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[4]~102_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~100_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~103 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~97 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~97_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][4]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][4]~q ))))

	.dataa(\my_regfile|registers[17][4]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[21][4]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~97 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~98 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~98_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[4]~97_combout  & (\my_regfile|registers[29][4]~q )) # (!\my_processor|Sign_extention_mux_32|out[4]~97_combout  
// & ((\my_regfile|registers[25][4]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[4]~97_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[29][4]~q ),
	.datac(\my_regfile|registers[25][4]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~98 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~106 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~106_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[4]~103_combout  & (\my_processor|Sign_extention_mux_32|out[4]~105_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[4]~103_combout  & ((\my_processor|Sign_extention_mux_32|out[4]~98_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[4]~103_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[4]~105_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[4]~103_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~98_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~106 .lut_mask = 16'hDAD0;
defparam \my_processor|Sign_extention_mux_32|out[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~114 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~114_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][4]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][4]~q ))))

	.dataa(\my_regfile|registers[12][4]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[13][4]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~114 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[4]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~115 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~115_combout  = (\my_processor|Sign_extention_mux_32|out[4]~114_combout  & ((\my_regfile|registers[15][4]~q ) # ((!\my_processor|ctrl_readRegB[1]~3_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[4]~114_combout  & (((\my_regfile|registers[14][4]~q  & \my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[15][4]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[4]~114_combout ),
	.datac(\my_regfile|registers[14][4]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~115 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[4]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~107 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~107_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][4]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][4]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][4]~q ),
	.datac(\my_regfile|registers[10][4]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~107 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~108 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~108_combout  = (\my_processor|Sign_extention_mux_32|out[4]~107_combout  & ((\my_regfile|registers[11][4]~q ) # ((!\my_processor|ctrl_readRegB[0]~2_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[4]~107_combout  & (((\my_regfile|registers[9][4]~q  & \my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_regfile|registers[11][4]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[4]~107_combout ),
	.datac(\my_regfile|registers[9][4]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~108 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~109 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~109_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][4]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][4]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[4][4]~q ),
	.datac(\my_regfile|registers[5][4]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~109 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~110 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~110_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[4]~109_combout  & ((\my_regfile|registers[7][4]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[4]~109_combout  & (\my_regfile|registers[6][4]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_processor|Sign_extention_mux_32|out[4]~109_combout ))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[4]~109_combout ),
	.datac(\my_regfile|registers[6][4]~q ),
	.datad(\my_regfile|registers[7][4]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~110 .lut_mask = 16'hEC64;
defparam \my_processor|Sign_extention_mux_32|out[4]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~111 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~111_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][4]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][4]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[1][4]~q ),
	.datac(\my_regfile|registers[3][4]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~111 .lut_mask = 16'hE400;
defparam \my_processor|Sign_extention_mux_32|out[4]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~112 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~112_combout  = (\my_processor|Sign_extention_mux_32|out[4]~111_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][4]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[2][4]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~112 .lut_mask = 16'hFF08;
defparam \my_processor|Sign_extention_mux_32|out[4]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~113 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~113_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|ctrl_readRegB[2]~1_combout )) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_processor|Sign_extention_mux_32|out[4]~110_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[4]~112_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[4]~110_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~112_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~113 .lut_mask = 16'hD9C8;
defparam \my_processor|Sign_extention_mux_32|out[4]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~116 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~116_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[4]~113_combout  & (\my_processor|Sign_extention_mux_32|out[4]~115_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[4]~113_combout  & ((\my_processor|Sign_extention_mux_32|out[4]~108_combout ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[4]~113_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[4]~115_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[4]~108_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~113_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~116 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[4]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[4]~117 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[4]~117_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[4]~106_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout 
//  & ((\my_processor|Sign_extention_mux_32|out[4]~116_combout )))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[4]~106_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~116_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[4]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[4]~117 .lut_mask = 16'h3120;
defparam \my_processor|Sign_extention_mux_32|out[4]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \my_processor|Alu|Add0~23 (
// Equation(s):
// \my_processor|Alu|Add0~23_combout  = (\my_processor|Sign_extention_mux_32|out[4]~119_combout  & (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[4]~119_combout  & ((\my_processor|Sign_extention_mux_32|out[4]~117_combout  & 
// (\my_processor|Alu|Add0~2_combout )) # (!\my_processor|Sign_extention_mux_32|out[4]~117_combout  & ((\my_processor|Alu|Add0~3_combout )))))

	.dataa(\my_processor|Alu|Add0~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[4]~119_combout ),
	.datac(\my_processor|Alu|Add0~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[4]~117_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~23 .lut_mask = 16'hAAB8;
defparam \my_processor|Alu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \my_processor|Alu|Add0~28 (
// Equation(s):
// \my_processor|Alu|Add0~28_combout  = ((\my_processor|Alu|Add0~26_combout  $ (\my_processor|Alu|Add0~27_combout  $ (!\my_processor|Alu|Add0~25 )))) # (GND)
// \my_processor|Alu|Add0~29  = CARRY((\my_processor|Alu|Add0~26_combout  & ((\my_processor|Alu|Add0~27_combout ) # (!\my_processor|Alu|Add0~25 ))) # (!\my_processor|Alu|Add0~26_combout  & (\my_processor|Alu|Add0~27_combout  & !\my_processor|Alu|Add0~25 )))

	.dataa(\my_processor|Alu|Add0~26_combout ),
	.datab(\my_processor|Alu|Add0~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~25 ),
	.combout(\my_processor|Alu|Add0~28_combout ),
	.cout(\my_processor|Alu|Add0~29 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[5]~141 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[5]~141_combout  = (\my_processor|Sign_extention_mux_32|out[5]~140_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [5] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|Sign_extention_mux_32|out[5]~140_combout ),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[5]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[5]~141 .lut_mask = 16'hFCF0;
defparam \my_processor|Sign_extention_mux_32|out[5]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[5]~56 (
// Equation(s):
// \my_processor|dmem_mux_32|out[5]~56_combout  = (\my_processor|Control|ALUop [2] & (\my_processor|Control|ALUop [0])) # (!\my_processor|Control|ALUop [2] & ((\my_processor|Control|ALUop [0] & ((\my_regfile|data_readRegA[5]~10_combout ) # 
// (\my_processor|Sign_extention_mux_32|out[5]~141_combout ))) # (!\my_processor|Control|ALUop [0] & (\my_regfile|data_readRegA[5]~10_combout  & \my_processor|Sign_extention_mux_32|out[5]~141_combout ))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [0]),
	.datac(\my_regfile|data_readRegA[5]~10_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[5]~141_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[5]~56 .lut_mask = 16'hDCC8;
defparam \my_processor|dmem_mux_32|out[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~60 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[12]~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|data_readRegA[10]~14_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[12]~13_combout ),
	.datad(\my_regfile|data_readRegA[10]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~60 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~61 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|Alu|ShiftRight0~60_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|Alu|ShiftRight0~37_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~37_combout ),
	.datad(\my_processor|Alu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~61 .lut_mask = 16'hFA50;
defparam \my_processor|Alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~58 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~58_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[14]~12_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[13]~28_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_regfile|data_readRegA[13]~28_combout ),
	.datad(\my_regfile|data_readRegA[14]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~58 .lut_mask = 16'h3210;
defparam \my_processor|Alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~59 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~59_combout  = (\my_processor|Alu|ShiftRight0~136_combout ) # ((\my_processor|Alu|ShiftRight0~58_combout ) # ((\my_processor|Alu|ShiftRight0~41_combout  & \my_regfile|data_readRegA[16]~25_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~41_combout ),
	.datab(\my_processor|Alu|ShiftRight0~136_combout ),
	.datac(\my_regfile|data_readRegA[16]~25_combout ),
	.datad(\my_processor|Alu|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~59 .lut_mask = 16'hFFEC;
defparam \my_processor|Alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~115 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~115_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~73_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~59_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftRight0~59_combout ),
	.datad(\my_processor|Alu|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~115 .lut_mask = 16'hFC30;
defparam \my_processor|Alu|ShiftRight0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~55 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[8]~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_regfile|data_readRegA[7]~8_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[8]~15_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[7]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~55 .lut_mask = 16'hD080;
defparam \my_processor|Alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~57 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~57_combout  = (\my_processor|Alu|ShiftRight0~55_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|Alu|ShiftRight0~56_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~55_combout ),
	.datad(\my_processor|Alu|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~57 .lut_mask = 16'hF5F0;
defparam \my_processor|Alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[5]~54 (
// Equation(s):
// \my_processor|dmem_mux_32|out[5]~54_combout  = (\my_processor|dmem_mux_32|out[6]~46_combout  & ((\my_processor|dmem_mux_32|out[6]~47_combout ) # ((\my_processor|Alu|ShiftRight0~115_combout )))) # (!\my_processor|dmem_mux_32|out[6]~46_combout  & 
// (!\my_processor|dmem_mux_32|out[6]~47_combout  & ((\my_processor|Alu|ShiftRight0~57_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datac(\my_processor|Alu|ShiftRight0~115_combout ),
	.datad(\my_processor|Alu|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[5]~54 .lut_mask = 16'hB9A8;
defparam \my_processor|dmem_mux_32|out[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[5]~55 (
// Equation(s):
// \my_processor|dmem_mux_32|out[5]~55_combout  = (\my_processor|dmem_mux_32|out[6]~47_combout  & ((\my_processor|dmem_mux_32|out[5]~54_combout  & ((\my_processor|Alu|ShiftRight0~119_combout ))) # (!\my_processor|dmem_mux_32|out[5]~54_combout  & 
// (\my_processor|Alu|ShiftRight0~61_combout )))) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & (((\my_processor|dmem_mux_32|out[5]~54_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~61_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datac(\my_processor|Alu|ShiftRight0~119_combout ),
	.datad(\my_processor|dmem_mux_32|out[5]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[5]~55 .lut_mask = 16'hF388;
defparam \my_processor|dmem_mux_32|out[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[5]~57 (
// Equation(s):
// \my_processor|dmem_mux_32|out[5]~57_combout  = (\my_processor|dmem_mux_32|out[6]~50_combout  & ((\my_processor|dmem_mux_32|out[5]~56_combout  & ((\my_processor|dmem_mux_32|out[5]~55_combout ))) # (!\my_processor|dmem_mux_32|out[5]~56_combout  & 
// (\my_processor|Alu|ShiftLeft0~35_combout )))) # (!\my_processor|dmem_mux_32|out[6]~50_combout  & (((\my_processor|dmem_mux_32|out[5]~56_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[6]~50_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~35_combout ),
	.datac(\my_processor|dmem_mux_32|out[5]~56_combout ),
	.datad(\my_processor|dmem_mux_32|out[5]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[5]~57 .lut_mask = 16'hF858;
defparam \my_processor|dmem_mux_32|out[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[5]~58 (
// Equation(s):
// \my_processor|dmem_mux_32|out[5]~58_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[5]~57_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~28_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|Alu|Add0~28_combout ),
	.datad(\my_processor|dmem_mux_32|out[5]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[5]~58 .lut_mask = 16'h3210;
defparam \my_processor|dmem_mux_32|out[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \my_regfile|registers[21][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[5]~58_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \my_regfile|Mux26~0 (
// Equation(s):
// \my_regfile|Mux26~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][5]~q ),
	.datac(\my_regfile|registers[17][5]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~0 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux26~1 (
// Equation(s):
// \my_regfile|Mux26~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux26~0_combout  & ((\my_regfile|registers[29][5]~q ))) # (!\my_regfile|Mux26~0_combout  & (\my_regfile|registers[21][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux26~0_combout ))))

	.dataa(\my_regfile|registers[21][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[29][5]~q ),
	.datad(\my_regfile|Mux26~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \my_regfile|Mux26~4 (
// Equation(s):
// \my_regfile|Mux26~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][5]~q )))))

	.dataa(\my_regfile|registers[20][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][5]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux26~5 (
// Equation(s):
// \my_regfile|Mux26~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux26~4_combout  & ((\my_regfile|registers[28][5]~q ))) # (!\my_regfile|Mux26~4_combout  & (\my_regfile|registers[24][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux26~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[24][5]~q ),
	.datac(\my_regfile|registers[28][5]~q ),
	.datad(\my_regfile|Mux26~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \my_regfile|Mux26~2 (
// Equation(s):
// \my_regfile|Mux26~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[22][5]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[18][5]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][5]~q ),
	.datac(\my_regfile|registers[18][5]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \my_regfile|Mux26~3 (
// Equation(s):
// \my_regfile|Mux26~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux26~2_combout  & ((\my_regfile|registers[30][5]~q ))) # (!\my_regfile|Mux26~2_combout  & (\my_regfile|registers[26][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux26~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][5]~q ),
	.datac(\my_regfile|registers[30][5]~q ),
	.datad(\my_regfile|Mux26~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux26~6 (
// Equation(s):
// \my_regfile|Mux26~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux26~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|Mux26~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux26~5_combout ),
	.datad(\my_regfile|Mux26~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~6 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \my_regfile|Mux26~7 (
// Equation(s):
// \my_regfile|Mux26~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][5]~q ),
	.datac(\my_regfile|registers[19][5]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \my_regfile|Mux26~8 (
// Equation(s):
// \my_regfile|Mux26~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux26~7_combout  & ((\my_regfile|registers[31][5]~q ))) # (!\my_regfile|Mux26~7_combout  & (\my_regfile|registers[23][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux26~7_combout ))))

	.dataa(\my_regfile|registers[23][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[31][5]~q ),
	.datad(\my_regfile|Mux26~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux26~9 (
// Equation(s):
// \my_regfile|Mux26~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux26~6_combout  & ((\my_regfile|Mux26~8_combout ))) # (!\my_regfile|Mux26~6_combout  & (\my_regfile|Mux26~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux26~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux26~1_combout ),
	.datac(\my_regfile|Mux26~6_combout ),
	.datad(\my_regfile|Mux26~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~9 .lut_mask = 16'hF858;
defparam \my_regfile|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \my_regfile|Mux26~17 (
// Equation(s):
// \my_regfile|Mux26~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][5]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][5]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[13][5]~q ),
	.datac(\my_regfile|registers[12][5]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~17 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \my_regfile|Mux26~18 (
// Equation(s):
// \my_regfile|Mux26~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux26~17_combout  & (\my_regfile|registers[15][5]~q )) # (!\my_regfile|Mux26~17_combout  & ((\my_regfile|registers[14][5]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux26~17_combout ))))

	.dataa(\my_regfile|registers[15][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][5]~q ),
	.datad(\my_regfile|Mux26~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux26~10 (
// Equation(s):
// \my_regfile|Mux26~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][5]~q ),
	.datac(\my_regfile|registers[4][5]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \my_regfile|Mux26~11 (
// Equation(s):
// \my_regfile|Mux26~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux26~10_combout  & ((\my_regfile|registers[7][5]~q ))) # (!\my_regfile|Mux26~10_combout  & (\my_regfile|registers[6][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux26~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[6][5]~q ),
	.datac(\my_regfile|registers[7][5]~q ),
	.datad(\my_regfile|Mux26~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \my_regfile|Mux26~12 (
// Equation(s):
// \my_regfile|Mux26~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][5]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][5]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[10][5]~q ),
	.datac(\my_regfile|registers[8][5]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux26~13 (
// Equation(s):
// \my_regfile|Mux26~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux26~12_combout  & ((\my_regfile|registers[11][5]~q ))) # (!\my_regfile|Mux26~12_combout  & (\my_regfile|registers[9][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux26~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][5]~q ),
	.datac(\my_regfile|registers[11][5]~q ),
	.datad(\my_regfile|Mux26~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux26~14 (
// Equation(s):
// \my_regfile|Mux26~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][5]~q )))))

	.dataa(\my_regfile|registers[3][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[1][5]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux26~15 (
// Equation(s):
// \my_regfile|Mux26~15_combout  = (\my_regfile|Mux26~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][5]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][5]~q ),
	.datad(\my_regfile|Mux26~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \my_regfile|Mux26~16 (
// Equation(s):
// \my_regfile|Mux26~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux26~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux26~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux26~13_combout ),
	.datad(\my_regfile|Mux26~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~16 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \my_regfile|Mux26~19 (
// Equation(s):
// \my_regfile|Mux26~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux26~16_combout  & (\my_regfile|Mux26~18_combout )) # (!\my_regfile|Mux26~16_combout  & ((\my_regfile|Mux26~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux26~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux26~18_combout ),
	.datac(\my_regfile|Mux26~11_combout ),
	.datad(\my_regfile|Mux26~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~10 (
// Equation(s):
// \my_regfile|data_readRegA[5]~10_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux26~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux26~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux26~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux26~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~10 .lut_mask = 16'hBF8F;
defparam \my_regfile|data_readRegA[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \my_processor|Alu|Add0~26 (
// Equation(s):
// \my_processor|Alu|Add0~26_combout  = (\my_regfile|data_readRegA[5]~10_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_regfile|data_readRegA[5]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~26 .lut_mask = 16'hA500;
defparam \my_processor|Alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \my_processor|Alu|Add0~32 (
// Equation(s):
// \my_processor|Alu|Add0~32_combout  = (\my_processor|Alu|Add0~30_combout  & ((\my_processor|Alu|Add0~31_combout  & (\my_processor|Alu|Add0~29  & VCC)) # (!\my_processor|Alu|Add0~31_combout  & (!\my_processor|Alu|Add0~29 )))) # 
// (!\my_processor|Alu|Add0~30_combout  & ((\my_processor|Alu|Add0~31_combout  & (!\my_processor|Alu|Add0~29 )) # (!\my_processor|Alu|Add0~31_combout  & ((\my_processor|Alu|Add0~29 ) # (GND)))))
// \my_processor|Alu|Add0~33  = CARRY((\my_processor|Alu|Add0~30_combout  & (!\my_processor|Alu|Add0~31_combout  & !\my_processor|Alu|Add0~29 )) # (!\my_processor|Alu|Add0~30_combout  & ((!\my_processor|Alu|Add0~29 ) # (!\my_processor|Alu|Add0~31_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~30_combout ),
	.datab(\my_processor|Alu|Add0~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~29 ),
	.combout(\my_processor|Alu|Add0~32_combout ),
	.cout(\my_processor|Alu|Add0~33 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~32 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[6]~164 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[6]~164_combout  = (\my_processor|Sign_extention_mux_32|out[6]~163_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [6] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[6]~163_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[6]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[6]~164 .lut_mask = 16'hFF88;
defparam \my_processor|Sign_extention_mux_32|out[6]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[6]~61 (
// Equation(s):
// \my_processor|dmem_mux_32|out[6]~61_combout  = (\my_processor|Control|ALUop [0] & ((\my_processor|Control|ALUop [2]) # ((\my_regfile|data_readRegA[6]~9_combout ) # (\my_processor|Sign_extention_mux_32|out[6]~164_combout )))) # 
// (!\my_processor|Control|ALUop [0] & (!\my_processor|Control|ALUop [2] & (\my_regfile|data_readRegA[6]~9_combout  & \my_processor|Sign_extention_mux_32|out[6]~164_combout )))

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_regfile|data_readRegA[6]~9_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[6]~164_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[6]~61 .lut_mask = 16'hBAA8;
defparam \my_processor|dmem_mux_32|out[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~87 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~87_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[8]~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_regfile|data_readRegA[6]~9_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|data_readRegA[8]~15_combout ),
	.datad(\my_regfile|data_readRegA[6]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~87 .lut_mask = 16'h3120;
defparam \my_processor|Alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~89 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~89_combout  = (\my_processor|Alu|ShiftRight0~87_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|Alu|ShiftRight0~88_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~87_combout ),
	.datad(\my_processor|Alu|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~89 .lut_mask = 16'hFAF0;
defparam \my_processor|Alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~95 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|Alu|ShiftRight0~94_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|Alu|ShiftRight0~60_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~94_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|Alu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~95 .lut_mask = 16'hAFA0;
defparam \my_processor|Alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[6]~59 (
// Equation(s):
// \my_processor|dmem_mux_32|out[6]~59_combout  = (\my_processor|dmem_mux_32|out[6]~47_combout  & (((\my_processor|dmem_mux_32|out[6]~46_combout ) # (\my_processor|Alu|ShiftRight0~95_combout )))) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & 
// (\my_processor|Alu|ShiftRight0~89_combout  & (!\my_processor|dmem_mux_32|out[6]~46_combout )))

	.dataa(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datab(\my_processor|Alu|ShiftRight0~89_combout ),
	.datac(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datad(\my_processor|Alu|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[6]~59 .lut_mask = 16'hAEA4;
defparam \my_processor|dmem_mux_32|out[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~120 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~120_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~84_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~93_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|Alu|ShiftRight0~84_combout ),
	.datad(\my_processor|Alu|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~120 .lut_mask = 16'hF5A0;
defparam \my_processor|Alu|ShiftRight0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[6]~60 (
// Equation(s):
// \my_processor|dmem_mux_32|out[6]~60_combout  = (\my_processor|dmem_mux_32|out[6]~46_combout  & ((\my_processor|dmem_mux_32|out[6]~59_combout  & (\my_processor|Alu|ShiftRight0~123_combout )) # (!\my_processor|dmem_mux_32|out[6]~59_combout  & 
// ((\my_processor|Alu|ShiftRight0~120_combout ))))) # (!\my_processor|dmem_mux_32|out[6]~46_combout  & (\my_processor|dmem_mux_32|out[6]~59_combout ))

	.dataa(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~59_combout ),
	.datac(\my_processor|Alu|ShiftRight0~123_combout ),
	.datad(\my_processor|Alu|ShiftRight0~120_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[6]~60 .lut_mask = 16'hE6C4;
defparam \my_processor|dmem_mux_32|out[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[6]~62 (
// Equation(s):
// \my_processor|dmem_mux_32|out[6]~62_combout  = (\my_processor|dmem_mux_32|out[6]~50_combout  & ((\my_processor|dmem_mux_32|out[6]~61_combout  & ((\my_processor|dmem_mux_32|out[6]~60_combout ))) # (!\my_processor|dmem_mux_32|out[6]~61_combout  & 
// (\my_processor|Alu|ShiftLeft0~38_combout )))) # (!\my_processor|dmem_mux_32|out[6]~50_combout  & (\my_processor|dmem_mux_32|out[6]~61_combout ))

	.dataa(\my_processor|dmem_mux_32|out[6]~50_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~61_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~38_combout ),
	.datad(\my_processor|dmem_mux_32|out[6]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[6]~62 .lut_mask = 16'hEC64;
defparam \my_processor|dmem_mux_32|out[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[6]~63 (
// Equation(s):
// \my_processor|dmem_mux_32|out[6]~63_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[6]~62_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~32_combout ))))

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datac(\my_processor|Alu|Add0~32_combout ),
	.datad(\my_processor|dmem_mux_32|out[6]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[6]~63 .lut_mask = 16'h5410;
defparam \my_processor|dmem_mux_32|out[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \my_regfile|registers[27][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[6]~63_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \my_regfile|Mux25~7 (
// Equation(s):
// \my_regfile|Mux25~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][6]~q )))))

	.dataa(\my_regfile|registers[23][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[19][6]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~7 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \my_regfile|Mux25~8 (
// Equation(s):
// \my_regfile|Mux25~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux25~7_combout  & ((\my_regfile|registers[31][6]~q ))) # (!\my_regfile|Mux25~7_combout  & (\my_regfile|registers[27][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux25~7_combout ))))

	.dataa(\my_regfile|registers[27][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[31][6]~q ),
	.datad(\my_regfile|Mux25~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux25~2 (
// Equation(s):
// \my_regfile|Mux25~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[26][6]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[18][6]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][6]~q ),
	.datac(\my_regfile|registers[18][6]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux25~3 (
// Equation(s):
// \my_regfile|Mux25~3_combout  = (\my_regfile|Mux25~2_combout  & (((\my_regfile|registers[30][6]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux25~2_combout  & (\my_regfile|registers[22][6]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|Mux25~2_combout ),
	.datab(\my_regfile|registers[22][6]~q ),
	.datac(\my_regfile|registers[30][6]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~3 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux25~4 (
// Equation(s):
// \my_regfile|Mux25~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][6]~q )))))

	.dataa(\my_regfile|registers[24][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[16][6]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \my_regfile|Mux25~5 (
// Equation(s):
// \my_regfile|Mux25~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux25~4_combout  & ((\my_regfile|registers[28][6]~q ))) # (!\my_regfile|Mux25~4_combout  & (\my_regfile|registers[20][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux25~4_combout ))))

	.dataa(\my_regfile|registers[20][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[28][6]~q ),
	.datad(\my_regfile|Mux25~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \my_regfile|Mux25~6 (
// Equation(s):
// \my_regfile|Mux25~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [18] & (\my_regfile|Mux25~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux25~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux25~3_combout ),
	.datad(\my_regfile|Mux25~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~6 .lut_mask = 16'hD9C8;
defparam \my_regfile|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux25~0 (
// Equation(s):
// \my_regfile|Mux25~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[21][6]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[17][6]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[21][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[17][6]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \my_regfile|Mux25~1 (
// Equation(s):
// \my_regfile|Mux25~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux25~0_combout  & ((\my_regfile|registers[29][6]~q ))) # (!\my_regfile|Mux25~0_combout  & (\my_regfile|registers[25][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux25~0_combout ))))

	.dataa(\my_regfile|registers[25][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[29][6]~q ),
	.datad(\my_regfile|Mux25~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~1 .lut_mask = 16'hF388;
defparam \my_regfile|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux25~9 (
// Equation(s):
// \my_regfile|Mux25~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux25~6_combout  & (\my_regfile|Mux25~8_combout )) # (!\my_regfile|Mux25~6_combout  & ((\my_regfile|Mux25~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux25~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux25~8_combout ),
	.datac(\my_regfile|Mux25~6_combout ),
	.datad(\my_regfile|Mux25~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~9 .lut_mask = 16'hDAD0;
defparam \my_regfile|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \my_regfile|Mux25~10 (
// Equation(s):
// \my_regfile|Mux25~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][6]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][6]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[10][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[8][6]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~10 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux25~11 (
// Equation(s):
// \my_regfile|Mux25~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux25~10_combout  & ((\my_regfile|registers[11][6]~q ))) # (!\my_regfile|Mux25~10_combout  & (\my_regfile|registers[9][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux25~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][6]~q ),
	.datac(\my_regfile|registers[11][6]~q ),
	.datad(\my_regfile|Mux25~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \my_regfile|Mux25~17 (
// Equation(s):
// \my_regfile|Mux25~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][6]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][6]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[13][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[12][6]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \my_regfile|Mux25~18 (
// Equation(s):
// \my_regfile|Mux25~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux25~17_combout  & (\my_regfile|registers[15][6]~q )) # (!\my_regfile|Mux25~17_combout  & ((\my_regfile|registers[14][6]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux25~17_combout ))))

	.dataa(\my_regfile|registers[15][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][6]~q ),
	.datad(\my_regfile|Mux25~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux25~14 (
// Equation(s):
// \my_regfile|Mux25~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][6]~q )))))

	.dataa(\my_regfile|registers[3][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[1][6]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \my_regfile|Mux25~15 (
// Equation(s):
// \my_regfile|Mux25~15_combout  = (\my_regfile|Mux25~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][6]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][6]~q ),
	.datad(\my_regfile|Mux25~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \my_regfile|Mux25~12 (
// Equation(s):
// \my_regfile|Mux25~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18]) # (\my_regfile|registers[5][6]~q )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\my_regfile|registers[4][6]~q  & (!\my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[4][6]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[5][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~12 .lut_mask = 16'hAEA4;
defparam \my_regfile|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \my_regfile|Mux25~13 (
// Equation(s):
// \my_regfile|Mux25~13_combout  = (\my_regfile|Mux25~12_combout  & (((\my_regfile|registers[7][6]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux25~12_combout  & (\my_regfile|registers[6][6]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[6][6]~q ),
	.datab(\my_regfile|registers[7][6]~q ),
	.datac(\my_regfile|Mux25~12_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~13 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux25~16 (
// Equation(s):
// \my_regfile|Mux25~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_regfile|Mux25~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux25~15_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux25~15_combout ),
	.datad(\my_regfile|Mux25~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux25~19 (
// Equation(s):
// \my_regfile|Mux25~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux25~16_combout  & ((\my_regfile|Mux25~18_combout ))) # (!\my_regfile|Mux25~16_combout  & (\my_regfile|Mux25~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux25~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux25~11_combout ),
	.datac(\my_regfile|Mux25~18_combout ),
	.datad(\my_regfile|Mux25~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~19 .lut_mask = 16'hF588;
defparam \my_regfile|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~9 (
// Equation(s):
// \my_regfile|data_readRegA[6]~9_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux25~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux25~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux25~9_combout ),
	.datad(\my_regfile|Mux25~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~9 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \my_processor|Alu|Add0~30 (
// Equation(s):
// \my_processor|Alu|Add0~30_combout  = (\my_regfile|data_readRegA[6]~9_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_regfile|data_readRegA[6]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~30 .lut_mask = 16'hA500;
defparam \my_processor|Alu|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \my_processor|Alu|Add0~37 (
// Equation(s):
// \my_processor|Alu|Add0~37_combout  = ((\my_processor|Alu|Add0~34_combout  $ (\my_processor|Alu|Add0~36_combout  $ (!\my_processor|Alu|Add0~33 )))) # (GND)
// \my_processor|Alu|Add0~38  = CARRY((\my_processor|Alu|Add0~34_combout  & ((\my_processor|Alu|Add0~36_combout ) # (!\my_processor|Alu|Add0~33 ))) # (!\my_processor|Alu|Add0~34_combout  & (\my_processor|Alu|Add0~36_combout  & !\my_processor|Alu|Add0~33 )))

	.dataa(\my_processor|Alu|Add0~34_combout ),
	.datab(\my_processor|Alu|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~33 ),
	.combout(\my_processor|Alu|Add0~37_combout ),
	.cout(\my_processor|Alu|Add0~38 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~37 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[7]~187 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[7]~187_combout  = (\my_processor|Sign_extention_mux_32|out[7]~186_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|Sign_extention_mux_32|out[7]~186_combout ),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[7]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[7]~187 .lut_mask = 16'hFCF0;
defparam \my_processor|Sign_extention_mux_32|out[7]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[7]~66 (
// Equation(s):
// \my_processor|dmem_mux_32|out[7]~66_combout  = (\my_processor|Control|ALUop [2] & (\my_processor|Control|ALUop [0])) # (!\my_processor|Control|ALUop [2] & ((\my_processor|Control|ALUop [0] & ((\my_regfile|data_readRegA[7]~8_combout ) # 
// (\my_processor|Sign_extention_mux_32|out[7]~187_combout ))) # (!\my_processor|Control|ALUop [0] & (\my_regfile|data_readRegA[7]~8_combout  & \my_processor|Sign_extention_mux_32|out[7]~187_combout ))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [0]),
	.datac(\my_regfile|data_readRegA[7]~8_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[7]~187_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[7]~66 .lut_mask = 16'hDCC8;
defparam \my_processor|dmem_mux_32|out[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~124 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~124_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~103_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~108_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~103_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|Alu|ShiftRight0~108_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~124 .lut_mask = 16'hAFA0;
defparam \my_processor|Alu|ShiftRight0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[7]~64 (
// Equation(s):
// \my_processor|dmem_mux_32|out[7]~64_combout  = (\my_processor|dmem_mux_32|out[6]~47_combout  & (\my_processor|dmem_mux_32|out[6]~46_combout )) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & ((\my_processor|dmem_mux_32|out[6]~46_combout  & 
// (\my_processor|Alu|ShiftRight0~124_combout )) # (!\my_processor|dmem_mux_32|out[6]~46_combout  & ((\my_processor|Alu|ShiftRight0~106_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~46_combout ),
	.datac(\my_processor|Alu|ShiftRight0~124_combout ),
	.datad(\my_processor|Alu|ShiftRight0~106_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[7]~64 .lut_mask = 16'hD9C8;
defparam \my_processor|dmem_mux_32|out[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[7]~65 (
// Equation(s):
// \my_processor|dmem_mux_32|out[7]~65_combout  = (\my_processor|dmem_mux_32|out[6]~47_combout  & ((\my_processor|dmem_mux_32|out[7]~64_combout  & (\my_processor|Alu|ShiftRight0~126_combout )) # (!\my_processor|dmem_mux_32|out[7]~64_combout  & 
// ((\my_processor|Alu|ShiftRight0~109_combout ))))) # (!\my_processor|dmem_mux_32|out[6]~47_combout  & (((\my_processor|dmem_mux_32|out[7]~64_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[6]~47_combout ),
	.datab(\my_processor|Alu|ShiftRight0~126_combout ),
	.datac(\my_processor|Alu|ShiftRight0~109_combout ),
	.datad(\my_processor|dmem_mux_32|out[7]~64_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[7]~65 .lut_mask = 16'hDDA0;
defparam \my_processor|dmem_mux_32|out[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[7]~67 (
// Equation(s):
// \my_processor|dmem_mux_32|out[7]~67_combout  = (\my_processor|dmem_mux_32|out[7]~66_combout  & (((\my_processor|dmem_mux_32|out[7]~65_combout )) # (!\my_processor|dmem_mux_32|out[6]~50_combout ))) # (!\my_processor|dmem_mux_32|out[7]~66_combout  & 
// (\my_processor|dmem_mux_32|out[6]~50_combout  & (\my_processor|Alu|ShiftLeft0~44_combout )))

	.dataa(\my_processor|dmem_mux_32|out[7]~66_combout ),
	.datab(\my_processor|dmem_mux_32|out[6]~50_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~44_combout ),
	.datad(\my_processor|dmem_mux_32|out[7]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[7]~67 .lut_mask = 16'hEA62;
defparam \my_processor|dmem_mux_32|out[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[7]~68 (
// Equation(s):
// \my_processor|dmem_mux_32|out[7]~68_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[7]~67_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~37_combout ))))

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(\my_processor|Alu|Add0~37_combout ),
	.datac(\my_processor|dmem_mux_32|out[7]~67_combout ),
	.datad(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[7]~68 .lut_mask = 16'h5044;
defparam \my_processor|dmem_mux_32|out[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \my_regfile|registers[23][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[7]~68_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \my_regfile|Mux24~7 (
// Equation(s):
// \my_regfile|Mux24~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[27][7]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[19][7]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[27][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[19][7]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~7 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \my_regfile|Mux24~8 (
// Equation(s):
// \my_regfile|Mux24~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux24~7_combout  & ((\my_regfile|registers[31][7]~q ))) # (!\my_regfile|Mux24~7_combout  & (\my_regfile|registers[23][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux24~7_combout ))))

	.dataa(\my_regfile|registers[23][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[31][7]~q ),
	.datad(\my_regfile|Mux24~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \my_regfile|Mux24~0 (
// Equation(s):
// \my_regfile|Mux24~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][7]~q )))))

	.dataa(\my_regfile|registers[25][7]~q ),
	.datab(\my_regfile|registers[17][7]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~0 .lut_mask = 16'hFA0C;
defparam \my_regfile|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \my_regfile|Mux24~1 (
// Equation(s):
// \my_regfile|Mux24~1_combout  = (\my_regfile|Mux24~0_combout  & ((\my_regfile|registers[29][7]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux24~0_combout  & (((\my_regfile|registers[21][7]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|Mux24~0_combout ),
	.datab(\my_regfile|registers[29][7]~q ),
	.datac(\my_regfile|registers[21][7]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~1 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux24~4 (
// Equation(s):
// \my_regfile|Mux24~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|registers[20][7]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\my_regfile|registers[16][7]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[16][7]~q ),
	.datab(\my_regfile|registers[20][7]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~4 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux24~5 (
// Equation(s):
// \my_regfile|Mux24~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux24~4_combout  & (\my_regfile|registers[28][7]~q )) # (!\my_regfile|Mux24~4_combout  & ((\my_regfile|registers[24][7]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux24~4_combout ))))

	.dataa(\my_regfile|registers[28][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[24][7]~q ),
	.datad(\my_regfile|Mux24~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneive_lcell_comb \my_regfile|Mux24~2 (
// Equation(s):
// \my_regfile|Mux24~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[22][7]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[18][7]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][7]~q ),
	.datac(\my_regfile|registers[18][7]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \my_regfile|Mux24~3 (
// Equation(s):
// \my_regfile|Mux24~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux24~2_combout  & ((\my_regfile|registers[30][7]~q ))) # (!\my_regfile|Mux24~2_combout  & (\my_regfile|registers[26][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux24~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][7]~q ),
	.datac(\my_regfile|registers[30][7]~q ),
	.datad(\my_regfile|Mux24~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux24~6 (
// Equation(s):
// \my_regfile|Mux24~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17]) # (\my_regfile|Mux24~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (\my_regfile|Mux24~5_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux24~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux24~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~6 .lut_mask = 16'hCEC2;
defparam \my_regfile|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \my_regfile|Mux24~9 (
// Equation(s):
// \my_regfile|Mux24~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux24~6_combout  & (\my_regfile|Mux24~8_combout )) # (!\my_regfile|Mux24~6_combout  & ((\my_regfile|Mux24~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux24~6_combout ))))

	.dataa(\my_regfile|Mux24~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux24~1_combout ),
	.datad(\my_regfile|Mux24~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \my_regfile|Mux24~17 (
// Equation(s):
// \my_regfile|Mux24~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][7]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[12][7]~q ))))

	.dataa(\my_regfile|registers[12][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[13][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~17 .lut_mask = 16'hF2C2;
defparam \my_regfile|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \my_regfile|Mux24~18 (
// Equation(s):
// \my_regfile|Mux24~18_combout  = (\my_regfile|Mux24~17_combout  & ((\my_regfile|registers[15][7]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux24~17_combout  & (((\my_regfile|registers[14][7]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux24~17_combout ),
	.datab(\my_regfile|registers[15][7]~q ),
	.datac(\my_regfile|registers[14][7]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux24~10 (
// Equation(s):
// \my_regfile|Mux24~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][7]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][7]~q ),
	.datac(\my_regfile|registers[4][7]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux24~11 (
// Equation(s):
// \my_regfile|Mux24~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux24~10_combout  & ((\my_regfile|registers[7][7]~q ))) # (!\my_regfile|Mux24~10_combout  & (\my_regfile|registers[6][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux24~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[6][7]~q ),
	.datac(\my_regfile|registers[7][7]~q ),
	.datad(\my_regfile|Mux24~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux24~14 (
// Equation(s):
// \my_regfile|Mux24~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][7]~q )))))

	.dataa(\my_regfile|registers[3][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[1][7]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~14 .lut_mask = 16'hB800;
defparam \my_regfile|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \my_regfile|Mux24~15 (
// Equation(s):
// \my_regfile|Mux24~15_combout  = (\my_regfile|Mux24~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[2][7]~q  & \my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[2][7]~q ),
	.datac(\my_regfile|Mux24~14_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~15 .lut_mask = 16'hF4F0;
defparam \my_regfile|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux24~12 (
// Equation(s):
// \my_regfile|Mux24~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][7]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][7]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[10][7]~q ),
	.datac(\my_regfile|registers[8][7]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \my_regfile|Mux24~13 (
// Equation(s):
// \my_regfile|Mux24~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux24~12_combout  & ((\my_regfile|registers[11][7]~q ))) # (!\my_regfile|Mux24~12_combout  & (\my_regfile|registers[9][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux24~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][7]~q ),
	.datac(\my_regfile|registers[11][7]~q ),
	.datad(\my_regfile|Mux24~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \my_regfile|Mux24~16 (
// Equation(s):
// \my_regfile|Mux24~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux24~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux24~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux24~15_combout ),
	.datad(\my_regfile|Mux24~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~16 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \my_regfile|Mux24~19 (
// Equation(s):
// \my_regfile|Mux24~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux24~16_combout  & (\my_regfile|Mux24~18_combout )) # (!\my_regfile|Mux24~16_combout  & ((\my_regfile|Mux24~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux24~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux24~18_combout ),
	.datac(\my_regfile|Mux24~11_combout ),
	.datad(\my_regfile|Mux24~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~8 (
// Equation(s):
// \my_regfile|data_readRegA[7]~8_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux24~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux24~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux24~9_combout ),
	.datab(\my_regfile|Mux24~19_combout ),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~8 .lut_mask = 16'hAFCF;
defparam \my_regfile|data_readRegA[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \my_processor|Alu|Add0~34 (
// Equation(s):
// \my_processor|Alu|Add0~34_combout  = (\my_regfile|data_readRegA[7]~8_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[7]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~34 .lut_mask = 16'h9900;
defparam \my_processor|Alu|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \my_processor|Alu|Add0~41 (
// Equation(s):
// \my_processor|Alu|Add0~41_combout  = (\my_processor|Alu|Add0~39_combout  & ((\my_processor|Alu|Add0~40_combout  & (\my_processor|Alu|Add0~38  & VCC)) # (!\my_processor|Alu|Add0~40_combout  & (!\my_processor|Alu|Add0~38 )))) # 
// (!\my_processor|Alu|Add0~39_combout  & ((\my_processor|Alu|Add0~40_combout  & (!\my_processor|Alu|Add0~38 )) # (!\my_processor|Alu|Add0~40_combout  & ((\my_processor|Alu|Add0~38 ) # (GND)))))
// \my_processor|Alu|Add0~42  = CARRY((\my_processor|Alu|Add0~39_combout  & (!\my_processor|Alu|Add0~40_combout  & !\my_processor|Alu|Add0~38 )) # (!\my_processor|Alu|Add0~39_combout  & ((!\my_processor|Alu|Add0~38 ) # (!\my_processor|Alu|Add0~40_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~39_combout ),
	.datab(\my_processor|Alu|Add0~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~38 ),
	.combout(\my_processor|Alu|Add0~41_combout ),
	.cout(\my_processor|Alu|Add0~42 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~41 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~40 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~39_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|Alu|ShiftRight0~36_combout ),
	.datac(gnd),
	.datad(\my_processor|Alu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~40 .lut_mask = 16'hDD88;
defparam \my_processor|Alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~13 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~13_combout  = (\my_processor|Control|ALUop [0] & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|Control|ALUop [0]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~13 .lut_mask = 16'hC8C8;
defparam \my_processor|dmem_mux_32|out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~12 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~12_combout  = \my_processor|Control|ALUop [0] $ (\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(\my_processor|Control|ALUop [0]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~12 .lut_mask = 16'h5A5A;
defparam \my_processor|dmem_mux_32|out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[8]~69 (
// Equation(s):
// \my_processor|dmem_mux_32|out[8]~69_combout  = (\my_processor|dmem_mux_32|out[1]~13_combout  & (((\my_processor|dmem_mux_32|out[1]~12_combout ) # (\my_processor|Alu|ShiftRight0~145_combout )))) # (!\my_processor|dmem_mux_32|out[1]~13_combout  & 
// (\my_processor|Alu|ShiftLeft0~48_combout  & (!\my_processor|dmem_mux_32|out[1]~12_combout )))

	.dataa(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~48_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.datad(\my_processor|Alu|ShiftRight0~145_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[8]~69 .lut_mask = 16'hAEA4;
defparam \my_processor|dmem_mux_32|out[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[8]~70 (
// Equation(s):
// \my_processor|dmem_mux_32|out[8]~70_combout  = (\my_processor|dmem_mux_32|out[1]~10_combout  & (((\my_processor|dmem_mux_32|out[8]~69_combout )))) # (!\my_processor|dmem_mux_32|out[1]~10_combout  & ((\my_processor|dmem_mux_32|out[8]~69_combout  & 
// ((\my_processor|Alu|ShiftRight0~52_combout ))) # (!\my_processor|dmem_mux_32|out[8]~69_combout  & (\my_processor|Alu|ShiftRight0~40_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.datab(\my_processor|Alu|ShiftRight0~40_combout ),
	.datac(\my_processor|Alu|ShiftRight0~52_combout ),
	.datad(\my_processor|dmem_mux_32|out[8]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[8]~70 .lut_mask = 16'hFA44;
defparam \my_processor|dmem_mux_32|out[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[8]~72 (
// Equation(s):
// \my_processor|dmem_mux_32|out[8]~72_combout  = (\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[8]~71_combout  & (\my_processor|Alu|Add0~41_combout )) # (!\my_processor|dmem_mux_32|out[8]~71_combout  & 
// ((\my_processor|dmem_mux_32|out[8]~70_combout ))))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & (\my_processor|dmem_mux_32|out[8]~71_combout ))

	.dataa(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datab(\my_processor|dmem_mux_32|out[8]~71_combout ),
	.datac(\my_processor|Alu|Add0~41_combout ),
	.datad(\my_processor|dmem_mux_32|out[8]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[8]~72 .lut_mask = 16'hE6C4;
defparam \my_processor|dmem_mux_32|out[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[8]~73 (
// Equation(s):
// \my_processor|dmem_mux_32|out[8]~73_combout  = (\my_processor|dmem_mux_32|out[8]~72_combout  & !\my_processor|Control|Rwd$latch~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[8]~72_combout ),
	.datad(\my_processor|Control|Rwd$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[8]~73 .lut_mask = 16'h00F0;
defparam \my_processor|dmem_mux_32|out[8]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \my_regfile|registers[31][8]~feeder (
// Equation(s):
// \my_regfile|registers[31][8]~feeder_combout  = \my_processor|dmem_mux_32|out[8]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[8]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[31][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[31][8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[31][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N27
dffeas \my_regfile|registers[31][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[31][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneive_lcell_comb \my_regfile|Mux23~7 (
// Equation(s):
// \my_regfile|Mux23~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[23][8]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[19][8]~q ))))

	.dataa(\my_regfile|registers[19][8]~q ),
	.datab(\my_regfile|registers[23][8]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~7 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneive_lcell_comb \my_regfile|Mux23~8 (
// Equation(s):
// \my_regfile|Mux23~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux23~7_combout  & (\my_regfile|registers[31][8]~q )) # (!\my_regfile|Mux23~7_combout  & ((\my_regfile|registers[27][8]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux23~7_combout ))))

	.dataa(\my_regfile|registers[31][8]~q ),
	.datab(\my_regfile|registers[27][8]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux23~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~8 .lut_mask = 16'hAFC0;
defparam \my_regfile|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \my_regfile|Mux23~0 (
// Equation(s):
// \my_regfile|Mux23~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|registers[21][8]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\my_regfile|registers[17][8]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[17][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[21][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~0 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux23~1 (
// Equation(s):
// \my_regfile|Mux23~1_combout  = (\my_regfile|Mux23~0_combout  & (((\my_regfile|registers[29][8]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux23~0_combout  & (\my_regfile|registers[25][8]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|Mux23~0_combout ),
	.datab(\my_regfile|registers[25][8]~q ),
	.datac(\my_regfile|registers[29][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~1 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \my_regfile|Mux23~2 (
// Equation(s):
// \my_regfile|Mux23~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[26][8]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[18][8]~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[18][8]~q ),
	.datac(\my_regfile|registers[26][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~2 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \my_regfile|Mux23~3 (
// Equation(s):
// \my_regfile|Mux23~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux23~2_combout  & (\my_regfile|registers[30][8]~q )) # (!\my_regfile|Mux23~2_combout  & ((\my_regfile|registers[22][8]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux23~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[30][8]~q ),
	.datac(\my_regfile|registers[22][8]~q ),
	.datad(\my_regfile|Mux23~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~3 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneive_lcell_comb \my_regfile|Mux23~4 (
// Equation(s):
// \my_regfile|Mux23~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|registers[24][8]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\my_regfile|registers[16][8]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[16][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[24][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~4 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux23~5 (
// Equation(s):
// \my_regfile|Mux23~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux23~4_combout  & (\my_regfile|registers[28][8]~q )) # (!\my_regfile|Mux23~4_combout  & ((\my_regfile|registers[20][8]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux23~4_combout ))))

	.dataa(\my_regfile|registers[28][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[20][8]~q ),
	.datad(\my_regfile|Mux23~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~5 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \my_regfile|Mux23~6 (
// Equation(s):
// \my_regfile|Mux23~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux23~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux23~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux23~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux23~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \my_regfile|Mux23~9 (
// Equation(s):
// \my_regfile|Mux23~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux23~6_combout  & (\my_regfile|Mux23~8_combout )) # (!\my_regfile|Mux23~6_combout  & ((\my_regfile|Mux23~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux23~6_combout ))))

	.dataa(\my_regfile|Mux23~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux23~1_combout ),
	.datad(\my_regfile|Mux23~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~9 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux23~10 (
// Equation(s):
// \my_regfile|Mux23~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][8]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][8]~q ),
	.datac(\my_regfile|registers[8][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~10 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux23~11 (
// Equation(s):
// \my_regfile|Mux23~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux23~10_combout  & ((\my_regfile|registers[11][8]~q ))) # (!\my_regfile|Mux23~10_combout  & (\my_regfile|registers[9][8]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux23~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][8]~q ),
	.datac(\my_regfile|registers[11][8]~q ),
	.datad(\my_regfile|Mux23~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~11 .lut_mask = 16'hF588;
defparam \my_regfile|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \my_regfile|Mux23~17 (
// Equation(s):
// \my_regfile|Mux23~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][8]~q )))))

	.dataa(\my_regfile|registers[13][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[12][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \my_regfile|Mux23~18 (
// Equation(s):
// \my_regfile|Mux23~18_combout  = (\my_regfile|Mux23~17_combout  & ((\my_regfile|registers[15][8]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux23~17_combout  & (((\my_regfile|registers[14][8]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux23~17_combout ),
	.datab(\my_regfile|registers[15][8]~q ),
	.datac(\my_regfile|registers[14][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux23~12 (
// Equation(s):
// \my_regfile|Mux23~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[5][8]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[4][8]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[5][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[4][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~12 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux23~13 (
// Equation(s):
// \my_regfile|Mux23~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux23~12_combout  & ((\my_regfile|registers[7][8]~q ))) # (!\my_regfile|Mux23~12_combout  & (\my_regfile|registers[6][8]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux23~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[6][8]~q ),
	.datac(\my_regfile|registers[7][8]~q ),
	.datad(\my_regfile|Mux23~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneive_lcell_comb \my_regfile|Mux23~14 (
// Equation(s):
// \my_regfile|Mux23~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][8]~q )))))

	.dataa(\my_regfile|registers[3][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N2
cycloneive_lcell_comb \my_regfile|Mux23~15 (
// Equation(s):
// \my_regfile|Mux23~15_combout  = (\my_regfile|Mux23~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][8]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][8]~q ),
	.datad(\my_regfile|Mux23~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux23~16 (
// Equation(s):
// \my_regfile|Mux23~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux23~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux23~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux23~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux23~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux23~19 (
// Equation(s):
// \my_regfile|Mux23~19_combout  = (\my_regfile|Mux23~16_combout  & (((\my_regfile|Mux23~18_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux23~16_combout  & (\my_regfile|Mux23~11_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|Mux23~11_combout ),
	.datab(\my_regfile|Mux23~18_combout ),
	.datac(\my_regfile|Mux23~16_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~19 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~15 (
// Equation(s):
// \my_regfile|data_readRegA[8]~15_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux23~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux23~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux23~9_combout ),
	.datad(\my_regfile|Mux23~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~15 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~39 (
// Equation(s):
// \my_processor|Alu|Add0~39_combout  = (\my_regfile|data_readRegA[8]~15_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))

	.dataa(gnd),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_regfile|data_readRegA[8]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~39 .lut_mask = 16'hC300;
defparam \my_processor|Alu|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \my_processor|Alu|Add0~45 (
// Equation(s):
// \my_processor|Alu|Add0~45_combout  = ((\my_processor|Alu|Add0~44_combout  $ (\my_processor|Alu|Add0~43_combout  $ (!\my_processor|Alu|Add0~42 )))) # (GND)
// \my_processor|Alu|Add0~46  = CARRY((\my_processor|Alu|Add0~44_combout  & ((\my_processor|Alu|Add0~43_combout ) # (!\my_processor|Alu|Add0~42 ))) # (!\my_processor|Alu|Add0~44_combout  & (\my_processor|Alu|Add0~43_combout  & !\my_processor|Alu|Add0~42 )))

	.dataa(\my_processor|Alu|Add0~44_combout ),
	.datab(\my_processor|Alu|Add0~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~42 ),
	.combout(\my_processor|Alu|Add0~45_combout ),
	.cout(\my_processor|Alu|Add0~46 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~45 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~62 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~59_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~61_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Alu|ShiftRight0~59_combout ),
	.datad(\my_processor|Alu|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~62 .lut_mask = 16'hF3C0;
defparam \my_processor|Alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[9]~76 (
// Equation(s):
// \my_processor|dmem_mux_32|out[9]~76_combout  = (\my_processor|dmem_mux_32|out[1]~12_combout  & (\my_processor|dmem_mux_32|out[1]~13_combout )) # (!\my_processor|dmem_mux_32|out[1]~12_combout  & ((\my_processor|dmem_mux_32|out[1]~13_combout  & 
// (\my_processor|Alu|ShiftRight0~128_combout )) # (!\my_processor|dmem_mux_32|out[1]~13_combout  & ((\my_processor|Alu|ShiftLeft0~53_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.datac(\my_processor|Alu|ShiftRight0~128_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[9]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[9]~76 .lut_mask = 16'hD9C8;
defparam \my_processor|dmem_mux_32|out[9]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[9]~77 (
// Equation(s):
// \my_processor|dmem_mux_32|out[9]~77_combout  = (\my_processor|dmem_mux_32|out[1]~10_combout  & (((\my_processor|dmem_mux_32|out[9]~76_combout )))) # (!\my_processor|dmem_mux_32|out[1]~10_combout  & ((\my_processor|dmem_mux_32|out[9]~76_combout  & 
// (\my_processor|Alu|ShiftRight0~74_combout )) # (!\my_processor|dmem_mux_32|out[9]~76_combout  & ((\my_processor|Alu|ShiftRight0~62_combout )))))

	.dataa(\my_processor|Alu|ShiftRight0~74_combout ),
	.datab(\my_processor|Alu|ShiftRight0~62_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.datad(\my_processor|dmem_mux_32|out[9]~76_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[9]~77 .lut_mask = 16'hFA0C;
defparam \my_processor|dmem_mux_32|out[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[9]~78 (
// Equation(s):
// \my_processor|dmem_mux_32|out[9]~78_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_processor|Alu|Add0~45_combout )) # (!\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_processor|dmem_mux_32|out[9]~77_combout )))

	.dataa(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datab(\my_processor|Alu|Add0~45_combout ),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[9]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[9]~78 .lut_mask = 16'hDD88;
defparam \my_processor|dmem_mux_32|out[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[9]~79 (
// Equation(s):
// \my_processor|dmem_mux_32|out[9]~79_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[9]~78_combout ))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & 
// (\my_processor|dmem_mux_32|out[9]~75_combout ))))

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(\my_processor|dmem_mux_32|out[9]~75_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datad(\my_processor|dmem_mux_32|out[9]~78_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[9]~79 .lut_mask = 16'h5404;
defparam \my_processor|dmem_mux_32|out[9]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \my_regfile|registers[24][9]~feeder (
// Equation(s):
// \my_regfile|registers[24][9]~feeder_combout  = \my_processor|dmem_mux_32|out[9]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[9]~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|registers[24][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[24][9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|registers[24][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N29
dffeas \my_regfile|registers[24][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~214 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~214_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_regfile|registers[20][9]~q ) # (\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & 
// (\my_regfile|registers[16][9]~q  & ((!\my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[16][9]~q ),
	.datab(\my_regfile|registers[20][9]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~214 .lut_mask = 16'hF0CA;
defparam \my_processor|Sign_extention_mux_32|out[9]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~215 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~215_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[9]~214_combout  & ((\my_regfile|registers[28][9]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[9]~214_combout  & (\my_regfile|registers[24][9]~q )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[9]~214_combout ))))

	.dataa(\my_regfile|registers[24][9]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[28][9]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~214_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~215 .lut_mask = 16'hF388;
defparam \my_processor|Sign_extention_mux_32|out[9]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~212 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~212_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[22][9]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[18][9]~q ))))

	.dataa(\my_regfile|registers[18][9]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[22][9]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~212 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[9]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~213 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~213_combout  = (\my_processor|Sign_extention_mux_32|out[9]~212_combout  & ((\my_regfile|registers[30][9]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[9]~212_combout  & (((\my_regfile|registers[26][9]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[9]~212_combout ),
	.datab(\my_regfile|registers[30][9]~q ),
	.datac(\my_regfile|registers[26][9]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~213 .lut_mask = 16'hD8AA;
defparam \my_processor|Sign_extention_mux_32|out[9]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~216 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~216_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[9]~213_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[9]~215_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[9]~215_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~213_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~216 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[9]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~217 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~217_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[27][9]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[19][9]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[19][9]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][9]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~217 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[9]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~218 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~218_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[9]~217_combout  & (\my_regfile|registers[31][9]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[9]~217_combout  & ((\my_regfile|registers[23][9]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[9]~217_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[31][9]~q ),
	.datac(\my_regfile|registers[23][9]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~217_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~218 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[9]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~210 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~210_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[25][9]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[17][9]~q ))))

	.dataa(\my_regfile|registers[17][9]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[25][9]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~210 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[9]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~211 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~211_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[9]~210_combout  & (\my_regfile|registers[29][9]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[9]~210_combout  & ((\my_regfile|registers[21][9]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[9]~210_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[29][9]~q ),
	.datac(\my_regfile|registers[21][9]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~210_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~211 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[9]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~219 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~219_combout  = (\my_processor|Sign_extention_mux_32|out[9]~216_combout  & (((\my_processor|Sign_extention_mux_32|out[9]~218_combout )) # (!\my_processor|ctrl_readRegB[0]~2_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[9]~216_combout  & (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[9]~211_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[9]~216_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[9]~218_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~211_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~219 .lut_mask = 16'hE6A2;
defparam \my_processor|Sign_extention_mux_32|out[9]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~220 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~220_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][9]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][9]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][9]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][9]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~220 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[9]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~221 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~221_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[9]~220_combout  & (\my_regfile|registers[7][9]~q )) # (!\my_processor|Sign_extention_mux_32|out[9]~220_combout 
//  & ((\my_regfile|registers[6][9]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[9]~220_combout ))))

	.dataa(\my_regfile|registers[7][9]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][9]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~220_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~221 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[9]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~227 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~227_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][9]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][9]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[12][9]~q ),
	.datac(\my_regfile|registers[13][9]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~227 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[9]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~228 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~228_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[9]~227_combout  & ((\my_regfile|registers[15][9]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[9]~227_combout  & (\my_regfile|registers[14][9]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[9]~227_combout ))))

	.dataa(\my_regfile|registers[14][9]~q ),
	.datab(\my_regfile|registers[15][9]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~227_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~228 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[9]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~224 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~224_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][9]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][9]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][9]~q ),
	.datac(\my_regfile|registers[3][9]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~224 .lut_mask = 16'hA088;
defparam \my_processor|Sign_extention_mux_32|out[9]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~225 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~225_combout  = (\my_processor|Sign_extention_mux_32|out[9]~224_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[2][9]~q  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[2][9]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[9]~224_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~225 .lut_mask = 16'hF4F0;
defparam \my_processor|Sign_extention_mux_32|out[9]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~222 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~222_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|registers[10][9]~q ) # (\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[8][9]~q  & ((!\my_processor|ctrl_readRegB[0]~2_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[8][9]~q ),
	.datac(\my_regfile|registers[10][9]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~222 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[9]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~223 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~223_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[9]~222_combout  & (\my_regfile|registers[11][9]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[9]~222_combout  & ((\my_regfile|registers[9][9]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[9]~222_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][9]~q ),
	.datac(\my_regfile|registers[9][9]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~222_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~223 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[9]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~226 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~226_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[3]~0_combout )) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_processor|Sign_extention_mux_32|out[9]~223_combout ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[9]~225_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[9]~225_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~223_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~226 .lut_mask = 16'hDC98;
defparam \my_processor|Sign_extention_mux_32|out[9]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~229 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~229_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[9]~226_combout  & ((\my_processor|Sign_extention_mux_32|out[9]~228_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[9]~226_combout  & (\my_processor|Sign_extention_mux_32|out[9]~221_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[9]~226_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[9]~221_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[9]~228_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~226_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~229 .lut_mask = 16'hF588;
defparam \my_processor|Sign_extention_mux_32|out[9]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[9]~230 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[9]~230_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[9]~219_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout 
//  & ((\my_processor|Sign_extention_mux_32|out[9]~229_combout )))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[9]~219_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[9]~229_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[9]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[9]~230 .lut_mask = 16'h5140;
defparam \my_processor|Sign_extention_mux_32|out[9]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[9]~74 (
// Equation(s):
// \my_processor|dmem_mux_32|out[9]~74_combout  = (\my_processor|Sign_extention_mux_32|out[9]~230_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|Sign_extention_mux_32|out[9]~230_combout ),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[9]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[9]~74 .lut_mask = 16'hFCF0;
defparam \my_processor|dmem_mux_32|out[9]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \my_processor|Alu|Add0~44 (
// Equation(s):
// \my_processor|Alu|Add0~44_combout  = (\my_processor|dmem_mux_32|out[9]~74_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|dmem_mux_32|out[9]~74_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[9]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~44 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \my_processor|Alu|Add0~49 (
// Equation(s):
// \my_processor|Alu|Add0~49_combout  = (\my_processor|Alu|Add0~47_combout  & ((\my_processor|Alu|Add0~48_combout  & (\my_processor|Alu|Add0~46  & VCC)) # (!\my_processor|Alu|Add0~48_combout  & (!\my_processor|Alu|Add0~46 )))) # 
// (!\my_processor|Alu|Add0~47_combout  & ((\my_processor|Alu|Add0~48_combout  & (!\my_processor|Alu|Add0~46 )) # (!\my_processor|Alu|Add0~48_combout  & ((\my_processor|Alu|Add0~46 ) # (GND)))))
// \my_processor|Alu|Add0~50  = CARRY((\my_processor|Alu|Add0~47_combout  & (!\my_processor|Alu|Add0~48_combout  & !\my_processor|Alu|Add0~46 )) # (!\my_processor|Alu|Add0~47_combout  & ((!\my_processor|Alu|Add0~46 ) # (!\my_processor|Alu|Add0~48_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~47_combout ),
	.datab(\my_processor|Alu|Add0~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~46 ),
	.combout(\my_processor|Alu|Add0~49_combout ),
	.cout(\my_processor|Alu|Add0~50 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~49 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[10]~80 (
// Equation(s):
// \my_processor|dmem_mux_32|out[10]~80_combout  = (\my_processor|dmem_mux_32|out[1]~13_combout  & ((\my_processor|Alu|ShiftRight0~129_combout ) # ((\my_processor|dmem_mux_32|out[1]~12_combout )))) # (!\my_processor|dmem_mux_32|out[1]~13_combout  & 
// (((!\my_processor|dmem_mux_32|out[1]~12_combout  & \my_processor|Alu|ShiftLeft0~59_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~129_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[10]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[10]~80 .lut_mask = 16'hCBC8;
defparam \my_processor|dmem_mux_32|out[10]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[10]~81 (
// Equation(s):
// \my_processor|dmem_mux_32|out[10]~81_combout  = (\my_processor|dmem_mux_32|out[1]~10_combout  & (((\my_processor|dmem_mux_32|out[10]~80_combout )))) # (!\my_processor|dmem_mux_32|out[1]~10_combout  & ((\my_processor|dmem_mux_32|out[10]~80_combout  & 
// (\my_processor|Alu|ShiftRight0~85_combout )) # (!\my_processor|dmem_mux_32|out[10]~80_combout  & ((\my_processor|Alu|ShiftRight0~96_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.datab(\my_processor|Alu|ShiftRight0~85_combout ),
	.datac(\my_processor|Alu|ShiftRight0~96_combout ),
	.datad(\my_processor|dmem_mux_32|out[10]~80_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[10]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[10]~81 .lut_mask = 16'hEE50;
defparam \my_processor|dmem_mux_32|out[10]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[10]~83 (
// Equation(s):
// \my_processor|dmem_mux_32|out[10]~83_combout  = (\my_processor|dmem_mux_32|out[10]~82_combout  & (((\my_processor|Alu|Add0~49_combout )) # (!\my_processor|dmem_mux_32|out[1]~16_combout ))) # (!\my_processor|dmem_mux_32|out[10]~82_combout  & 
// (\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[10]~81_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[10]~82_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datac(\my_processor|Alu|Add0~49_combout ),
	.datad(\my_processor|dmem_mux_32|out[10]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[10]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[10]~83 .lut_mask = 16'hE6A2;
defparam \my_processor|dmem_mux_32|out[10]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[10]~84 (
// Equation(s):
// \my_processor|dmem_mux_32|out[10]~84_combout  = (!\my_processor|Control|Rwd$latch~combout  & \my_processor|dmem_mux_32|out[10]~83_combout )

	.dataa(gnd),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[10]~83_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[10]~84 .lut_mask = 16'h3300;
defparam \my_processor|dmem_mux_32|out[10]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \my_regfile|registers[27][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[10]~84_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux21~7 (
// Equation(s):
// \my_regfile|Mux21~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][10]~q ),
	.datac(\my_regfile|registers[19][10]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~7 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux21~8 (
// Equation(s):
// \my_regfile|Mux21~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux21~7_combout  & ((\my_regfile|registers[31][10]~q ))) # (!\my_regfile|Mux21~7_combout  & (\my_regfile|registers[27][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux21~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[27][10]~q ),
	.datac(\my_regfile|registers[31][10]~q ),
	.datad(\my_regfile|Mux21~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux21~0 (
// Equation(s):
// \my_regfile|Mux21~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[21][10]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[17][10]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[21][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[17][10]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \my_regfile|Mux21~1 (
// Equation(s):
// \my_regfile|Mux21~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux21~0_combout  & (\my_regfile|registers[29][10]~q )) # (!\my_regfile|Mux21~0_combout  & ((\my_regfile|registers[25][10]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux21~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[29][10]~q ),
	.datac(\my_regfile|registers[25][10]~q ),
	.datad(\my_regfile|Mux21~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \my_regfile|Mux21~2 (
// Equation(s):
// \my_regfile|Mux21~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[26][10]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[18][10]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][10]~q ),
	.datac(\my_regfile|registers[18][10]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \my_regfile|Mux21~3 (
// Equation(s):
// \my_regfile|Mux21~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux21~2_combout  & ((\my_regfile|registers[30][10]~q ))) # (!\my_regfile|Mux21~2_combout  & (\my_regfile|registers[22][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux21~2_combout ))))

	.dataa(\my_regfile|registers[22][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[30][10]~q ),
	.datad(\my_regfile|Mux21~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~3 .lut_mask = 16'hF388;
defparam \my_regfile|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \my_regfile|Mux21~4 (
// Equation(s):
// \my_regfile|Mux21~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][10]~q ),
	.datac(\my_regfile|registers[16][10]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \my_regfile|Mux21~5 (
// Equation(s):
// \my_regfile|Mux21~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux21~4_combout  & ((\my_regfile|registers[28][10]~q ))) # (!\my_regfile|Mux21~4_combout  & (\my_regfile|registers[20][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux21~4_combout ))))

	.dataa(\my_regfile|registers[20][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[28][10]~q ),
	.datad(\my_regfile|Mux21~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \my_regfile|Mux21~6 (
// Equation(s):
// \my_regfile|Mux21~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux21~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux21~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux21~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux21~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \my_regfile|Mux21~9 (
// Equation(s):
// \my_regfile|Mux21~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux21~6_combout  & (\my_regfile|Mux21~8_combout )) # (!\my_regfile|Mux21~6_combout  & ((\my_regfile|Mux21~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux21~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux21~8_combout ),
	.datac(\my_regfile|Mux21~1_combout ),
	.datad(\my_regfile|Mux21~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \my_regfile|Mux21~17 (
// Equation(s):
// \my_regfile|Mux21~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][10]~q )))))

	.dataa(\my_regfile|registers[13][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[12][10]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \my_regfile|Mux21~18 (
// Equation(s):
// \my_regfile|Mux21~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux21~17_combout  & (\my_regfile|registers[15][10]~q )) # (!\my_regfile|Mux21~17_combout  & ((\my_regfile|registers[14][10]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux21~17_combout ))))

	.dataa(\my_regfile|registers[15][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[14][10]~q ),
	.datad(\my_regfile|Mux21~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~18 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \my_regfile|Mux21~10 (
// Equation(s):
// \my_regfile|Mux21~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][10]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[8][10]~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[8][10]~q ),
	.datad(\my_regfile|registers[10][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~10 .lut_mask = 16'hDC98;
defparam \my_regfile|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux21~11 (
// Equation(s):
// \my_regfile|Mux21~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux21~10_combout  & (\my_regfile|registers[11][10]~q )) # (!\my_regfile|Mux21~10_combout  & ((\my_regfile|registers[9][10]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux21~10_combout ))))

	.dataa(\my_regfile|registers[11][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[9][10]~q ),
	.datad(\my_regfile|Mux21~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~11 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \my_regfile|Mux21~12 (
// Equation(s):
// \my_regfile|Mux21~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[5][10]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[4][10]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[5][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[4][10]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~12 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux21~13 (
// Equation(s):
// \my_regfile|Mux21~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux21~12_combout  & ((\my_regfile|registers[7][10]~q ))) # (!\my_regfile|Mux21~12_combout  & (\my_regfile|registers[6][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux21~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[6][10]~q ),
	.datac(\my_regfile|registers[7][10]~q ),
	.datad(\my_regfile|Mux21~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \my_regfile|Mux21~14 (
// Equation(s):
// \my_regfile|Mux21~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][10]~q ),
	.datac(\my_regfile|registers[1][10]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux21~15 (
// Equation(s):
// \my_regfile|Mux21~15_combout  = (\my_regfile|Mux21~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][10]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][10]~q ),
	.datad(\my_regfile|Mux21~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux21~16 (
// Equation(s):
// \my_regfile|Mux21~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((\my_regfile|Mux21~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux21~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux21~13_combout ),
	.datad(\my_regfile|Mux21~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux21~19 (
// Equation(s):
// \my_regfile|Mux21~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux21~16_combout  & (\my_regfile|Mux21~18_combout )) # (!\my_regfile|Mux21~16_combout  & ((\my_regfile|Mux21~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux21~16_combout ))))

	.dataa(\my_regfile|Mux21~18_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux21~11_combout ),
	.datad(\my_regfile|Mux21~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~14 (
// Equation(s):
// \my_regfile|data_readRegA[10]~14_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux21~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux21~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux21~9_combout ),
	.datad(\my_regfile|Mux21~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~14 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \my_processor|Alu|Add0~47 (
// Equation(s):
// \my_processor|Alu|Add0~47_combout  = (\my_regfile|data_readRegA[10]~14_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))

	.dataa(gnd),
	.datab(\my_processor|Control|ALUop [2]),
	.datac(\my_processor|Control|ALUop [1]),
	.datad(\my_regfile|data_readRegA[10]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~47 .lut_mask = 16'hC300;
defparam \my_processor|Alu|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \my_processor|Alu|Add0~53 (
// Equation(s):
// \my_processor|Alu|Add0~53_combout  = ((\my_processor|Alu|Add0~51_combout  $ (\my_processor|Alu|Add0~52_combout  $ (!\my_processor|Alu|Add0~50 )))) # (GND)
// \my_processor|Alu|Add0~54  = CARRY((\my_processor|Alu|Add0~51_combout  & ((\my_processor|Alu|Add0~52_combout ) # (!\my_processor|Alu|Add0~50 ))) # (!\my_processor|Alu|Add0~51_combout  & (\my_processor|Alu|Add0~52_combout  & !\my_processor|Alu|Add0~50 )))

	.dataa(\my_processor|Alu|Add0~51_combout ),
	.datab(\my_processor|Alu|Add0~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~50 ),
	.combout(\my_processor|Alu|Add0~53_combout ),
	.cout(\my_processor|Alu|Add0~54 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~53 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[11]~86 (
// Equation(s):
// \my_processor|dmem_mux_32|out[11]~86_combout  = (\my_processor|dmem_mux_32|out[1]~13_combout  & ((\my_processor|dmem_mux_32|out[1]~12_combout ) # ((\my_processor|Alu|ShiftRight0~146_combout )))) # (!\my_processor|dmem_mux_32|out[1]~13_combout  & 
// (!\my_processor|dmem_mux_32|out[1]~12_combout  & ((\my_processor|Alu|ShiftLeft0~64_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.datac(\my_processor|Alu|ShiftRight0~146_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[11]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[11]~86 .lut_mask = 16'hB9A8;
defparam \my_processor|dmem_mux_32|out[11]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[11]~87 (
// Equation(s):
// \my_processor|dmem_mux_32|out[11]~87_combout  = (\my_processor|dmem_mux_32|out[1]~10_combout  & (((\my_processor|dmem_mux_32|out[11]~86_combout )))) # (!\my_processor|dmem_mux_32|out[1]~10_combout  & ((\my_processor|dmem_mux_32|out[11]~86_combout  & 
// (\my_processor|Alu|ShiftRight0~104_combout )) # (!\my_processor|dmem_mux_32|out[11]~86_combout  & ((\my_processor|Alu|ShiftRight0~110_combout )))))

	.dataa(\my_processor|Alu|ShiftRight0~104_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.datac(\my_processor|dmem_mux_32|out[11]~86_combout ),
	.datad(\my_processor|Alu|ShiftRight0~110_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[11]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[11]~87 .lut_mask = 16'hE3E0;
defparam \my_processor|dmem_mux_32|out[11]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[11]~88 (
// Equation(s):
// \my_processor|dmem_mux_32|out[11]~88_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_processor|Alu|Add0~53_combout )) # (!\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_processor|dmem_mux_32|out[11]~87_combout )))

	.dataa(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datab(gnd),
	.datac(\my_processor|Alu|Add0~53_combout ),
	.datad(\my_processor|dmem_mux_32|out[11]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[11]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[11]~88 .lut_mask = 16'hF5A0;
defparam \my_processor|dmem_mux_32|out[11]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[11]~89 (
// Equation(s):
// \my_processor|dmem_mux_32|out[11]~89_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[11]~88_combout ))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & 
// (\my_processor|dmem_mux_32|out[11]~85_combout ))))

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datac(\my_processor|dmem_mux_32|out[11]~85_combout ),
	.datad(\my_processor|dmem_mux_32|out[11]~88_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[11]~89 .lut_mask = 16'h5410;
defparam \my_processor|dmem_mux_32|out[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N5
dffeas \my_regfile|registers[13][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[11]~89_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux20~17 (
// Equation(s):
// \my_regfile|Mux20~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][11]~q )))))

	.dataa(\my_regfile|registers[13][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[12][11]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~17 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux20~18 (
// Equation(s):
// \my_regfile|Mux20~18_combout  = (\my_regfile|Mux20~17_combout  & ((\my_regfile|registers[15][11]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux20~17_combout  & (((\my_regfile|registers[14][11]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux20~17_combout ),
	.datab(\my_regfile|registers[15][11]~q ),
	.datac(\my_regfile|registers[14][11]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \my_regfile|Mux20~10 (
// Equation(s):
// \my_regfile|Mux20~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][11]~q )))))

	.dataa(\my_regfile|registers[5][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][11]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \my_regfile|Mux20~11 (
// Equation(s):
// \my_regfile|Mux20~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux20~10_combout  & (\my_regfile|registers[7][11]~q )) # (!\my_regfile|Mux20~10_combout  & ((\my_regfile|registers[6][11]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux20~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[7][11]~q ),
	.datac(\my_regfile|registers[6][11]~q ),
	.datad(\my_regfile|Mux20~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \my_regfile|Mux20~12 (
// Equation(s):
// \my_regfile|Mux20~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][11]~q ),
	.datac(\my_regfile|registers[8][11]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~12 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \my_regfile|Mux20~13 (
// Equation(s):
// \my_regfile|Mux20~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux20~12_combout  & (\my_regfile|registers[11][11]~q )) # (!\my_regfile|Mux20~12_combout  & ((\my_regfile|registers[9][11]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|Mux20~12_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux20~12_combout ),
	.datac(\my_regfile|registers[11][11]~q ),
	.datad(\my_regfile|registers[9][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~13 .lut_mask = 16'hE6C4;
defparam \my_regfile|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \my_regfile|Mux20~14 (
// Equation(s):
// \my_regfile|Mux20~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][11]~q ),
	.datac(\my_regfile|registers[1][11]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \my_regfile|Mux20~15 (
// Equation(s):
// \my_regfile|Mux20~15_combout  = (\my_regfile|Mux20~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][11]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][11]~q ),
	.datad(\my_regfile|Mux20~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux20~16 (
// Equation(s):
// \my_regfile|Mux20~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux20~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux20~15_combout )))))

	.dataa(\my_regfile|Mux20~13_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux20~15_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~16 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux20~19 (
// Equation(s):
// \my_regfile|Mux20~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux20~16_combout  & (\my_regfile|Mux20~18_combout )) # (!\my_regfile|Mux20~16_combout  & ((\my_regfile|Mux20~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux20~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux20~18_combout ),
	.datac(\my_regfile|Mux20~11_combout ),
	.datad(\my_regfile|Mux20~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \my_regfile|Mux20~7 (
// Equation(s):
// \my_regfile|Mux20~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[27][11]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[19][11]~q ))))

	.dataa(\my_regfile|registers[19][11]~q ),
	.datab(\my_regfile|registers[27][11]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~7 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \my_regfile|Mux20~8 (
// Equation(s):
// \my_regfile|Mux20~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux20~7_combout  & ((\my_regfile|registers[31][11]~q ))) # (!\my_regfile|Mux20~7_combout  & (\my_regfile|registers[23][11]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux20~7_combout ))))

	.dataa(\my_regfile|registers[23][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[31][11]~q ),
	.datad(\my_regfile|Mux20~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \my_regfile|Mux20~0 (
// Equation(s):
// \my_regfile|Mux20~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[25][11]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[17][11]~q ))))

	.dataa(\my_regfile|registers[17][11]~q ),
	.datab(\my_regfile|registers[25][11]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~0 .lut_mask = 16'hFC0A;
defparam \my_regfile|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \my_regfile|Mux20~1 (
// Equation(s):
// \my_regfile|Mux20~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux20~0_combout  & (\my_regfile|registers[29][11]~q )) # (!\my_regfile|Mux20~0_combout  & ((\my_regfile|registers[21][11]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux20~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[29][11]~q ),
	.datac(\my_regfile|registers[21][11]~q ),
	.datad(\my_regfile|Mux20~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~1 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \my_regfile|Mux20~2 (
// Equation(s):
// \my_regfile|Mux20~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][11]~q ),
	.datac(\my_regfile|registers[18][11]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux20~3 (
// Equation(s):
// \my_regfile|Mux20~3_combout  = (\my_regfile|Mux20~2_combout  & (((\my_regfile|registers[30][11]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_regfile|Mux20~2_combout  & (\my_regfile|registers[26][11]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|Mux20~2_combout ),
	.datab(\my_regfile|registers[26][11]~q ),
	.datac(\my_regfile|registers[30][11]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~3 .lut_mask = 16'hE4AA;
defparam \my_regfile|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \my_regfile|Mux20~4 (
// Equation(s):
// \my_regfile|Mux20~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][11]~q )))))

	.dataa(\my_regfile|registers[20][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[16][11]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~4 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \my_regfile|Mux20~5 (
// Equation(s):
// \my_regfile|Mux20~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux20~4_combout  & ((\my_regfile|registers[28][11]~q ))) # (!\my_regfile|Mux20~4_combout  & (\my_regfile|registers[24][11]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux20~4_combout ))))

	.dataa(\my_regfile|registers[24][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[28][11]~q ),
	.datad(\my_regfile|Mux20~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~5 .lut_mask = 16'hF388;
defparam \my_regfile|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux20~6 (
// Equation(s):
// \my_regfile|Mux20~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux20~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux20~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux20~3_combout ),
	.datad(\my_regfile|Mux20~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~6 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \my_regfile|Mux20~9 (
// Equation(s):
// \my_regfile|Mux20~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux20~6_combout  & (\my_regfile|Mux20~8_combout )) # (!\my_regfile|Mux20~6_combout  & ((\my_regfile|Mux20~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux20~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux20~8_combout ),
	.datac(\my_regfile|Mux20~1_combout ),
	.datad(\my_regfile|Mux20~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \my_regfile|Mux20~20 (
// Equation(s):
// \my_regfile|Mux20~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux20~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux20~19_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_regfile|Mux20~19_combout ),
	.datad(\my_regfile|Mux20~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \my_processor|Alu|Add0~51 (
// Equation(s):
// \my_processor|Alu|Add0~51_combout  = (\my_regfile|data_readRegA~3_combout  & (\my_regfile|Mux20~20_combout  & (\my_processor|Control|ALUop [2] $ (!\my_processor|Control|ALUop [1])))) # (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop 
// [2] $ ((!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux20~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~51 .lut_mask = 16'h9909;
defparam \my_processor|Alu|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \my_processor|Alu|Add0~57 (
// Equation(s):
// \my_processor|Alu|Add0~57_combout  = (\my_processor|Alu|Add0~56_combout  & ((\my_processor|Alu|Add0~55_combout  & (\my_processor|Alu|Add0~54  & VCC)) # (!\my_processor|Alu|Add0~55_combout  & (!\my_processor|Alu|Add0~54 )))) # 
// (!\my_processor|Alu|Add0~56_combout  & ((\my_processor|Alu|Add0~55_combout  & (!\my_processor|Alu|Add0~54 )) # (!\my_processor|Alu|Add0~55_combout  & ((\my_processor|Alu|Add0~54 ) # (GND)))))
// \my_processor|Alu|Add0~58  = CARRY((\my_processor|Alu|Add0~56_combout  & (!\my_processor|Alu|Add0~55_combout  & !\my_processor|Alu|Add0~54 )) # (!\my_processor|Alu|Add0~56_combout  & ((!\my_processor|Alu|Add0~54 ) # (!\my_processor|Alu|Add0~55_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~56_combout ),
	.datab(\my_processor|Alu|Add0~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~54 ),
	.combout(\my_processor|Alu|Add0~57_combout ),
	.cout(\my_processor|Alu|Add0~58 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~57 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[12]~90 (
// Equation(s):
// \my_processor|dmem_mux_32|out[12]~90_combout  = (\my_processor|dmem_mux_32|out[1]~12_combout  & (\my_processor|dmem_mux_32|out[1]~13_combout )) # (!\my_processor|dmem_mux_32|out[1]~12_combout  & ((\my_processor|dmem_mux_32|out[1]~13_combout  & 
// ((\my_processor|Alu|ShiftRight0~147_combout ))) # (!\my_processor|dmem_mux_32|out[1]~13_combout  & (\my_processor|Alu|ShiftLeft0~67_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~67_combout ),
	.datad(\my_processor|Alu|ShiftRight0~147_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[12]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[12]~90 .lut_mask = 16'hDC98;
defparam \my_processor|dmem_mux_32|out[12]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[12]~91 (
// Equation(s):
// \my_processor|dmem_mux_32|out[12]~91_combout  = (\my_processor|dmem_mux_32|out[1]~10_combout  & (((\my_processor|dmem_mux_32|out[12]~90_combout )))) # (!\my_processor|dmem_mux_32|out[1]~10_combout  & ((\my_processor|dmem_mux_32|out[12]~90_combout  & 
// ((\my_processor|Alu|ShiftRight0~113_combout ))) # (!\my_processor|dmem_mux_32|out[12]~90_combout  & (\my_processor|Alu|ShiftRight0~111_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~111_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.datac(\my_processor|dmem_mux_32|out[12]~90_combout ),
	.datad(\my_processor|Alu|ShiftRight0~113_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[12]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[12]~91 .lut_mask = 16'hF2C2;
defparam \my_processor|dmem_mux_32|out[12]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[12]~93 (
// Equation(s):
// \my_processor|dmem_mux_32|out[12]~93_combout  = (\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[12]~92_combout  & (\my_processor|Alu|Add0~57_combout )) # (!\my_processor|dmem_mux_32|out[12]~92_combout  & 
// ((\my_processor|dmem_mux_32|out[12]~91_combout ))))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & (\my_processor|dmem_mux_32|out[12]~92_combout ))

	.dataa(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datab(\my_processor|dmem_mux_32|out[12]~92_combout ),
	.datac(\my_processor|Alu|Add0~57_combout ),
	.datad(\my_processor|dmem_mux_32|out[12]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[12]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[12]~93 .lut_mask = 16'hE6C4;
defparam \my_processor|dmem_mux_32|out[12]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[12]~94 (
// Equation(s):
// \my_processor|dmem_mux_32|out[12]~94_combout  = (!\my_processor|Control|Rwd$latch~combout  & \my_processor|dmem_mux_32|out[12]~93_combout )

	.dataa(gnd),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[12]~93_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[12]~94 .lut_mask = 16'h3300;
defparam \my_processor|dmem_mux_32|out[12]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \my_regfile|registers[14][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[12]~94_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~292 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~292_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[13][12]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[12][12]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[12][12]~q ),
	.datac(\my_regfile|registers[13][12]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~292 .lut_mask = 16'hAAE4;
defparam \my_processor|Sign_extention_mux_32|out[12]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~293 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~293_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~292_combout  & ((\my_regfile|registers[15][12]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[12]~292_combout  & (\my_regfile|registers[14][12]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[12]~292_combout ))))

	.dataa(\my_regfile|registers[14][12]~q ),
	.datab(\my_regfile|registers[15][12]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~292_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~293 .lut_mask = 16'hCFA0;
defparam \my_processor|Sign_extention_mux_32|out[12]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~285 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~285_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][12]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][12]~q ))))

	.dataa(\my_regfile|registers[8][12]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[10][12]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~285 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[12]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~286 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~286_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~285_combout  & (\my_regfile|registers[11][12]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[12]~285_combout  & ((\my_regfile|registers[9][12]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[12]~285_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][12]~q ),
	.datac(\my_regfile|registers[9][12]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~285_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~286 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[12]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~289 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~289_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][12]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][12]~q ))))

	.dataa(\my_regfile|registers[1][12]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[3][12]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~289 .lut_mask = 16'hE200;
defparam \my_processor|Sign_extention_mux_32|out[12]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~290 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~290_combout  = (\my_processor|Sign_extention_mux_32|out[12]~289_combout ) # ((!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[2][12]~q  & \my_processor|ctrl_readRegB[1]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[2][12]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[12]~289_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~290 .lut_mask = 16'hF4F0;
defparam \my_processor|Sign_extention_mux_32|out[12]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~287 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~287_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[5][12]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[4][12]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[4][12]~q ),
	.datac(\my_regfile|registers[5][12]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~287 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[12]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~288 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~288_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~287_combout  & (\my_regfile|registers[7][12]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[12]~287_combout  & ((\my_regfile|registers[6][12]~q ))))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[12]~287_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[7][12]~q ),
	.datac(\my_regfile|registers[6][12]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~287_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~288 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[12]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~291 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~291_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout ) # ((\my_processor|Sign_extention_mux_32|out[12]~288_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_processor|Sign_extention_mux_32|out[12]~290_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[12]~290_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~288_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~291 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[12]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~294 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~294_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~291_combout  & (\my_processor|Sign_extention_mux_32|out[12]~293_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[12]~291_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~286_combout ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[12]~291_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[12]~293_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[12]~286_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~291_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~294 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[12]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~282 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~282_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][12]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][12]~q ))))

	.dataa(\my_regfile|registers[19][12]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[23][12]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~282 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[12]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~283 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~283_combout  = (\my_processor|Sign_extention_mux_32|out[12]~282_combout  & ((\my_regfile|registers[31][12]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[12]~282_combout  & (((\my_regfile|registers[27][12]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[31][12]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[12]~282_combout ),
	.datac(\my_regfile|registers[27][12]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~283 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[12]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~275 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~275_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][12]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][12]~q ))))

	.dataa(\my_regfile|registers[17][12]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[21][12]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~275 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[12]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~276 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~276_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~275_combout  & (\my_regfile|registers[29][12]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[12]~275_combout  & ((\my_regfile|registers[25][12]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[12]~275_combout ))))

	.dataa(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datab(\my_regfile|registers[29][12]~q ),
	.datac(\my_regfile|registers[25][12]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~275_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~276 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[12]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~277 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~277_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[26][12]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[18][12]~q ))))

	.dataa(\my_regfile|registers[18][12]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[26][12]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~277 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[12]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~278 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~278_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~277_combout  & (\my_regfile|registers[30][12]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[12]~277_combout  & ((\my_regfile|registers[22][12]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[12]~277_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[30][12]~q ),
	.datac(\my_regfile|registers[22][12]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~277_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~278 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[12]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~279 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~279_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[24][12]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[16][12]~q ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[16][12]~q ),
	.datac(\my_regfile|registers[24][12]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~279 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[12]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~280 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~280_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~279_combout  & (\my_regfile|registers[28][12]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[12]~279_combout  & ((\my_regfile|registers[20][12]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[12]~279_combout ))))

	.dataa(\my_regfile|registers[28][12]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[20][12]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~279_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~280 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[12]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~281 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~281_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[12]~278_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~280_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[12]~278_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~280_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~281 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[12]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~284 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~284_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~281_combout  & (\my_processor|Sign_extention_mux_32|out[12]~283_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[12]~281_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~276_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[12]~281_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[12]~283_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[12]~276_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~281_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~284 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[12]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~295 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~295_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[12]~284_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[12]~294_combout ))))

	.dataa(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[12]~294_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~284_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~295 .lut_mask = 16'h3210;
defparam \my_processor|Sign_extention_mux_32|out[12]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[12]~296 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[12]~296_combout  = (\my_processor|Sign_extention_mux_32|out[12]~295_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [12] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(\my_processor|Control|ALUinB$latch~combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~295_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[12]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[12]~296 .lut_mask = 16'hFFA0;
defparam \my_processor|Sign_extention_mux_32|out[12]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \my_processor|Alu|Add0~56 (
// Equation(s):
// \my_processor|Alu|Add0~56_combout  = (\my_processor|Sign_extention_mux_32|out[12]~296_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[12]~296_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[12]~296_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~56 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \my_processor|Alu|Add0~61 (
// Equation(s):
// \my_processor|Alu|Add0~61_combout  = ((\my_processor|Alu|Add0~59_combout  $ (\my_processor|Alu|Add0~60_combout  $ (!\my_processor|Alu|Add0~58 )))) # (GND)
// \my_processor|Alu|Add0~62  = CARRY((\my_processor|Alu|Add0~59_combout  & ((\my_processor|Alu|Add0~60_combout ) # (!\my_processor|Alu|Add0~58 ))) # (!\my_processor|Alu|Add0~59_combout  & (\my_processor|Alu|Add0~60_combout  & !\my_processor|Alu|Add0~58 )))

	.dataa(\my_processor|Alu|Add0~59_combout ),
	.datab(\my_processor|Alu|Add0~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~58 ),
	.combout(\my_processor|Alu|Add0~61_combout ),
	.cout(\my_processor|Alu|Add0~62 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~61 .lut_mask = 16'h698E;
defparam \my_processor|Alu|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[13]~97 (
// Equation(s):
// \my_processor|dmem_mux_32|out[13]~97_combout  = (\my_processor|dmem_mux_32|out[1]~12_combout  & (\my_processor|dmem_mux_32|out[1]~13_combout )) # (!\my_processor|dmem_mux_32|out[1]~12_combout  & ((\my_processor|dmem_mux_32|out[1]~13_combout  & 
// (\my_processor|Alu|ShiftRight0~130_combout )) # (!\my_processor|dmem_mux_32|out[1]~13_combout  & ((\my_processor|Alu|ShiftLeft0~72_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.datac(\my_processor|Alu|ShiftRight0~130_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[13]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[13]~97 .lut_mask = 16'hD9C8;
defparam \my_processor|dmem_mux_32|out[13]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[13]~98 (
// Equation(s):
// \my_processor|dmem_mux_32|out[13]~98_combout  = (\my_processor|dmem_mux_32|out[1]~10_combout  & (((\my_processor|dmem_mux_32|out[13]~97_combout )))) # (!\my_processor|dmem_mux_32|out[1]~10_combout  & ((\my_processor|dmem_mux_32|out[13]~97_combout  & 
// (\my_processor|Alu|ShiftRight0~118_combout )) # (!\my_processor|dmem_mux_32|out[13]~97_combout  & ((\my_processor|Alu|ShiftRight0~115_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.datab(\my_processor|Alu|ShiftRight0~118_combout ),
	.datac(\my_processor|Alu|ShiftRight0~115_combout ),
	.datad(\my_processor|dmem_mux_32|out[13]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[13]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[13]~98 .lut_mask = 16'hEE50;
defparam \my_processor|dmem_mux_32|out[13]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[13]~99 (
// Equation(s):
// \my_processor|dmem_mux_32|out[13]~99_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_processor|Alu|Add0~61_combout )) # (!\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_processor|dmem_mux_32|out[13]~98_combout )))

	.dataa(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datab(gnd),
	.datac(\my_processor|Alu|Add0~61_combout ),
	.datad(\my_processor|dmem_mux_32|out[13]~98_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[13]~99 .lut_mask = 16'hF5A0;
defparam \my_processor|dmem_mux_32|out[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[13]~100 (
// Equation(s):
// \my_processor|dmem_mux_32|out[13]~100_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[13]~99_combout ))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & 
// (\my_processor|dmem_mux_32|out[13]~96_combout ))))

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(\my_processor|dmem_mux_32|out[13]~96_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datad(\my_processor|dmem_mux_32|out[13]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[13]~100 .lut_mask = 16'h5404;
defparam \my_processor|dmem_mux_32|out[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N29
dffeas \my_regfile|registers[13][13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[13]~100_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux18~17 (
// Equation(s):
// \my_regfile|Mux18~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][13]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][13]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[13][13]~q ),
	.datac(\my_regfile|registers[12][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~17 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux18~18 (
// Equation(s):
// \my_regfile|Mux18~18_combout  = (\my_regfile|Mux18~17_combout  & ((\my_regfile|registers[15][13]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux18~17_combout  & (((\my_regfile|registers[14][13]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux18~17_combout ),
	.datab(\my_regfile|registers[15][13]~q ),
	.datac(\my_regfile|registers[14][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \my_regfile|Mux18~10 (
// Equation(s):
// \my_regfile|Mux18~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][13]~q )))))

	.dataa(\my_regfile|registers[5][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux18~11 (
// Equation(s):
// \my_regfile|Mux18~11_combout  = (\my_regfile|Mux18~10_combout  & ((\my_regfile|registers[7][13]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux18~10_combout  & (((\my_regfile|registers[6][13]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux18~10_combout ),
	.datab(\my_regfile|registers[7][13]~q ),
	.datac(\my_regfile|registers[6][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~11 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \my_regfile|Mux18~14 (
// Equation(s):
// \my_regfile|Mux18~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][13]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][13]~q ),
	.datac(\my_regfile|registers[1][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneive_lcell_comb \my_regfile|Mux18~15 (
// Equation(s):
// \my_regfile|Mux18~15_combout  = (\my_regfile|Mux18~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|registers[2][13]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[2][13]~q ),
	.datad(\my_regfile|Mux18~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~15 .lut_mask = 16'hFF20;
defparam \my_regfile|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux18~12 (
// Equation(s):
// \my_regfile|Mux18~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][13]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][13]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[10][13]~q ),
	.datac(\my_regfile|registers[8][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~12 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \my_regfile|Mux18~13 (
// Equation(s):
// \my_regfile|Mux18~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux18~12_combout  & ((\my_regfile|registers[11][13]~q ))) # (!\my_regfile|Mux18~12_combout  & (\my_regfile|registers[9][13]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux18~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][13]~q ),
	.datac(\my_regfile|registers[11][13]~q ),
	.datad(\my_regfile|Mux18~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux18~16 (
// Equation(s):
// \my_regfile|Mux18~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|Mux18~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux18~15_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux18~15_combout ),
	.datad(\my_regfile|Mux18~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~16 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \my_regfile|Mux18~19 (
// Equation(s):
// \my_regfile|Mux18~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux18~16_combout  & (\my_regfile|Mux18~18_combout )) # (!\my_regfile|Mux18~16_combout  & ((\my_regfile|Mux18~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux18~16_combout ))))

	.dataa(\my_regfile|Mux18~18_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux18~11_combout ),
	.datad(\my_regfile|Mux18~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~19 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \my_regfile|Mux18~20 (
// Equation(s):
// \my_regfile|Mux18~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux18~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux18~19_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_regfile|Mux18~19_combout ),
	.datad(\my_regfile|Mux18~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~59 (
// Equation(s):
// \my_processor|Alu|Add0~59_combout  = (\my_regfile|Mux18~20_combout  & (\my_processor|Control|ALUop [2] $ ((!\my_processor|Control|ALUop [1])))) # (!\my_regfile|Mux18~20_combout  & (!\my_regfile|data_readRegA~3_combout  & (\my_processor|Control|ALUop [2] $ 
// (!\my_processor|Control|ALUop [1]))))

	.dataa(\my_processor|Control|ALUop [2]),
	.datab(\my_processor|Control|ALUop [1]),
	.datac(\my_regfile|Mux18~20_combout ),
	.datad(\my_regfile|data_readRegA~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~59 .lut_mask = 16'h9099;
defparam \my_processor|Alu|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \my_processor|Alu|Add0~65 (
// Equation(s):
// \my_processor|Alu|Add0~65_combout  = (\my_processor|Alu|Add0~64_combout  & ((\my_processor|Alu|Add0~63_combout  & (\my_processor|Alu|Add0~62  & VCC)) # (!\my_processor|Alu|Add0~63_combout  & (!\my_processor|Alu|Add0~62 )))) # 
// (!\my_processor|Alu|Add0~64_combout  & ((\my_processor|Alu|Add0~63_combout  & (!\my_processor|Alu|Add0~62 )) # (!\my_processor|Alu|Add0~63_combout  & ((\my_processor|Alu|Add0~62 ) # (GND)))))
// \my_processor|Alu|Add0~66  = CARRY((\my_processor|Alu|Add0~64_combout  & (!\my_processor|Alu|Add0~63_combout  & !\my_processor|Alu|Add0~62 )) # (!\my_processor|Alu|Add0~64_combout  & ((!\my_processor|Alu|Add0~62 ) # (!\my_processor|Alu|Add0~63_combout 
// ))))

	.dataa(\my_processor|Alu|Add0~64_combout ),
	.datab(\my_processor|Alu|Add0~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|Alu|Add0~62 ),
	.combout(\my_processor|Alu|Add0~65_combout ),
	.cout(\my_processor|Alu|Add0~66 ));
// synopsys translate_off
defparam \my_processor|Alu|Add0~65 .lut_mask = 16'h9617;
defparam \my_processor|Alu|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[14]~103 (
// Equation(s):
// \my_processor|dmem_mux_32|out[14]~103_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~339_combout ) # ((\my_regfile|data_readRegA[14]~12_combout ) # (\my_processor|dmem_mux_32|out[1]~16_combout )))) 
// # (!\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_processor|Sign_extention_mux_32|out[14]~339_combout  & (\my_regfile|data_readRegA[14]~12_combout  & !\my_processor|dmem_mux_32|out[1]~16_combout )))

	.dataa(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[14]~339_combout ),
	.datac(\my_regfile|data_readRegA[14]~12_combout ),
	.datad(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[14]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[14]~103 .lut_mask = 16'hAAE8;
defparam \my_processor|dmem_mux_32|out[14]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~131 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~131_combout  = (\my_processor|Alu|ShiftLeft0~18_combout  & (\my_regfile|data_readRegA[30]~16_combout )) # (!\my_processor|Alu|ShiftLeft0~18_combout  & ((\my_regfile|data_readRegA[31]~17_combout )))

	.dataa(\my_regfile|data_readRegA[30]~16_combout ),
	.datab(\my_processor|Alu|ShiftLeft0~18_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~131 .lut_mask = 16'hBB88;
defparam \my_processor|Alu|ShiftRight0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[14]~101 (
// Equation(s):
// \my_processor|dmem_mux_32|out[14]~101_combout  = (\my_processor|dmem_mux_32|out[1]~13_combout  & ((\my_processor|Alu|ShiftRight0~131_combout ) # ((\my_processor|dmem_mux_32|out[1]~12_combout )))) # (!\my_processor|dmem_mux_32|out[1]~13_combout  & 
// (((!\my_processor|dmem_mux_32|out[1]~12_combout  & \my_processor|Alu|ShiftLeft0~77_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~131_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[14]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[14]~101 .lut_mask = 16'hCBC8;
defparam \my_processor|dmem_mux_32|out[14]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[14]~102 (
// Equation(s):
// \my_processor|dmem_mux_32|out[14]~102_combout  = (\my_processor|dmem_mux_32|out[1]~10_combout  & (((\my_processor|dmem_mux_32|out[14]~101_combout )))) # (!\my_processor|dmem_mux_32|out[1]~10_combout  & ((\my_processor|dmem_mux_32|out[14]~101_combout  & 
// (\my_processor|Alu|ShiftRight0~122_combout )) # (!\my_processor|dmem_mux_32|out[14]~101_combout  & ((\my_processor|Alu|ShiftRight0~120_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.datab(\my_processor|Alu|ShiftRight0~122_combout ),
	.datac(\my_processor|Alu|ShiftRight0~120_combout ),
	.datad(\my_processor|dmem_mux_32|out[14]~101_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[14]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[14]~102 .lut_mask = 16'hEE50;
defparam \my_processor|dmem_mux_32|out[14]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[14]~104 (
// Equation(s):
// \my_processor|dmem_mux_32|out[14]~104_combout  = (\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[14]~103_combout  & (\my_processor|Alu|Add0~65_combout )) # (!\my_processor|dmem_mux_32|out[14]~103_combout  & 
// ((\my_processor|dmem_mux_32|out[14]~102_combout ))))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & (((\my_processor|dmem_mux_32|out[14]~103_combout ))))

	.dataa(\my_processor|Alu|Add0~65_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datac(\my_processor|dmem_mux_32|out[14]~103_combout ),
	.datad(\my_processor|dmem_mux_32|out[14]~102_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[14]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[14]~104 .lut_mask = 16'hBCB0;
defparam \my_processor|dmem_mux_32|out[14]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[14]~105 (
// Equation(s):
// \my_processor|dmem_mux_32|out[14]~105_combout  = (!\my_processor|Control|Rwd$latch~combout  & \my_processor|dmem_mux_32|out[14]~104_combout )

	.dataa(gnd),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[14]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[14]~105 .lut_mask = 16'h3300;
defparam \my_processor|dmem_mux_32|out[14]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N25
dffeas \my_regfile|registers[14][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[14]~105_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~335 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~335_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & 
// ((\my_regfile|registers[13][14]~q ))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[12][14]~q ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[12][14]~q ),
	.datac(\my_regfile|registers[13][14]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~335 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[14]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~336 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~336_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~335_combout  & ((\my_regfile|registers[15][14]~q ))) # 
// (!\my_processor|Sign_extention_mux_32|out[14]~335_combout  & (\my_regfile|registers[14][14]~q )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|Sign_extention_mux_32|out[14]~335_combout ))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[14][14]~q ),
	.datac(\my_processor|Sign_extention_mux_32|out[14]~335_combout ),
	.datad(\my_regfile|registers[15][14]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~336 .lut_mask = 16'hF858;
defparam \my_processor|Sign_extention_mux_32|out[14]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~328 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~328_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & 
// ((\my_regfile|registers[10][14]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[8][14]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[8][14]~q ),
	.datac(\my_regfile|registers[10][14]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~328 .lut_mask = 16'hFA44;
defparam \my_processor|Sign_extention_mux_32|out[14]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~329 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~329_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~328_combout  & (\my_regfile|registers[11][14]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[14]~328_combout  & ((\my_regfile|registers[9][14]~q ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[14]~328_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[11][14]~q ),
	.datac(\my_regfile|registers[9][14]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~328_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~329 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[14]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~330 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~330_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|registers[5][14]~q ) # (\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & 
// (\my_regfile|registers[4][14]~q  & ((!\my_processor|ctrl_readRegB[1]~3_combout ))))

	.dataa(\my_regfile|registers[4][14]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|registers[5][14]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~330 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[14]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~331 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~331_combout  = (\my_processor|Sign_extention_mux_32|out[14]~330_combout  & (((\my_regfile|registers[7][14]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout ))) # 
// (!\my_processor|Sign_extention_mux_32|out[14]~330_combout  & (\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[6][14]~q )))

	.dataa(\my_processor|Sign_extention_mux_32|out[14]~330_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[6][14]~q ),
	.datad(\my_regfile|registers[7][14]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~331 .lut_mask = 16'hEA62;
defparam \my_processor|Sign_extention_mux_32|out[14]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~332 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~332_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[3][14]~q ))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & 
// (\my_regfile|registers[1][14]~q ))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[1][14]~q ),
	.datac(\my_regfile|registers[3][14]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~332 .lut_mask = 16'hA088;
defparam \my_processor|Sign_extention_mux_32|out[14]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~333 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~333_combout  = (\my_processor|Sign_extention_mux_32|out[14]~332_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & \my_regfile|registers[2][14]~q )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[14]~332_combout ),
	.datad(\my_regfile|registers[2][14]~q ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~333 .lut_mask = 16'hF2F0;
defparam \my_processor|Sign_extention_mux_32|out[14]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~334 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~334_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout ) # ((\my_processor|Sign_extention_mux_32|out[14]~331_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~333_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[14]~331_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~333_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~334 .lut_mask = 16'hB9A8;
defparam \my_processor|Sign_extention_mux_32|out[14]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~337 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~337_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~334_combout  & (\my_processor|Sign_extention_mux_32|out[14]~336_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[14]~334_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~329_combout ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[14]~334_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[14]~336_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[14]~329_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~334_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~337 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[14]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~325 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~325_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[23][14]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[19][14]~q ))))

	.dataa(\my_regfile|registers[19][14]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[23][14]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~325 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[14]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~326 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~326_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~325_combout  & (\my_regfile|registers[31][14]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[14]~325_combout  & ((\my_regfile|registers[27][14]~q ))))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|Sign_extention_mux_32|out[14]~325_combout ))))

	.dataa(\my_regfile|registers[31][14]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[27][14]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~325_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~326 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[14]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~318 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~318_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & ((\my_processor|ctrl_readRegB[2]~1_combout  & 
// ((\my_regfile|registers[21][14]~q ))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (\my_regfile|registers[17][14]~q ))))

	.dataa(\my_regfile|registers[17][14]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[21][14]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~318 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[14]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~319 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~319_combout  = (\my_processor|Sign_extention_mux_32|out[14]~318_combout  & ((\my_regfile|registers[29][14]~q ) # ((!\my_processor|ctrl_readRegB[3]~0_combout )))) # 
// (!\my_processor|Sign_extention_mux_32|out[14]~318_combout  & (((\my_regfile|registers[25][14]~q  & \my_processor|ctrl_readRegB[3]~0_combout ))))

	.dataa(\my_regfile|registers[29][14]~q ),
	.datab(\my_processor|Sign_extention_mux_32|out[14]~318_combout ),
	.datac(\my_regfile|registers[25][14]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~319 .lut_mask = 16'hB8CC;
defparam \my_processor|Sign_extention_mux_32|out[14]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~322 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~322_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|ctrl_readRegB[3]~0_combout )))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|ctrl_readRegB[3]~0_combout  & 
// ((\my_regfile|registers[24][14]~q ))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & (\my_regfile|registers[16][14]~q ))))

	.dataa(\my_regfile|registers[16][14]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[24][14]~q ),
	.datad(\my_processor|ctrl_readRegB[3]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~322 .lut_mask = 16'hFC22;
defparam \my_processor|Sign_extention_mux_32|out[14]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~323 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~323_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~322_combout  & (\my_regfile|registers[28][14]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[14]~322_combout  & ((\my_regfile|registers[20][14]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[14]~322_combout ))))

	.dataa(\my_regfile|registers[28][14]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_regfile|registers[20][14]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~322_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~323 .lut_mask = 16'hBBC0;
defparam \my_processor|Sign_extention_mux_32|out[14]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~320 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~320_combout  = (\my_processor|ctrl_readRegB[3]~0_combout  & (((\my_regfile|registers[26][14]~q ) # (\my_processor|ctrl_readRegB[2]~1_combout )))) # (!\my_processor|ctrl_readRegB[3]~0_combout  & 
// (\my_regfile|registers[18][14]~q  & ((!\my_processor|ctrl_readRegB[2]~1_combout ))))

	.dataa(\my_regfile|registers[18][14]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~0_combout ),
	.datac(\my_regfile|registers[26][14]~q ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~320 .lut_mask = 16'hCCE2;
defparam \my_processor|Sign_extention_mux_32|out[14]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~321 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~321_combout  = (\my_processor|ctrl_readRegB[2]~1_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~320_combout  & (\my_regfile|registers[30][14]~q )) # 
// (!\my_processor|Sign_extention_mux_32|out[14]~320_combout  & ((\my_regfile|registers[22][14]~q ))))) # (!\my_processor|ctrl_readRegB[2]~1_combout  & (((\my_processor|Sign_extention_mux_32|out[14]~320_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datab(\my_regfile|registers[30][14]~q ),
	.datac(\my_regfile|registers[22][14]~q ),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~320_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~321 .lut_mask = 16'hDDA0;
defparam \my_processor|Sign_extention_mux_32|out[14]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~324 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~324_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout ) # ((\my_processor|Sign_extention_mux_32|out[14]~321_combout )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (!\my_processor|ctrl_readRegB[0]~2_combout  & (\my_processor|Sign_extention_mux_32|out[14]~323_combout )))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[14]~323_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~321_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~324 .lut_mask = 16'hBA98;
defparam \my_processor|Sign_extention_mux_32|out[14]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~327 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~327_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~324_combout  & (\my_processor|Sign_extention_mux_32|out[14]~326_combout )) # 
// (!\my_processor|Sign_extention_mux_32|out[14]~324_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~319_combout ))))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|Sign_extention_mux_32|out[14]~324_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[14]~326_combout ),
	.datab(\my_processor|Sign_extention_mux_32|out[14]~319_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~324_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~327 .lut_mask = 16'hAFC0;
defparam \my_processor|Sign_extention_mux_32|out[14]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~338 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~338_combout  = (!\my_processor|Control|ALUinB$latch~combout  & ((\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_processor|Sign_extention_mux_32|out[14]~327_combout ))) # 
// (!\my_processor|ctrl_readRegB[4]~4_combout  & (\my_processor|Sign_extention_mux_32|out[14]~337_combout ))))

	.dataa(\my_processor|Control|ALUinB$latch~combout ),
	.datab(\my_processor|ctrl_readRegB[4]~4_combout ),
	.datac(\my_processor|Sign_extention_mux_32|out[14]~337_combout ),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~327_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~338 .lut_mask = 16'h5410;
defparam \my_processor|Sign_extention_mux_32|out[14]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \my_processor|Sign_extention_mux_32|out[14]~339 (
// Equation(s):
// \my_processor|Sign_extention_mux_32|out[14]~339_combout  = (\my_processor|Sign_extention_mux_32|out[14]~338_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [14] & \my_processor|Control|ALUinB$latch~combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|Control|ALUinB$latch~combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~338_combout ),
	.cin(gnd),
	.combout(\my_processor|Sign_extention_mux_32|out[14]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Sign_extention_mux_32|out[14]~339 .lut_mask = 16'hFF88;
defparam \my_processor|Sign_extention_mux_32|out[14]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \my_processor|Alu|Add0~64 (
// Equation(s):
// \my_processor|Alu|Add0~64_combout  = (\my_processor|Sign_extention_mux_32|out[14]~339_combout  & ((\my_processor|Alu|Add0~2_combout ))) # (!\my_processor|Sign_extention_mux_32|out[14]~339_combout  & (\my_processor|Alu|Add0~3_combout ))

	.dataa(\my_processor|Alu|Add0~3_combout ),
	.datab(\my_processor|Alu|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|Sign_extention_mux_32|out[14]~339_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|Add0~64 .lut_mask = 16'hCCAA;
defparam \my_processor|Alu|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[15]~108 (
// Equation(s):
// \my_processor|dmem_mux_32|out[15]~108_combout  = (\my_processor|dmem_mux_32|out[1]~12_combout  & (((\my_processor|dmem_mux_32|out[1]~13_combout )))) # (!\my_processor|dmem_mux_32|out[1]~12_combout  & ((\my_processor|dmem_mux_32|out[1]~13_combout  & 
// (\my_regfile|data_readRegA[31]~17_combout )) # (!\my_processor|dmem_mux_32|out[1]~13_combout  & ((\my_processor|Alu|ShiftLeft0~82_combout )))))

	.dataa(\my_regfile|data_readRegA[31]~17_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~82_combout ),
	.datad(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[15]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[15]~108 .lut_mask = 16'hEE30;
defparam \my_processor|dmem_mux_32|out[15]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[15]~109 (
// Equation(s):
// \my_processor|dmem_mux_32|out[15]~109_combout  = (\my_processor|dmem_mux_32|out[1]~10_combout  & (((\my_processor|dmem_mux_32|out[15]~108_combout )))) # (!\my_processor|dmem_mux_32|out[1]~10_combout  & ((\my_processor|dmem_mux_32|out[15]~108_combout  & 
// ((\my_processor|Alu|ShiftRight0~125_combout ))) # (!\my_processor|dmem_mux_32|out[15]~108_combout  & (\my_processor|Alu|ShiftRight0~124_combout ))))

	.dataa(\my_processor|Alu|ShiftRight0~124_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.datac(\my_processor|Alu|ShiftRight0~125_combout ),
	.datad(\my_processor|dmem_mux_32|out[15]~108_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[15]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[15]~109 .lut_mask = 16'hFC22;
defparam \my_processor|dmem_mux_32|out[15]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[15]~110 (
// Equation(s):
// \my_processor|dmem_mux_32|out[15]~110_combout  = (\my_processor|dmem_mux_32|out[1]~17_combout  & (\my_processor|Alu|Add0~69_combout )) # (!\my_processor|dmem_mux_32|out[1]~17_combout  & ((\my_processor|dmem_mux_32|out[15]~109_combout )))

	.dataa(gnd),
	.datab(\my_processor|dmem_mux_32|out[1]~17_combout ),
	.datac(\my_processor|Alu|Add0~69_combout ),
	.datad(\my_processor|dmem_mux_32|out[15]~109_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[15]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[15]~110 .lut_mask = 16'hF3C0;
defparam \my_processor|dmem_mux_32|out[15]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[15]~111 (
// Equation(s):
// \my_processor|dmem_mux_32|out[15]~111_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[15]~110_combout ))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & 
// (\my_processor|dmem_mux_32|out[15]~107_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datab(\my_processor|Control|Rwd$latch~combout ),
	.datac(\my_processor|dmem_mux_32|out[15]~107_combout ),
	.datad(\my_processor|dmem_mux_32|out[15]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[15]~111 .lut_mask = 16'h3210;
defparam \my_processor|dmem_mux_32|out[15]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N21
dffeas \my_regfile|registers[13][15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[15]~111_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \my_regfile|Mux16~17 (
// Equation(s):
// \my_regfile|Mux16~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][15]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][15]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[13][15]~q ),
	.datac(\my_regfile|registers[12][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~17 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \my_regfile|Mux16~18 (
// Equation(s):
// \my_regfile|Mux16~18_combout  = (\my_regfile|Mux16~17_combout  & ((\my_regfile|registers[15][15]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux16~17_combout  & (((\my_regfile|registers[14][15]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|Mux16~17_combout ),
	.datab(\my_regfile|registers[15][15]~q ),
	.datac(\my_regfile|registers[14][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~18 .lut_mask = 16'hD8AA;
defparam \my_regfile|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \my_regfile|Mux16~10 (
// Equation(s):
// \my_regfile|Mux16~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][15]~q )))))

	.dataa(\my_regfile|registers[5][15]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~10 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \my_regfile|Mux16~11 (
// Equation(s):
// \my_regfile|Mux16~11_combout  = (\my_regfile|Mux16~10_combout  & (((\my_regfile|registers[7][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18]))) # (!\my_regfile|Mux16~10_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[6][15]~q ))))

	.dataa(\my_regfile|Mux16~10_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][15]~q ),
	.datad(\my_regfile|registers[6][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~11 .lut_mask = 16'hE6A2;
defparam \my_regfile|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \my_regfile|Mux16~12 (
// Equation(s):
// \my_regfile|Mux16~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][15]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][15]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_regfile|registers[10][15]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[8][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~12 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \my_regfile|Mux16~13 (
// Equation(s):
// \my_regfile|Mux16~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux16~12_combout  & ((\my_regfile|registers[11][15]~q ))) # (!\my_regfile|Mux16~12_combout  & (\my_regfile|registers[9][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux16~12_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[9][15]~q ),
	.datac(\my_regfile|registers[11][15]~q ),
	.datad(\my_regfile|Mux16~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~13 .lut_mask = 16'hF588;
defparam \my_regfile|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux16~14 (
// Equation(s):
// \my_regfile|Mux16~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][15]~q ),
	.datac(\my_regfile|registers[1][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \my_regfile|Mux16~15 (
// Equation(s):
// \my_regfile|Mux16~15_combout  = (\my_regfile|Mux16~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[2][15]~q  & \my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[2][15]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux16~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \my_regfile|Mux16~16 (
// Equation(s):
// \my_regfile|Mux16~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|Mux16~13_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux16~15_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux16~13_combout ),
	.datad(\my_regfile|Mux16~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~16 .lut_mask = 16'hB9A8;
defparam \my_regfile|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \my_regfile|Mux16~19 (
// Equation(s):
// \my_regfile|Mux16~19_combout  = (\my_regfile|Mux16~16_combout  & ((\my_regfile|Mux16~18_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux16~16_combout  & (((\my_regfile|Mux16~11_combout  & 
// \my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|Mux16~18_combout ),
	.datab(\my_regfile|Mux16~11_combout ),
	.datac(\my_regfile|Mux16~16_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~19 .lut_mask = 16'hACF0;
defparam \my_regfile|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \my_regfile|Mux16~20 (
// Equation(s):
// \my_regfile|Mux16~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux16~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux16~19_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_regfile|Mux16~19_combout ),
	.datad(\my_regfile|Mux16~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~92 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~92_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux14~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux16~20_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|data_readRegA~3_combout ),
	.datab(\my_regfile|Mux16~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|Mux14~20_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~92 .lut_mask = 16'hFD5D;
defparam \my_processor|Alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~91 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~91_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|data_readRegA[16]~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_regfile|data_readRegA[14]~12_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[16]~25_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_regfile|data_readRegA[14]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~91 .lut_mask = 16'h4540;
defparam \my_processor|Alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~93 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~93_combout  = (\my_processor|Alu|ShiftRight0~91_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|Alu|ShiftRight0~92_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|Alu|ShiftRight0~92_combout ),
	.datac(\my_processor|Alu|ShiftRight0~91_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~93 .lut_mask = 16'hF8F8;
defparam \my_processor|Alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~96 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|Alu|ShiftRight0~93_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|Alu|ShiftRight0~95_combout )))

	.dataa(\my_processor|Alu|ShiftRight0~93_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|Alu|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~96 .lut_mask = 16'hBB88;
defparam \my_processor|Alu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \my_processor|Alu|ShiftRight0~30 (
// Equation(s):
// \my_processor|Alu|ShiftRight0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|data_readRegA[3]~5_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|data_readRegA[2]~6_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegA[2]~6_combout ),
	.datac(\my_regfile|data_readRegA[3]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|Alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|ShiftRight0~30 .lut_mask = 16'hE4E4;
defparam \my_processor|Alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[2]~29 (
// Equation(s):
// \my_processor|dmem_mux_32|out[2]~29_combout  = (\my_processor|dmem_mux_32|out[2]~28_combout  & (((!\my_processor|Alu|ShiftRight0~90_combout )))) # (!\my_processor|dmem_mux_32|out[2]~28_combout  & ((\my_processor|Alu|ShiftRight0~90_combout  & 
// (\my_processor|Alu|ShiftRight0~30_combout )) # (!\my_processor|Alu|ShiftRight0~90_combout  & ((\my_processor|Alu|ShiftRight0~89_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[2]~28_combout ),
	.datab(\my_processor|Alu|ShiftRight0~30_combout ),
	.datac(\my_processor|Alu|ShiftRight0~90_combout ),
	.datad(\my_processor|Alu|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[2]~29 .lut_mask = 16'h4F4A;
defparam \my_processor|dmem_mux_32|out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[2]~30 (
// Equation(s):
// \my_processor|dmem_mux_32|out[2]~30_combout  = (\my_processor|dmem_mux_32|out[2]~28_combout  & ((\my_processor|dmem_mux_32|out[2]~29_combout  & (\my_processor|Alu|ShiftRight0~96_combout )) # (!\my_processor|dmem_mux_32|out[2]~29_combout  & 
// ((\my_processor|Alu|ShiftRight0~32_combout ))))) # (!\my_processor|dmem_mux_32|out[2]~28_combout  & (((\my_processor|dmem_mux_32|out[2]~29_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~28_combout ),
	.datab(\my_processor|Alu|ShiftRight0~96_combout ),
	.datac(\my_processor|Alu|ShiftRight0~32_combout ),
	.datad(\my_processor|dmem_mux_32|out[2]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[2]~30 .lut_mask = 16'hDDA0;
defparam \my_processor|dmem_mux_32|out[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \my_processor|Alu|inner_result~11 (
// Equation(s):
// \my_processor|Alu|inner_result~11_combout  = (\my_regfile|data_readRegA[2]~6_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~73_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & \my_processor|Control|ALUinB$latch~combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|Sign_extention_mux_32|out[2]~73_combout ),
	.datac(\my_regfile|data_readRegA[2]~6_combout ),
	.datad(\my_processor|Control|ALUinB$latch~combout ),
	.cin(gnd),
	.combout(\my_processor|Alu|inner_result~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|Alu|inner_result~11 .lut_mask = 16'hE0C0;
defparam \my_processor|Alu|inner_result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[2]~34 (
// Equation(s):
// \my_processor|dmem_mux_32|out[2]~34_combout  = (\my_processor|dmem_mux_32|out[2]~32_combout  & ((\my_processor|dmem_mux_32|out[2]~33_combout  & (\my_processor|Alu|ShiftLeft0~24_combout )) # (!\my_processor|dmem_mux_32|out[2]~33_combout  & 
// ((\my_processor|Alu|inner_result~11_combout ))))) # (!\my_processor|dmem_mux_32|out[2]~32_combout  & (!\my_processor|dmem_mux_32|out[2]~33_combout ))

	.dataa(\my_processor|dmem_mux_32|out[2]~32_combout ),
	.datab(\my_processor|dmem_mux_32|out[2]~33_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~24_combout ),
	.datad(\my_processor|Alu|inner_result~11_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[2]~34 .lut_mask = 16'hB391;
defparam \my_processor|dmem_mux_32|out[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[2]~35 (
// Equation(s):
// \my_processor|dmem_mux_32|out[2]~35_combout  = (\my_processor|dmem_mux_32|out[2]~31_combout  & ((\my_processor|dmem_mux_32|out[2]~34_combout  & (\my_processor|dmem_mux_32|out[2]~30_combout )) # (!\my_processor|dmem_mux_32|out[2]~34_combout  & 
// ((\my_processor|Alu|ShiftRight0~86_combout ))))) # (!\my_processor|dmem_mux_32|out[2]~31_combout  & (((\my_processor|dmem_mux_32|out[2]~34_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[2]~31_combout ),
	.datab(\my_processor|dmem_mux_32|out[2]~30_combout ),
	.datac(\my_processor|dmem_mux_32|out[2]~34_combout ),
	.datad(\my_processor|Alu|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[2]~35 .lut_mask = 16'hDAD0;
defparam \my_processor|dmem_mux_32|out[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[2]~37 (
// Equation(s):
// \my_processor|dmem_mux_32|out[2]~37_combout  = (\my_processor|dmem_mux_32|out[1]~36_combout  & ((\my_processor|Sign_extention_mux_32|out[2]~708_combout ) # ((\my_regfile|data_readRegA[2]~6_combout )))) # (!\my_processor|dmem_mux_32|out[1]~36_combout  & 
// (((\my_processor|dmem_mux_32|out[2]~35_combout ))))

	.dataa(\my_processor|Sign_extention_mux_32|out[2]~708_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~36_combout ),
	.datac(\my_regfile|data_readRegA[2]~6_combout ),
	.datad(\my_processor|dmem_mux_32|out[2]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[2]~37 .lut_mask = 16'hFBC8;
defparam \my_processor|dmem_mux_32|out[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[2]~39 (
// Equation(s):
// \my_processor|dmem_mux_32|out[2]~39_combout  = (!\my_processor|Control|Rwd$latch~combout  & ((\my_processor|dmem_mux_32|out[1]~38_combout  & ((\my_processor|dmem_mux_32|out[2]~37_combout ))) # (!\my_processor|dmem_mux_32|out[1]~38_combout  & 
// (\my_processor|Alu|Add0~16_combout ))))

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~38_combout ),
	.datac(\my_processor|Alu|Add0~16_combout ),
	.datad(\my_processor|dmem_mux_32|out[2]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[2]~39 .lut_mask = 16'h5410;
defparam \my_processor|dmem_mux_32|out[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \my_regfile|registers[15][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_processor|dmem_mux_32|out[2]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux29~17 (
// Equation(s):
// \my_regfile|Mux29~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[13][2]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (((\my_regfile|registers[12][2]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[13][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[12][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~17 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux29~18 (
// Equation(s):
// \my_regfile|Mux29~18_combout  = (\my_regfile|Mux29~17_combout  & ((\my_regfile|registers[15][2]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_regfile|Mux29~17_combout  & (((\my_regfile|registers[14][2]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_regfile|registers[15][2]~q ),
	.datab(\my_regfile|Mux29~17_combout ),
	.datac(\my_regfile|registers[14][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~18 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \my_regfile|Mux29~10 (
// Equation(s):
// \my_regfile|Mux29~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[10][2]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((\my_regfile|registers[8][2]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[10][2]~q ),
	.datac(\my_regfile|registers[8][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~10 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \my_regfile|Mux29~11 (
// Equation(s):
// \my_regfile|Mux29~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux29~10_combout  & (\my_regfile|registers[11][2]~q )) # (!\my_regfile|Mux29~10_combout  & ((\my_regfile|registers[9][2]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux29~10_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[11][2]~q ),
	.datac(\my_regfile|registers[9][2]~q ),
	.datad(\my_regfile|Mux29~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~11 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux29~12 (
// Equation(s):
// \my_regfile|Mux29~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][2]~q )))))

	.dataa(\my_regfile|registers[5][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[4][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~12 .lut_mask = 16'hEE30;
defparam \my_regfile|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \my_regfile|Mux29~13 (
// Equation(s):
// \my_regfile|Mux29~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux29~12_combout  & ((\my_regfile|registers[7][2]~q ))) # (!\my_regfile|Mux29~12_combout  & (\my_regfile|registers[6][2]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux29~12_combout ))))

	.dataa(\my_regfile|registers[6][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[7][2]~q ),
	.datad(\my_regfile|Mux29~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~13 .lut_mask = 16'hF388;
defparam \my_regfile|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \my_regfile|Mux29~14 (
// Equation(s):
// \my_regfile|Mux29~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][2]~q )))))

	.dataa(\my_regfile|registers[3][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|registers[1][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~14 .lut_mask = 16'h88C0;
defparam \my_regfile|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \my_regfile|Mux29~15 (
// Equation(s):
// \my_regfile|Mux29~15_combout  = (\my_regfile|Mux29~14_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_imem|altsyncram_component|auto_generated|q_a [18] & \my_regfile|registers[2][2]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][2]~q ),
	.datad(\my_regfile|Mux29~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~15 .lut_mask = 16'hFF40;
defparam \my_regfile|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \my_regfile|Mux29~16 (
// Equation(s):
// \my_regfile|Mux29~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux29~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux29~15_combout )))))

	.dataa(\my_regfile|Mux29~13_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux29~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~16 .lut_mask = 16'hE3E0;
defparam \my_regfile|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \my_regfile|Mux29~19 (
// Equation(s):
// \my_regfile|Mux29~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux29~16_combout  & (\my_regfile|Mux29~18_combout )) # (!\my_regfile|Mux29~16_combout  & ((\my_regfile|Mux29~11_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux29~16_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux29~18_combout ),
	.datac(\my_regfile|Mux29~11_combout ),
	.datad(\my_regfile|Mux29~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~19 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \my_regfile|Mux29~7 (
// Equation(s):
// \my_regfile|Mux29~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[23][2]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[19][2]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][2]~q ),
	.datac(\my_regfile|registers[19][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \my_regfile|Mux29~8 (
// Equation(s):
// \my_regfile|Mux29~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux29~7_combout  & ((\my_regfile|registers[31][2]~q ))) # (!\my_regfile|Mux29~7_combout  & (\my_regfile|registers[27][2]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux29~7_combout ))))

	.dataa(\my_regfile|registers[27][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[31][2]~q ),
	.datad(\my_regfile|Mux29~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \my_regfile|Mux29~0 (
// Equation(s):
// \my_regfile|Mux29~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[21][2]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[17][2]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[21][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[17][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \my_regfile|Mux29~1 (
// Equation(s):
// \my_regfile|Mux29~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux29~0_combout  & (\my_regfile|registers[29][2]~q )) # (!\my_regfile|Mux29~0_combout  & ((\my_regfile|registers[25][2]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux29~0_combout ))))

	.dataa(\my_regfile|registers[29][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[25][2]~q ),
	.datad(\my_regfile|Mux29~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~1 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \my_regfile|Mux29~4 (
// Equation(s):
// \my_regfile|Mux29~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # ((\my_regfile|registers[24][2]~q )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[16][2]~q )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[16][2]~q ),
	.datad(\my_regfile|registers[24][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~4 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \my_regfile|Mux29~5 (
// Equation(s):
// \my_regfile|Mux29~5_combout  = (\my_regfile|Mux29~4_combout  & (((\my_regfile|registers[28][2]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux29~4_combout  & (\my_regfile|registers[20][2]~q  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[20][2]~q ),
	.datab(\my_regfile|Mux29~4_combout ),
	.datac(\my_regfile|registers[28][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~5 .lut_mask = 16'hE2CC;
defparam \my_regfile|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \my_regfile|Mux29~2 (
// Equation(s):
// \my_regfile|Mux29~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][2]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][2]~q ),
	.datac(\my_regfile|registers[18][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~2 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \my_regfile|Mux29~3 (
// Equation(s):
// \my_regfile|Mux29~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux29~2_combout  & ((\my_regfile|registers[30][2]~q ))) # (!\my_regfile|Mux29~2_combout  & (\my_regfile|registers[22][2]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux29~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][2]~q ),
	.datac(\my_regfile|registers[30][2]~q ),
	.datad(\my_regfile|Mux29~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \my_regfile|Mux29~6 (
// Equation(s):
// \my_regfile|Mux29~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux29~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|Mux29~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux29~5_combout ),
	.datad(\my_regfile|Mux29~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~6 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux29~9 (
// Equation(s):
// \my_regfile|Mux29~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux29~6_combout  & (\my_regfile|Mux29~8_combout )) # (!\my_regfile|Mux29~6_combout  & ((\my_regfile|Mux29~1_combout ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux29~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux29~8_combout ),
	.datac(\my_regfile|Mux29~1_combout ),
	.datad(\my_regfile|Mux29~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~9 .lut_mask = 16'hDDA0;
defparam \my_regfile|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~6 (
// Equation(s):
// \my_regfile|data_readRegA[2]~6_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux29~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux29~19_combout ))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|data_readRegA~3_combout ),
	.datac(\my_regfile|Mux29~19_combout ),
	.datad(\my_regfile|Mux29~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~6 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegA[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~21 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~21_combout  = (\my_processor|dmem_mux_32|out[1]~6_combout  & (((\my_processor|dmem_mux_32|out[1]~7_combout )))) # (!\my_processor|dmem_mux_32|out[1]~6_combout  & ((\my_processor|dmem_mux_32|out[1]~7_combout  & 
// ((\my_processor|Alu|ShiftRight0~54_combout ))) # (!\my_processor|dmem_mux_32|out[1]~7_combout  & (\my_regfile|data_readRegA[1]~4_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~6_combout ),
	.datab(\my_regfile|data_readRegA[1]~4_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~7_combout ),
	.datad(\my_processor|Alu|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~21 .lut_mask = 16'hF4A4;
defparam \my_processor|dmem_mux_32|out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~22 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~22_combout  = (\my_processor|dmem_mux_32|out[1]~6_combout  & ((\my_processor|dmem_mux_32|out[1]~21_combout  & ((\my_processor|Alu|ShiftRight0~57_combout ))) # (!\my_processor|dmem_mux_32|out[1]~21_combout  & 
// (\my_regfile|data_readRegA[2]~6_combout )))) # (!\my_processor|dmem_mux_32|out[1]~6_combout  & (((\my_processor|dmem_mux_32|out[1]~21_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~6_combout ),
	.datab(\my_regfile|data_readRegA[2]~6_combout ),
	.datac(\my_processor|Alu|ShiftRight0~57_combout ),
	.datad(\my_processor|dmem_mux_32|out[1]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~22 .lut_mask = 16'hF588;
defparam \my_processor|dmem_mux_32|out[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~23 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~23_combout  = (\my_processor|dmem_mux_32|out[1]~12_combout  & (\my_processor|dmem_mux_32|out[1]~13_combout )) # (!\my_processor|dmem_mux_32|out[1]~12_combout  & ((\my_processor|dmem_mux_32|out[1]~13_combout  & 
// (\my_processor|Alu|ShiftRight0~75_combout )) # (!\my_processor|dmem_mux_32|out[1]~13_combout  & ((\my_processor|Alu|ShiftLeft0~130_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.datac(\my_processor|Alu|ShiftRight0~75_combout ),
	.datad(\my_processor|Alu|ShiftLeft0~130_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~23 .lut_mask = 16'hD9C8;
defparam \my_processor|dmem_mux_32|out[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~24 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~24_combout  = (\my_processor|dmem_mux_32|out[1]~10_combout  & (((\my_processor|dmem_mux_32|out[1]~23_combout )))) # (!\my_processor|dmem_mux_32|out[1]~10_combout  & ((\my_processor|dmem_mux_32|out[1]~23_combout  & 
// ((\my_processor|Alu|ShiftRight0~62_combout ))) # (!\my_processor|dmem_mux_32|out[1]~23_combout  & (\my_processor|dmem_mux_32|out[1]~22_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~22_combout ),
	.datac(\my_processor|Alu|ShiftRight0~62_combout ),
	.datad(\my_processor|dmem_mux_32|out[1]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~24 .lut_mask = 16'hFA44;
defparam \my_processor|dmem_mux_32|out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~26 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~26_combout  = (\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[1]~25_combout  & (\my_processor|Alu|Add0~12_combout )) # (!\my_processor|dmem_mux_32|out[1]~25_combout  & 
// ((\my_processor|dmem_mux_32|out[1]~24_combout ))))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & (((\my_processor|dmem_mux_32|out[1]~25_combout ))))

	.dataa(\my_processor|Alu|Add0~12_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datac(\my_processor|dmem_mux_32|out[1]~25_combout ),
	.datad(\my_processor|dmem_mux_32|out[1]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~26 .lut_mask = 16'hBCB0;
defparam \my_processor|dmem_mux_32|out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[1]~27 (
// Equation(s):
// \my_processor|dmem_mux_32|out[1]~27_combout  = (!\my_processor|Control|Rwd$latch~combout  & \my_processor|dmem_mux_32|out[1]~26_combout )

	.dataa(\my_processor|Control|Rwd$latch~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dmem_mux_32|out[1]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[1]~27 .lut_mask = 16'h5500;
defparam \my_processor|dmem_mux_32|out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N3
dffeas \my_regfile|registers[29][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|dmem_mux_32|out[1]~27_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \my_regfile|Mux30~0 (
// Equation(s):
// \my_regfile|Mux30~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|registers[25][1]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\my_regfile|registers[17][1]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[17][1]~q ),
	.datab(\my_regfile|registers[25][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~0 .lut_mask = 16'hF0CA;
defparam \my_regfile|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \my_regfile|Mux30~1 (
// Equation(s):
// \my_regfile|Mux30~1_combout  = (\my_regfile|Mux30~0_combout  & ((\my_regfile|registers[29][1]~q ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_regfile|Mux30~0_combout  & (((\my_regfile|registers[21][1]~q  & 
// \my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[29][1]~q ),
	.datab(\my_regfile|Mux30~0_combout ),
	.datac(\my_regfile|registers[21][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~1 .lut_mask = 16'hB8CC;
defparam \my_regfile|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \my_regfile|Mux30~7 (
// Equation(s):
// \my_regfile|Mux30~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[27][1]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (((\my_regfile|registers[19][1]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[27][1]~q ),
	.datac(\my_regfile|registers[19][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \my_regfile|Mux30~8 (
// Equation(s):
// \my_regfile|Mux30~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux30~7_combout  & ((\my_regfile|registers[31][1]~q ))) # (!\my_regfile|Mux30~7_combout  & (\my_regfile|registers[23][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux30~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][1]~q ),
	.datac(\my_regfile|registers[31][1]~q ),
	.datad(\my_regfile|Mux30~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~8 .lut_mask = 16'hF588;
defparam \my_regfile|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \my_regfile|Mux30~2 (
// Equation(s):
// \my_regfile|Mux30~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[22][1]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[18][1]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][1]~q ),
	.datac(\my_regfile|registers[18][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~2 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \my_regfile|Mux30~3 (
// Equation(s):
// \my_regfile|Mux30~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux30~2_combout  & ((\my_regfile|registers[30][1]~q ))) # (!\my_regfile|Mux30~2_combout  & (\my_regfile|registers[26][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux30~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[26][1]~q ),
	.datac(\my_regfile|registers[30][1]~q ),
	.datad(\my_regfile|Mux30~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux30~4 (
// Equation(s):
// \my_regfile|Mux30~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][1]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][1]~q ),
	.datac(\my_regfile|registers[16][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~4 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \my_regfile|Mux30~5 (
// Equation(s):
// \my_regfile|Mux30~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux30~4_combout  & ((\my_regfile|registers[28][1]~q ))) # (!\my_regfile|Mux30~4_combout  & (\my_regfile|registers[24][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux30~4_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[24][1]~q ),
	.datac(\my_regfile|registers[28][1]~q ),
	.datad(\my_regfile|Mux30~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~5 .lut_mask = 16'hF588;
defparam \my_regfile|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \my_regfile|Mux30~6 (
// Equation(s):
// \my_regfile|Mux30~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux30~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (((!\my_imem|altsyncram_component|auto_generated|q_a [17] & \my_regfile|Mux30~5_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|Mux30~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|Mux30~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~6 .lut_mask = 16'hADA8;
defparam \my_regfile|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \my_regfile|Mux30~9 (
// Equation(s):
// \my_regfile|Mux30~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux30~6_combout  & ((\my_regfile|Mux30~8_combout ))) # (!\my_regfile|Mux30~6_combout  & (\my_regfile|Mux30~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux30~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux30~1_combout ),
	.datac(\my_regfile|Mux30~8_combout ),
	.datad(\my_regfile|Mux30~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~9 .lut_mask = 16'hF588;
defparam \my_regfile|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~4 (
// Equation(s):
// \my_regfile|data_readRegA[1]~4_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux30~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux30~19_combout )))) # 
// (!\my_regfile|data_readRegA~3_combout )

	.dataa(\my_regfile|Mux30~9_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|data_readRegA~3_combout ),
	.datad(\my_regfile|Mux30~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~4 .lut_mask = 16'hBF8F;
defparam \my_regfile|data_readRegA[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[0]~8 (
// Equation(s):
// \my_processor|dmem_mux_32|out[0]~8_combout  = (\my_processor|dmem_mux_32|out[1]~6_combout  & (\my_processor|dmem_mux_32|out[1]~7_combout )) # (!\my_processor|dmem_mux_32|out[1]~6_combout  & ((\my_processor|dmem_mux_32|out[1]~7_combout  & 
// (\my_processor|Alu|ShiftRight0~30_combout )) # (!\my_processor|dmem_mux_32|out[1]~7_combout  & ((\my_regfile|data_readRegA[0]~7_combout )))))

	.dataa(\my_processor|dmem_mux_32|out[1]~6_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~7_combout ),
	.datac(\my_processor|Alu|ShiftRight0~30_combout ),
	.datad(\my_regfile|data_readRegA[0]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[0]~8 .lut_mask = 16'hD9C8;
defparam \my_processor|dmem_mux_32|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[0]~9 (
// Equation(s):
// \my_processor|dmem_mux_32|out[0]~9_combout  = (\my_processor|dmem_mux_32|out[1]~6_combout  & ((\my_processor|dmem_mux_32|out[0]~8_combout  & ((\my_processor|Alu|ShiftRight0~33_combout ))) # (!\my_processor|dmem_mux_32|out[0]~8_combout  & 
// (\my_regfile|data_readRegA[1]~4_combout )))) # (!\my_processor|dmem_mux_32|out[1]~6_combout  & (((\my_processor|dmem_mux_32|out[0]~8_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~6_combout ),
	.datab(\my_regfile|data_readRegA[1]~4_combout ),
	.datac(\my_processor|dmem_mux_32|out[0]~8_combout ),
	.datad(\my_processor|Alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[0]~9 .lut_mask = 16'hF858;
defparam \my_processor|dmem_mux_32|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[0]~14 (
// Equation(s):
// \my_processor|dmem_mux_32|out[0]~14_combout  = (\my_processor|dmem_mux_32|out[1]~12_combout  & (\my_processor|dmem_mux_32|out[1]~13_combout )) # (!\my_processor|dmem_mux_32|out[1]~12_combout  & ((\my_processor|dmem_mux_32|out[1]~13_combout  & 
// ((\my_processor|Alu|ShiftRight0~53_combout ))) # (!\my_processor|dmem_mux_32|out[1]~13_combout  & (\my_processor|Alu|ShiftLeft0~19_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~12_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~13_combout ),
	.datac(\my_processor|Alu|ShiftLeft0~19_combout ),
	.datad(\my_processor|Alu|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[0]~14 .lut_mask = 16'hDC98;
defparam \my_processor|dmem_mux_32|out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[0]~15 (
// Equation(s):
// \my_processor|dmem_mux_32|out[0]~15_combout  = (\my_processor|dmem_mux_32|out[1]~10_combout  & (((\my_processor|dmem_mux_32|out[0]~14_combout )))) # (!\my_processor|dmem_mux_32|out[1]~10_combout  & ((\my_processor|dmem_mux_32|out[0]~14_combout  & 
// ((\my_processor|Alu|ShiftRight0~40_combout ))) # (!\my_processor|dmem_mux_32|out[0]~14_combout  & (\my_processor|dmem_mux_32|out[0]~9_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[0]~9_combout ),
	.datab(\my_processor|dmem_mux_32|out[1]~10_combout ),
	.datac(\my_processor|Alu|ShiftRight0~40_combout ),
	.datad(\my_processor|dmem_mux_32|out[0]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[0]~15 .lut_mask = 16'hFC22;
defparam \my_processor|dmem_mux_32|out[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[0]~19 (
// Equation(s):
// \my_processor|dmem_mux_32|out[0]~19_combout  = (\my_processor|dmem_mux_32|out[1]~16_combout  & ((\my_processor|dmem_mux_32|out[0]~18_combout  & (\my_processor|Alu|Add0~7_combout )) # (!\my_processor|dmem_mux_32|out[0]~18_combout  & 
// ((\my_processor|dmem_mux_32|out[0]~15_combout ))))) # (!\my_processor|dmem_mux_32|out[1]~16_combout  & (((\my_processor|dmem_mux_32|out[0]~18_combout ))))

	.dataa(\my_processor|dmem_mux_32|out[1]~16_combout ),
	.datab(\my_processor|Alu|Add0~7_combout ),
	.datac(\my_processor|dmem_mux_32|out[0]~18_combout ),
	.datad(\my_processor|dmem_mux_32|out[0]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[0]~19 .lut_mask = 16'hDAD0;
defparam \my_processor|dmem_mux_32|out[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \my_processor|dmem_mux_32|out[0]~20 (
// Equation(s):
// \my_processor|dmem_mux_32|out[0]~20_combout  = (!\my_processor|Control|Rwd$latch~combout  & \my_processor|dmem_mux_32|out[0]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|Control|Rwd$latch~combout ),
	.datad(\my_processor|dmem_mux_32|out[0]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dmem_mux_32|out[0]~20 .lut_mask = 16'h0F00;
defparam \my_processor|dmem_mux_32|out[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneive_lcell_comb \my_regfile|registers[20][0]~feeder (
// Equation(s):
// \my_regfile|registers[20][0]~feeder_combout  = \my_processor|dmem_mux_32|out[0]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|dmem_mux_32|out[0]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|registers[20][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|registers[20][0]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|registers[20][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N1
dffeas \my_regfile|registers[20][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\my_regfile|registers[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \my_regfile|Mux31~4 (
// Equation(s):
// \my_regfile|Mux31~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|registers[24][0]~q ) # (\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// (\my_regfile|registers[16][0]~q  & ((!\my_imem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\my_regfile|registers[16][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[24][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~4 .lut_mask = 16'hCCE2;
defparam \my_regfile|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \my_regfile|Mux31~5 (
// Equation(s):
// \my_regfile|Mux31~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux31~4_combout  & ((\my_regfile|registers[28][0]~q ))) # (!\my_regfile|Mux31~4_combout  & (\my_regfile|registers[20][0]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux31~4_combout ))))

	.dataa(\my_regfile|registers[20][0]~q ),
	.datab(\my_regfile|registers[28][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux31~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~5 .lut_mask = 16'hCFA0;
defparam \my_regfile|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \my_regfile|Mux31~2 (
// Equation(s):
// \my_regfile|Mux31~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[26][0]~q ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[18][0]~q ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[18][0]~q ),
	.datac(\my_regfile|registers[26][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~2 .lut_mask = 16'hFA44;
defparam \my_regfile|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \my_regfile|Mux31~3 (
// Equation(s):
// \my_regfile|Mux31~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux31~2_combout  & ((\my_regfile|registers[30][0]~q ))) # (!\my_regfile|Mux31~2_combout  & (\my_regfile|registers[22][0]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux31~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[22][0]~q ),
	.datac(\my_regfile|registers[30][0]~q ),
	.datad(\my_regfile|Mux31~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~3 .lut_mask = 16'hF588;
defparam \my_regfile|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux31~6 (
// Equation(s):
// \my_regfile|Mux31~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((\my_regfile|Mux31~3_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|Mux31~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux31~5_combout ),
	.datad(\my_regfile|Mux31~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~6 .lut_mask = 16'hBA98;
defparam \my_regfile|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux31~0 (
// Equation(s):
// \my_regfile|Mux31~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[21][0]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[17][0]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[21][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|registers[17][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~0 .lut_mask = 16'hCCB8;
defparam \my_regfile|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \my_regfile|Mux31~1 (
// Equation(s):
// \my_regfile|Mux31~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux31~0_combout  & (\my_regfile|registers[29][0]~q )) # (!\my_regfile|Mux31~0_combout  & ((\my_regfile|registers[25][0]~q ))))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux31~0_combout ))))

	.dataa(\my_regfile|registers[29][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[25][0]~q ),
	.datad(\my_regfile|Mux31~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~1 .lut_mask = 16'hBBC0;
defparam \my_regfile|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \my_regfile|Mux31~7 (
// Equation(s):
// \my_regfile|Mux31~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[23][0]~q ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (((\my_regfile|registers[19][0]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[23][0]~q ),
	.datac(\my_regfile|registers[19][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~7 .lut_mask = 16'hAAD8;
defparam \my_regfile|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \my_regfile|Mux31~8 (
// Equation(s):
// \my_regfile|Mux31~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux31~7_combout  & ((\my_regfile|registers[31][0]~q ))) # (!\my_regfile|Mux31~7_combout  & (\my_regfile|registers[27][0]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux31~7_combout ))))

	.dataa(\my_regfile|registers[27][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|registers[31][0]~q ),
	.datad(\my_regfile|Mux31~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~8 .lut_mask = 16'hF388;
defparam \my_regfile|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \my_regfile|Mux31~9 (
// Equation(s):
// \my_regfile|Mux31~9_combout  = (\my_regfile|Mux31~6_combout  & (((\my_regfile|Mux31~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17]))) # (!\my_regfile|Mux31~6_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// (\my_regfile|Mux31~1_combout )))

	.dataa(\my_regfile|Mux31~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux31~1_combout ),
	.datad(\my_regfile|Mux31~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~9 .lut_mask = 16'hEA62;
defparam \my_regfile|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \my_regfile|Mux31~20 (
// Equation(s):
// \my_regfile|Mux31~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux31~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux31~19_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux31~9_combout ),
	.datac(\my_regfile|Mux31~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~20 .lut_mask = 16'hD8D8;
defparam \my_regfile|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \my_regfile|Mux30~20 (
// Equation(s):
// \my_regfile|Mux30~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux30~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux30~19_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_regfile|Mux30~9_combout ),
	.datad(\my_regfile|Mux30~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~20 .lut_mask = 16'hF3C0;
defparam \my_regfile|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \my_regfile|Mux29~20 (
// Equation(s):
// \my_regfile|Mux29~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux29~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux29~19_combout ))

	.dataa(\my_regfile|Mux29~19_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|Mux29~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~20 .lut_mask = 16'hFA0A;
defparam \my_regfile|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \my_regfile|Mux27~20 (
// Equation(s):
// \my_regfile|Mux27~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux27~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux27~19_combout ))

	.dataa(gnd),
	.datab(\my_regfile|Mux27~19_combout ),
	.datac(\my_regfile|Mux27~9_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~20 .lut_mask = 16'hF0CC;
defparam \my_regfile|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \my_regfile|Mux26~20 (
// Equation(s):
// \my_regfile|Mux26~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux26~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux26~19_combout ))

	.dataa(\my_regfile|Mux26~19_combout ),
	.datab(\my_regfile|Mux26~9_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~20 .lut_mask = 16'hCCAA;
defparam \my_regfile|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \my_regfile|Mux25~20 (
// Equation(s):
// \my_regfile|Mux25~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux25~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux25~19_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(gnd),
	.datac(\my_regfile|Mux25~19_combout ),
	.datad(\my_regfile|Mux25~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~20 .lut_mask = 16'hFA50;
defparam \my_regfile|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \my_regfile|Mux24~20 (
// Equation(s):
// \my_regfile|Mux24~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux24~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux24~19_combout )))

	.dataa(\my_regfile|Mux24~9_combout ),
	.datab(\my_regfile|Mux24~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \my_regfile|Mux23~20 (
// Equation(s):
// \my_regfile|Mux23~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux23~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux23~19_combout ))

	.dataa(gnd),
	.datab(\my_regfile|Mux23~19_combout ),
	.datac(\my_regfile|Mux23~9_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~20 .lut_mask = 16'hF0CC;
defparam \my_regfile|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \my_regfile|Mux21~20 (
// Equation(s):
// \my_regfile|Mux21~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux21~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux21~19_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux21~19_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux21~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~20 .lut_mask = 16'hEE44;
defparam \my_regfile|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \my_regfile|Mux19~20 (
// Equation(s):
// \my_regfile|Mux19~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux19~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux19~19_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux19~9_combout ),
	.datac(gnd),
	.datad(\my_regfile|Mux19~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~20 .lut_mask = 16'hDD88;
defparam \my_regfile|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \my_regfile|Mux17~20 (
// Equation(s):
// \my_regfile|Mux17~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux17~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux17~19_combout )))

	.dataa(\my_regfile|Mux17~9_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_regfile|Mux17~19_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~20 .lut_mask = 16'hAFA0;
defparam \my_regfile|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \my_regfile|Mux3~20 (
// Equation(s):
// \my_regfile|Mux3~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux3~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux3~19_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_regfile|Mux3~19_combout ),
	.datac(\my_regfile|Mux3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~20 .lut_mask = 16'hE4E4;
defparam \my_regfile|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \my_regfile|Mux0~20 (
// Equation(s):
// \my_regfile|Mux0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux0~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux0~19_combout ))

	.dataa(gnd),
	.datab(\my_regfile|Mux0~19_combout ),
	.datac(\my_regfile|Mux0~9_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~20 .lut_mask = 16'hF0CC;
defparam \my_regfile|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign data_writeReg_test[0] = \data_writeReg_test[0]~output_o ;

assign data_writeReg_test[1] = \data_writeReg_test[1]~output_o ;

assign data_writeReg_test[2] = \data_writeReg_test[2]~output_o ;

assign data_writeReg_test[3] = \data_writeReg_test[3]~output_o ;

assign data_writeReg_test[4] = \data_writeReg_test[4]~output_o ;

assign data_writeReg_test[5] = \data_writeReg_test[5]~output_o ;

assign data_writeReg_test[6] = \data_writeReg_test[6]~output_o ;

assign data_writeReg_test[7] = \data_writeReg_test[7]~output_o ;

assign data_writeReg_test[8] = \data_writeReg_test[8]~output_o ;

assign data_writeReg_test[9] = \data_writeReg_test[9]~output_o ;

assign data_writeReg_test[10] = \data_writeReg_test[10]~output_o ;

assign data_writeReg_test[11] = \data_writeReg_test[11]~output_o ;

assign data_writeReg_test[12] = \data_writeReg_test[12]~output_o ;

assign data_writeReg_test[13] = \data_writeReg_test[13]~output_o ;

assign data_writeReg_test[14] = \data_writeReg_test[14]~output_o ;

assign data_writeReg_test[15] = \data_writeReg_test[15]~output_o ;

assign data_writeReg_test[16] = \data_writeReg_test[16]~output_o ;

assign data_writeReg_test[17] = \data_writeReg_test[17]~output_o ;

assign data_writeReg_test[18] = \data_writeReg_test[18]~output_o ;

assign data_writeReg_test[19] = \data_writeReg_test[19]~output_o ;

assign data_writeReg_test[20] = \data_writeReg_test[20]~output_o ;

assign data_writeReg_test[21] = \data_writeReg_test[21]~output_o ;

assign data_writeReg_test[22] = \data_writeReg_test[22]~output_o ;

assign data_writeReg_test[23] = \data_writeReg_test[23]~output_o ;

assign data_writeReg_test[24] = \data_writeReg_test[24]~output_o ;

assign data_writeReg_test[25] = \data_writeReg_test[25]~output_o ;

assign data_writeReg_test[26] = \data_writeReg_test[26]~output_o ;

assign data_writeReg_test[27] = \data_writeReg_test[27]~output_o ;

assign data_writeReg_test[28] = \data_writeReg_test[28]~output_o ;

assign data_writeReg_test[29] = \data_writeReg_test[29]~output_o ;

assign data_writeReg_test[30] = \data_writeReg_test[30]~output_o ;

assign data_writeReg_test[31] = \data_writeReg_test[31]~output_o ;

assign q_imem_test[0] = \q_imem_test[0]~output_o ;

assign q_imem_test[1] = \q_imem_test[1]~output_o ;

assign q_imem_test[2] = \q_imem_test[2]~output_o ;

assign q_imem_test[3] = \q_imem_test[3]~output_o ;

assign q_imem_test[4] = \q_imem_test[4]~output_o ;

assign q_imem_test[5] = \q_imem_test[5]~output_o ;

assign q_imem_test[6] = \q_imem_test[6]~output_o ;

assign q_imem_test[7] = \q_imem_test[7]~output_o ;

assign q_imem_test[8] = \q_imem_test[8]~output_o ;

assign q_imem_test[9] = \q_imem_test[9]~output_o ;

assign q_imem_test[10] = \q_imem_test[10]~output_o ;

assign q_imem_test[11] = \q_imem_test[11]~output_o ;

assign q_imem_test[12] = \q_imem_test[12]~output_o ;

assign q_imem_test[13] = \q_imem_test[13]~output_o ;

assign q_imem_test[14] = \q_imem_test[14]~output_o ;

assign q_imem_test[15] = \q_imem_test[15]~output_o ;

assign q_imem_test[16] = \q_imem_test[16]~output_o ;

assign q_imem_test[17] = \q_imem_test[17]~output_o ;

assign q_imem_test[18] = \q_imem_test[18]~output_o ;

assign q_imem_test[19] = \q_imem_test[19]~output_o ;

assign q_imem_test[20] = \q_imem_test[20]~output_o ;

assign q_imem_test[21] = \q_imem_test[21]~output_o ;

assign q_imem_test[22] = \q_imem_test[22]~output_o ;

assign q_imem_test[23] = \q_imem_test[23]~output_o ;

assign q_imem_test[24] = \q_imem_test[24]~output_o ;

assign q_imem_test[25] = \q_imem_test[25]~output_o ;

assign q_imem_test[26] = \q_imem_test[26]~output_o ;

assign q_imem_test[27] = \q_imem_test[27]~output_o ;

assign q_imem_test[28] = \q_imem_test[28]~output_o ;

assign q_imem_test[29] = \q_imem_test[29]~output_o ;

assign q_imem_test[30] = \q_imem_test[30]~output_o ;

assign q_imem_test[31] = \q_imem_test[31]~output_o ;

assign ctrl_writeEnable_test = \ctrl_writeEnable_test~output_o ;

assign operandA_test[0] = \operandA_test[0]~output_o ;

assign operandA_test[1] = \operandA_test[1]~output_o ;

assign operandA_test[2] = \operandA_test[2]~output_o ;

assign operandA_test[3] = \operandA_test[3]~output_o ;

assign operandA_test[4] = \operandA_test[4]~output_o ;

assign operandA_test[5] = \operandA_test[5]~output_o ;

assign operandA_test[6] = \operandA_test[6]~output_o ;

assign operandA_test[7] = \operandA_test[7]~output_o ;

assign operandA_test[8] = \operandA_test[8]~output_o ;

assign operandA_test[9] = \operandA_test[9]~output_o ;

assign operandA_test[10] = \operandA_test[10]~output_o ;

assign operandA_test[11] = \operandA_test[11]~output_o ;

assign operandA_test[12] = \operandA_test[12]~output_o ;

assign operandA_test[13] = \operandA_test[13]~output_o ;

assign operandA_test[14] = \operandA_test[14]~output_o ;

assign operandA_test[15] = \operandA_test[15]~output_o ;

assign operandA_test[16] = \operandA_test[16]~output_o ;

assign operandA_test[17] = \operandA_test[17]~output_o ;

assign operandA_test[18] = \operandA_test[18]~output_o ;

assign operandA_test[19] = \operandA_test[19]~output_o ;

assign operandA_test[20] = \operandA_test[20]~output_o ;

assign operandA_test[21] = \operandA_test[21]~output_o ;

assign operandA_test[22] = \operandA_test[22]~output_o ;

assign operandA_test[23] = \operandA_test[23]~output_o ;

assign operandA_test[24] = \operandA_test[24]~output_o ;

assign operandA_test[25] = \operandA_test[25]~output_o ;

assign operandA_test[26] = \operandA_test[26]~output_o ;

assign operandA_test[27] = \operandA_test[27]~output_o ;

assign operandA_test[28] = \operandA_test[28]~output_o ;

assign operandA_test[29] = \operandA_test[29]~output_o ;

assign operandA_test[30] = \operandA_test[30]~output_o ;

assign operandA_test[31] = \operandA_test[31]~output_o ;

assign operandB_test[0] = \operandB_test[0]~output_o ;

assign operandB_test[1] = \operandB_test[1]~output_o ;

assign operandB_test[2] = \operandB_test[2]~output_o ;

assign operandB_test[3] = \operandB_test[3]~output_o ;

assign operandB_test[4] = \operandB_test[4]~output_o ;

assign operandB_test[5] = \operandB_test[5]~output_o ;

assign operandB_test[6] = \operandB_test[6]~output_o ;

assign operandB_test[7] = \operandB_test[7]~output_o ;

assign operandB_test[8] = \operandB_test[8]~output_o ;

assign operandB_test[9] = \operandB_test[9]~output_o ;

assign operandB_test[10] = \operandB_test[10]~output_o ;

assign operandB_test[11] = \operandB_test[11]~output_o ;

assign operandB_test[12] = \operandB_test[12]~output_o ;

assign operandB_test[13] = \operandB_test[13]~output_o ;

assign operandB_test[14] = \operandB_test[14]~output_o ;

assign operandB_test[15] = \operandB_test[15]~output_o ;

assign operandB_test[16] = \operandB_test[16]~output_o ;

assign operandB_test[17] = \operandB_test[17]~output_o ;

assign operandB_test[18] = \operandB_test[18]~output_o ;

assign operandB_test[19] = \operandB_test[19]~output_o ;

assign operandB_test[20] = \operandB_test[20]~output_o ;

assign operandB_test[21] = \operandB_test[21]~output_o ;

assign operandB_test[22] = \operandB_test[22]~output_o ;

assign operandB_test[23] = \operandB_test[23]~output_o ;

assign operandB_test[24] = \operandB_test[24]~output_o ;

assign operandB_test[25] = \operandB_test[25]~output_o ;

assign operandB_test[26] = \operandB_test[26]~output_o ;

assign operandB_test[27] = \operandB_test[27]~output_o ;

assign operandB_test[28] = \operandB_test[28]~output_o ;

assign operandB_test[29] = \operandB_test[29]~output_o ;

assign operandB_test[30] = \operandB_test[30]~output_o ;

assign operandB_test[31] = \operandB_test[31]~output_o ;

assign alucode_test[0] = \alucode_test[0]~output_o ;

assign alucode_test[1] = \alucode_test[1]~output_o ;

assign alucode_test[2] = \alucode_test[2]~output_o ;

assign alucode_test[3] = \alucode_test[3]~output_o ;

assign alucode_test[4] = \alucode_test[4]~output_o ;

assign aluresult_test[0] = \aluresult_test[0]~output_o ;

assign aluresult_test[1] = \aluresult_test[1]~output_o ;

assign aluresult_test[2] = \aluresult_test[2]~output_o ;

assign aluresult_test[3] = \aluresult_test[3]~output_o ;

assign aluresult_test[4] = \aluresult_test[4]~output_o ;

assign aluresult_test[5] = \aluresult_test[5]~output_o ;

assign aluresult_test[6] = \aluresult_test[6]~output_o ;

assign aluresult_test[7] = \aluresult_test[7]~output_o ;

assign aluresult_test[8] = \aluresult_test[8]~output_o ;

assign aluresult_test[9] = \aluresult_test[9]~output_o ;

assign aluresult_test[10] = \aluresult_test[10]~output_o ;

assign aluresult_test[11] = \aluresult_test[11]~output_o ;

assign aluresult_test[12] = \aluresult_test[12]~output_o ;

assign aluresult_test[13] = \aluresult_test[13]~output_o ;

assign aluresult_test[14] = \aluresult_test[14]~output_o ;

assign aluresult_test[15] = \aluresult_test[15]~output_o ;

assign aluresult_test[16] = \aluresult_test[16]~output_o ;

assign aluresult_test[17] = \aluresult_test[17]~output_o ;

assign aluresult_test[18] = \aluresult_test[18]~output_o ;

assign aluresult_test[19] = \aluresult_test[19]~output_o ;

assign aluresult_test[20] = \aluresult_test[20]~output_o ;

assign aluresult_test[21] = \aluresult_test[21]~output_o ;

assign aluresult_test[22] = \aluresult_test[22]~output_o ;

assign aluresult_test[23] = \aluresult_test[23]~output_o ;

assign aluresult_test[24] = \aluresult_test[24]~output_o ;

assign aluresult_test[25] = \aluresult_test[25]~output_o ;

assign aluresult_test[26] = \aluresult_test[26]~output_o ;

assign aluresult_test[27] = \aluresult_test[27]~output_o ;

assign aluresult_test[28] = \aluresult_test[28]~output_o ;

assign aluresult_test[29] = \aluresult_test[29]~output_o ;

assign aluresult_test[30] = \aluresult_test[30]~output_o ;

assign aluresult_test[31] = \aluresult_test[31]~output_o ;

assign ctrl_readRegA_test[0] = \ctrl_readRegA_test[0]~output_o ;

assign ctrl_readRegA_test[1] = \ctrl_readRegA_test[1]~output_o ;

assign ctrl_readRegA_test[2] = \ctrl_readRegA_test[2]~output_o ;

assign ctrl_readRegA_test[3] = \ctrl_readRegA_test[3]~output_o ;

assign ctrl_readRegA_test[4] = \ctrl_readRegA_test[4]~output_o ;

assign ctrl_readRegB_test[0] = \ctrl_readRegB_test[0]~output_o ;

assign ctrl_readRegB_test[1] = \ctrl_readRegB_test[1]~output_o ;

assign ctrl_readRegB_test[2] = \ctrl_readRegB_test[2]~output_o ;

assign ctrl_readRegB_test[3] = \ctrl_readRegB_test[3]~output_o ;

assign ctrl_readRegB_test[4] = \ctrl_readRegB_test[4]~output_o ;

assign pc_test[0] = \pc_test[0]~output_o ;

assign pc_test[1] = \pc_test[1]~output_o ;

assign pc_test[2] = \pc_test[2]~output_o ;

assign pc_test[3] = \pc_test[3]~output_o ;

assign pc_test[4] = \pc_test[4]~output_o ;

assign pc_test[5] = \pc_test[5]~output_o ;

assign pc_test[6] = \pc_test[6]~output_o ;

assign pc_test[7] = \pc_test[7]~output_o ;

assign pc_test[8] = \pc_test[8]~output_o ;

assign pc_test[9] = \pc_test[9]~output_o ;

assign pc_test[10] = \pc_test[10]~output_o ;

assign pc_test[11] = \pc_test[11]~output_o ;

endmodule
