/dts-v1/;
// magic:		0xd00dfeed
// totalsize:		0x119dc (72156)
// off_dt_struct:	0x38
// off_dt_strings:	0x10d18
// off_mem_rsvmap:	0x28
// version:		17
// last_comp_version:	16
// boot_cpuid_phys:	0x0
// size_dt_strings:	0xcc4
// size_dt_struct:	0x10ce0

/ {
    #address-cells = <0x00000001>;
    #size-cells = <0x00000001>;
    model = "STMicroelectronics STM32MP157C-DK2 Discovery Board";
    compatible = "st,stm32mp157c-dk2", "st,stm32mp157";
    cpus {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        cpu@0 {
            compatible = "arm,cortex-a7";
            device_type = "cpu";
            reg = <0x00000000>;
            clock-frequency = <0x26be3680>;
            phandle = <0x00000001>;
        };
        cpu@1 {
            compatible = "arm,cortex-a7";
            device_type = "cpu";
            reg = <0x00000001>;
            clock-frequency = <0x26be3680>;
            phandle = <0x00000002>;
        };
    };
    arm-pmu {
        compatible = "arm,cortex-a7-pmu";
        interrupts = <0x00000000 0x000000c8 0x00000004 0x00000000 0x000000c9 0x00000004>;
        interrupt-affinity = <0x00000001 0x00000002>;
        interrupt-parent = <0x00000003>;
    };
    psci {
        compatible = "arm,psci-1.0";
        method = "smc";
    };
    interrupt-controller@a0021000 {
        compatible = "arm,cortex-a7-gic";
        #interrupt-cells = <0x00000003>;
        interrupt-controller;
        reg = <0xa0021000 0x00001000 0xa0022000 0x00002000>;
        phandle = <0x00000003>;
    };
    timer {
        compatible = "arm,armv7-timer";
        interrupts = <0x00000001 0x0000000d 0x00000f08 0x00000001 0x0000000e 0x00000f08 0x00000001 0x0000000b 0x00000f08 0x00000001 0x0000000a 0x00000f08>;
        interrupt-parent = <0x00000003>;
    };
    clocks {
        u-boot,dm-pre-reloc;
        clk-hse {
            #clock-cells = <0x00000000>;
            compatible = "fixed-clock";
            clock-frequency = <0x016e3600>;
            u-boot,dm-pre-reloc;
            st,digbypass;
            phandle = <0x00000069>;
        };
        clk-hsi {
            #clock-cells = <0x00000000>;
            compatible = "fixed-clock";
            clock-frequency = <0x03d09000>;
            u-boot,dm-pre-reloc;
        };
        clk-lse {
            #clock-cells = <0x00000000>;
            compatible = "fixed-clock";
            clock-frequency = <0x00008000>;
            u-boot,dm-pre-reloc;
            phandle = <0x00000032>;
        };
        clk-lsi {
            #clock-cells = <0x00000000>;
            compatible = "fixed-clock";
            clock-frequency = <0x00007d00>;
            u-boot,dm-pre-reloc;
        };
        clk-csi {
            #clock-cells = <0x00000000>;
            compatible = "fixed-clock";
            clock-frequency = <0x003d0900>;
            u-boot,dm-pre-reloc;
        };
        i2s_ckin {
            #clock-cells = <0x00000000>;
            compatible = "fixed-clock";
            clock-frequency = <0x00000000>;
        };
        ck_dsi_phy {
            #clock-cells = <0x00000000>;
            compatible = "fixed-clock";
            clock-frequency = <0x00000000>;
        };
    };
    pm_domain {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000000>;
        compatible = "st,stm32mp157c-pd";
        core-ret-power-domain@1 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg = <0x00000001>;
            #power-domain-cells = <0x00000000>;
            label = "CORE-RETENTION";
            core-power-domain@2 {
                reg = <0x00000002>;
                #power-domain-cells = <0x00000000>;
                label = "CORE";
                phandle = <0x00000012>;
            };
        };
    };
    thermal-zones {
        cpu-thermal {
            polling-delay-passive = <0x00000000>;
            polling-delay = <0x00000000>;
            thermal-sensors = <0x00000004>;
            trips {
                cpu-alert1 {
                    temperature = <0x00014c08>;
                    hysteresis = <0x00000000>;
                    type = "passive";
                };
                cpu-crit {
                    temperature = <0x0001d4c0>;
                    hysteresis = <0x00000000>;
                    type = "critical";
                };
            };
            cooling-maps {
            };
        };
    };
    reboot {
        compatible = "syscon-reboot";
        regmap = <0x00000005>;
        offset = <0x00000404>;
        mask = <0x00000001>;
        u-boot,dm-pre-reloc;
    };
    replicator {
        compatible = "arm,coresight-replicator";
        clocks = <0x00000005 0x000000d7>;
        clock-names = "apb_pclk";
        ports {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            port@0 {
                reg = <0x00000000>;
                endpoint {
                    remote-endpoint = <0x00000006>;
                    phandle = <0x00000053>;
                };
            };
        };
    };
    soc {
        compatible = "simple-bus";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        interrupt-parent = <0x00000003>;
        ranges;
        u-boot,dm-pre-reloc;
        timer@40000000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x40000000 0x00000400>;
            clocks = <0x00000005 0x000000c5>;
            clock-names = "int";
            dmas = <0x00000007 0x00000012 0x00000400 0x00000005 0x00000007 0x00000013 0x00000400 0x00000005 0x00000007 0x00000014 0x00000400 0x00000005 0x00000007 0x00000015 0x00000400 0x00000005 0x00000007 0x00000016 0x00000400 0x00000005>;
            dma-names = "ch1", "ch2", "ch3", "ch4", "up";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "disabled";
            };
            timer@1 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x00000001>;
                status = "disabled";
            };
        };
        timer@40001000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x40001000 0x00000400>;
            clocks = <0x00000005 0x000000c6>;
            clock-names = "int";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "okay";
                pinctrl-0 = <0x00000008>;
                pinctrl-1 = <0x00000009>;
                pinctrl-names = "default", "sleep";
            };
            timer@2 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x00000002>;
                status = "okay";
            };
        };
        timer@40002000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x40002000 0x00000400>;
            clocks = <0x00000005 0x000000c7>;
            clock-names = "int";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "okay";
                pinctrl-0 = <0x0000000a 0x0000000b>;
                pinctrl-1 = <0x0000000c 0x0000000d>;
                pinctrl-names = "default", "sleep";
            };
            timer@3 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x00000003>;
                status = "okay";
            };
        };
        timer@40003000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x40003000 0x00000400>;
            clocks = <0x00000005 0x000000c8>;
            clock-names = "int";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "okay";
                pinctrl-0 = <0x0000000e>;
                pinctrl-1 = <0x0000000f>;
                pinctrl-names = "default", "sleep";
            };
            timer@4 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x00000004>;
                status = "okay";
            };
        };
        timer@40004000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x40004000 0x00000400>;
            clocks = <0x00000005 0x000000c9>;
            clock-names = "int";
            status = "okay";
            timer@5 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x00000005>;
                status = "okay";
            };
        };
        timer@40005000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x40005000 0x00000400>;
            clocks = <0x00000005 0x000000ca>;
            clock-names = "int";
            dmas = <0x00000007 0x00000046 0x00000400 0x00000005>;
            dma-names = "up";
            status = "disabled";
            timer@6 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x00000006>;
                status = "disabled";
            };
        };
        timer@40006000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x40006000 0x00000400>;
            clocks = <0x00000005 0x000000cb>;
            clock-names = "int";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "okay";
                pinctrl-0 = <0x00000010>;
                pinctrl-1 = <0x00000011>;
                pinctrl-names = "default", "sleep";
            };
            timer@11 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x0000000b>;
                status = "okay";
            };
        };
        timer@40007000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x40007000 0x00000400>;
            clocks = <0x00000005 0x000000cc>;
            clock-names = "int";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "disabled";
            };
            timer@12 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x0000000c>;
                status = "disabled";
            };
        };
        timer@40008000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x40008000 0x00000400>;
            clocks = <0x00000005 0x000000cd>;
            clock-names = "int";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "disabled";
            };
            timer@13 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x0000000d>;
                status = "disabled";
            };
        };
        timer@40009000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-lptimer";
            reg = <0x40009000 0x00000400>;
            clocks = <0x00000005 0x0000008f>;
            clock-names = "mux";
            power-domains = <0x00000012>;
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm-lp";
                #pwm-cells = <0x00000003>;
                status = "disabled";
            };
            trigger@0 {
                compatible = "st,stm32-lptimer-trigger";
                reg = <0x00000000>;
                status = "disabled";
            };
            counter {
                compatible = "st,stm32-lptimer-counter";
                status = "disabled";
            };
        };
        spi@4000b000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32h7-spi";
            reg = <0x4000b000 0x00000400>;
            interrupts = <0x00000000 0x00000024 0x00000004>;
            clocks = <0x00000005 0x00000083>;
            resets = <0x00000005 0x00004c0b>;
            dmas = <0x00000007 0x00000027 0x00000400 0x00000005 0x00000007 0x00000028 0x00000400 0x00000005>;
            dma-names = "rx", "tx";
            power-domains = <0x00000012>;
            status = "disabled";
        };
        audio-controller@4000b000 {
            compatible = "st,stm32h7-i2s";
            #sound-dai-cells = <0x00000000>;
            reg = <0x4000b000 0x00000400>;
            interrupts = <0x00000000 0x00000024 0x00000004>;
            dmas = <0x00000007 0x00000027 0x00000400 0x00000001 0x00000007 0x00000028 0x00000400 0x00000001>;
            dma-names = "rx", "tx";
            status = "okay";
            clocks = <0x00000005 0x00000010 0x00000005 0x00000083 0x00000005 0x000000bb 0x00000005 0x000000bc>;
            clock-names = "pclk", "i2sclk", "x8k", "x11k";
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <0x00000013>;
            pinctrl-1 = <0x00000014>;
            port {
                phandle = <0x00000086>;
                endpoint {
                    remote-endpoint = <0x00000015>;
                    format = "i2s";
                    mclk-fs = <0x00000100>;
                    phandle = <0x00000030>;
                };
            };
        };
        spi@4000c000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32h7-spi";
            reg = <0x4000c000 0x00000400>;
            interrupts = <0x00000000 0x00000033 0x00000004>;
            clocks = <0x00000005 0x00000084>;
            resets = <0x00000005 0x00004c0c>;
            dmas = <0x00000007 0x0000003d 0x00000400 0x00000005 0x00000007 0x0000003e 0x00000400 0x00000005>;
            dma-names = "rx", "tx";
            power-domains = <0x00000012>;
            status = "disabled";
        };
        audio-controller@4000c000 {
            compatible = "st,stm32h7-i2s";
            #sound-dai-cells = <0x00000000>;
            reg = <0x4000c000 0x00000400>;
            interrupts = <0x00000000 0x00000033 0x00000004>;
            dmas = <0x00000007 0x0000003d 0x00000400 0x00000001 0x00000007 0x0000003e 0x00000400 0x00000001>;
            dma-names = "rx", "tx";
            status = "disabled";
        };
        audio-controller@4000d000 {
            compatible = "st,stm32h7-spdifrx";
            #sound-dai-cells = <0x00000000>;
            reg = <0x4000d000 0x00000400>;
            clocks = <0x00000005 0x00000081>;
            clock-names = "kclk";
            interrupts = <0x00000000 0x00000061 0x00000004>;
            dmas = <0x00000007 0x0000005d 0x00000400 0x00000001 0x00000007 0x0000005e 0x00000400 0x00000001>;
            dma-names = "rx", "rx-ctrl";
            status = "disabled";
        };
        serial@4000e000 {
            compatible = "st,stm32h7-uart";
            reg = <0x4000e000 0x00000400>;
            interrupt-names = "event", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000026 0x00000004 0x00000016 0x0000001b 0x00000001>;
            clocks = <0x00000005 0x00000095>;
            resets = <0x00000005 0x00004c0e>;
            wakeup-source;
            power-domains = <0x00000012>;
            status = "okay";
            pinctrl-names = "default", "sleep", "idle";
            pinctrl-0 = <0x00000017>;
            pinctrl-1 = <0x00000018>;
            pinctrl-2 = <0x00000019>;
            st,hw-flow-ctrl;
            bluetooth {
                pinctrl-names = "default";
                pinctrl-0 = <0x0000001a>;
                compatible = "brcm,bcm43438-bt";
                max-speed = <0x002dc6c0>;
            };
        };
        serial@4000f000 {
            compatible = "st,stm32h7-uart";
            reg = <0x4000f000 0x00000400>;
            interrupt-names = "event", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000027 0x00000004 0x00000016 0x0000001c 0x00000001>;
            clocks = <0x00000005 0x00000096>;
            resets = <0x00000005 0x00004c0f>;
            wakeup-source;
            power-domains = <0x00000012>;
            status = "disabled";
            pinctrl-names = "default", "sleep", "idle";
            pinctrl-0 = <0x0000001b>;
            pinctrl-1 = <0x0000001c>;
            pinctrl-2 = <0x0000001d>;
        };
        serial@40010000 {
            compatible = "st,stm32h7-uart";
            reg = <0x40010000 0x00000400>;
            interrupt-names = "event", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000034 0x00000004 0x00000016 0x0000001e 0x00000001>;
            clocks = <0x00000005 0x00000097>;
            resets = <0x00000005 0x00004c10>;
            wakeup-source;
            power-domains = <0x00000012>;
            status = "okay";
            pinctrl-names = "default", "sleep", "idle", "no_console_suspend";
            pinctrl-0 = <0x0000001e>;
            pinctrl-1 = <0x0000001f>;
            pinctrl-2 = <0x00000020>;
            pinctrl-3 = <0x0000001e>;
            u-boot,dm-pre-reloc;
        };
        serial@40011000 {
            compatible = "st,stm32h7-uart";
            reg = <0x40011000 0x00000400>;
            interrupt-names = "event", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000035 0x00000004 0x00000016 0x0000001f 0x00000001>;
            clocks = <0x00000005 0x00000098>;
            resets = <0x00000005 0x00004c11>;
            wakeup-source;
            power-domains = <0x00000012>;
            status = "disabled";
        };
        i2c@40012000 {
            compatible = "st,stm32f7-i2c";
            reg = <0x40012000 0x00000400>;
            interrupt-names = "event", "error", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x0000001f 0x00000004 0x00000003 0x00000000 0x00000020 0x00000004 0x00000016 0x00000015 0x00000001>;
            clocks = <0x00000005 0x00000089>;
            resets = <0x00000005 0x00004c15>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            power-domains = <0x00000012>;
            st,syscfg-fmp = <0x00000021 0x00000004 0x00000001>;
            status = "okay";
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <0x00000022>;
            pinctrl-1 = <0x00000023>;
            i2c-scl-rising-time-ns = <0x00000064>;
            i2c-scl-falling-time-ns = <0x00000007>;
            cs42l51@4a {
                compatible = "cirrus,cs42l51";
                reg = <0x0000004a>;
                #sound-dai-cells = <0x00000000>;
                status = "okay";
                VL-supply = <0x00000024>;
                VD-supply = <0x00000025>;
                VA-supply = <0x00000025>;
                VAHP-supply = <0x00000025>;
                reset-gpios = <0x00000026 0x00000009 0x00000001>;
                clocks = <0x00000027>;
                clock-names = "MCLK";
                port {
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    endpoint@0 {
                        reg = <0x00000000>;
                        remote-endpoint = <0x00000028>;
                        frame-master;
                        bitclock-master;
                        phandle = <0x0000003f>;
                    };
                    endpoint@1 {
                        reg = <0x00000001>;
                        remote-endpoint = <0x00000029>;
                        frame-master;
                        bitclock-master;
                        phandle = <0x00000040>;
                    };
                };
            };
            hdmi-transmitter@39 {
                compatible = "sil,sii9022";
                reg = <0x00000039>;
                iovcc-supply = <0x0000002a>;
                cvcc12-supply = <0x0000002b>;
                reset-gpios = <0x0000002c 0x0000000a 0x00000001>;
                interrupts = <0x00000001 0x00000002>;
                interrupt-parent = <0x00000026>;
                pinctrl-names = "default", "sleep";
                pinctrl-0 = <0x0000002d>;
                pinctrl-1 = <0x0000002e>;
                status = "okay";
                ports {
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    port@0 {
                        reg = <0x00000000>;
                        endpoint {
                            remote-endpoint = <0x0000002f>;
                            phandle = <0x0000006f>;
                        };
                    };
                    port@1 {
                        reg = <0x00000001>;
                        endpoint {
                            remote-endpoint = <0x00000030>;
                            phandle = <0x00000015>;
                        };
                    };
                };
            };
            touchscreen@2a {
                compatible = "focaltech,ft6236";
                reg = <0x0000002a>;
                interrupts = <0x00000002 0x00000002>;
                interrupt-parent = <0x00000031>;
                interrupt-controller;
                touchscreen-size-x = <0x000001e0>;
                touchscreen-size-y = <0x00000320>;
                status = "okay";
            };
            touchscreen@38 {
                compatible = "focaltech,ft6336";
                reg = <0x00000038>;
                interrupts = <0x00000002 0x00000002>;
                interrupt-parent = <0x00000031>;
                interrupt-controller;
                touchscreen-size-x = <0x000001e0>;
                touchscreen-size-y = <0x00000320>;
                status = "okay";
            };
        };
        i2c@40013000 {
            compatible = "st,stm32f7-i2c";
            reg = <0x40013000 0x00000400>;
            interrupt-names = "event", "error", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000021 0x00000004 0x00000003 0x00000000 0x00000022 0x00000004 0x00000016 0x00000016 0x00000001>;
            clocks = <0x00000005 0x0000008a>;
            resets = <0x00000005 0x00004c16>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            dmas = <0x00000007 0x00000023 0x00000400 0x00000005 0x00000007 0x00000024 0x00000400 0x00000005>;
            dma-names = "rx", "tx";
            power-domains = <0x00000012>;
            st,syscfg-fmp = <0x00000021 0x00000004 0x00000002>;
            status = "disabled";
        };
        i2c@40014000 {
            compatible = "st,stm32f7-i2c";
            reg = <0x40014000 0x00000400>;
            interrupt-names = "event", "error", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000048 0x00000004 0x00000003 0x00000000 0x00000049 0x00000004 0x00000016 0x00000017 0x00000001>;
            clocks = <0x00000005 0x0000008b>;
            resets = <0x00000005 0x00004c17>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            dmas = <0x00000007 0x00000049 0x00000400 0x00000005 0x00000007 0x0000004a 0x00000400 0x00000005>;
            dma-names = "rx", "tx";
            power-domains = <0x00000012>;
            st,syscfg-fmp = <0x00000021 0x00000004 0x00000004>;
            status = "disabled";
        };
        i2c@40015000 {
            compatible = "st,stm32f7-i2c";
            reg = <0x40015000 0x00000400>;
            interrupt-names = "event", "error", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x0000006b 0x00000004 0x00000003 0x00000000 0x0000006c 0x00000004 0x00000016 0x00000019 0x00000001>;
            clocks = <0x00000005 0x0000008d>;
            resets = <0x00000005 0x00004c18>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            dmas = <0x00000007 0x00000073 0x00000400 0x00000005 0x00000007 0x00000074 0x00000400 0x00000005>;
            dma-names = "rx", "tx";
            power-domains = <0x00000012>;
            st,syscfg-fmp = <0x00000021 0x00000004 0x00000010>;
            status = "disabled";
        };
        cec@40016000 {
            compatible = "st,stm32-cec";
            reg = <0x40016000 0x00000400>;
            interrupts = <0x00000000 0x0000005e 0x00000004>;
            clocks = <0x00000005 0x00000088 0x00000032>;
            clock-names = "cec", "hdmi-cec";
            power-domains = <0x00000012>;
            status = "okay";
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <0x00000033>;
            pinctrl-1 = <0x00000034>;
        };
        dac@40017000 {
            compatible = "st,stm32h7-dac-core";
            reg = <0x40017000 0x00000400>;
            clocks = <0x00000005 0x0000001e>;
            clock-names = "pclk";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            status = "disabled";
            dac@1 {
                compatible = "st,stm32-dac";
                #io-channels-cells = <0x00000001>;
                reg = <0x00000001>;
                status = "disabled";
            };
            dac@2 {
                compatible = "st,stm32-dac";
                #io-channels-cells = <0x00000001>;
                reg = <0x00000002>;
                status = "disabled";
            };
        };
        serial@40018000 {
            compatible = "st,stm32h7-uart";
            reg = <0x40018000 0x00000400>;
            interrupt-names = "event", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000052 0x00000004 0x00000016 0x00000020 0x00000001>;
            clocks = <0x00000005 0x0000009a>;
            resets = <0x00000005 0x00004c12>;
            wakeup-source;
            power-domains = <0x00000012>;
            status = "disabled";
        };
        serial@40019000 {
            compatible = "st,stm32h7-uart";
            reg = <0x40019000 0x00000400>;
            interrupt-names = "event", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000053 0x00000004 0x00000016 0x00000021 0x00000001>;
            clocks = <0x00000005 0x0000009b>;
            resets = <0x00000005 0x00004c13>;
            wakeup-source;
            power-domains = <0x00000012>;
            status = "disabled";
        };
        timer@44000000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x44000000 0x00000400>;
            clocks = <0x00000005 0x000000ce>;
            clock-names = "int";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "okay";
                pinctrl-0 = <0x00000035>;
                pinctrl-1 = <0x00000036>;
                pinctrl-names = "default", "sleep";
            };
            timer@0 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x00000000>;
                status = "okay";
            };
        };
        timer@44001000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x44001000 0x00000400>;
            clocks = <0x00000005 0x000000cf>;
            clock-names = "int";
            dmas = <0x00000007 0x0000002f 0x00000400 0x00000005 0x00000007 0x00000030 0x00000400 0x00000005 0x00000007 0x00000031 0x00000400 0x00000005 0x00000007 0x00000032 0x00000400 0x00000005 0x00000007 0x00000033 0x00000400 0x00000005 0x00000007 0x00000034 0x00000400 0x00000005 0x00000007 0x00000035 0x00000400 0x00000005>;
            dma-names = "ch1", "ch2", "ch3", "ch4", "up", "trig", "com";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "disabled";
            };
            timer@7 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x00000007>;
                status = "disabled";
            };
        };
        serial@44003000 {
            compatible = "st,stm32h7-uart";
            reg = <0x44003000 0x00000400>;
            interrupt-names = "event", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000047 0x00000004 0x00000016 0x0000001d 0x00000001>;
            clocks = <0x00000005 0x00000099>;
            resets = <0x00000005 0x00004c4d>;
            wakeup-source;
            power-domains = <0x00000012>;
            status = "disabled";
        };
        spi@44004000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32h7-spi";
            reg = <0x44004000 0x00000400>;
            interrupts = <0x00000000 0x00000023 0x00000004>;
            clocks = <0x00000005 0x00000082>;
            resets = <0x00000005 0x00004c48>;
            dmas = <0x00000007 0x00000025 0x00000400 0x00000005 0x00000007 0x00000026 0x00000400 0x00000005>;
            dma-names = "rx", "tx";
            power-domains = <0x00000012>;
            status = "disabled";
        };
        audio-controller@44004000 {
            compatible = "st,stm32h7-i2s";
            #sound-dai-cells = <0x00000000>;
            reg = <0x44004000 0x00000400>;
            interrupts = <0x00000000 0x00000023 0x00000004>;
            dmas = <0x00000007 0x00000025 0x00000400 0x00000001 0x00000007 0x00000026 0x00000400 0x00000001>;
            dma-names = "rx", "tx";
            status = "disabled";
        };
        spi@44005000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32h7-spi";
            reg = <0x44005000 0x00000400>;
            interrupts = <0x00000000 0x00000054 0x00000004>;
            clocks = <0x00000005 0x00000085>;
            resets = <0x00000005 0x00004c49>;
            dmas = <0x00000007 0x00000053 0x00000400 0x00000005 0x00000007 0x00000054 0x00000400 0x00000005>;
            dma-names = "rx", "tx";
            power-domains = <0x00000012>;
            status = "disabled";
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <0x00000037>;
            pinctrl-1 = <0x00000038>;
        };
        timer@44006000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x44006000 0x00000400>;
            clocks = <0x00000005 0x000000d0>;
            clock-names = "int";
            dmas = <0x00000007 0x00000069 0x00000400 0x00000005 0x00000007 0x0000006a 0x00000400 0x00000005 0x00000007 0x0000006b 0x00000400 0x00000005 0x00000007 0x0000006c 0x00000400 0x00000005>;
            dma-names = "ch1", "up", "trig", "com";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "disabled";
            };
            timer@14 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x0000000e>;
                status = "disabled";
            };
        };
        timer@44007000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x44007000 0x00000400>;
            clocks = <0x00000005 0x000000d1>;
            clock-names = "int";
            dmas = <0x00000007 0x0000006d 0x00000400 0x00000005 0x00000007 0x0000006e 0x00000400 0x00000005>;
            dma-names = "ch1", "up";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "disabled";
            };
            timer@15 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x0000000f>;
                status = "disabled";
            };
        };
        timer@44008000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-timers";
            reg = <0x44008000 0x00000400>;
            clocks = <0x00000005 0x000000d2>;
            clock-names = "int";
            dmas = <0x00000007 0x0000006f 0x00000400 0x00000005 0x00000007 0x00000070 0x00000400 0x00000005>;
            dma-names = "ch1", "up";
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm";
                status = "disabled";
            };
            timer@16 {
                compatible = "st,stm32h7-timer-trigger";
                reg = <0x00000010>;
                status = "disabled";
            };
        };
        spi@44009000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32h7-spi";
            reg = <0x44009000 0x00000400>;
            interrupts = <0x00000000 0x00000055 0x00000004>;
            clocks = <0x00000005 0x00000086>;
            resets = <0x00000005 0x00004c4a>;
            dmas = <0x00000007 0x00000055 0x00000400 0x00000005 0x00000007 0x00000056 0x00000400 0x00000005>;
            dma-names = "rx", "tx";
            power-domains = <0x00000012>;
            status = "disabled";
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <0x00000039>;
            pinctrl-1 = <0x0000003a>;
        };
        sai@4400a000 {
            compatible = "st,stm32h7-sai";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ranges = <0x00000000 0x4400a000 0x00000400>;
            reg = <0x4400a000 0x00000004>;
            interrupts = <0x00000000 0x00000057 0x00000004>;
            resets = <0x00000005 0x00004c50>;
            status = "disabled";
            audio-controller@4400a004 {
                #sound-dai-cells = <0x00000000>;
                compatible = "st,stm32-sai-sub-a";
                reg = <0x00000004 0x0000001c>;
                dmas = <0x00000007 0x00000057 0x00000400 0x00000001>;
                status = "disabled";
            };
            audio-controller@4400a024 {
                #sound-dai-cells = <0x00000000>;
                compatible = "st,stm32-sai-sub-b";
                reg = <0x00000024 0x0000001c>;
                dmas = <0x00000007 0x00000058 0x00000400 0x00000001>;
                status = "disabled";
            };
        };
        sai@4400b000 {
            compatible = "st,stm32h7-sai";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ranges = <0x00000000 0x4400b000 0x00000400>;
            reg = <0x4400b000 0x00000004>;
            interrupts = <0x00000000 0x0000005b 0x00000004>;
            resets = <0x00000005 0x00004c51>;
            status = "okay";
            clocks = <0x00000005 0x0000002a 0x00000005 0x000000bb 0x00000005 0x000000bc>;
            clock-names = "pclk", "x8k", "x11k";
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <0x0000003b 0x0000003c>;
            pinctrl-1 = <0x0000003d 0x0000003e>;
            audio-controller@4400b004 {
                #sound-dai-cells = <0x00000000>;
                compatible = "st,stm32-sai-sub-a";
                reg = <0x00000004 0x0000001c>;
                dmas = <0x00000007 0x00000059 0x00000400 0x00000001>;
                status = "okay";
                #clock-cells = <0x00000000>;
                dma-names = "tx";
                clocks = <0x00000005 0x0000009f>;
                clock-names = "sai_ck";
                phandle = <0x00000027>;
                port {
                    phandle = <0x00000084>;
                    endpoint {
                        remote-endpoint = <0x0000003f>;
                        format = "i2s";
                        mclk-fs = <0x00000100>;
                        dai-tdm-slot-num = <0x00000002>;
                        dai-tdm-slot-width = <0x00000020>;
                        phandle = <0x00000028>;
                    };
                };
            };
            audio-controller@4400b024 {
                #sound-dai-cells = <0x00000000>;
                compatible = "st,stm32-sai-sub-b";
                reg = <0x00000024 0x0000001c>;
                dmas = <0x00000007 0x0000005a 0x00000400 0x00000001>;
                status = "okay";
                dma-names = "rx";
                st,sync = <0x00000027 0x00000002>;
                clocks = <0x00000005 0x0000009f 0x00000027>;
                clock-names = "sai_ck", "MCLK";
                port {
                    phandle = <0x00000085>;
                    endpoint {
                        remote-endpoint = <0x00000040>;
                        format = "i2s";
                        mclk-fs = <0x00000100>;
                        dai-tdm-slot-num = <0x00000002>;
                        dai-tdm-slot-width = <0x00000020>;
                        phandle = <0x00000029>;
                    };
                };
            };
        };
        sai@4400c000 {
            compatible = "st,stm32h7-sai";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ranges = <0x00000000 0x4400c000 0x00000400>;
            reg = <0x4400c000 0x00000004>;
            interrupts = <0x00000000 0x00000072 0x00000004>;
            resets = <0x00000005 0x00004c52>;
            status = "disabled";
            audio-controller@4400c004 {
                #sound-dai-cells = <0x00000000>;
                compatible = "st,stm32-sai-sub-a";
                reg = <0x00000004 0x0000001c>;
                dmas = <0x00000007 0x00000071 0x00000400 0x00000001>;
                status = "disabled";
            };
            audio-controller@4400c024 {
                #sound-dai-cells = <0x00000000>;
                compatible = "st,stm32-sai-sub-b";
                reg = <0x00000024 0x0000001c>;
                dmas = <0x00000007 0x00000072 0x00000400 0x00000001>;
                status = "disabled";
            };
        };
        dfsdm@4400d000 {
            compatible = "st,stm32mp1-dfsdm";
            reg = <0x4400d000 0x00000800>;
            clocks = <0x00000005 0x0000009c>;
            clock-names = "dfsdm";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            status = "disabled";
            filter@0 {
                compatible = "st,stm32-dfsdm-adc";
                #io-channel-cells = <0x00000001>;
                reg = <0x00000000>;
                interrupts = <0x00000000 0x0000006e 0x00000004>;
                dmas = <0x00000007 0x00000065 0x00000400 0x00000001>;
                dma-names = "rx";
                status = "disabled";
            };
            filter@1 {
                compatible = "st,stm32-dfsdm-adc";
                #io-channel-cells = <0x00000001>;
                reg = <0x00000001>;
                interrupts = <0x00000000 0x0000006f 0x00000004>;
                dmas = <0x00000007 0x00000066 0x00000400 0x00000001>;
                dma-names = "rx";
                status = "disabled";
            };
            filter@2 {
                compatible = "st,stm32-dfsdm-adc";
                #io-channel-cells = <0x00000001>;
                reg = <0x00000002>;
                interrupts = <0x00000000 0x00000070 0x00000004>;
                dmas = <0x00000007 0x00000067 0x00000400 0x00000001>;
                dma-names = "rx";
                status = "disabled";
            };
            filter@3 {
                compatible = "st,stm32-dfsdm-adc";
                #io-channel-cells = <0x00000001>;
                reg = <0x00000003>;
                interrupts = <0x00000000 0x00000071 0x00000004>;
                dmas = <0x00000007 0x00000068 0x00000400 0x00000001>;
                dma-names = "rx";
                status = "disabled";
            };
            filter@4 {
                compatible = "st,stm32-dfsdm-adc";
                #io-channel-cells = <0x00000001>;
                reg = <0x00000004>;
                interrupts = <0x00000000 0x00000073 0x00000004>;
                dmas = <0x00000007 0x0000005b 0x00000400 0x00000001>;
                dma-names = "rx";
                status = "disabled";
            };
            filter@5 {
                compatible = "st,stm32-dfsdm-adc";
                #io-channel-cells = <0x00000001>;
                reg = <0x00000005>;
                interrupts = <0x00000000 0x0000007e 0x00000004>;
                dmas = <0x00000007 0x0000005c 0x00000400 0x00000001>;
                dma-names = "rx";
                status = "disabled";
            };
        };
        can@4400e000 {
            compatible = "bosch,m_can";
            reg = <0x4400e000 0x00000400 0x44011000 0x00001400>;
            reg-names = "m_can", "message_ram";
            interrupts = <0x00000000 0x00000013 0x00000004 0x00000000 0x00000015 0x00000004>;
            interrupt-names = "int0", "int1";
            clocks = <0x00000005 0x00000000 0x00000005 0x0000009d>;
            clock-names = "hclk", "cclk";
            bosch,mram-cfg = <0x00000000 0x00000000 0x00000000 0x00000020 0x00000000 0x00000000 0x00000002 0x00000002>;
            status = "disabled";
        };
        can@4400f000 {
            compatible = "bosch,m_can";
            reg = <0x4400f000 0x00000400 0x44011000 0x00002800>;
            reg-names = "m_can", "message_ram";
            interrupts = <0x00000000 0x00000014 0x00000004 0x00000000 0x00000016 0x00000004>;
            interrupt-names = "int0", "int1";
            clocks = <0x00000005 0x00000000 0x00000005 0x0000009d>;
            clock-names = "hclk", "cclk";
            bosch,mram-cfg = <0x00001400 0x00000000 0x00000000 0x00000020 0x00000000 0x00000000 0x00000002 0x00000002>;
            status = "disabled";
        };
        dma@48000000 {
            compatible = "st,stm32-dma";
            reg = <0x48000000 0x00000400>;
            interrupts = <0x00000000 0x0000000b 0x00000004 0x00000000 0x0000000c 0x00000004 0x00000000 0x0000000d 0x00000004 0x00000000 0x0000000e 0x00000004 0x00000000 0x0000000f 0x00000004 0x00000000 0x00000010 0x00000004 0x00000000 0x00000011 0x00000004 0x00000000 0x0000002f 0x00000004>;
            clocks = <0x00000005 0x00000047>;
            #dma-cells = <0x00000004>;
            st,mem2mem;
            dma-requests = <0x00000008>;
            dmas = <0x00000041 0x00000000 0x00000011 0x1200000a 0x48000008 0x00000020 0x00000001 0x00000041 0x00000001 0x00000011 0x1200000a 0x48000008 0x00000800 0x00000001 0x00000041 0x00000002 0x00000011 0x1200000a 0x48000008 0x00200000 0x00000001 0x00000041 0x00000003 0x00000011 0x1200000a 0x48000008 0x08000000 0x00000001 0x00000041 0x00000004 0x00000011 0x1200000a 0x4800000c 0x00000020 0x00000001 0x00000041 0x00000005 0x00000011 0x1200000a 0x4800000c 0x00000800 0x00000001 0x00000041 0x00000006 0x00000011 0x1200000a 0x4800000c 0x00200000 0x00000001 0x00000041 0x00000007 0x00000011 0x1200000a 0x4800000c 0x08000000 0x00000001>;
            dma-names = "ch0", "ch1", "ch2", "ch3", "ch4", "ch5", "ch6", "ch7";
            sram = <0x00000042>;
            phandle = <0x00000043>;
        };
        dma@48001000 {
            compatible = "st,stm32-dma";
            reg = <0x48001000 0x00000400>;
            interrupts = <0x00000000 0x00000038 0x00000004 0x00000000 0x00000039 0x00000004 0x00000000 0x0000003a 0x00000004 0x00000000 0x0000003b 0x00000004 0x00000000 0x0000003c 0x00000004 0x00000000 0x00000044 0x00000004 0x00000000 0x00000045 0x00000004 0x00000000 0x00000046 0x00000004>;
            clocks = <0x00000005 0x00000048>;
            #dma-cells = <0x00000004>;
            st,mem2mem;
            dma-requests = <0x00000008>;
            dmas = <0x00000041 0x00000008 0x00000011 0x1200000a 0x48001008 0x00000020 0x00000001 0x00000041 0x00000009 0x00000011 0x1200000a 0x48001008 0x00000800 0x00000001 0x00000041 0x0000000a 0x00000011 0x1200000a 0x48001008 0x00200000 0x00000001 0x00000041 0x0000000b 0x00000011 0x1200000a 0x48001008 0x08000000 0x00000001 0x00000041 0x0000000c 0x00000011 0x1200000a 0x4800100c 0x00000020 0x00000001 0x00000041 0x0000000d 0x00000011 0x1200000a 0x4800100c 0x00000800 0x00000001 0x00000041 0x0000000e 0x00000011 0x1200000a 0x4800100c 0x00200000 0x00000001 0x00000041 0x0000000f 0x00000011 0x1200000a 0x4800100c 0x08000000 0x00000001>;
            dma-names = "ch0", "ch1", "ch2", "ch3", "ch4", "ch5", "ch6", "ch7";
            sram = <0x00000042>;
            phandle = <0x00000044>;
        };
        dma-router@48002000 {
            compatible = "st,stm32h7-dmamux";
            reg = <0x48002000 0x0000001c>;
            #dma-cells = <0x00000003>;
            dma-requests = <0x00000080>;
            dma-masters = <0x00000043 0x00000044>;
            dma-channels = <0x00000010>;
            clocks = <0x00000005 0x00000049>;
            phandle = <0x00000007>;
        };
        adc@48003000 {
            compatible = "st,stm32mp1-adc-core";
            reg = <0x48003000 0x00000400>;
            interrupts = <0x00000000 0x00000012 0x00000004 0x00000000 0x0000005a 0x00000004>;
            clocks = <0x00000005 0x0000004a 0x00000005 0x000000a2>;
            clock-names = "bus", "adc";
            interrupt-controller;
            st,syscfg-vbooster = <0x00000021 0x00000004 0x00000100>;
            st,syscfg-vbooster-clr = <0x00000021 0x00000044 0x00000100>;
            st,syscfg-anaswvdd = <0x00000021 0x00000004 0x00000200>;
            st,syscfg-anaswvdd-clr = <0x00000021 0x00000044 0x00000200>;
            #interrupt-cells = <0x00000001>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            status = "okay";
            pinctrl-names = "default";
            pinctrl-0 = <0x00000045>;
            vdd-supply = <0x00000046>;
            vdda-supply = <0x00000046>;
            vref-supply = <0x00000047>;
            phandle = <0x00000048>;
            adc@0 {
                compatible = "st,stm32mp1-adc";
                #io-channel-cells = <0x00000001>;
                reg = <0x00000000>;
                interrupt-parent = <0x00000048>;
                interrupts = <0x00000000>;
                dmas = <0x00000007 0x00000009 0x00000400 0x00000005>;
                dma-names = "rx";
                status = "okay";
                st,min-sample-time-nsecs = <0x00001388>;
                st,adc-channels = <0x00000000 0x00000001 0x00000012 0x00000013>;
                phandle = <0x00000088>;
            };
            adc@100 {
                compatible = "st,stm32mp1-adc";
                #io-channel-cells = <0x00000001>;
                reg = <0x00000100>;
                interrupt-parent = <0x00000048>;
                interrupts = <0x00000001>;
                dmas = <0x00000007 0x0000000a 0x00000400 0x00000005>;
                dma-names = "rx";
                st,adc-channels = <0x00000000 0x00000001 0x0000000c 0x00000012 0x00000013>;
                st,min-sample-time-nsecs = <0x00002710>;
                status = "okay";
                phandle = <0x00000049>;
            };
            jadc@0 {
                compatible = "st,stm32mp1-adc";
                st,injected;
                #io-channel-cells = <0x00000001>;
                reg = <0x00000000>;
                interrupt-parent = <0x00000048>;
                interrupts = <0x00000003>;
                status = "disabled";
            };
            jadc@100 {
                compatible = "st,stm32mp1-adc";
                st,injected;
                #io-channel-cells = <0x00000001>;
                reg = <0x00000100>;
                interrupt-parent = <0x00000048>;
                interrupts = <0x00000004>;
                st,adc-channels = <0x0000000c>;
                st,min-sample-time-nsecs = <0x00002710>;
                status = "disabled";
            };
            temp {
                compatible = "st,stm32mp1-adc-temp";
                io-channels = <0x00000049 0x0000000c>;
                nvmem-cells = <0x0000004a 0x0000004b>;
                nvmem-cell-names = "ts_cal1", "ts_cal2";
                #io-channel-cells = <0x00000000>;
                #thermal-sensor-cells = <0x00000000>;
                status = "okay";
            };
        };
        sdmmc@48004000 {
            compatible = "st,stm32-sdmmc2";
            arm,primecell-periphid = <0x00253180>;
            reg = <0x48004000 0x00000400 0x48005000 0x00000400>;
            interrupts = <0x00000000 0x00000089 0x00000004>;
            interrupt-names = "cmd_irq";
            clocks = <0x00000005 0x00000078>;
            clock-names = "apb_pclk";
            resets = <0x00000005 0x00004cd0>;
            cap-sd-highspeed;
            cap-mmc-highspeed;
            max-frequency = <0x07270e00>;
            status = "disabled";
        };
        usb-otg@49000000 {
            compatible = "st,stm32mp1-hsotg", "snps,dwc2";
            reg = <0x49000000 0x00010000>;
            clocks = <0x00000005 0x000000a6>;
            clock-names = "otg";
            resets = <0x00000005 0x00004cc8>;
            reset-names = "dwc2";
            interrupts = <0x00000000 0x00000062 0x00000004>;
            g-rx-fifo-size = <0x00000100>;
            g-np-tx-fifo-size = <0x00000020>;
            g-tx-fifo-size = <0x00000080 0x00000080 0x00000040 0x00000040 0x00000040 0x00000040 0x00000020 0x00000020>;
            dr_mode = "peripheral";
            usb33d-supply = <0x0000004c>;
            power-domains = <0x00000012>;
            status = "okay";
            force-b-session-valid;
            phys = <0x0000004d 0x00000000>;
            phy-names = "usb2-phy";
            usb1600;
            hnp-srp-disable;
        };
        hwspinlock@4c000000 {
            compatible = "st,stm32-hwspinlock";
            #hwlock-cells = <0x00000001>;
            reg = <0x4c000000 0x00000400>;
            clocks = <0x00000005 0x00000052>;
            clock-names = "hsem";
            status = "okay";
            phandle = <0x0000004e>;
        };
        mailbox@4c001000 {
            compatible = "st,stm32mp1-ipcc";
            #mbox-cells = <0x00000001>;
            reg = <0x4c001000 0x00000400>;
            st,proc-id = <0x00000000>;
            interrupts-extended = <0x00000003 0x00000000 0x00000064 0x00000004 0x00000003 0x00000000 0x00000065 0x00000004 0x00000016 0x0000003d 0x00000001>;
            interrupt-names = "rx", "tx", "wakeup";
            clocks = <0x00000005 0x00000053>;
            wakeup-source;
            power-domains = <0x00000012>;
            status = "okay";
            phandle = <0x00000082>;
        };
        dcmi@4c006000 {
            compatible = "st,stm32-dcmi";
            reg = <0x4c006000 0x00000400>;
            interrupts = <0x00000000 0x0000004e 0x00000004>;
            resets = <0x00000005 0x00004d00>;
            clocks = <0x00000005 0x0000004d>;
            clock-names = "mclk";
            dmas = <0x00000007 0x0000004b 0x00000400 0x0000000d>;
            dma-names = "tx";
            status = "disabled";
        };
        rcc@50000000 {
            compatible = "st,stm32mp1-rcc", "syscon";
            reg = <0x50000000 0x00001000>;
            #clock-cells = <0x00000001>;
            #reset-cells = <0x00000001>;
            interrupts = <0x00000000 0x00000005 0x00000004>;
            u-boot,dm-pre-reloc;
            st,clksrc = <0x00000202 0x00000242 0x00000483 0x00000281 0x00008201 0x00008241 0x00001401 0x0000800f 0x0000804f>;
            st,clkdiv = <0x00000001 0x00000000 0x00000000 0x00000001 0x00000001 0x00000001 0x00000001 0x00000002 0x00000017 0x00000000 0x00000000>;
            st,pkcs = <0x00000d02 0x00009040 0x00009000 0x00008fc3 0x00008f42 0x00009240 0x00000d41 0x000091c0 0x00008d81 0x00008dc1 0x00008e02 0x00000c42 0x00000c02 0x00008f82 0x800091c1 0x00009281 0x00009180 0x00008c02 0x00008c42 0x00000c82 0x00008e82 0x00008ec2 0x00008e42 0x00008f02 0x00009140 0x000090c2 0x00008c81 0x00008cc1 0x00008d01 0x00008d41 0x00000cc3 0x00009203 0x00009340 0x00009300 0x000092c3>;
            phandle = <0x00000005>;
            st,pll@0 {
                cfg = <0x00000002 0x00000050 0x00000000 0x00000000 0x00000000 0x00000001>;
                frac = <0x00000800>;
                u-boot,dm-pre-reloc;
            };
            st,pll@1 {
                cfg = <0x00000002 0x00000041 0x00000001 0x00000000 0x00000000 0x00000007>;
                frac = <0x00001400>;
                u-boot,dm-pre-reloc;
            };
            st,pll@2 {
                cfg = <0x00000001 0x00000021 0x00000001 0x00000010 0x00000024 0x00000007>;
                frac = <0x00001a04>;
                u-boot,dm-pre-reloc;
            };
            st,pll@3 {
                cfg = <0x00000003 0x00000062 0x00000005 0x00000007 0x00000007 0x00000007>;
                u-boot,dm-pre-reloc;
            };
        };
        pwr@50001000 {
            compatible = "st,stm32mp1-pwr", "syscon", "simple-mfd";
            reg = <0x50001000 0x00000400>;
            interrupts = <0x00000000 0x00000095 0x00000004>;
            interrupt-controller;
            #interrupt-cells = <0x00000003>;
            pwr-supply = <0x00000046>;
            u-boot,dm-pre-reloc;
            phandle = <0x0000004f>;
            pwr-regulators {
                compatible = "st,stm32mp1,pwr-reg";
                st,tzcr = <0x00000005 0x00000000 0x00000001>;
                reg11 {
                    regulator-name = "reg11";
                    regulator-min-microvolt = <0x0010c8e0>;
                    regulator-max-microvolt = <0x0010c8e0>;
                    phandle = <0x00000071>;
                };
                reg18 {
                    regulator-name = "reg18";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    phandle = <0x0000006a>;
                };
                usb33 {
                    regulator-name = "usb33";
                    regulator-min-microvolt = <0x00325aa0>;
                    regulator-max-microvolt = <0x00325aa0>;
                    phandle = <0x0000004c>;
                };
            };
        };
        interrupt-controller@5000d000 {
            compatible = "st,stm32mp1-exti", "syscon";
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            reg = <0x5000d000 0x00000400>;
            hwlocks = <0x0000004e 0x00000001>;
            phandle = <0x00000016>;
            exti-pwr {
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                interrupt-parent = <0x0000004f>;
                st,irq-number = <0x00000006>;
                phandle = <0x00000076>;
            };
        };
        syscon@50020000 {
            compatible = "st,stm32mp157-syscfg", "syscon";
            reg = <0x50020000 0x00000400>;
            clocks = <0x00000005 0x00000033>;
            phandle = <0x00000021>;
        };
        timer@50021000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-lptimer";
            reg = <0x50021000 0x00000400>;
            clocks = <0x00000005 0x00000090>;
            clock-names = "mux";
            power-domains = <0x00000012>;
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm-lp";
                #pwm-cells = <0x00000003>;
                status = "disabled";
            };
            trigger@1 {
                compatible = "st,stm32-lptimer-trigger";
                reg = <0x00000001>;
                status = "disabled";
            };
            counter {
                compatible = "st,stm32-lptimer-counter";
                status = "disabled";
            };
        };
        timer@50022000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32-lptimer";
            reg = <0x50022000 0x00000400>;
            clocks = <0x00000005 0x00000091>;
            clock-names = "mux";
            power-domains = <0x00000012>;
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm-lp";
                #pwm-cells = <0x00000003>;
                status = "disabled";
            };
            trigger@2 {
                compatible = "st,stm32-lptimer-trigger";
                reg = <0x00000002>;
                status = "disabled";
            };
        };
        timer@50023000 {
            compatible = "st,stm32-lptimer";
            reg = <0x50023000 0x00000400>;
            clocks = <0x00000005 0x00000092>;
            clock-names = "mux";
            power-domains = <0x00000012>;
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm-lp";
                #pwm-cells = <0x00000003>;
                status = "disabled";
            };
        };
        timer@50024000 {
            compatible = "st,stm32-lptimer";
            reg = <0x50024000 0x00000400>;
            clocks = <0x00000005 0x00000093>;
            clock-names = "mux";
            power-domains = <0x00000012>;
            status = "disabled";
            pwm {
                compatible = "st,stm32-pwm-lp";
                #pwm-cells = <0x00000003>;
                status = "disabled";
            };
        };
        vrefbuf@50025000 {
            compatible = "st,stm32-vrefbuf";
            reg = <0x50025000 0x00000008>;
            regulator-min-microvolt = <0x002625a0>;
            regulator-max-microvolt = <0x002625a0>;
            clocks = <0x00000005 0x00000034>;
            status = "okay";
            vdda-supply = <0x00000046>;
            phandle = <0x00000047>;
        };
        sai@50027000 {
            compatible = "st,stm32h7-sai";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ranges = <0x00000000 0x50027000 0x00000400>;
            reg = <0x50027000 0x00000004>;
            interrupts = <0x00000000 0x00000092 0x00000004>;
            resets = <0x00000005 0x00004c88>;
            status = "disabled";
            audio-controller@50027004 {
                #sound-dai-cells = <0x00000000>;
                compatible = "st,stm32-sai-sub-a";
                reg = <0x00000004 0x0000001c>;
                clocks = <0x00000005 0x000000a1>;
                clock-names = "sai_ck";
                dmas = <0x00000007 0x00000063 0x00000400 0x00000001>;
                status = "disabled";
            };
            audio-controller@50027024 {
                #sound-dai-cells = <0x00000000>;
                compatible = "st,stm32-sai-sub-b";
                reg = <0x00000024 0x0000001c>;
                dmas = <0x00000007 0x00000064 0x00000400 0x00000001>;
                status = "disabled";
            };
        };
        thermal@50028000 {
            compatible = "st,stm32-thermal";
            reg = <0x50028000 0x00000100>;
            interrupts = <0x00000000 0x00000093 0x00000004>;
            clocks = <0x00000005 0x00000035>;
            clock-names = "pclk";
            #thermal-sensor-cells = <0x00000000>;
            status = "okay";
            phandle = <0x00000004>;
        };
        hdp@5002a000 {
            compatible = "st,stm32mp1-hdp";
            reg = <0x5002a000 0x00000400>;
            clocks = <0x00000005 0x00000037>;
            clock-names = "hdp";
            status = "disabled";
        };
        funnel@50091000 {
            compatible = "arm,coresight-funnel", "arm,primecell";
            reg = <0x50091000 0x00001000>;
            clocks = <0x00000005 0x000000d7>;
            clock-names = "apb_pclk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000050>;
                        phandle = <0x00000058>;
                    };
                };
                port@1 {
                    reg = <0x00000001>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000051>;
                        phandle = <0x00000059>;
                    };
                };
                port@2 {
                    reg = <0x00000002>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000052>;
                        phandle = <0x0000005a>;
                    };
                };
                port@4 {
                    reg = <0x00000004>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000053>;
                        phandle = <0x00000006>;
                    };
                };
                port@5 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000054>;
                        phandle = <0x00000055>;
                    };
                };
            };
        };
        etf@50092000 {
            compatible = "arm,coresight-tmc", "arm,primecell";
            reg = <0x50092000 0x00001000>;
            clocks = <0x00000005 0x000000d7>;
            clock-names = "apb_pclk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000055>;
                        phandle = <0x00000054>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000056>;
                        phandle = <0x00000057>;
                    };
                };
            };
        };
        tpiu@50093000 {
            compatible = "arm,coresight-tpiu", "arm,primecell";
            reg = <0x50093000 0x00001000>;
            clocks = <0x00000005 0x000000d7>;
            clock-names = "apb_pclk";
            port {
                endpoint {
                    slave-mode;
                    remote-endpoint = <0x00000057>;
                    phandle = <0x00000056>;
                };
            };
        };
        stm@500a0000 {
            compatible = "arm,coresight-stm", "arm,primecell";
            reg = <0x500a0000 0x00001000 0x90000000 0x01000000 0x50094000 0x00001000>;
            reg-names = "stm-base", "stm-stimulus-base", "cti-base";
            clocks = <0x00000005 0x000000d7>;
            clock-names = "apb_pclk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000058>;
                        phandle = <0x00000050>;
                    };
                };
            };
        };
        etm@500dc000 {
            compatible = "arm,coresight-etm3x", "arm,primecell";
            reg = <0x500dc000 0x00001000>;
            cpu = <0x00000001>;
            clocks = <0x00000005 0x000000d7>;
            clock-names = "apb_pclk";
            port {
                endpoint {
                    remote-endpoint = <0x00000059>;
                    phandle = <0x00000051>;
                };
            };
        };
        etm@500dd000 {
            compatible = "arm,coresight-etm3x", "arm,primecell";
            reg = <0x500dd000 0x00001000>;
            cpu = <0x00000002>;
            clocks = <0x00000005 0x000000d7>;
            clock-names = "apb_pclk";
            port {
                endpoint {
                    remote-endpoint = <0x0000005a>;
                    phandle = <0x00000052>;
                };
            };
        };
        cryp@54001000 {
            compatible = "st,stm32mp1-cryp";
            reg = <0x54001000 0x00000400>;
            interrupts = <0x00000000 0x0000004f 0x00000004>;
            clocks = <0x00000005 0x00000060>;
            resets = <0x00000005 0x00000c84>;
            status = "disabled";
        };
        hash@54002000 {
            compatible = "st,stm32f756-hash";
            reg = <0x54002000 0x00000400>;
            interrupts = <0x00000000 0x00000050 0x00000004>;
            clocks = <0x00000005 0x00000061>;
            resets = <0x00000005 0x00000c85>;
            dmas = <0x00000041 0x0000001f 0x00000010 0x01000a02 0x00000000 0x00000000 0x00000000 0x00000000>;
            dma-names = "in";
            dma-maxburst = <0x00000002>;
            status = "disabled";
        };
        rng@54003000 {
            compatible = "st,stm32-rng";
            reg = <0x54003000 0x00000400>;
            clocks = <0x00000005 0x0000007c>;
            resets = <0x00000005 0x00000c86>;
            status = "okay";
        };
        dma@58000000 {
            compatible = "st,stm32h7-mdma";
            reg = <0x58000000 0x00001000>;
            interrupts = <0x00000000 0x0000007a 0x00000004>;
            clocks = <0x00000005 0x00000064>;
            #dma-cells = <0x00000006>;
            dma-channels = <0x00000020>;
            dma-requests = <0x00000030>;
            phandle = <0x00000041>;
        };
        nand-controller@58002000 {
            compatible = "st,stm32mp15-fmc2";
            reg = <0x58002000 0x00001000 0x80000000 0x00001000 0x88010000 0x00001000 0x88020000 0x00001000 0x81000000 0x00001000 0x89010000 0x00001000 0x89020000 0x00001000>;
            interrupts = <0x00000000 0x00000030 0x00000004>;
            dmas = <0x00000041 0x00000014 0x00000010 0x12000a02 0x00000000 0x00000000 0x00000000 0x00000041 0x00000014 0x00000010 0x12000a08 0x00000000 0x00000000 0x00000000 0x00000041 0x00000015 0x00000010 0x12000a0a 0x00000000 0x00000000 0x00000000>;
            dma-names = "tx", "rx", "ecc";
            clocks = <0x00000005 0x00000079>;
            resets = <0x00000005 0x00000ccc>;
            status = "disabled";
        };
        qspi@58003000 {
            compatible = "st,stm32f469-qspi";
            reg = <0x58003000 0x00001000 0x70000000 0x10000000>;
            reg-names = "qspi", "qspi_mm";
            interrupts = <0x00000000 0x0000005c 0x00000004>;
            dmas = <0x00000041 0x00000016 0x00000010 0x00100002 0x00000000 0x00000000 0x00000000 0x00000041 0x00000016 0x00000010 0x00100008 0x00000000 0x00000000 0x00000000>;
            dma-names = "tx", "rx";
            clocks = <0x00000005 0x0000007a>;
            resets = <0x00000005 0x00000cce>;
            status = "disabled";
        };
        sdmmc@58005000 {
            compatible = "st,stm32-sdmmc2";
            arm,primecell-periphid = <0x00253180>;
            reg = <0x58005000 0x00001000 0x58006000 0x00001000>;
            interrupts = <0x00000000 0x00000031 0x00000004>;
            interrupt-names = "cmd_irq";
            clocks = <0x00000005 0x00000076>;
            clock-names = "apb_pclk";
            resets = <0x00000005 0x00000cd0>;
            cap-sd-highspeed;
            cap-mmc-highspeed;
            max-frequency = <0x07270e00>;
            status = "okay";
            pinctrl-names = "default", "opendrain", "sleep";
            pinctrl-0 = <0x0000005b>;
            pinctrl-1 = <0x0000005c>;
            pinctrl-2 = <0x0000005d>;
            broken-cd;
            st,neg-edge;
            bus-width = <0x00000004>;
            vmmc-supply = <0x00000024>;
            u-boot,dm-spl;
        };
        sdmmc@58007000 {
            compatible = "st,stm32-sdmmc2";
            arm,primecell-periphid = <0x00253180>;
            reg = <0x58007000 0x00001000 0x58008000 0x00001000>;
            interrupts = <0x00000000 0x0000007c 0x00000004>;
            interrupt-names = "cmd_irq";
            clocks = <0x00000005 0x00000077>;
            clock-names = "apb_pclk";
            resets = <0x00000005 0x00000cd1>;
            cap-sd-highspeed;
            cap-mmc-highspeed;
            max-frequency = <0x07270e00>;
            status = "okay";
            pinctrl-names = "default", "opendrain", "sleep";
            pinctrl-0 = <0x0000005e>;
            pinctrl-1 = <0x0000005f>;
            pinctrl-2 = <0x00000060>;
            non-removable;
            st,neg-edge;
            bus-width = <0x00000004>;
            vmmc-supply = <0x00000024>;
            mmc-pwrseq = <0x00000061>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            keep-power-in-suspend;
            bcrmf@1 {
                reg = <0x00000001>;
                compatible = "brcm,bcm4329-fmac";
            };
        };
        crc@58009000 {
            compatible = "st,stm32f7-crc";
            reg = <0x58009000 0x00000400>;
            clocks = <0x00000005 0x0000006e>;
            status = "disabled";
        };
        stmmac-axi-config {
            snps,wr_osr_lmt = <0x00000007>;
            snps,rd_osr_lmt = <0x00000007>;
            snps,blen = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000010 0x00000008 0x00000004>;
            phandle = <0x00000062>;
        };
        ethernet@5800a000 {
            compatible = "st,stm32mp1-dwmac", "snps,dwmac-4.20a";
            reg = <0x5800a000 0x00002000>;
            reg-names = "stmmaceth";
            interrupts-extended = <0x00000003 0x00000000 0x0000003d 0x00000004 0x00000003 0x00000000 0x0000003e 0x00000004 0x00000016 0x00000046 0x00000001>;
            interrupt-names = "macirq", "eth_wake_irq", "stm32_pwr_wakeup";
            clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx", "ethstp";
            clocks = <0x00000005 0x00000069 0x00000005 0x00000067 0x00000005 0x00000068 0x00000005 0x00000070>;
            st,syscon = <0x00000021 0x00000004>;
            snps,mixed-burst;
            snps,pbl = <0x00000002>;
            snps,en-tx-lpi-clockgating;
            snps,axi-config = <0x00000062>;
            snps,tso;
            power-domains = <0x00000012>;
            status = "okay";
            pinctrl-0 = <0x00000063>;
            pinctrl-1 = <0x00000064>;
            pinctrl-names = "default", "sleep";
            phy-mode = "rgmii";
            max-speed = <0x000003e8>;
            phy-handle = <0x00000065>;
            mdio0 {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                compatible = "snps,dwmac-mdio";
                ethernet-phy@0 {
                    reg = <0x00000000>;
                    phandle = <0x00000065>;
                };
            };
        };
        usbh-ohci@5800c000 {
            compatible = "generic-ohci";
            reg = <0x5800c000 0x00001000>;
            clocks = <0x00000005 0x0000006f>;
            resets = <0x00000005 0x00000cd8>;
            interrupts = <0x00000000 0x0000004a 0x00000004>;
            power-domains = <0x00000012>;
            status = "disabled";
            phandle = <0x00000066>;
        };
        usbh-ehci@5800d000 {
            compatible = "generic-ehci";
            reg = <0x5800d000 0x00001000>;
            clocks = <0x00000005 0x0000006f>;
            resets = <0x00000005 0x00000cd8>;
            interrupts = <0x00000000 0x0000004b 0x00000004>;
            companion = <0x00000066>;
            power-domains = <0x00000012>;
            status = "okay";
            phys = <0x00000067>;
            phy-names = "usb";
        };
        gpu@59000000 {
            compatible = "vivante,gc";
            reg = <0x59000000 0x00000800>;
            interrupts = <0x00000000 0x0000006d 0x00000004>;
            clocks = <0x00000005 0x00000065 0x00000005 0x0000007e>;
            clock-names = "bus", "core";
            resets = <0x00000005 0x00000cc5>;
            status = "okay";
            contiguous-area = <0x00000068>;
        };
        dsi@5a000000 {
            compatible = "st,stm32-dsi";
            reg = <0x5a000000 0x00000800>;
            clocks = <0x00000005 0x000000a3 0x00000069 0x00000005 0x000000a4>;
            clock-names = "pclk", "ref", "px_clk";
            resets = <0x00000005 0x00000c04>;
            reset-names = "apb";
            phy-dsi-supply = <0x0000006a>;
            status = "okay";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x0000006b>;
                        phandle = <0x00000070>;
                    };
                };
                port@1 {
                    reg = <0x00000001>;
                    endpoint {
                        remote-endpoint = <0x0000006c>;
                        phandle = <0x0000006e>;
                    };
                };
            };
            panel@0 {
                compatible = "orisetech,otm8009a";
                reg = <0x00000000>;
                reset-gpios = <0x0000006d 0x00000004 0x00000001>;
                status = "okay";
                port {
                    endpoint {
                        remote-endpoint = <0x0000006e>;
                        phandle = <0x0000006c>;
                    };
                };
            };
        };
        display-controller@5a001000 {
            compatible = "st,stm32-ltdc";
            reg = <0x5a001000 0x00000400>;
            interrupts = <0x00000000 0x00000058 0x00000004 0x00000000 0x00000059 0x00000004>;
            clocks = <0x00000005 0x000000a7>;
            clock-names = "lcd";
            resets = <0x00000005 0x00000c00>;
            status = "okay";
            u-boot,dm-pre-reloc;
            port {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                endpoint@0 {
                    reg = <0x00000000>;
                    remote-endpoint = <0x0000006f>;
                    phandle = <0x0000002f>;
                };
                endpoint@1 {
                    reg = <0x00000001>;
                    remote-endpoint = <0x00000070>;
                    phandle = <0x0000006b>;
                };
            };
        };
        watchdog@5a002000 {
            compatible = "st,stm32mp1-iwdg";
            reg = <0x5a002000 0x00000400>;
            clocks = <0x00000005 0x0000003a 0x00000005 0x00000002>;
            clock-names = "pclk", "lsi";
            status = "okay";
            timeout-sec = <0x00000020>;
            u-boot,dm-pre-reloc;
        };
        usbphyc@5a006000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            #clock-cells = <0x00000000>;
            compatible = "st,stm32mp1-usbphyc";
            reg = <0x5a006000 0x00001000>;
            clocks = <0x00000005 0x0000007f>;
            resets = <0x00000005 0x00000c10>;
            vdda1v1-supply = <0x00000071>;
            vdda1v8-supply = <0x0000006a>;
            status = "okay";
            vdd3v3-supply = <0x00000072>;
            usb-phy@0 {
                #phy-cells = <0x00000000>;
                reg = <0x00000000>;
                st,phy-tuning = <0x00000073>;
                phandle = <0x00000067>;
            };
            usb-phy@1 {
                #phy-cells = <0x00000001>;
                reg = <0x00000001>;
                st,phy-tuning = <0x00000073>;
                phandle = <0x0000004d>;
            };
        };
        serial@5c000000 {
            compatible = "st,stm32h7-uart";
            reg = <0x5c000000 0x00000400>;
            interrupt-names = "event", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000025 0x00000004 0x00000016 0x0000001a 0x00000001>;
            clocks = <0x00000005 0x00000094>;
            resets = <0x00000005 0x00000c44>;
            wakeup-source;
            power-domains = <0x00000012>;
            status = "disabled";
        };
        spi@5c001000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            compatible = "st,stm32h7-spi";
            reg = <0x5c001000 0x00000400>;
            interrupts = <0x00000000 0x00000056 0x00000004>;
            clocks = <0x00000005 0x00000087>;
            resets = <0x00000005 0x00000c40>;
            dmas = <0x00000041 0x00000022 0x00000000 0x00040008 0x00000000 0x00000000 0x00000000 0x00000041 0x00000023 0x00000000 0x00040002 0x00000000 0x00000000 0x00000000>;
            dma-names = "rx", "tx";
            power-domains = <0x00000012>;
            status = "disabled";
        };
        i2c@5c002000 {
            compatible = "st,stm32f7-i2c";
            reg = <0x5c002000 0x00000400>;
            interrupt-names = "event", "error", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x0000005f 0x00000004 0x00000003 0x00000000 0x00000060 0x00000004 0x00000016 0x00000018 0x00000001>;
            clocks = <0x00000005 0x0000008c>;
            resets = <0x00000005 0x00000c42>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            power-domains = <0x00000012>;
            st,syscfg-fmp = <0x00000021 0x00000004 0x00000008>;
            status = "okay";
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <0x00000074>;
            pinctrl-1 = <0x00000075>;
            i2c-scl-rising-time-ns = <0x000000b9>;
            i2c-scl-falling-time-ns = <0x00000014>;
            u-boot,dm-pre-reloc;
            stpmic@33 {
                compatible = "st,stpmic1";
                reg = <0x00000033>;
                interrupts-extended = <0x00000076 0x00000037 0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                status = "okay";
                st,main-control-register = <0x00000004>;
                st,vin-control-register = <0x000000c0>;
                st,usb-control-register = <0x00000030>;
                u-boot,dm-pre-reloc;
                regulators {
                    compatible = "st,stpmic1-regulators";
                    ldo1-supply = <0x00000024>;
                    ldo3-supply = <0x00000077>;
                    ldo6-supply = <0x00000024>;
                    pwr_sw1-supply = <0x00000078>;
                    pwr_sw2-supply = <0x00000078>;
                    buck1 {
                        regulator-name = "vddcore";
                        regulator-min-microvolt = <0x00124f80>;
                        regulator-max-microvolt = <0x00149970>;
                        regulator-always-on;
                        regulator-initial-mode = <0x00000000>;
                        regulator-over-current-protection;
                    };
                    buck2 {
                        regulator-name = "vdd_ddr";
                        regulator-min-microvolt = <0x00149970>;
                        regulator-max-microvolt = <0x00149970>;
                        regulator-always-on;
                        regulator-initial-mode = <0x00000000>;
                        regulator-over-current-protection;
                        phandle = <0x00000077>;
                    };
                    buck3 {
                        regulator-name = "vdd";
                        regulator-min-microvolt = <0x00325aa0>;
                        regulator-max-microvolt = <0x00325aa0>;
                        regulator-always-on;
                        st,mask-reset;
                        regulator-initial-mode = <0x00000000>;
                        regulator-over-current-protection;
                        phandle = <0x00000046>;
                    };
                    buck4 {
                        regulator-name = "v3v3";
                        regulator-min-microvolt = <0x00325aa0>;
                        regulator-max-microvolt = <0x00325aa0>;
                        regulator-always-on;
                        regulator-over-current-protection;
                        regulator-initial-mode = <0x00000000>;
                        phandle = <0x00000024>;
                    };
                    ldo1 {
                        regulator-name = "v1v8_audio";
                        regulator-min-microvolt = <0x001b7740>;
                        regulator-max-microvolt = <0x001b7740>;
                        regulator-always-on;
                        interrupts = <0x00000010 0x00000000>;
                        phandle = <0x00000025>;
                    };
                    ldo2 {
                        regulator-name = "v3v3_hdmi";
                        regulator-min-microvolt = <0x00325aa0>;
                        regulator-max-microvolt = <0x00325aa0>;
                        regulator-always-on;
                        interrupts = <0x00000011 0x00000000>;
                        phandle = <0x0000002a>;
                    };
                    ldo3 {
                        regulator-name = "vtt_ddr";
                        regulator-min-microvolt = <0x0007a120>;
                        regulator-max-microvolt = <0x000b71b0>;
                        regulator-always-on;
                        regulator-over-current-protection;
                    };
                    ldo4 {
                        regulator-name = "vdd_usb";
                        regulator-min-microvolt = <0x00325aa0>;
                        regulator-max-microvolt = <0x00325aa0>;
                        interrupts = <0x00000013 0x00000000>;
                        phandle = <0x00000072>;
                    };
                    ldo5 {
                        regulator-name = "vdda";
                        regulator-min-microvolt = <0x002c4020>;
                        regulator-max-microvolt = <0x002c4020>;
                        interrupts = <0x00000014 0x00000000>;
                        regulator-boot-on;
                    };
                    ldo6 {
                        regulator-name = "v1v2_hdmi";
                        regulator-min-microvolt = <0x00124f80>;
                        regulator-max-microvolt = <0x00124f80>;
                        regulator-always-on;
                        interrupts = <0x00000015 0x00000000>;
                        phandle = <0x0000002b>;
                    };
                    vref_ddr {
                        regulator-name = "vref_ddr";
                        regulator-always-on;
                        regulator-over-current-protection;
                    };
                    boost {
                        regulator-name = "bst_out";
                        interrupts = <0x0000000e 0x00000000>;
                        phandle = <0x00000078>;
                    };
                    pwr_sw1 {
                        regulator-name = "vbus_otg";
                        interrupts = <0x0000000c 0x00000000>;
                        regulator-active-discharge;
                    };
                    pwr_sw2 {
                        regulator-name = "vbus_sw";
                        interrupts = <0x0000000d 0x00000000>;
                        regulator-active-discharge;
                    };
                };
                onkey {
                    compatible = "st,stpmic1-onkey";
                    interrupts = <0x00000000 0x00000000 0x00000001 0x00000001>;
                    interrupt-names = "onkey-falling", "onkey-rising";
                    status = "okay";
                };
                watchdog {
                    compatible = "st,stpmic1-wdt";
                    status = "disabled";
                };
            };
            typec@28 {
                #extcon-cells = <0x00000000>;
                compatible = "st,stusb1600";
                reg = <0x00000028>;
                status = "okay";
            };
        };
        rtc@5c004000 {
            compatible = "st,stm32mp1-rtc";
            reg = <0x5c004000 0x00000400>;
            clocks = <0x00000005 0x00000041 0x00000005 0x000000c0>;
            clock-names = "pclk", "rtc_ck";
            interrupts-extended = <0x00000003 0x00000000 0x00000003 0x00000004 0x00000016 0x00000013 0x00000001>;
            status = "okay";
            st,lsco = <0x00000002>;
            pinctrl-0 = <0x00000079>;
            pinctrl-names = "default";
        };
        nvmem@5c005000 {
            compatible = "st,stm32mp15-bsec";
            reg = <0x5c005000 0x00000400>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            u-boot,dm-pre-reloc;
            calib@5c {
                reg = <0x0000005c 0x00000002>;
                phandle = <0x0000004a>;
            };
            calib@5e {
                reg = <0x0000005e 0x00000002>;
                phandle = <0x0000004b>;
            };
        };
        i2c@5c009000 {
            compatible = "st,stm32f7-i2c";
            reg = <0x5c009000 0x00000400>;
            interrupt-names = "event", "error", "wakeup";
            interrupts-extended = <0x00000003 0x00000000 0x00000087 0x00000004 0x00000003 0x00000000 0x00000088 0x00000004 0x00000016 0x00000036 0x00000001>;
            clocks = <0x00000005 0x0000008e>;
            resets = <0x00000005 0x00000c43>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            dmas = <0x00000041 0x00000026 0x00000000 0x00040008 0x00000000 0x00000000 0x00000000 0x00000041 0x00000027 0x00000000 0x00040002 0x00000000 0x00000000 0x00000000>;
            dma-names = "rx", "tx";
            power-domains = <0x00000012>;
            st,syscfg-fmp = <0x00000021 0x00000004 0x00000020>;
            status = "disabled";
        };
        tamp@5c00a000 {
            compatible = "simple-bus", "syscon", "simple-mfd";
            reg = <0x5c00a000 0x00000400>;
            reboot-mode {
                compatible = "syscon-reboot-mode";
                offset = <0x00000150>;
                mask = <0x000000ff>;
                mode-normal = <0x00000000>;
                mode-fastboot = <0x00000001>;
                mode-recovery = <0x00000002>;
                mode-stm32cubeprogrammer = <0x00000003>;
                mode-ums_mmc0 = <0x00000010>;
                mode-ums_mmc1 = <0x00000011>;
                mode-ums_mmc2 = <0x00000012>;
            };
        };
        pin-controller@50002000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            compatible = "st,stm32mp157-pinctrl";
            ranges = <0x00000000 0x50002000 0x0000a400>;
            interrupt-parent = <0x00000016>;
            st,syscfg = <0x00000016 0x00000060 0x000000ff>;
            hwlocks = <0x0000004e 0x00000000>;
            pins-are-numbered;
            st,package = <0x00000004>;
            u-boot,dm-pre-reloc;
            phandle = <0x0000007a>;
            gpio@50002000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00000000 0x00000400>;
                clocks = <0x00000005 0x00000054>;
                st,bank-name = "GPIOA";
                status = "okay";
                ngpios = <0x00000010>;
                gpio-ranges = <0x0000007a 0x00000000 0x00000000 0x00000010>;
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
                phandle = <0x0000002c>;
            };
            gpio@50003000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00001000 0x00000400>;
                clocks = <0x00000005 0x00000055>;
                st,bank-name = "GPIOB";
                status = "okay";
                ngpios = <0x00000010>;
                gpio-ranges = <0x0000007a 0x00000000 0x00000010 0x00000010>;
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
            };
            gpio@50004000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00002000 0x00000400>;
                clocks = <0x00000005 0x00000056>;
                st,bank-name = "GPIOC";
                status = "okay";
                ngpios = <0x00000010>;
                gpio-ranges = <0x0000007a 0x00000000 0x00000020 0x00000010>;
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
            };
            gpio@50005000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00003000 0x00000400>;
                clocks = <0x00000005 0x00000057>;
                st,bank-name = "GPIOD";
                status = "okay";
                ngpios = <0x00000010>;
                gpio-ranges = <0x0000007a 0x00000000 0x00000030 0x00000010>;
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
                phandle = <0x00000083>;
            };
            gpio@50006000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00004000 0x00000400>;
                clocks = <0x00000005 0x00000058>;
                st,bank-name = "GPIOE";
                status = "okay";
                ngpios = <0x00000010>;
                gpio-ranges = <0x0000007a 0x00000000 0x00000040 0x00000010>;
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
                phandle = <0x0000006d>;
            };
            gpio@50007000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00005000 0x00000400>;
                clocks = <0x00000005 0x00000059>;
                st,bank-name = "GPIOF";
                status = "okay";
                ngpios = <0x00000010>;
                gpio-ranges = <0x0000007a 0x00000000 0x00000050 0x00000010>;
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
                phandle = <0x00000031>;
            };
            gpio@50008000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00006000 0x00000400>;
                clocks = <0x00000005 0x0000005a>;
                st,bank-name = "GPIOG";
                status = "okay";
                ngpios = <0x00000010>;
                gpio-ranges = <0x0000007a 0x00000000 0x00000060 0x00000010>;
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
                phandle = <0x00000026>;
            };
            gpio@50009000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00007000 0x00000400>;
                clocks = <0x00000005 0x0000005b>;
                st,bank-name = "GPIOH";
                status = "okay";
                ngpios = <0x00000010>;
                gpio-ranges = <0x0000007a 0x00000000 0x00000070 0x00000010>;
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
                phandle = <0x00000087>;
            };
            gpio@5000a000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00008000 0x00000400>;
                clocks = <0x00000005 0x0000005c>;
                st,bank-name = "GPIOI";
                status = "okay";
                ngpios = <0x0000000c>;
                gpio-ranges = <0x0000007a 0x00000000 0x00000080 0x0000000c>;
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
            };
            gpio@5000b000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00009000 0x00000400>;
                clocks = <0x00000005 0x0000005d>;
                st,bank-name = "GPIOJ";
                status = "disabled";
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
            };
            gpio@5000c000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x0000a000 0x00000400>;
                clocks = <0x00000005 0x0000005e>;
                st,bank-name = "GPIOK";
                status = "disabled";
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
            };
            adc1-in6 {
                pins {
                    pinmux = <0x00005c11>;
                };
            };
            adc12-ain-0 {
                pins {
                    pinmux = <0x00002311 0x00005c11 0x00005d11 0x00005e11>;
                };
            };
            adc12-usb-pwr-pins-0 {
                phandle = <0x00000045>;
                pins {
                    pinmux = <0x00000411 0x00000511>;
                };
            };
            cec-0 {
                pins {
                    pinmux = <0x00000f05>;
                    bias-disable;
                    drive-open-drain;
                    slew-rate = <0x00000000>;
                };
            };
            cec-sleep-0 {
                pins {
                    pinmux = <0x00000f11>;
                };
            };
            cec-1 {
                phandle = <0x00000033>;
                pins {
                    pinmux = <0x00001606>;
                    bias-disable;
                    drive-open-drain;
                    slew-rate = <0x00000000>;
                };
            };
            cec-sleep-1 {
                phandle = <0x00000034>;
                pins {
                    pinmux = <0x00001611>;
                };
            };
            dac-ch1 {
                pins {
                    pinmux = <0x00000411>;
                };
            };
            dac-ch2 {
                pins {
                    pinmux = <0x00000511>;
                };
            };
            dcmi-0 {
                pins {
                    pinmux = <0x0000780e 0x0000170e 0x0000060e 0x0000790e 0x00007a0e 0x00007b0e 0x00007c0e 0x00007e0e 0x0000840e 0x0000180e 0x0000460e 0x0000810e 0x0000770e 0x0000830e 0x00007f0e>;
                    bias-disable;
                };
            };
            dcmi-sleep-0 {
                pins {
                    pinmux = <0x00007811 0x00001711 0x00000611 0x00007911 0x00007a11 0x00007b11 0x00007c11 0x00007e11 0x00008411 0x00001811 0x00004611 0x00008111 0x00007711 0x00008311 0x00007f11>;
                };
            };
            dfsdm-clkout-pins-0 {
                pins {
                    pinmux = <0x00001d04>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
            };
            dfsdm-clkout-sleep-pins-0 {
                pins {
                    pinmux = <0x00001d11>;
                };
            };
            dfsdm-data1-pins-0 {
                pins {
                    pinmux = <0x00002304>;
                };
            };
            dfsdm-data1-sleep-pins-0 {
                pins {
                    pinmux = <0x00002311>;
                };
            };
            dfsdm-data3-pins-0 {
                pins {
                    pinmux = <0x00005d07>;
                };
            };
            dfsdm-data3-sleep-pins-0 {
                pins {
                    pinmux = <0x00005d11>;
                };
            };
            rgmii-0 {
                phandle = <0x00000063>;
                pins1 {
                    pinmux = <0x0000650c 0x0000640c 0x00006d0c 0x00006e0c 0x0000220c 0x0000420c 0x00001b0c 0x0000020c 0x0000210c>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
                pins2 {
                    pinmux = <0x0000240c 0x0000250c 0x0000100c 0x0000110c 0x0000010c 0x0000070c>;
                    bias-disable;
                };
            };
            rgmii-sleep-0 {
                phandle = <0x00000064>;
                pins1 {
                    pinmux = <0x00006511 0x00006411 0x00006d11 0x00006e11 0x00002211 0x00004211 0x00001b11 0x00000211 0x00002111 0x00002411 0x00002511 0x00001011 0x00001111 0x00000111 0x00000711>;
                };
            };
            fmc-0 {
                pins1 {
                    pinmux = <0x0000340d 0x0000350d 0x00003b0d 0x00003c0d 0x00003e0d 0x00003f0d 0x0000300d 0x0000310d 0x0000470d 0x0000480d 0x0000490d 0x00004a0d 0x0000690d>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
                pins2 {
                    pinmux = <0x0000360d>;
                    bias-pull-up;
                };
            };
            fmc-sleep-0 {
                pins {
                    pinmux = <0x00003411 0x00003511 0x00003b11 0x00003c11 0x00003e11 0x00003f11 0x00003011 0x00003111 0x00004711 0x00004811 0x00004911 0x00004a11 0x00003611 0x00006911>;
                };
            };
            hdp0-0 {
                pins {
                    pinmux = <0x00008c03>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp0-sleep-0 {
                pins {
                    pinmux = <0x00008c11>;
                };
            };
            hdp0-1 {
                pins {
                    pinmux = <0x00008a01>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp0-sleep-1 {
                pins {
                    pinmux = <0x00008a11>;
                };
            };
            hdp1-0 {
                pins {
                    pinmux = <0x00008d03>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp1-sleep-0 {
                pins {
                    pinmux = <0x00008d11>;
                };
            };
            hdp1-1 {
                pins {
                    pinmux = <0x00008901>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp1-sleep-1 {
                pins {
                    pinmux = <0x00008911>;
                };
            };
            hdp2-0 {
                pins {
                    pinmux = <0x00009503>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp2-sleep-0 {
                pins {
                    pinmux = <0x00009511>;
                };
            };
            hdp2-1 {
                pins {
                    pinmux = <0x00004d01>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp2-sleep-1 {
                pins {
                    pinmux = <0x00004d11>;
                };
            };
            hdp3-0 {
                pins {
                    pinmux = <0x00009603>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp3-sleep-0 {
                pins {
                    pinmux = <0x00009611>;
                };
            };
            hdp3-1 {
                pins {
                    pinmux = <0x00004f01>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp3-sleep-1 {
                pins {
                    pinmux = <0x00004f11>;
                };
            };
            hdp4-0 {
                pins {
                    pinmux = <0x0000a103>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp4-sleep-0 {
                pins {
                    pinmux = <0x0000a111>;
                };
            };
            hdp4-1 {
                pins {
                    pinmux = <0x00002701>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp4-sleep-1 {
                pins {
                    pinmux = <0x00002711>;
                };
            };
            hdp5-0 {
                pins {
                    pinmux = <0x0000a203>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp5-sleep-0 {
                pins {
                    pinmux = <0x0000a211>;
                };
            };
            hdp5-1 {
                pins {
                    pinmux = <0x00003301>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp5-sleep-1 {
                pins {
                    pinmux = <0x00003311>;
                };
            };
            hdp6-0 {
                pins {
                    pinmux = <0x0000a503>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp6-sleep-0 {
                pins {
                    pinmux = <0x0000a511>;
                };
            };
            hdp6-1 {
                pins {
                    pinmux = <0x00001801>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp6-sleep-1 {
                pins {
                    pinmux = <0x00001811>;
                };
            };
            hdp7-0 {
                pins {
                    pinmux = <0x0000a603>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp7-sleep-0 {
                pins {
                    pinmux = <0x0000a611>;
                };
            };
            hdp7-1 {
                pins {
                    pinmux = <0x00001901>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000002>;
                };
            };
            hdp7-sleep-1 {
                pins {
                    pinmux = <0x00001911>;
                };
            };
            i2c1-0 {
                phandle = <0x00000022>;
                pins {
                    pinmux = <0x00003c06 0x00005f06>;
                    bias-disable;
                    drive-open-drain;
                    slew-rate = <0x00000000>;
                };
            };
            i2c1-1 {
                phandle = <0x00000023>;
                pins {
                    pinmux = <0x00003c11 0x00005f11>;
                };
            };
            i2c2-0 {
                pins {
                    pinmux = <0x00007405 0x00007505>;
                    bias-disable;
                    drive-open-drain;
                    slew-rate = <0x00000000>;
                };
            };
            i2c2-1 {
                pins {
                    pinmux = <0x00007411 0x00007511>;
                };
            };
            i2c5-0 {
                pins {
                    pinmux = <0x00000b05 0x00000c05>;
                    bias-disable;
                    drive-open-drain;
                    slew-rate = <0x00000000>;
                };
            };
            i2c5-1 {
                pins {
                    pinmux = <0x00000b11 0x00000c11>;
                };
            };
            i2s2-0 {
                phandle = <0x00000013>;
                pins {
                    pinmux = <0x00008306 0x00001906 0x00000906>;
                    slew-rate = <0x00000001>;
                    drive-push-pull;
                    bias-disable;
                };
            };
            i2s2-1 {
                phandle = <0x00000014>;
                pins {
                    pinmux = <0x00008311 0x00001911 0x00000911>;
                };
            };
            ltdc-a-0 {
                phandle = <0x0000002d>;
                pins {
                    pinmux = <0x0000670f 0x00008a0f 0x0000890f 0x00005a0f 0x0000720f 0x0000730f 0x0000780f 0x0000790f 0x00007a0f 0x0000200f 0x00007c0f 0x00004f0f 0x0000450f 0x0000460f 0x00007d0f 0x00007e0f 0x00007f0f 0x0000800f 0x0000810f 0x0000820f 0x0000390f 0x00006c0f 0x00006a0f 0x00003a0f 0x0000840f 0x0000030f 0x0000180f 0x0000380f>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
            };
            ltdc-a-1 {
                phandle = <0x0000002e>;
                pins {
                    pinmux = <0x00006711 0x00008a11 0x00008911 0x00005a11 0x00007211 0x00007311 0x00007811 0x00007911 0x00007a11 0x00002011 0x00007c11 0x00004f11 0x00004511 0x00004611 0x00007d11 0x00007e11 0x00007f11 0x00008011 0x00008111 0x00008211 0x00003911 0x00006c11 0x00006a11 0x00003a11 0x00008411 0x00000311 0x00001811 0x00003811>;
                };
            };
            ltdc-b-0 {
                pins {
                    pinmux = <0x00008e0f 0x00008c0f 0x00008d0f 0x0000a70f 0x00008f0f 0x0000900f 0x0000910f 0x0000920f 0x0000930f 0x0000940f 0x0000950f 0x0000960f 0x0000970f 0x0000980f 0x0000990f 0x00009a0f 0x00009b0f 0x0000a00f 0x0000a10f 0x0000a20f 0x00009c0f 0x00009d0f 0x00009e0f 0x00009f0f 0x0000a30f 0x0000a40f 0x0000a50f 0x0000a60f>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
            };
            ltdc-b-1 {
                pins {
                    pinmux = <0x00008e11 0x00008c11 0x00008d11 0x0000a711 0x00008f11 0x00009011 0x00009111 0x00009211 0x00009311 0x00009411 0x00009511 0x00009611 0x00009711 0x00009811 0x00009911 0x00009a11 0x00009b11 0x0000a011 0x0000a111 0x0000a211 0x00009c11 0x00009d11 0x00009e11 0x00009f11 0x0000a311 0x0000a411 0x0000a511 0x0000a611>;
                };
            };
            m-can1-0 {
                pins1 {
                    pinmux = <0x00007d0a>;
                    slew-rate = <0x00000000>;
                    drive-push-pull;
                    bias-disable;
                };
                pins2 {
                    pinmux = <0x0000890a>;
                    bias-disable;
                };
            };
            m_can1-sleep@0 {
                pins {
                    pinmux = <0x00007d11 0x00008911>;
                };
            };
            pwm1-0 {
                phandle = <0x00000035>;
                pins {
                    pinmux = <0x00004902 0x00004b02 0x00004e02>;
                    bias-pull-down;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
            };
            pwm1-sleep-0 {
                phandle = <0x00000036>;
                pins {
                    pinmux = <0x00004911 0x00004b11 0x00004e11>;
                };
            };
            pwm2-0 {
                pins {
                    pinmux = <0x00000302>;
                    bias-pull-down;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
            };
            pwm2-sleep-0 {
                pins {
                    pinmux = <0x00000311>;
                };
            };
            pwm3-0 {
                phandle = <0x00000008>;
                pins {
                    pinmux = <0x00002703>;
                    bias-pull-down;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
            };
            pwm3-sleep-0 {
                phandle = <0x00000009>;
                pins {
                    pinmux = <0x00002711>;
                };
            };
            pwm4-0 {
                phandle = <0x0000000a>;
                pins {
                    pinmux = <0x00003e03 0x00003f03>;
                    bias-pull-down;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
            };
            pwm4-sleep-0 {
                phandle = <0x0000000c>;
                pins {
                    pinmux = <0x00003e11 0x00003f11>;
                };
            };
            pwm4-1 {
                phandle = <0x0000000b>;
                pins {
                    pinmux = <0x00003d03>;
                    bias-pull-down;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
            };
            pwm4-sleep-1 {
                phandle = <0x0000000d>;
                pins {
                    pinmux = <0x00003d11>;
                };
            };
            pwm5-0 {
                phandle = <0x0000000e>;
                pins {
                    pinmux = <0x00007b03>;
                    bias-pull-down;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
            };
            pwm5-sleep-0 {
                phandle = <0x0000000f>;
                pins {
                    pinmux = <0x00007b11>;
                };
            };
            pwm8-0 {
                pins {
                    pinmux = <0x00008204>;
                    bias-pull-down;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
            };
            pwm8-sleep-0 {
                pins {
                    pinmux = <0x00008211>;
                };
            };
            pwm12-0 {
                phandle = <0x00000010>;
                pins {
                    pinmux = <0x00007603>;
                    bias-pull-down;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
            };
            pwm12-sleep-0 {
                phandle = <0x00000011>;
                pins {
                    pinmux = <0x00007611>;
                };
            };
            qspi-bk1-0 {
                pins1 {
                    pinmux = <0x0000580b 0x0000590b 0x0000570a 0x0000560a>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
                pins2 {
                    pinmux = <0x0000160b>;
                    bias-pull-up;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
            };
            qspi-bk1-sleep-0 {
                pins {
                    pinmux = <0x00005811 0x00005911 0x00005711 0x00005611 0x00001611>;
                };
            };
            qspi-bk2-0 {
                pins1 {
                    pinmux = <0x0000720a 0x0000730a 0x00006a0c 0x0000670c>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
                pins2 {
                    pinmux = <0x0000200b>;
                    bias-pull-up;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
            };
            qspi-bk2-sleep-0 {
                pins {
                    pinmux = <0x00007211 0x00007311 0x00006a11 0x00006711 0x00002011>;
                };
            };
            qspi-clk-0 {
                pins {
                    pinmux = <0x00005a0a>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000003>;
                };
            };
            qspi-clk-sleep-0 {
                pins {
                    pinmux = <0x00005a11>;
                };
            };
            rtc-out2-rmp-pins@0 {
                phandle = <0x00000079>;
                pins {
                    pinmux = <0x00008811>;
                };
            };
            sai2a-0 {
                phandle = <0x0000003b>;
                pins {
                    pinmux = <0x0000850b 0x0000860b 0x0000870b 0x0000400b>;
                    slew-rate = <0x00000000>;
                    drive-push-pull;
                    bias-disable;
                };
            };
            sai2a-1 {
                phandle = <0x0000003d>;
                pins {
                    pinmux = <0x00008511 0x00008611 0x00008711 0x00004011>;
                };
            };
            sai2b-0 {
                pins1 {
                    pinmux = <0x00004c0b 0x00004d0b 0x00004e0b>;
                    slew-rate = <0x00000000>;
                    drive-push-pull;
                    bias-disable;
                };
                pins2 {
                    pinmux = <0x00005b0b>;
                    bias-disable;
                };
            };
            sai2b-1 {
                pins {
                    pinmux = <0x00005b11 0x00004c11 0x00004d11 0x00004e11>;
                };
            };
            sai2b-2 {
                phandle = <0x0000003c>;
                pins {
                    pinmux = <0x00005b0b>;
                    bias-disable;
                };
            };
            sai2b-3 {
                phandle = <0x0000003e>;
                pins {
                    pinmux = <0x00005b11>;
                };
            };
            sai4a-0 {
                pins {
                    pinmux = <0x0000150b>;
                    slew-rate = <0x00000000>;
                    drive-push-pull;
                    bias-disable;
                };
            };
            sai4a-1 {
                pins {
                    pinmux = <0x00001511>;
                };
            };
            sdmmc1-b4-0 {
                u-boot,dm-spl;
                phandle = <0x0000005b>;
                pins1 {
                    pinmux = <0x0000280d 0x0000290d 0x00002a0d 0x00002b0d 0x0000320d>;
                    slew-rate = <0x00000001>;
                    drive-push-pull;
                    bias-disable;
                    u-boot,dm-spl;
                };
                pins2 {
                    pinmux = <0x00002c0d>;
                    slew-rate = <0x00000002>;
                    drive-push-pull;
                    bias-disable;
                    u-boot,dm-spl;
                };
            };
            sdmmc1-b4-od-0 {
                phandle = <0x0000005c>;
                pins1 {
                    pinmux = <0x0000280d 0x0000290d 0x00002a0d 0x00002b0d>;
                    slew-rate = <0x00000001>;
                    drive-push-pull;
                    bias-disable;
                };
                pins2 {
                    pinmux = <0x00002c0d>;
                    slew-rate = <0x00000002>;
                    drive-push-pull;
                    bias-disable;
                };
                pins3 {
                    pinmux = <0x0000320d>;
                    slew-rate = <0x00000001>;
                    drive-open-drain;
                    bias-disable;
                };
            };
            sdmmc1-b4-sleep-0 {
                phandle = <0x0000005d>;
                pins {
                    pinmux = <0x00002811 0x00002911 0x00002a11 0x00002b11 0x00002c11 0x00003211>;
                };
            };
            sdmmc1-dir-0 {
                pins1 {
                    pinmux = <0x0000520c 0x00002709 0x0000190c>;
                    slew-rate = <0x00000001>;
                    drive-push-pull;
                    bias-pull-up;
                };
                pins2 {
                    pinmux = <0x00004409>;
                    bias-pull-up;
                };
            };
            sdmmc1-dir-sleep-0 {
                pins {
                    pinmux = <0x00005211 0x00002711 0x00001911 0x00004411>;
                };
            };
            sdmmc2-b4-0 {
                phandle = <0x0000005e>;
                pins1 {
                    pinmux = <0x00001e0a 0x00001f0a 0x0000130a 0x0000140a 0x0000660b>;
                    slew-rate = <0x00000001>;
                    drive-push-pull;
                    bias-pull-up;
                };
                pins2 {
                    pinmux = <0x0000430a>;
                    slew-rate = <0x00000002>;
                    drive-push-pull;
                    bias-pull-up;
                };
            };
            sdmmc2-b4-od-0 {
                phandle = <0x0000005f>;
                pins1 {
                    pinmux = <0x00001e0a 0x00001f0a 0x0000130a 0x0000140a>;
                    slew-rate = <0x00000001>;
                    drive-push-pull;
                    bias-pull-up;
                };
                pins2 {
                    pinmux = <0x0000430a>;
                    slew-rate = <0x00000002>;
                    drive-push-pull;
                    bias-pull-up;
                };
                pins3 {
                    pinmux = <0x0000660b>;
                    slew-rate = <0x00000001>;
                    drive-open-drain;
                    bias-pull-up;
                };
            };
            sdmmc2-b4-sleep-0 {
                phandle = <0x00000060>;
                pins {
                    pinmux = <0x00001e11 0x00001f11 0x00001311 0x00001411 0x00004311 0x00006611>;
                };
            };
            sdmmc2-d47-0 {
                pins {
                    pinmux = <0x0000080a 0x0000090b 0x0000450a 0x0000330a>;
                    slew-rate = <0x00000001>;
                    drive-push-pull;
                    bias-pull-up;
                };
            };
            sdmmc2-d47-sleep-0 {
                pins {
                    pinmux = <0x00000811 0x00000911 0x00004511 0x00003311>;
                };
            };
            sdmmc3-b4-0 {
                pins1 {
                    pinmux = <0x0000500a 0x0000540a 0x0000550a 0x0000370b 0x0000510a>;
                    slew-rate = <0x00000001>;
                    drive-push-pull;
                    bias-pull-up;
                };
                pins2 {
                    pinmux = <0x00006f0b>;
                    slew-rate = <0x00000002>;
                    drive-push-pull;
                    bias-pull-up;
                };
            };
            sdmmc3-b4-od-0 {
                pins1 {
                    pinmux = <0x0000500a 0x0000540a 0x0000550a 0x0000370b>;
                    slew-rate = <0x00000001>;
                    drive-push-pull;
                    bias-pull-up;
                };
                pins2 {
                    pinmux = <0x00006f0b>;
                    slew-rate = <0x00000002>;
                    drive-push-pull;
                    bias-pull-up;
                };
                pins3 {
                    pinmux = <0x0000510a>;
                    slew-rate = <0x00000001>;
                    drive-open-drain;
                    bias-pull-up;
                };
            };
            sdmmc3-b4-sleep-0 {
                pins {
                    pinmux = <0x00005011 0x00005411 0x00005511 0x00003711 0x00006f11 0x00005111>;
                };
            };
            spdifrx-0 {
                pins {
                    pinmux = <0x00006c09>;
                    bias-disable;
                };
            };
            spdifrx-1 {
                pins {
                    pinmux = <0x00006c11>;
                };
            };
            spi4-0 {
                phandle = <0x00000037>;
                pins1 {
                    pinmux = <0x00004c06 0x00004e06>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
                pins2 {
                    pinmux = <0x00004d06>;
                    bias-disable;
                };
            };
            spi4-sleep-0 {
                phandle = <0x00000038>;
                pins {
                    pinmux = <0x00004c11 0x00004d11 0x00004e11>;
                };
            };
            spi5-0 {
                phandle = <0x00000039>;
                pins1 {
                    pinmux = <0x00005706 0x00005906>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
                pins2 {
                    pinmux = <0x00005806>;
                    bias-disable;
                };
            };
            spi5-sleep-0 {
                phandle = <0x0000003a>;
                pins {
                    pinmux = <0x00005711 0x00005811 0x00005911>;
                };
            };
            uart4-0 {
                u-boot,dm-pre-reloc;
                phandle = <0x0000001e>;
                pins1 {
                    pinmux = <0x00006b07>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                    u-boot,dm-pre-reloc;
                };
                pins2 {
                    pinmux = <0x00001209>;
                    bias-disable;
                    u-boot,dm-pre-reloc;
                };
            };
            uart4-idle-0 {
                phandle = <0x00000020>;
                pins1 {
                    pinmux = <0x00006b11>;
                };
                pins2 {
                    pinmux = <0x00001209>;
                    bias-disable;
                };
            };
            uart4-sleep-0 {
                phandle = <0x0000001f>;
                pins {
                    pinmux = <0x00006b11 0x00001211>;
                };
            };
            usart2-0 {
                phandle = <0x00000017>;
                pins1 {
                    pinmux = <0x00003508 0x00003408>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
                pins2 {
                    pinmux = <0x00003608 0x00003308>;
                    bias-disable;
                };
            };
            usart2-idle-0 {
                phandle = <0x00000019>;
                pins1 {
                    pinmux = <0x00003511 0x00003411 0x00003311>;
                };
                pins2 {
                    pinmux = <0x00003608>;
                    bias-disable;
                };
            };
            usart2-sleep-0 {
                phandle = <0x00000018>;
                pins {
                    pinmux = <0x00003511 0x00003411 0x00003611 0x00003311>;
                };
            };
            usart3-0 {
                pins1 {
                    pinmux = <0x00001a08 0x00006809>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
                pins2 {
                    pinmux = <0x00001c09 0x00008a09>;
                    bias-disable;
                };
            };
            usart3-idle-0 {
                pins1 {
                    pinmux = <0x00001a11 0x00006811 0x00008a11>;
                };
                pins2 {
                    pinmux = <0x00001c09>;
                    bias-disable;
                };
            };
            usart3-sleep-0 {
                pins {
                    pinmux = <0x00001a11 0x00006811 0x00008a11 0x00001c11>;
                };
            };
            usart3-1 {
                phandle = <0x0000001b>;
                pins1 {
                    pinmux = <0x00001a08 0x00006809>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000000>;
                };
                pins2 {
                    pinmux = <0x00001c09 0x00001d08>;
                    bias-disable;
                };
            };
            usart3-idle-1 {
                phandle = <0x0000001d>;
                pins1 {
                    pinmux = <0x00001a11 0x00006811 0x00001d11>;
                };
                pins2 {
                    pinmux = <0x00001c09>;
                    bias-disable;
                };
            };
            usart3-sleep-1 {
                phandle = <0x0000001c>;
                pins {
                    pinmux = <0x00001a11 0x00006811 0x00001d11 0x00001c11>;
                };
            };
            usbotg_hs-0 {
                pins {
                    pinmux = <0x00000a11>;
                };
            };
            usbotg-fs-dp-dm-0 {
                pins {
                    pinmux = <0x00000b11 0x00000c11>;
                };
            };
        };
        pin-controller-z@54004000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            compatible = "st,stm32mp157-z-pinctrl";
            ranges = <0x00000000 0x54004000 0x00000400>;
            pins-are-numbered;
            interrupt-parent = <0x00000016>;
            st,syscfg = <0x00000016 0x00000060 0x000000ff>;
            hwlocks = <0x0000004e 0x00000000>;
            st,package = <0x00000004>;
            u-boot,dm-pre-reloc;
            phandle = <0x0000007b>;
            gpio@54004000 {
                gpio-controller;
                #gpio-cells = <0x00000002>;
                interrupt-controller;
                #interrupt-cells = <0x00000002>;
                reg = <0x00000000 0x00000400>;
                clocks = <0x00000005 0x0000005f>;
                st,bank-name = "GPIOZ";
                st,bank-ioport = <0x0000000b>;
                status = "okay";
                ngpios = <0x00000008>;
                gpio-ranges = <0x0000007b 0x00000000 0x00000190 0x00000008>;
                compatible = "st,stm32-gpio";
                u-boot,dm-pre-reloc;
            };
            bt_reg_on-0 {
                phandle = <0x0000001a>;
                pins {
                    pinmux = <0x00019600>;
                    drive-push-pull;
                    bias-pull-up;
                    output-high;
                    slew-rate = <0x00000000>;
                };
            };
            i2c4-0 {
                u-boot,dm-pre-reloc;
                phandle = <0x00000074>;
                pins {
                    pinmux = <0x00019407 0x00019507>;
                    bias-disable;
                    drive-open-drain;
                    slew-rate = <0x00000000>;
                    u-boot,dm-pre-reloc;
                };
            };
            i2c4-1 {
                phandle = <0x00000075>;
                pins {
                    pinmux = <0x00019411 0x00019511>;
                };
            };
            spi1-0 {
                pins1 {
                    pinmux = <0x00019006 0x00019206>;
                    bias-disable;
                    drive-push-pull;
                    slew-rate = <0x00000001>;
                };
                pins2 {
                    pinmux = <0x00019106>;
                    bias-disable;
                };
            };
            spi1-sleep-0 {
                pins {
                    pinmux = <0x00019011 0x00019111 0x00019211>;
                };
            };
        };
        etzpc@5C007000 {
            compatible = "st,stm32mp1-etzpc";
            reg = <0x5c007000 0x00000400>;
            status = "okay";
        };
        stgen@5C008000 {
            compatible = "st,stm32-stgen";
            reg = <0x5c008000 0x00001000>;
            status = "okay";
            u-boot,dm-pre-reloc;
        };
        ddr@5A003000 {
            u-boot,dm-pre-reloc;
            compatible = "st,stm32mp1-ddr";
            reg = <0x5a003000 0x00000550 0x5a004000 0x00000234>;
            clocks = <0x00000005 0x000000e4 0x00000005 0x000000dc 0x00000005 0x000000de 0x00000005 0x000000e0 0x00000005 0x000000e2 0x00000005 0x000000e5>;
            clock-names = "axidcg", "ddrc1", "ddrc2", "ddrphyc", "ddrcapb", "ddrphycapb";
            st,mem-name = "DDR3-1066/888 bin G 1x4Gb 533MHz v1.41";
            st,mem-speed = <0x00082208>;
            st,mem-size = <0x20000000>;
            st,ctl-reg = <0x00041401 0x00000010 0x00000000 0x00000000 0x00800000 0x00000000 0x00400010 0x00000000 0x00210000 0x00000000 0x00000000 0xc2000040 0x02060105 0x00000202 0x07000000 0xc0400003 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000000 0x00000000 0x00000010>;
            st,ctl-timing = <0x0081008b 0x121b2414 0x000a041c 0x0608090f 0x0050400c 0x08040608 0x06060403 0x02020002 0x00000202 0x00001005 0x000000a0 0x06000600>;
            st,ctl-map = <0x00070707 0x00000000 0x1f000000 0x00001f1f 0x06060606 0x0f060606 0x00000000 0x00000000 0x00000000>;
            st,ctl-perf = <0x00000c01 0x00000000 0x01000001 0x08000200 0x08000400 0x00010000 0x00000000 0x02100c03 0x00800100 0x01100c03 0x01000200 0x00010000 0x00000000 0x02100c03 0x00800040 0x01100c03 0x01000200>;
            st,phy-reg = <0x01442e02 0x10400812 0x00000c40 0xf200001f 0x0000000b 0x00010000 0x00000038 0x0000ce81 0x0000ce81 0x0000ce81 0x0000ce81>;
            st,phy-timing = <0x0022aa5b 0x04841104 0x042da068 0x38d488d0 0x098b00d8 0x10023600 0x00000840 0x00000000 0x00000208 0x00000000>;
            st,phy-cal = <0x40000000 0xffffffff 0x3db02000 0x40000000 0xffffffff 0x3db02000 0x40000000 0xffffffff 0x3db02000 0x40000000 0xffffffff 0x3db02000>;
            status = "okay";
        };
    };
    m4@0 {
        compatible = "st,stm32mp1-rproc";
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges = <0x00000000 0x38000000 0x00010000 0x30000000 0x30000000 0x00060000 0x10000000 0x10000000 0x00060000>;
        resets = <0x00000005 0x00002021>;
        reset-names = "mcu_rst";
        st,syscfg-pdds = <0x0000004f 0x00000014 0x00000001>;
        st,syscfg-holdboot = <0x00000005 0x0000010c 0x00000001>;
        st,syscfg-tz = <0x00000005 0x00000000 0x00000001>;
        status = "okay";
        memory-region = <0x0000007c 0x0000007d 0x0000007e 0x0000007f 0x00000080 0x00000081>;
        mboxes = <0x00000082 0x00000000 0x00000082 0x00000001 0x00000082 0x00000002>;
        mbox-names = "vq0", "vq1", "shutdown";
        interrupt-parent = <0x00000016>;
        interrupts = <0x00000044 0x00000001>;
        interrupt-names = "wdg";
        recovery;
        m4_system_resources {
            compatible = "rproc-srm-core";
            status = "disabled";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            timer@40000000 {
                compatible = "rproc-srm-dev";
                reg = <0x40000000>;
                clocks = <0x00000005 0x000000c5>;
                clock-names = "int";
                status = "disabled";
            };
            timer@40001000 {
                compatible = "rproc-srm-dev";
                reg = <0x40001000>;
                clocks = <0x00000005 0x000000c6>;
                clock-names = "int";
                status = "disabled";
            };
            timer@40002000 {
                compatible = "rproc-srm-dev";
                reg = "@", " ";
                clocks = <0x00000005 0x000000c7>;
                clock-names = "int";
                status = "disabled";
            };
            timer@40003000 {
                compatible = "rproc-srm-dev";
                reg = "@", "0";
                clocks = <0x00000005 0x000000c8>;
                clock-names = "int";
                status = "disabled";
            };
            timer@40004000 {
                compatible = "rproc-srm-dev";
                reg = "@", "@";
                clocks = <0x00000005 0x000000c9>;
                clock-names = "int";
                status = "disabled";
            };
            timer@40005000 {
                compatible = "rproc-srm-dev";
                reg = "@", "P";
                clocks = <0x00000005 0x000000ca>;
                clock-names = "int";
                status = "disabled";
            };
            timer@40006000 {
                compatible = "rproc-srm-dev";
                reg = "@", "`";
                clocks = <0x00000005 0x000000cb>;
                clock-names = "int";
                status = "disabled";
            };
            timer@40007000 {
                compatible = "rproc-srm-dev";
                reg = "@", "p";
                clocks = <0x00000005 0x000000cc>;
                clock-names = "int";
                status = "disabled";
            };
            timer@40008000 {
                compatible = "rproc-srm-dev";
                reg = <0x40008000>;
                clocks = <0x00000005 0x000000cd>;
                clock-names = "int";
                status = "disabled";
            };
            timer@40009000 {
                compatible = "rproc-srm-dev";
                reg = <0x40009000>;
                clocks = <0x00000005 0x0000008f>;
                clock-names = "mux";
                status = "disabled";
            };
            spi@4000b000 {
                compatible = "rproc-srm-dev";
                reg = <0x4000b000>;
                clocks = <0x00000005 0x00000083>;
                status = "disabled";
            };
            audio-controller@4000b000 {
                compatible = "rproc-srm-dev";
                reg = <0x4000b000>;
                status = "disabled";
            };
            spi@4000c000 {
                compatible = "rproc-srm-dev";
                reg = <0x4000c000>;
                clocks = <0x00000005 0x00000084>;
                status = "disabled";
            };
            audio-controller@4000c000 {
                compatible = "rproc-srm-dev";
                reg = <0x4000c000>;
                status = "disabled";
            };
            audio-controller@4000d000 {
                compatible = "rproc-srm-dev";
                reg = <0x4000d000>;
                clocks = <0x00000005 0x00000081>;
                clock-names = "kclk";
                status = "disabled";
            };
            serial@4000e000 {
                compatible = "rproc-srm-dev";
                reg = <0x4000e000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x0000001b 0x00000001>;
                clocks = <0x00000005 0x00000095>;
                status = "disabled";
            };
            serial@4000f000 {
                compatible = "rproc-srm-dev";
                reg = <0x4000f000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x0000001c 0x00000001>;
                clocks = <0x00000005 0x00000096>;
                status = "disabled";
            };
            serial@40010000 {
                compatible = "rproc-srm-dev";
                reg = <0x40010000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x0000001e 0x00000001>;
                clocks = <0x00000005 0x00000097>;
                status = "disabled";
            };
            serial@40011000 {
                compatible = "rproc-srm-dev";
                reg = <0x40011000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x0000001f 0x00000001>;
                clocks = <0x00000005 0x00000098>;
                status = "disabled";
            };
            i2c@40012000 {
                compatible = "rproc-srm-dev";
                reg = <0x40012000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x00000015 0x00000001>;
                clocks = <0x00000005 0x00000089>;
                status = "disabled";
            };
            i2c@40013000 {
                compatible = "rproc-srm-dev";
                reg = <0x40013000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x00000016 0x00000001>;
                clocks = <0x00000005 0x0000008a>;
                status = "disabled";
            };
            i2c@40014000 {
                compatible = "rproc-srm-dev";
                reg = <0x40014000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x00000017 0x00000001>;
                clocks = <0x00000005 0x0000008b>;
                status = "disabled";
            };
            i2c@40015000 {
                compatible = "rproc-srm-dev";
                reg = <0x40015000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x00000019 0x00000001>;
                clocks = <0x00000005 0x0000008d>;
                status = "disabled";
            };
            cec@40016000 {
                compatible = "rproc-srm-dev";
                reg = <0x40016000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x00000045 0x00000001>;
                clocks = <0x00000005 0x00000088 0x00000005 0x00000003>;
                clock-names = "cec", "hdmi-cec";
                status = "disabled";
            };
            dac@40017000 {
                compatible = "rproc-srm-dev";
                reg = <0x40017000>;
                clocks = <0x00000005 0x0000001e>;
                clock-names = "pclk";
                status = "disabled";
            };
            serial@40018000 {
                compatible = "rproc-srm-dev";
                reg = <0x40018000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x00000020 0x00000001>;
                clocks = <0x00000005 0x0000009a>;
                status = "disabled";
            };
            serial@40019000 {
                compatible = "rproc-srm-dev";
                reg = <0x40019000>;
                interrupt-parent = <0x00000016>;
                interrupts = <0x00000021 0x00000001>;
                clocks = <0x00000005 0x0000009b>;
                status = "disabled";
            };
            timer@44000000 {
                compatible = "rproc-srm-dev";
                reg = <0x44000000>;
                clocks = <0x00000005 0x000000ce>;
                clock-names = "int";
                status = "disabled";
            };
            timer@44001000 {
                compatible = "rproc-srm-dev";
                reg = <0x44001000>;
                clocks = <0x00000005 0x000000cf>;
                clock-names = "int";
                status = "disabled";
            };
            serial@44003000 {
                compatible = "rproc-srm-dev";
                reg = "D", "0";
                interrupt-parent = <0x00000016>;
                interrupts = <0x0000001d 0x00000001>;
                clocks = <0x00000005 0x00000099>;
                status = "disabled";
            };
            spi@44004000 {
                compatible = "rproc-srm-dev";
                reg = "D", "@";
                clocks = <0x00000005 0x00000082>;
                status = "disabled";
            };
            audio-controller@44004000 {
                compatible = "rproc-srm-dev";
                reg = "D", "@";
                status = "disabled";
            };
            spi@44005000 {
                compatible = "rproc-srm-dev";
                reg = "D", "P";
                clocks = <0x00000005 0x00000085>;
                status = "disabled";
            };
            timer@44006000 {
                compatible = "rproc-srm-dev";
                reg = "D", "`";
                clocks = <0x00000005 0x000000d0>;
                clock-names = "int";
                status = "disabled";
            };
            timer@44007000 {
                compatible = "rproc-srm-dev";
                reg = "D", "p";
                clocks = <0x00000005 0x000000d1>;
                clock-names = "int";
                status = "disabled";
            };
            timer@44008000 {
                compatible = "rproc-srm-dev";
                reg = <0x44008000>;
                clocks = <0x00000005 0x000000d2>;
                clock-names = "int";
                status = "disabled";
            };
            spi@44009000 {
                compatible = "rproc-srm-dev";
                reg = <0x44009000>;
                clocks = <0x00000005 0x00000086>;
                status = "disabled";
            };
            sai@4400a000 {
                compatible = "rproc-srm-dev";
                reg = <0x4400a000>;
                clocks = <0x00000005 0x0000009e>;
                clock-names = "sai_ck";
                status = "disabled";
            };
            sai@4400b000 {
                compatible = "rproc-srm-dev";
                reg = <0x4400b000>;
                clocks = <0x00000005 0x0000009f>;
                clock-names = "sai_ck";
                status = "disabled";
            };
            sai@4400c000 {
                compatible = "rproc-srm-dev";
                reg = <0x4400c000>;
                clocks = <0x00000005 0x000000a0>;
                clock-names = "sai_ck";
                status = "disabled";
            };
            dfsdm@4400d000 {
                compatible = "rproc-srm-dev";
                reg = <0x4400d000>;
                clocks = <0x00000005 0x0000009c>;
                clock-names = "dfsdm";
                status = "disabled";
            };
            can@4400e000 {
                compatible = "rproc-srm-dev";
                reg = <0x4400e000 0x44011000>;
                clocks = <0x00000005 0x00000000 0x00000005 0x0000009d>;
                clock-names = "hclk", "cclk";
                status = "disabled";
            };
            can@4400f000 {
                compatible = "rproc-srm-dev";
                reg = <0x4400f000 0x44011000>;
                clocks = <0x00000005 0x00000000 0x00000005 0x0000009d>;
                clock-names = "hclk", "cclk";
                status = "disabled";
            };
            dma@48000000 {
                compatible = "rproc-srm-dev";
                reg = <0x48000000>;
                clocks = <0x00000005 0x00000047>;
                status = "disabled";
            };
            dma@48001000 {
                compatible = "rproc-srm-dev";
                reg = <0x48001000>;
                clocks = <0x00000005 0x00000048>;
                status = "disabled";
            };
            dma-router@48002000 {
                compatible = "rproc-srm-dev";
                reg = "H", " ";
                clocks = <0x00000005 0x00000049>;
                status = "disabled";
            };
            adc@48003000 {
                compatible = "rproc-srm-dev";
                reg = "H", "0";
                clocks = <0x00000005 0x0000004a 0x00000005 0x000000a2>;
                clock-names = "bus", "adc";
                status = "disabled";
            };
            sdmmc@48004000 {
                compatible = "rproc-srm-dev";
                reg = "H", "@", "H", "P";
                clocks = <0x00000005 0x00000078>;
                status = "disabled";
            };
            usb-otg@49000000 {
                compatible = "rproc-srm-dev";
                reg = <0x49000000>;
                clocks = <0x00000005 0x000000a6>;
                clock-names = "otg";
                status = "disabled";
            };
            hash@4c002000 {
                compatible = "rproc-srm-dev";
                reg = "L", " ";
                clocks = <0x00000005 0x0000004f>;
                status = "disabled";
            };
            rng@4c003000 {
                compatible = "rproc-srm-dev";
                reg = "L", "0";
                clocks = <0x00000005 0x0000007d>;
                status = "disabled";
            };
            crc@4c004000 {
                compatible = "rproc-srm-dev";
                reg = "L", "@";
                clocks = <0x00000005 0x00000051>;
                status = "disabled";
            };
            cryp@4c005000 {
                compatible = "rproc-srm-dev";
                reg = "L", "P";
                clocks = <0x00000005 0x0000004e>;
                status = "disabled";
            };
            dcmi@4c006000 {
                compatible = "rproc-srm-dev";
                reg = "L", "`";
                clocks = <0x00000005 0x0000004d>;
                clock-names = "mclk";
                status = "disabled";
            };
            timer@50021000 {
                compatible = "rproc-srm-dev";
                reg = <0x50021000>;
                clocks = <0x00000005 0x00000090>;
                clock-names = "mux";
                status = "disabled";
            };
            timer@50022000 {
                compatible = "rproc-srm-dev";
                reg = <0x50022000>;
                clocks = <0x00000005 0x00000091>;
                clock-names = "mux";
                status = "disabled";
            };
            timer@50023000 {
                compatible = "rproc-srm-dev";
                reg = <0x50023000>;
                clocks = <0x00000005 0x00000092>;
                clock-names = "mux";
                status = "disabled";
            };
            timer@50024000 {
                compatible = "rproc-srm-dev";
                reg = <0x50024000>;
                clocks = <0x00000005 0x00000093>;
                clock-names = "mux";
                status = "disabled";
            };
            sai@50027000 {
                compatible = "rproc-srm-dev";
                reg = <0x50027000>;
                clocks = <0x00000005 0x000000a1>;
                clock-names = "sai_ck";
                status = "disabled";
            };
            qspi@58003000 {
                compatible = "rproc-srm-dev";
                reg = <0x58003000 0x70000000>;
                clocks = <0x00000005 0x0000007a>;
                status = "disabled";
            };
            ethernet@5800a000 {
                compatible = "rproc-srm-dev";
                reg = <0x5800a000>;
                clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx", "ethstp", "syscfg-clk";
                clocks = <0x00000005 0x00000069 0x00000005 0x00000067 0x00000005 0x00000068 0x00000005 0x00000070 0x00000005 0x00000033>;
                status = "disabled";
            };
        };
    };
    firmware {
        optee {
            compatible = "linaro,optee-tz";
            method = "smc";
        };
    };
    aliases {
        ethernet0 = "/soc/ethernet@5800a000";
        serial0 = "/soc/serial@40010000";
        serial1 = "/soc/serial@4000e000";
        gpio0 = "/soc/pin-controller@50002000/gpio@50002000";
        gpio1 = "/soc/pin-controller@50002000/gpio@50003000";
        gpio2 = "/soc/pin-controller@50002000/gpio@50004000";
        gpio3 = "/soc/pin-controller@50002000/gpio@50005000";
        gpio4 = "/soc/pin-controller@50002000/gpio@50006000";
        gpio5 = "/soc/pin-controller@50002000/gpio@50007000";
        gpio6 = "/soc/pin-controller@50002000/gpio@50008000";
        gpio7 = "/soc/pin-controller@50002000/gpio@50009000";
        gpio8 = "/soc/pin-controller@50002000/gpio@5000a000";
        gpio9 = "/soc/pin-controller@50002000/gpio@5000b000";
        gpio10 = "/soc/pin-controller@50002000/gpio@5000c000";
        gpio25 = "/soc/pin-controller-z@54004000/gpio@54004000";
        pinctrl0 = "/soc/pin-controller@50002000";
        pinctrl1 = "/soc/pin-controller-z@54004000";
        i2c3 = "/soc/i2c@5c002000";
        mmc0 = "/soc/sdmmc@58005000";
    };
    chosen {
        stdout-path = "serial0:115200n8";
    };
    memory@c0000000 {
        reg = <0xc0000000 0x20000000>;
    };
    reserved-memory {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges;
        retram@0x38000000 {
            compatible = "shared-dma-pool";
            reg = <0x38000000 0x00010000>;
            no-map;
            phandle = <0x0000007c>;
        };
        mcuram@0x30000000 {
            compatible = "shared-dma-pool";
            reg = <0x30000000 0x00040000>;
            no-map;
            phandle = <0x0000007d>;
        };
        mcuram2@0x10000000 {
            compatible = "shared-dma-pool";
            reg = <0x10000000 0x00040000>;
            no-map;
            phandle = <0x0000007e>;
        };
        vdev0vring0@10040000 {
            compatible = "shared-dma-pool";
            reg = <0x10040000 0x00002000>;
            no-map;
            phandle = <0x0000007f>;
        };
        vdev0vring1@10042000 {
            compatible = "shared-dma-pool";
            reg = <0x10042000 0x00002000>;
            no-map;
            phandle = <0x00000080>;
        };
        vdev0buffer@10044000 {
            compatible = "shared-dma-pool";
            reg = <0x10044000 0x00004000>;
            no-map;
            phandle = <0x00000081>;
        };
        gpu@dc000000 {
            reg = <0xdc000000 0x04000000>;
            no-map;
            phandle = <0x00000068>;
        };
    };
    sram@10050000 {
        compatible = "mmio-sram";
        reg = <0x10050000 0x00010000>;
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges = <0x00000000 0x10050000 0x00010000>;
        dma_pool@0 {
            reg = <0x00000000 0x00010000>;
            pool;
            phandle = <0x00000042>;
        };
    };
    led {
        compatible = "gpio-leds";
        blue {
            label = "heartbeat";
            gpios = <0x00000083 0x0000000b 0x00000000>;
            linux,default-trigger = "heartbeat";
            default-state = "on";
        };
        red {
            label = "error";
            gpios = <0x0000002c 0x0000000d 0x00000001>;
            default-state = "off";
            status = "okay";
        };
    };
    sound {
        compatible = "audio-graph-card";
        label = "STM32MP1-DK";
        routing = "Playback", "MCLK", "Capture", "MCLK", "MICL", "Mic Bias";
        dais = <0x00000084 0x00000085 0x00000086>;
        status = "okay";
    };
    usb-phy-tuning {
        st,hs-dc-level = <0x00000002>;
        st,fs-rftime-tuning;
        st,hs-rftime-reduction;
        st,hs-current-trim = <0x0000000f>;
        st,hs-impedance-trim = <0x00000001>;
        st,squelch-level = <0x00000003>;
        st,hs-rx-offset = <0x00000002>;
        st,no-lsfs-sc;
        phandle = <0x00000073>;
    };
    wifi-pwrseq {
        compatible = "mmc-pwrseq-simple";
        reset-gpios = <0x00000087 0x00000004 0x00000001>;
        phandle = <0x00000061>;
    };
    config {
        u-boot,dm-pre-reloc;
        u-boot,boot-led = "heartbeat";
        u-boot,error-led = "error";
        st,adc_usb_pd = <0x00000088 0x00000012 0x00000088 0x00000013>;
        st,fastboot-gpios = <0x0000002c 0x0000000d 0x00000001>;
        st,stm32prog-gpios = <0x0000002c 0x0000000e 0x00000001>;
    };
};
