// Seed: 2252620572
module module_0 (
    input wor   id_0,
    input wor   id_1,
    input uwire id_2
);
  assign id_4 = (id_0);
  logic [7:0] id_5;
  supply1 id_6 = 1;
  assign id_4.id_6 = id_0;
  parameter id_7 = -1'b0;
  wire id_8;
  assign id_7 = id_5;
  assign id_5[1] = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    input supply0 id_5
);
  id_7(
      -1'b0, -1, -1
  );
  or primCall (id_0, id_3, id_1, id_2);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5
  );
  wire id_8;
endmodule
