{
    "created_time": "2024-02-04T08:29:02Z",
    "files": [
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T08:29:22Z",
            "id": "1401",
            "modified_time": "2024-02-04T08:30:14Z",
            "name": "Verilog语法之十：过程块（initial和always）.md",
            "signature": "79316868090594",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T09:00:12Z",
            "id": "1402",
            "modified_time": "2024-02-04T09:01:23Z",
            "name": "Verilog语法之〇：Verilog HDL简介.md",
            "signature": "67535772799516",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T09:02:40Z",
            "id": "1403",
            "modified_time": "2024-02-04T09:03:04Z",
            "name": "Verilog语法之一：简单的Verilog HDL模块.md",
            "signature": "177800696496",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-04T10:40:04Z",
            "id": "1410",
            "modified_time": "2024-02-04T10:40:41Z",
            "name": "Verilog语法之（四）：运算符.md",
            "signature": "2110535985540",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T02:40:49Z",
            "id": "1419",
            "modified_time": "2024-02-06T02:50:48Z",
            "name": "5分钟了解Verilog HDL语法结构.md",
            "signature": "110240632773681",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T03:08:52Z",
            "id": "1420",
            "modified_time": "2024-02-06T03:14:41Z",
            "name": "快速理解FPGA设计流程及工具软件.md",
            "signature": "118731783119556",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T03:51:53Z",
            "id": "1421",
            "modified_time": "2024-02-06T03:52:21Z",
            "name": "如何通俗理解FPGA与Verilog HDL.md",
            "signature": "95307031489753",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T03:52:43Z",
            "id": "1422",
            "modified_time": "2024-02-06T04:00:26Z",
            "name": "Verilog语法之二：常量.md",
            "signature": "85703484615947",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T04:01:33Z",
            "id": "1423",
            "modified_time": "2024-02-06T04:01:47Z",
            "name": "Verilog语法之三：变量.md",
            "signature": "50854119976733",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T04:03:21Z",
            "id": "1424",
            "modified_time": "2024-02-06T04:04:14Z",
            "name": "Verilog语法之五：标识符与关键字.md",
            "signature": "59834896592777",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T04:05:21Z",
            "id": "1425",
            "modified_time": "2024-02-06T04:09:27Z",
            "name": "Verilog语法之六：阻塞赋值与非阻塞赋值.md",
            "signature": "139326151307265",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T05:24:07Z",
            "id": "1426",
            "modified_time": "2024-02-06T05:24:08Z",
            "name": "Verilog语法之七.md",
            "signature": "92506712818295",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-06T05:24:51Z",
            "id": "1427",
            "modified_time": "2024-02-06T05:25:15Z",
            "name": "Verilog语法之八：条件语句.md",
            "signature": "69227990074019",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-07T01:04:46Z",
            "id": "1428",
            "modified_time": "2024-02-07T01:07:21Z",
            "name": "Verilog语法之九：循环语句.md",
            "signature": "177800927022",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-07T01:08:14Z",
            "id": "1429",
            "modified_time": "2024-02-07T01:14:36Z",
            "name": "Verilog语法之十：过程块initial和always.md",
            "signature": "79316868323326",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-07T01:15:57Z",
            "id": "1430",
            "modified_time": "2024-02-07T01:21:40Z",
            "name": "Verilog语法之十一：任务task和函数function.md",
            "signature": "82331935365581",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-07T01:44:39Z",
            "id": "1431",
            "modified_time": "2024-02-07T01:45:00Z",
            "name": "Verilog语法之十二：系统函数和任务.md",
            "signature": "49299341893767",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2024-02-07T01:45:27Z",
            "id": "1432",
            "modified_time": "2024-02-07T01:45:45Z",
            "name": "Verilog语法之十三：编译预处理.md",
            "signature": "126093357146295",
            "tags": [
            ]
        }
    ],
    "folders": [
    ],
    "id": "1400",
    "modified_time": "2024-02-04T08:29:02Z",
    "signature": "177800694478",
    "version": 3
}
