/*
 * Copyright (c) Hisilicon Technologies Co., Ltd. 2024-2024. All rights reserved.
 * UniProton is licensed under Mulan PSL v2.
 * You can use this software according to the terms and conditions of the Mulan PSL v2.
 * You may obtain a copy of Mulan PSL v2 at:
 * 	http://license.coscl.org.cn/MulanPSL2
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
 * EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
 * See the Mulan PSL v2 for more details.
 */

#ifndef __BM_HP_SUBSYS_H__
#define __BM_HP_SUBSYS_H__

/**
* @defgroup bm_hp_subsys bm_hp_subsys
*/

#define HP_SUB_CSR_BASE_ADDR 0xcd0c000

#define HP_SUB_CSR_HP_SRST_ST1_OFFSET_ADDR 0x0
#define HP_SUB_CSR_HP_SRST_ST2_OFFSET_ADDR 0x4
#define HP_SUB_CSR_HP_SRST_REQ1_OFFSET_ADDR 0x8
#define HP_SUB_CSR_HP_SRST_REQ2_OFFSET_ADDR 0xC
#define HP_SUB_CSR_HP_SRST_DIS1_OFFSET_ADDR 0x10
#define HP_SUB_CSR_HP_SRST_DIS2_OFFSET_ADDR 0x14
#define HP_SUB_CSR_HP_CLK_CFG_OFFSET_ADDR 0x18
#define HP_SUB_CSR_HP_CLK_DIS_OFFSET_ADDR 0x1C
#define HP_SUB_CSR_HP_CLK_ENB_OFFSET_ADDR 0x20
#define HP_SUB_CSR_HP_CLK_SEL_OFFSET_ADDR 0x24
#define HP_SUB_CSR_HP_USB_RAM_CFG_0_OFFSET_ADDR 0x28
#define HP_SUB_CSR_HP_USB_RAM_CFG_1_OFFSET_ADDR 0x2C
#define HP_SUB_CSR_HP_USB_RAM_CFG_2_OFFSET_ADDR 0x30
#define HP_SUB_CSR_HP_USB_RAM_CFG_3_OFFSET_ADDR 0x34
#define HP_SUB_CSR_HP_MAC_RAM_CFG_OFFSET_ADDR 0x38
#define HP_SUB_CSR_HP_CLK_DIV_CFG_OFFSET_ADDR 0x3C
#define HP_SUB_CSR_HP_USB_SUS_CLK_DIV_OFFSET_ADDR 0x40
#define HP_SUB_CSR_HP_GMAC_HUB_TIMER_OFFSET_ADDR 0x4C
#define HP_SUB_CSR_HP_GMAC_CTRL_OFFSET_ADDR 0x50
#define HP_SUB_CSR_HP_GMAC_H2X_CTRL0_OFFSET_ADDR 0x54
#define HP_SUB_CSR_HP_GMAC_H2X_CTRL1_OFFSET_ADDR 0x58
#define HP_SUB_CSR_HP_GMAC_H2X_STA_OFFSET_ADDR 0x5C
#define HP_SUB_CSR_HP_GMAC_MEM_ECC_OFFSET_ADDR 0x60
#define HP_SUB_CSR_HP_AXI_LP_CTRL_OFFSET_ADDR 0x64
#define HP_SUB_CSR_HP_GMAC_LED_ACTIVE_OFFSET_ADDR 0x68
#define HP_SUB_CSR_HP_ACP_SEL_OFFSET_ADDR 0x6C
#define HP_SUB_CSR_HP_OCC_EN_OFFSET_ADDR 0x70
#define HP_SUB_CSR_HP_XSEMP_EN_OFFSET_ADDR 0x74
#define HP_SUB_CSR_HP_XSEMP_ST_OFFSET_ADDR 0x78
#define HP_SUB_CSR_HP_AS5X1_PRIORITY_OFFSET_ADDR 0x7C
#define HP_SUB_CSR_HP_AS1X2_PRIORITY_OFFSET_ADDR 0x80
#define HP_SUB_CSR_HP_AS5X1_DLOCK_OFFSET_ADDR 0x84
#define HP_SUB_CSR_HP_AS1X2_DLOCK_OFFSET_ADDR 0x88
#define HP_SUB_CSR_HP_MAC_H2X_USER_OFFSET_ADDR 0x8C
#define HP_SUB_CSR_HP_MAC_HADDR_EXTEND_0_OFFSET_ADDR 0x90
#define HP_SUB_CSR_HP_MAC_HADDR_EXTEND_1_OFFSET_ADDR 0x94
#define HP_SUB_CSR_HP_MAC_HADDR_EXTEND_2_OFFSET_ADDR 0x98
#define HP_SUB_CSR_HP_MAC_HADDR_EXTEND_3_OFFSET_ADDR 0x9C
#define HP_SUB_CSR_HP_SPEED_MON_CFG_OFFSET_ADDR 0xA0
#define HP_SUB_CSR_HP_SPEED_MON_MCH_ADD_0_OFFSET_ADDR 0xA4
#define HP_SUB_CSR_HP_SPEED_MON_MCH_ADD_1_OFFSET_ADDR 0xA8
#define HP_SUB_CSR_HP_SPEED_MON_MCH_ADD_2_OFFSET_ADDR 0xAC
#define HP_SUB_CSR_HP_SPEED_MON_MCH_ADD_3_OFFSET_ADDR 0xB0
#define HP_SUB_CSR_HP_SPEED_MON_MCH_ADD_4_OFFSET_ADDR 0xB4
#define HP_SUB_CSR_HP_SPEED_MON_AWCNT_0_OFFSET_ADDR 0xB8
#define HP_SUB_CSR_HP_SPEED_MON_AWCNT_1_OFFSET_ADDR 0xBC
#define HP_SUB_CSR_HP_SPEED_MON_AWCNT_2_OFFSET_ADDR 0xC0
#define HP_SUB_CSR_HP_SPEED_MON_AWCNT_3_OFFSET_ADDR 0xC4
#define HP_SUB_CSR_HP_SPEED_MON_AWCNT_4_OFFSET_ADDR 0xC8
#define HP_SUB_CSR_HP_SPEED_MON_RCNT_0_OFFSET_ADDR 0xCC
#define HP_SUB_CSR_HP_SPEED_MON_RCNT_1_OFFSET_ADDR 0xD0
#define HP_SUB_CSR_HP_SPEED_MON_RCNT_2_OFFSET_ADDR 0xD4
#define HP_SUB_CSR_HP_SPEED_MON_RCNT_3_OFFSET_ADDR 0xD8
#define HP_SUB_CSR_HP_SPEED_MON_RCNT_4_OFFSET_ADDR 0xDC
#define HP_SUB_CSR_HP_SPEED_MON_AWCCNT_0_OFFSET_ADDR 0xE0
#define HP_SUB_CSR_HP_SPEED_MON_AWCCNT_1_OFFSET_ADDR 0xE4
#define HP_SUB_CSR_HP_SPEED_MON_AWCCNT_2_OFFSET_ADDR 0xE8
#define HP_SUB_CSR_HP_SPEED_MON_AWCCNT_3_OFFSET_ADDR 0xEC
#define HP_SUB_CSR_HP_SPEED_MON_AWCCNT_4_OFFSET_ADDR 0xF0
#define HP_SUB_CSR_HP_SPEED_MON_RCCNT_0_OFFSET_ADDR 0xF4
#define HP_SUB_CSR_HP_SPEED_MON_RCCNT_1_OFFSET_ADDR 0xF8
#define HP_SUB_CSR_HP_SPEED_MON_RCCNT_2_OFFSET_ADDR 0xFC
#define HP_SUB_CSR_HP_SPEED_MON_RCCNT_3_OFFSET_ADDR 0x100
#define HP_SUB_CSR_HP_SPEED_MON_RCCNT_4_OFFSET_ADDR 0x104
#define HP_SUB_CSR_HP_SPEED_MON_RDCNTL_0_OFFSET_ADDR 0x108
#define HP_SUB_CSR_HP_SPEED_MON_RDCNTL_1_OFFSET_ADDR 0x10C
#define HP_SUB_CSR_HP_SPEED_MON_RDCNTL_2_OFFSET_ADDR 0x110
#define HP_SUB_CSR_HP_SPEED_MON_RDCNTL_3_OFFSET_ADDR 0x114
#define HP_SUB_CSR_HP_SPEED_MON_RDCNTL_4_OFFSET_ADDR 0x118
#define HP_SUB_CSR_HP_SPEED_MON_RDCNTM_0_OFFSET_ADDR 0x11C
#define HP_SUB_CSR_HP_SPEED_MON_RDCNTM_1_OFFSET_ADDR 0x120
#define HP_SUB_CSR_HP_SPEED_MON_RDCNTM_2_OFFSET_ADDR 0x124
#define HP_SUB_CSR_HP_SPEED_MON_RDCNTM_3_OFFSET_ADDR 0x128
#define HP_SUB_CSR_HP_SPEED_MON_RDCNTM_4_OFFSET_ADDR 0x12C
#define HP_SUB_CSR_HP_SPEED_MON_WDCNTL_0_OFFSET_ADDR 0x130
#define HP_SUB_CSR_HP_SPEED_MON_WDCNTL_1_OFFSET_ADDR 0x134
#define HP_SUB_CSR_HP_SPEED_MON_WDCNTL_2_OFFSET_ADDR 0x138
#define HP_SUB_CSR_HP_SPEED_MON_WDCNTL_3_OFFSET_ADDR 0x13C
#define HP_SUB_CSR_HP_SPEED_MON_WDCNTL_4_OFFSET_ADDR 0x140
#define HP_SUB_CSR_HP_SPEED_MON_WDCNTM_0_OFFSET_ADDR 0x144
#define HP_SUB_CSR_HP_SPEED_MON_WDCNTM_1_OFFSET_ADDR 0x148
#define HP_SUB_CSR_HP_SPEED_MON_WDCNTM_2_OFFSET_ADDR 0x14C
#define HP_SUB_CSR_HP_SPEED_MON_WDCNTM_3_OFFSET_ADDR 0x150
#define HP_SUB_CSR_HP_SPEED_MON_WDCNTM_4_OFFSET_ADDR 0x154
#define HP_SUB_CSR_GMAC_PHY0_LOS_CFG_OFFSET_ADDR 0x158
#define HP_SUB_CSR_GMAC_PHY1_LOS_CFG_OFFSET_ADDR 0x15C
#define HP_SUB_CSR_GMAC_PHY0_CFG_OFFSET_ADDR 0x160
#define HP_SUB_CSR_GMAC_PHY1_CFG_OFFSET_ADDR 0x164
#define HP_SUB_CSR_GMAC_PHY0_CFG2_OFFSET_ADDR 0x168
#define HP_SUB_CSR_GMAC_PHY1_CFG2_OFFSET_ADDR 0x16C
#define HP_SUB_CSR_GMAC_PHY0_STS_OFFSET_ADDR 0x170
#define HP_SUB_CSR_GMAC_PHY1_STS_OFFSET_ADDR 0x174
#define HP_SUB_CSR_HP_GMAC_MEM_ECC_REQ_OFFSET_ADDR 0x178
#define HP_SUB_CSR_HP_SDS0_CR_CTRL_OFFSET_ADDR 0x17C
#define HP_SUB_CSR_HP_SDS0_CR_DATA_OUT_OFFSET_ADDR 0x180
#define HP_SUB_CSR_HP_SDS1_CR_CTRL_OFFSET_ADDR 0x184
#define HP_SUB_CSR_HP_SDS1_CR_DATA_OUT_OFFSET_ADDR 0x188
#define HP_SUB_CSR_HP_AXI_LATENCY_CTL_OFFSET_ADDR 0x194
#define HP_SUB_CSR_HP_AXI_LATENCY_STA_CMD_OFFSET_ADDR 0x198
#define HP_SUB_CSR_HP_AXI_LATENCY_STA_LSB_OFFSET_ADDR 0x19C
#define HP_SUB_CSR_HP_AXI_LATENCY_STA_MSB_OFFSET_ADDR 0x1A0
#define HP_SUB_CSR_HP_ECC_INT_EN_OFFSET_ADDR 0x1A4
#define HP_SUB_CSR_HP_FIX_RST_EN_OFFSET_ADDR 0x1A8
#define HP_SUB_CSR_HP_ECO_RSV0_OFFSET_ADDR 0x200
#define HP_SUB_CSR_HP_ECO_RSV1_OFFSET_ADDR 0x204
#define HP_SUB_CSR_HP_ECO_RSV2_OFFSET_ADDR 0x208
#define HP_SUB_CSR_HP_ECO_RSV3_OFFSET_ADDR 0x20C
#define HP_SUB_CSR_HP_ECO_RSV4_OFFSET_ADDR 0x210
#define HP_SUB_CSR_HP_ECO_RSV5_OFFSET_ADDR 0x214
#define HP_SUB_CSR_HP_ECO_RSV6_OFFSET_ADDR 0x218
#define HP_SUB_CSR_HP_ECO_RSV7_OFFSET_ADDR 0x21C

#define HP_SUB_CSR_HP_SRST_ST1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SRST_ST1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SRST_ST2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SRST_ST2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SRST_REQ1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SRST_REQ1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SRST_REQ2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SRST_REQ2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SRST_DIS1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SRST_DIS1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SRST_DIS2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SRST_DIS2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_CLK_CFG_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_CLK_CFG_OFFSET_ADDR)
#define HP_SUB_CSR_HP_CLK_DIS_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_CLK_DIS_OFFSET_ADDR)
#define HP_SUB_CSR_HP_CLK_ENB_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_CLK_ENB_OFFSET_ADDR)
#define HP_SUB_CSR_HP_CLK_SEL_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_CLK_SEL_OFFSET_ADDR)
#define HP_SUB_CSR_HP_USB_RAM_CFG_0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_USB_RAM_CFG_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_USB_RAM_CFG_1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_USB_RAM_CFG_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_USB_RAM_CFG_2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_USB_RAM_CFG_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_USB_RAM_CFG_3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_USB_RAM_CFG_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_MAC_RAM_CFG_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_MAC_RAM_CFG_OFFSET_ADDR)
#define HP_SUB_CSR_HP_CLK_DIV_CFG_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_CLK_DIV_CFG_OFFSET_ADDR)
#define HP_SUB_CSR_HP_USB_SUS_CLK_DIV_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_USB_SUS_CLK_DIV_OFFSET_ADDR)
#define HP_SUB_CSR_HP_GMAC_HUB_TIMER_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_GMAC_HUB_TIMER_OFFSET_ADDR)
#define HP_SUB_CSR_HP_GMAC_CTRL_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_GMAC_CTRL_OFFSET_ADDR)
#define HP_SUB_CSR_HP_GMAC_H2X_CTRL0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_GMAC_H2X_CTRL0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_GMAC_H2X_CTRL1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_GMAC_H2X_CTRL1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_GMAC_H2X_STA_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_GMAC_H2X_STA_OFFSET_ADDR)
#define HP_SUB_CSR_HP_GMAC_MEM_ECC_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_GMAC_MEM_ECC_OFFSET_ADDR)
#define HP_SUB_CSR_HP_AXI_LP_CTRL_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_AXI_LP_CTRL_OFFSET_ADDR)
#define HP_SUB_CSR_HP_GMAC_LED_ACTIVE_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_GMAC_LED_ACTIVE_OFFSET_ADDR)
#define HP_SUB_CSR_HP_ACP_SEL_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_ACP_SEL_OFFSET_ADDR)
#define HP_SUB_CSR_HP_OCC_EN_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_OCC_EN_OFFSET_ADDR)
#define HP_SUB_CSR_HP_XSEMP_EN_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_XSEMP_EN_OFFSET_ADDR)
#define HP_SUB_CSR_HP_XSEMP_ST_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_XSEMP_ST_OFFSET_ADDR)
#define HP_SUB_CSR_HP_AS5X1_PRIORITY_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_AS5X1_PRIORITY_OFFSET_ADDR)
#define HP_SUB_CSR_HP_AS1X2_PRIORITY_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_AS1X2_PRIORITY_OFFSET_ADDR)
#define HP_SUB_CSR_HP_AS5X1_DLOCK_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_AS5X1_DLOCK_OFFSET_ADDR)
#define HP_SUB_CSR_HP_AS1X2_DLOCK_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_AS1X2_DLOCK_OFFSET_ADDR)
#define HP_SUB_CSR_HP_MAC_H2X_USER_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_MAC_H2X_USER_OFFSET_ADDR)
#define HP_SUB_CSR_HP_MAC_HADDR_EXTEND_0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_MAC_HADDR_EXTEND_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_MAC_HADDR_EXTEND_1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_MAC_HADDR_EXTEND_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_MAC_HADDR_EXTEND_2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_MAC_HADDR_EXTEND_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_MAC_HADDR_EXTEND_3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_MAC_HADDR_EXTEND_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_CFG_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_CFG_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_MCH_ADD_0_ADDR \
    (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_MCH_ADD_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_MCH_ADD_1_ADDR \
    (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_MCH_ADD_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_MCH_ADD_2_ADDR \
    (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_MCH_ADD_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_MCH_ADD_3_ADDR \
    (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_MCH_ADD_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_MCH_ADD_4_ADDR \
    (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_MCH_ADD_4_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_AWCNT_0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_AWCNT_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_AWCNT_1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_AWCNT_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_AWCNT_2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_AWCNT_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_AWCNT_3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_AWCNT_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_AWCNT_4_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_AWCNT_4_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RCNT_0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RCNT_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RCNT_1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RCNT_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RCNT_2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RCNT_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RCNT_3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RCNT_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RCNT_4_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RCNT_4_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_AWCCNT_0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_AWCCNT_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_AWCCNT_1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_AWCCNT_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_AWCCNT_2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_AWCCNT_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_AWCCNT_3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_AWCCNT_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_AWCCNT_4_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_AWCCNT_4_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RCCNT_0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RCCNT_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RCCNT_1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RCCNT_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RCCNT_2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RCCNT_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RCCNT_3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RCCNT_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RCCNT_4_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RCCNT_4_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RDCNTL_0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RDCNTL_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RDCNTL_1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RDCNTL_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RDCNTL_2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RDCNTL_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RDCNTL_3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RDCNTL_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RDCNTL_4_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RDCNTL_4_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RDCNTM_0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RDCNTM_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RDCNTM_1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RDCNTM_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RDCNTM_2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RDCNTM_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RDCNTM_3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RDCNTM_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_RDCNTM_4_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_RDCNTM_4_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_WDCNTL_0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_WDCNTL_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_WDCNTL_1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_WDCNTL_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_WDCNTL_2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_WDCNTL_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_WDCNTL_3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_WDCNTL_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_WDCNTL_4_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_WDCNTL_4_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_WDCNTM_0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_WDCNTM_0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_WDCNTM_1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_WDCNTM_1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_WDCNTM_2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_WDCNTM_2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_WDCNTM_3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_WDCNTM_3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SPEED_MONITOR_WDCNTM_4_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SPEED_MON_WDCNTM_4_OFFSET_ADDR)
#define HP_SUB_CSR_GMAC_PHY0_LOS_CFG_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_GMAC_PHY0_LOS_CFG_OFFSET_ADDR)
#define HP_SUB_CSR_GMAC_PHY1_LOS_CFG_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_GMAC_PHY1_LOS_CFG_OFFSET_ADDR)
#define HP_SUB_CSR_GMAC_PHY0_CFG_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_GMAC_PHY0_CFG_OFFSET_ADDR)
#define HP_SUB_CSR_GMAC_PHY1_CFG_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_GMAC_PHY1_CFG_OFFSET_ADDR)
#define HP_SUB_CSR_GMAC_PHY0_CFG2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_GMAC_PHY0_CFG2_OFFSET_ADDR)
#define HP_SUB_CSR_GMAC_PHY1_CFG2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_GMAC_PHY1_CFG2_OFFSET_ADDR)
#define HP_SUB_CSR_GMAC_PHY0_STS_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_GMAC_PHY0_STS_OFFSET_ADDR)
#define HP_SUB_CSR_GMAC_PHY1_STS_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_GMAC_PHY1_STS_OFFSET_ADDR)
#define HP_SUB_CSR_HP_GMAC_MEM_ECC_REQ_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_GMAC_MEM_ECC_REQ_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SDS0_CR_CTRL_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SDS0_CR_CTRL_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SDS0_CR_DATA_OUT_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SDS0_CR_DATA_OUT_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SDS1_CR_CTRL_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SDS1_CR_CTRL_OFFSET_ADDR)
#define HP_SUB_CSR_HP_SDS1_CR_DATA_OUT_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_SDS1_CR_DATA_OUT_OFFSET_ADDR)
#define HP_SUB_CSR_HP_AXI_LATENCY_CTL_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_AXI_LATENCY_CTL_OFFSET_ADDR)
#define HP_SUB_CSR_HP_AXI_LATENCY_STA_CMD_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_AXI_LATENCY_STA_CMD_OFFSET_ADDR)
#define HP_SUB_CSR_HP_AXI_LATENCY_STA_LSB_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_AXI_LATENCY_STA_LSB_OFFSET_ADDR)
#define HP_SUB_CSR_HP_AXI_LATENCY_STA_MSB_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_AXI_LATENCY_STA_MSB_OFFSET_ADDR)
#define HP_SUB_CSR_HP_ECC_INT_EN_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_ECC_INT_EN_OFFSET_ADDR)
#define HP_SUB_CSR_HP_FIX_RST_EN_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_FIX_RST_EN_OFFSET_ADDR)
#define HP_SUB_CSR_HP_ECO_RSV0_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_ECO_RSV0_OFFSET_ADDR)
#define HP_SUB_CSR_HP_ECO_RSV1_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_ECO_RSV1_OFFSET_ADDR)
#define HP_SUB_CSR_HP_ECO_RSV2_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_ECO_RSV2_OFFSET_ADDR)
#define HP_SUB_CSR_HP_ECO_RSV3_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_ECO_RSV3_OFFSET_ADDR)
#define HP_SUB_CSR_HP_ECO_RSV4_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_ECO_RSV4_OFFSET_ADDR)
#define HP_SUB_CSR_HP_ECO_RSV5_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_ECO_RSV5_OFFSET_ADDR)
#define HP_SUB_CSR_HP_ECO_RSV6_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_ECO_RSV6_OFFSET_ADDR)
#define HP_SUB_CSR_HP_ECO_RSV7_ADDR (HP_SUB_CSR_BASE_ADDR + HP_SUB_CSR_HP_ECO_RSV7_OFFSET_ADDR)

/**
 *
 * @ingroup bm_hp_subsys
 * @brief hp_subsys register read.
 *
 * @par description:
 * hp_subsys register read.
 *
 * @param offset [in]: register offset
 * @param val [out]: read value
 *
 * @return BM_OK/BM_FAIL
 *
 */
int bm_hp_subsys_reg_read(unsigned int offset, unsigned int *val);

/**
 *
 * @ingroup bm_hp_subsys
 * @brief hp_subsys register write.
 *
 * @par description:
 * hp_subsys register write.
 *
 * @param offset [in]: register offset
 * @param val [in]: write value
 *
 * @return BM_OK/BM_FAIL
 *
 */
int bm_hp_subsys_reg_write(unsigned int offset, unsigned int val);

/**
 *
 * @ingroup bm_hp_subsys
 * @brief hp_subsys register read write.
 *
 * @par description:
 * hp_subsys register read write.
 *
 * @param offset [in]: register offset
 * @param mask [in]: write mask
 * @param val [out]: write value
 *
 * @return BM_OK/BM_FAIL
 *
 */
int bm_hp_subsys_reg_read_write(unsigned int offset, unsigned int mask, unsigned int val);

/**
 *
 * @ingroup bm_hp_subsys
 * @brief hp_subsys register set bits.
 *
 * @par description:
 * hp_subsys register set bits.
 *
 * @param offset [in]: register offset
 * @param mask [in]: write mask
 * @param set_bit [in]: 0/1
 *
 * @return BM_OK/BM_FAIL
 *
 */
int bm_hp_subsys_reg_set_bits(unsigned int offset, unsigned int mask, unsigned int set_bit);

#endif /* __BM_HP_SUBSYS_H__ */

