

================================================================
== Vitis HLS Report for 'collect_input_Pipeline_VITIS_LOOP_91_2'
================================================================
* Date:           Fri Dec  9 11:04:53 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.852 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_91_2  |        0|        8|         3|          2|          2|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_86 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %in_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln173_3_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln173_3" [src/fft.cpp:81]   --->   Operation 10 'read' 'zext_ln173_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty" [src/fft.cpp:81]   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %empty_86"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %y"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_load = load i11 %empty_86"   --->   Operation 15 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln91 = icmp_eq  i11 %p_load, i11 %tmp" [src/fft.cpp:91]   --->   Operation 16 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln1027 = add i11 %p_load, i11 1"   --->   Operation 17 'add' 'add_ln1027' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc.split, void %for.inc57.exitStub" [src/fft.cpp:91]   --->   Operation 18 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln91 = store i11 %add_ln1027, i11 %empty_86" [src/fft.cpp:91]   --->   Operation 19 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.48>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%y_load = load i13 %y"   --->   Operation 20 'load' 'y_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i13 %y_load"   --->   Operation 21 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%add_ln173 = add i12 %zext_ln173_3_read, i12 %trunc_ln173"   --->   Operation 22 'add' 'add_ln173' <Predicate = (!icmp_ln91)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i12 %add_ln173"   --->   Operation 23 'zext' 'zext_ln173' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln173"   --->   Operation 24 'getelementptr' 'I_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.50ns)   --->   "%in_st_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %in_st" [src/fft.cpp:95]   --->   Operation 25 'read' 'in_st_read' <Predicate = (!icmp_ln91)> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i128 %in_st_read" [src/fft.cpp:95]   --->   Operation 26 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 16, i32 31" [src/fft.cpp:95]   --->   Operation 27 'partselect' 'trunc_ln95_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln95_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 32, i32 47" [src/fft.cpp:95]   --->   Operation 28 'partselect' 'trunc_ln95_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln95_4 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 48, i32 63" [src/fft.cpp:95]   --->   Operation 29 'partselect' 'trunc_ln95_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln95_5 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 64, i32 79" [src/fft.cpp:95]   --->   Operation 30 'partselect' 'trunc_ln95_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln95_6 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 80, i32 95" [src/fft.cpp:95]   --->   Operation 31 'partselect' 'trunc_ln95_6' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln95_7 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 96, i32 111" [src/fft.cpp:95]   --->   Operation 32 'partselect' 'trunc_ln95_7' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln95_8 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %in_st_read, i32 112, i32 127" [src/fft.cpp:95]   --->   Operation 33 'partselect' 'trunc_ln95_8' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_0_0_0_033_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln95, i16 %trunc_ln95_2"   --->   Operation 34 'bitconcatenate' 'p_0_0_0_033_partset' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.35ns)   --->   "%store_ln176 = store i32 %p_0_0_0_033_partset, i12 %I_addr"   --->   Operation 35 'store' 'store_ln176' <Predicate = (!icmp_ln91)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln173_1)   --->   "%or_ln98 = or i12 %trunc_ln173, i12 1" [src/fft.cpp:98]   --->   Operation 36 'or' 'or_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln173_1 = add i12 %zext_ln173_3_read, i12 %or_ln98"   --->   Operation 37 'add' 'add_ln173_1' <Predicate = (!icmp_ln91)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i12 %add_ln173_1"   --->   Operation 38 'zext' 'zext_ln173_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%I_addr_29 = getelementptr i32 %I, i64 0, i64 %zext_ln173_1"   --->   Operation 39 'getelementptr' 'I_addr_29' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_0_0_1_037_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln95_3, i16 %trunc_ln95_4"   --->   Operation 40 'bitconcatenate' 'p_0_0_1_037_partset' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.35ns)   --->   "%store_ln176 = store i32 %p_0_0_1_037_partset, i12 %I_addr_29"   --->   Operation 41 'store' 'store_ln176' <Predicate = (!icmp_ln91)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%add_ln91 = add i13 %y_load, i13 4" [src/fft.cpp:91]   --->   Operation 42 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln91 = store i13 %add_ln91, i13 %y" [src/fft.cpp:91]   --->   Operation 43 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:94]   --->   Operation 44 'specpipeline' 'specpipeline_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2" [src/fft.cpp:93]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/fft.cpp:84]   --->   Operation 46 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln173_2)   --->   "%or_ln100 = or i12 %trunc_ln173, i12 2" [src/fft.cpp:100]   --->   Operation 47 'or' 'or_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln173_2 = add i12 %zext_ln173_3_read, i12 %or_ln100"   --->   Operation 48 'add' 'add_ln173_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i12 %add_ln173_2"   --->   Operation 49 'zext' 'zext_ln173_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%I_addr_30 = getelementptr i32 %I, i64 0, i64 %zext_ln173_2"   --->   Operation 50 'getelementptr' 'I_addr_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0_2_041_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln95_5, i16 %trunc_ln95_6"   --->   Operation 51 'bitconcatenate' 'p_0_0_2_041_partset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.35ns)   --->   "%store_ln176 = store i32 %p_0_0_2_041_partset, i12 %I_addr_30"   --->   Operation 52 'store' 'store_ln176' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln173_3)   --->   "%or_ln102 = or i12 %trunc_ln173, i12 3" [src/fft.cpp:102]   --->   Operation 53 'or' 'or_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln173_3 = add i12 %zext_ln173_3_read, i12 %or_ln102"   --->   Operation 54 'add' 'add_ln173_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln173_4 = zext i12 %add_ln173_3"   --->   Operation 55 'zext' 'zext_ln173_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%I_addr_31 = getelementptr i32 %I, i64 0, i64 %zext_ln173_4"   --->   Operation 56 'getelementptr' 'I_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_0_3_045_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln95_7, i16 %trunc_ln95_8"   --->   Operation 57 'bitconcatenate' 'p_0_0_3_045_partset' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.35ns)   --->   "%store_ln176 = store i32 %p_0_0_3_045_partset, i12 %I_addr_31"   --->   Operation 58 'store' 'store_ln176' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc" [src/fft.cpp:91]   --->   Operation 59 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln173_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ in_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                      (alloca           ) [ 0110]
empty_86               (alloca           ) [ 0100]
specmemcore_ln0        (specmemcore      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
zext_ln173_3_read      (read             ) [ 0111]
tmp                    (read             ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
p_load                 (load             ) [ 0000]
icmp_ln91              (icmp             ) [ 0110]
add_ln1027             (add              ) [ 0000]
br_ln91                (br               ) [ 0000]
store_ln91             (store            ) [ 0000]
y_load                 (load             ) [ 0000]
trunc_ln173            (trunc            ) [ 0101]
add_ln173              (add              ) [ 0000]
zext_ln173             (zext             ) [ 0000]
I_addr                 (getelementptr    ) [ 0000]
in_st_read             (read             ) [ 0000]
trunc_ln95             (trunc            ) [ 0000]
trunc_ln95_2           (partselect       ) [ 0000]
trunc_ln95_3           (partselect       ) [ 0000]
trunc_ln95_4           (partselect       ) [ 0000]
trunc_ln95_5           (partselect       ) [ 0101]
trunc_ln95_6           (partselect       ) [ 0101]
trunc_ln95_7           (partselect       ) [ 0101]
trunc_ln95_8           (partselect       ) [ 0101]
p_0_0_0_033_partset    (bitconcatenate   ) [ 0000]
store_ln176            (store            ) [ 0000]
or_ln98                (or               ) [ 0000]
add_ln173_1            (add              ) [ 0000]
zext_ln173_1           (zext             ) [ 0000]
I_addr_29              (getelementptr    ) [ 0000]
p_0_0_1_037_partset    (bitconcatenate   ) [ 0000]
store_ln176            (store            ) [ 0000]
add_ln91               (add              ) [ 0000]
store_ln91             (store            ) [ 0000]
specpipeline_ln94      (specpipeline     ) [ 0000]
speclooptripcount_ln93 (speclooptripcount) [ 0000]
specloopname_ln84      (specloopname     ) [ 0000]
or_ln100               (or               ) [ 0000]
add_ln173_2            (add              ) [ 0000]
zext_ln173_2           (zext             ) [ 0000]
I_addr_30              (getelementptr    ) [ 0000]
p_0_0_2_041_partset    (bitconcatenate   ) [ 0000]
store_ln176            (store            ) [ 0000]
or_ln102               (or               ) [ 0000]
add_ln173_3            (add              ) [ 0000]
zext_ln173_4           (zext             ) [ 0000]
I_addr_31              (getelementptr    ) [ 0000]
p_0_0_3_045_partset    (bitconcatenate   ) [ 0000]
store_ln176            (store            ) [ 0000]
br_ln91                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln173_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln173_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_st">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_st"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="y_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_86_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_86/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln173_3_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln173_3_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="in_st_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_st_read/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="I_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="12" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="134" dir="0" index="4" bw="12" slack="0"/>
<pin id="135" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="137" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/2 store_ln176/2 store_ln176/3 store_ln176/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="I_addr_29_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_29/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="I_addr_30_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="12" slack="0"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_30/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="I_addr_31_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="12" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_31/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="11" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="13" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln91_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln1027_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln91_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="11" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="y_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="1"/>
<pin id="195" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln173_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="0"/>
<pin id="198" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln173_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="1"/>
<pin id="202" dir="0" index="1" bw="12" slack="0"/>
<pin id="203" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln173_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln95_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="128" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln95_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="128" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="0" index="3" bw="6" slack="0"/>
<pin id="219" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln95_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="128" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="0" index="3" bw="7" slack="0"/>
<pin id="229" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln95_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="128" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="0" index="3" bw="7" slack="0"/>
<pin id="239" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_4/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln95_5_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="128" slack="0"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="0" index="3" bw="8" slack="0"/>
<pin id="249" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_5/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln95_6_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="128" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="0" index="3" bw="8" slack="0"/>
<pin id="259" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_6/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln95_7_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="128" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="0" index="3" bw="8" slack="0"/>
<pin id="269" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_7/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln95_8_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="128" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="0" index="3" bw="8" slack="0"/>
<pin id="279" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln95_8/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_0_0_0_033_partset_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="16" slack="0"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0_0_0_033_partset/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln98_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln173_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="0" index="1" bw="12" slack="0"/>
<pin id="302" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln173_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_0_0_1_037_partset_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="0" index="2" bw="16" slack="0"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0_0_1_037_partset/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln91_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln91_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="13" slack="0"/>
<pin id="326" dir="0" index="1" bw="13" slack="1"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln100_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="1"/>
<pin id="331" dir="0" index="1" bw="3" slack="0"/>
<pin id="332" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln173_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="2"/>
<pin id="336" dir="0" index="1" bw="12" slack="0"/>
<pin id="337" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_2/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln173_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_2/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_0_0_2_041_partset_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="1"/>
<pin id="347" dir="0" index="2" bw="16" slack="1"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0_0_2_041_partset/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln102_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="1"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln173_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="2"/>
<pin id="358" dir="0" index="1" bw="12" slack="0"/>
<pin id="359" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_3/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln173_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_4/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_0_0_3_045_partset_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="1"/>
<pin id="369" dir="0" index="2" bw="16" slack="1"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0_0_3_045_partset/3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="y_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="0"/>
<pin id="375" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="380" class="1005" name="empty_86_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="empty_86 "/>
</bind>
</comp>

<comp id="387" class="1005" name="zext_ln173_3_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="1"/>
<pin id="389" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173_3_read "/>
</bind>
</comp>

<comp id="395" class="1005" name="icmp_ln91_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="399" class="1005" name="trunc_ln173_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="1"/>
<pin id="401" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

<comp id="405" class="1005" name="trunc_ln95_5_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="1"/>
<pin id="407" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln95_5 "/>
</bind>
</comp>

<comp id="410" class="1005" name="trunc_ln95_6_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="1"/>
<pin id="412" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln95_6 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln95_7_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="1"/>
<pin id="417" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln95_7 "/>
</bind>
</comp>

<comp id="420" class="1005" name="trunc_ln95_8_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="1"/>
<pin id="422" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln95_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="138"><net_src comp="122" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="110" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="213"><net_src comp="116" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="116" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="116" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="116" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="116" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="116" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="116" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="116" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="72" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="210" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="214" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="292"><net_src comp="284" pin="3"/><net_sink comp="129" pin=4"/></net>

<net id="297"><net_src comp="196" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="74" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="314"><net_src comp="72" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="224" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="234" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="309" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="322"><net_src comp="193" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="92" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="349"><net_src comp="72" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="344" pin="3"/><net_sink comp="129" pin=4"/></net>

<net id="355"><net_src comp="94" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="366" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="376"><net_src comp="96" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="383"><net_src comp="100" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="390"><net_src comp="104" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="398"><net_src comp="176" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="196" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="408"><net_src comp="244" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="413"><net_src comp="254" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="418"><net_src comp="264" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="423"><net_src comp="274" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="366" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I | {2 3 }
 - Input state : 
	Port: collect_input_Pipeline_VITIS_LOOP_91_2 : empty | {1 }
	Port: collect_input_Pipeline_VITIS_LOOP_91_2 : zext_ln173_3 | {1 }
	Port: collect_input_Pipeline_VITIS_LOOP_91_2 : in_st | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		p_load : 1
		icmp_ln91 : 2
		add_ln1027 : 2
		br_ln91 : 3
		store_ln91 : 3
	State 2
		trunc_ln173 : 1
		add_ln173 : 2
		zext_ln173 : 3
		I_addr : 4
		p_0_0_0_033_partset : 1
		store_ln176 : 5
		or_ln98 : 2
		add_ln173_1 : 2
		zext_ln173_1 : 3
		I_addr_29 : 4
		p_0_0_1_037_partset : 1
		store_ln176 : 5
		add_ln91 : 1
		store_ln91 : 2
	State 3
		zext_ln173_2 : 1
		I_addr_30 : 2
		store_ln176 : 3
		zext_ln173_4 : 1
		I_addr_31 : 2
		store_ln176 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |       add_ln1027_fu_182       |    0    |    18   |
|          |        add_ln173_fu_200       |    0    |    19   |
|    add   |       add_ln173_1_fu_299      |    0    |    19   |
|          |        add_ln91_fu_318        |    0    |    20   |
|          |       add_ln173_2_fu_334      |    0    |    19   |
|          |       add_ln173_3_fu_356      |    0    |    19   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln91_fu_176       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          | zext_ln173_3_read_read_fu_104 |    0    |    0    |
|   read   |        tmp_read_fu_110        |    0    |    0    |
|          |     in_st_read_read_fu_116    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln173_fu_196      |    0    |    0    |
|          |       trunc_ln95_fu_210       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln173_fu_205       |    0    |    0    |
|   zext   |      zext_ln173_1_fu_304      |    0    |    0    |
|          |      zext_ln173_2_fu_339      |    0    |    0    |
|          |      zext_ln173_4_fu_361      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      trunc_ln95_2_fu_214      |    0    |    0    |
|          |      trunc_ln95_3_fu_224      |    0    |    0    |
|          |      trunc_ln95_4_fu_234      |    0    |    0    |
|partselect|      trunc_ln95_5_fu_244      |    0    |    0    |
|          |      trunc_ln95_6_fu_254      |    0    |    0    |
|          |      trunc_ln95_7_fu_264      |    0    |    0    |
|          |      trunc_ln95_8_fu_274      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |   p_0_0_0_033_partset_fu_284  |    0    |    0    |
|bitconcatenate|   p_0_0_1_037_partset_fu_309  |    0    |    0    |
|          |   p_0_0_2_041_partset_fu_344  |    0    |    0    |
|          |   p_0_0_3_045_partset_fu_366  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         or_ln98_fu_293        |    0    |    0    |
|    or    |        or_ln100_fu_329        |    0    |    0    |
|          |        or_ln102_fu_351        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   125   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     empty_86_reg_380    |   11   |
|    icmp_ln91_reg_395    |    1   |
|   trunc_ln173_reg_399   |   12   |
|   trunc_ln95_5_reg_405  |   16   |
|   trunc_ln95_6_reg_410  |   16   |
|   trunc_ln95_7_reg_415  |   16   |
|   trunc_ln95_8_reg_420  |   16   |
|        y_reg_373        |   13   |
|zext_ln173_3_read_reg_387|   12   |
+-------------------------+--------+
|          Total          |   113  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_129 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_129 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_129 |  p4  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  1.956  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   125  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   113  |   161  |
+-----------+--------+--------+--------+
