verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/SHIFTER_10.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/seven_seg_5.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/decoder_6.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/counter_4.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/COMPARE_8.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/BOOLEAN_9.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/ADDER_7.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/ALU_3.v"
verilog work "C:/Users/weiqu/Documents/ISTD/Computation Structures/MOJO/1D Design Project 8-bit ALU/work/planAhead/1D Design Project 8-bit ALU/1D Design Project 8-bit ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
