###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:22:35 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin U1_RST_SYNC2/\RST_REG_reg[0] /CK 
Endpoint:   U1_RST_SYNC2/\RST_REG_reg[0] /RN (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.760
  Arrival Time                  0.934
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   -0.175 | 
     | RST_MUX/FE_PHC6_RST_N        | A ^ -> Y ^ | DLY4X1M   | 0.084 | 0.367 |   0.367 |    0.192 | 
     | RST_MUX/FE_PHC7_RST_N        | A ^ -> Y ^ | DLY4X1M   | 0.188 | 0.437 |   0.804 |    0.629 | 
     | RST_MUX/U1                   | A ^ -> Y ^ | MX2X2M    | 0.133 | 0.130 |   0.934 |    0.759 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | RN ^       | SDFFRQX2M | 0.133 | 0.001 |   0.934 |    0.760 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.175 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.187 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.200 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^ | MX2X6M     | 0.086 | 0.095 |   0.120 |    0.295 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.170 |    0.345 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.215 |    0.390 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.260 |    0.434 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.303 |    0.478 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.374 |    0.549 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.429 |    0.604 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.477 |    0.652 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.529 |    0.703 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.577 |    0.752 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.622 |    0.797 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.679 |    0.854 | 
     | O_CLK2__L12_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.704 |    0.879 | 
     | O_CLK2__L13_I0               | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.729 |    0.904 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.733 |    0.907 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U1_RST_SYNC2/\RST_REG_reg[1] /CK 
Endpoint:   U1_RST_SYNC2/\RST_REG_reg[1] /RN (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.760
  Arrival Time                  0.934
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   -0.175 | 
     | RST_MUX/FE_PHC6_RST_N        | A ^ -> Y ^ | DLY4X1M   | 0.084 | 0.367 |   0.367 |    0.192 | 
     | RST_MUX/FE_PHC7_RST_N        | A ^ -> Y ^ | DLY4X1M   | 0.188 | 0.437 |   0.804 |    0.629 | 
     | RST_MUX/U1                   | A ^ -> Y ^ | MX2X2M    | 0.133 | 0.130 |   0.934 |    0.759 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | RN ^       | SDFFRQX2M | 0.133 | 0.001 |   0.934 |    0.760 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.175 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.187 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.200 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^ | MX2X6M     | 0.086 | 0.095 |   0.120 |    0.295 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.170 |    0.345 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.215 |    0.390 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.260 |    0.434 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.303 |    0.478 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.374 |    0.549 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.429 |    0.604 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.477 |    0.652 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.529 |    0.703 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.577 |    0.752 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.622 |    0.797 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.679 |    0.854 | 
     | O_CLK2__L12_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.704 |    0.879 | 
     | O_CLK2__L13_I0               | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.729 |    0.904 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.733 |    0.907 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_RST_SYNC1/\RST_REG_reg[0] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.988
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.220 | 
     | RST_MUX/FE_PHC0_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.428 |   0.428 |    0.208 | 
     | RST_MUX/FE_PHC3_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.159 | 0.420 |   0.848 |    0.628 | 
     | RST_MUX/U1                   | B ^ -> Y ^ | MX2X2M    | 0.133 | 0.139 |   0.988 |    0.768 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | RN ^       | SDFFRQX2M | 0.133 | 0.001 |   0.988 |    0.768 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.220 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.234 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.263 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.288 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.305 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.348 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.394 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.441 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.486 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.534 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.581 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.629 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.664 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.757 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.823 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.855 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.890 | 
     | O_CLK1__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.919 | 
     | O_CLK1__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.957 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.741 |    0.961 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_RST_SYNC1/\RST_REG_reg[1] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.988
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.220 | 
     | RST_MUX/FE_PHC0_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.182 | 0.428 |   0.428 |    0.208 | 
     | RST_MUX/FE_PHC3_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.159 | 0.420 |   0.848 |    0.628 | 
     | RST_MUX/U1                   | B ^ -> Y ^ | MX2X2M    | 0.133 | 0.139 |   0.988 |    0.768 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | RN ^       | SDFFRQX2M | 0.133 | 0.001 |   0.988 |    0.768 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.220 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.234 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.263 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.288 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.305 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.348 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.394 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.441 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.486 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.534 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.581 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.629 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.664 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.757 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.823 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.855 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.890 | 
     | O_CLK1__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.919 | 
     | O_CLK1__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.957 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.741 |    0.961 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[3][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][5] /SN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.740
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.898
  Arrival Time                  1.217
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.319 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.083 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.511 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.882 | 
     | U11_REG_FILE/\REG_FILE_reg[3][5] | SN ^       | SDFFSQX2M | 0.586 | 0.016 |   1.217 |    0.898 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.319 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.334 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.362 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.388 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.405 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.448 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.493 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.540 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.586 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.633 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.680 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.729 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.764 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.856 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.922 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.955 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.989 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.019 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    1.057 | 
     | U11_REG_FILE/\REG_FILE_reg[3][5] | CK ^       | SDFFSQX2M  | 0.034 | 0.003 |   0.740 |    1.060 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                     (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.757
+ Hold                          0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.908
  Arrival Time                  1.292
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.384 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst             | A ^ -> Y ^ | DLY4X1M  | 0.228 | 0.456 |   0.456 |    0.072 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst             | A ^ -> Y ^ | DLY4X1M  | 0.209 | 0.450 |   0.906 |    0.522 | 
     | GEN_RST2_MUX/U1                           | B ^ -> Y ^ | MX2X6M   | 0.514 | 0.345 |   1.250 |    0.867 | 
     | U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg | SN ^       | SDFFSX1M | 0.536 | 0.041 |   1.292 |    0.908 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.384 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.398 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.427 | 
     | scan_clk__L3_I0                           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.452 | 
     | scan_clk__L4_I1                           | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.502 | 
     | scan_clk__L5_I1                           | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.554 | 
     | scan_clk__L6_I1                           | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.606 | 
     | scan_clk__L7_I1                           | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.655 | 
     | scan_clk__L8_I1                           | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.707 | 
     | scan_clk__L9_I1                           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.760 | 
     | scan_clk__L10_I1                          | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.815 | 
     | scan_clk__L11_I1                          | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.877 | 
     | scan_clk__L12_I1                          | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.904 | 
     | scan_clk__L13_I0                          | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.926 | 
     | scan_clk__L14_I0                          | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.941 | 
     | DIV_TX_MUX/U1                             | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    1.013 | 
     | O_CLK3__L1_I0                             | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    1.069 | 
     | O_CLK3__L2_I0                             | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    1.106 | 
     | O_CLK3__L3_I1                             | A v -> Y ^ | CLKINVX24M | 0.028 | 0.034 |   0.756 |    1.140 | 
     | U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg | CK ^       | SDFFSX1M   | 0.028 | 0.001 |   0.757 |    1.141 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[10][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.746
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.207
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.422 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.020 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.408 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.779 | 
     | U11_REG_FILE/\REG_FILE_reg[10][0] | RN ^       | SDFFRQX2M | 0.579 | 0.006 |   1.207 |    0.785 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.422 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.437 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.465 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.491 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.508 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.550 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.596 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.643 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.689 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.736 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.783 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.832 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.867 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.959 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.025 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.058 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.095 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.028 | 0.024 |   0.697 |    1.119 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.038 |   0.735 |    1.157 | 
     | U11_REG_FILE/\REG_FILE_reg[10][0] | CK ^       | SDFFRQX2M  | 0.038 | 0.010 |   0.746 |    1.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[10][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.745
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.207
  Slack Time                    0.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.422 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.020 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.408 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.779 | 
     | U11_REG_FILE/\REG_FILE_reg[10][4] | RN ^       | SDFFRQX2M | 0.579 | 0.006 |   1.207 |    0.785 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.422 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.437 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.466 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.491 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.508 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.551 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.597 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.643 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.689 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.736 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.783 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.832 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.867 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.959 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.025 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.058 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.095 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.028 | 0.024 |   0.697 |    1.119 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.038 |   0.735 |    1.157 | 
     | U11_REG_FILE/\REG_FILE_reg[10][4] | CK ^       | SDFFRQX2M  | 0.038 | 0.010 |   0.745 |    1.168 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][4] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.780
  Arrival Time                  1.207
  Slack Time                    0.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.426 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.024 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.404 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.775 | 
     | U11_REG_FILE/\REG_FILE_reg[9][4] | RN ^       | SDFFRQX2M | 0.579 | 0.006 |   1.207 |    0.780 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.426 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.441 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.469 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.495 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.512 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.555 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.600 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.647 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.693 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.740 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.787 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.836 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.871 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.963 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.029 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.062 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.096 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.126 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    1.164 | 
     | U11_REG_FILE/\REG_FILE_reg[9][4] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.741 |    1.167 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][7] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.781
  Arrival Time                  1.207
  Slack Time                    0.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.426 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.024 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.404 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.775 | 
     | U11_REG_FILE/\REG_FILE_reg[9][7] | RN ^       | SDFFRQX2M | 0.579 | 0.006 |   1.207 |    0.781 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.426 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.441 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.470 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.495 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.512 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.555 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.601 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.648 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.693 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.740 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.787 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.836 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.871 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.963 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.029 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.062 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.096 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.126 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    1.164 | 
     | U11_REG_FILE/\REG_FILE_reg[9][7] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.741 |    1.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][3] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][3] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.780
  Arrival Time                  1.210
  Slack Time                    0.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.430 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.027 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.401 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.771 | 
     | U11_REG_FILE/\REG_FILE_reg[9][3] | RN ^       | SDFFRQX2M | 0.580 | 0.009 |   1.210 |    0.780 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.430 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.445 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.473 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.499 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.516 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.558 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.604 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.651 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.697 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.744 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.791 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.840 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.875 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.967 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.033 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.066 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.100 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.129 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    1.167 | 
     | U11_REG_FILE/\REG_FILE_reg[9][3] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.741 |    1.171 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.780
  Arrival Time                  1.216
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.436 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.033 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.395 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.765 | 
     | U11_REG_FILE/\REG_FILE_reg[9][2] | RN ^       | SDFFRQX2M | 0.583 | 0.015 |   1.216 |    0.780 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.436 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.450 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.479 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.504 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.521 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.564 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.610 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.657 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.702 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.749 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.797 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.845 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.880 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.973 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.039 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.071 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.106 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.135 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    1.173 | 
     | U11_REG_FILE/\REG_FILE_reg[9][2] | CK ^       | SDFFRQX2M  | 0.034 | 0.003 |   0.741 |    1.177 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][1] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.745
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.221
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.436 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.034 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.394 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.765 | 
     | U11_REG_FILE/\REG_FILE_reg[9][1] | RN ^       | SDFFRQX2M | 0.594 | 0.020 |   1.221 |    0.785 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.436 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.451 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.479 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.505 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.522 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.565 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.610 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.657 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.703 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.750 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.797 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.846 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.881 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.973 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.039 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.072 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.109 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.028 | 0.024 |   0.697 |    1.133 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.033 | 0.038 |   0.735 |    1.171 | 
     | U11_REG_FILE/\REG_FILE_reg[9][1] | CK ^       | SDFFRQX2M  | 0.038 | 0.010 |   0.745 |    1.181 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][0] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.740
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.780
  Arrival Time                  1.217
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.437 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.035 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.393 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.763 | 
     | U11_REG_FILE/\REG_FILE_reg[9][0] | RN ^       | SDFFRQX2M | 0.586 | 0.016 |   1.217 |    0.780 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.437 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.452 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.481 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.506 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.523 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.566 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.612 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.659 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.704 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.751 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.798 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.847 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.882 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.974 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.040 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.073 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.108 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.137 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    1.175 | 
     | U11_REG_FILE/\REG_FILE_reg[9][0] | CK ^       | SDFFRQX2M  | 0.034 | 0.003 |   0.740 |    1.178 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[10][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.745
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.224
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.439 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.037 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.391 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.761 | 
     | U11_REG_FILE/\REG_FILE_reg[10][5] | RN ^       | SDFFRQX2M | 0.601 | 0.023 |   1.224 |    0.785 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.439 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.454 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.483 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.508 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.525 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.568 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.614 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.661 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.706 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.753 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.800 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.849 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.884 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.976 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.042 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.075 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.113 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.028 | 0.024 |   0.697 |    1.137 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.038 |   0.735 |    1.174 | 
     | U11_REG_FILE/\REG_FILE_reg[10][5] | CK ^       | SDFFRQX2M  | 0.038 | 0.010 |   0.745 |    1.184 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[10][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.745
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.224
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.439 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.037 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.391 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.761 | 
     | U11_REG_FILE/\REG_FILE_reg[10][7] | RN ^       | SDFFRQX2M | 0.601 | 0.023 |   1.224 |    0.785 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.440 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.454 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.483 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.508 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.525 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.568 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.614 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.661 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.706 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.753 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.800 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.849 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.884 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.977 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.042 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.075 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.113 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.028 | 0.024 |   0.697 |    1.137 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.038 |   0.735 |    1.175 | 
     | U11_REG_FILE/\REG_FILE_reg[10][7] | CK ^       | SDFFRQX2M  | 0.038 | 0.010 |   0.745 |    1.184 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.780
  Arrival Time                  1.220
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.440 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.037 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.391 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.761 | 
     | U11_REG_FILE/\REG_FILE_reg[9][6] | RN ^       | SDFFRQX2M | 0.593 | 0.019 |   1.220 |    0.780 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.440 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.455 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.483 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.508 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.525 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.568 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.614 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.661 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.706 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.754 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.801 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.849 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.884 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.977 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.043 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.076 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.110 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.139 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    1.177 | 
     | U11_REG_FILE/\REG_FILE_reg[9][6] | CK ^       | SDFFRQX2M  | 0.034 | 0.003 |   0.741 |    1.181 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[10][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[10][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.745
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.225
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.440 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.038 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.390 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.761 | 
     | U11_REG_FILE/\REG_FILE_reg[10][6] | RN ^       | SDFFRQX2M | 0.603 | 0.024 |   1.225 |    0.785 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.440 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.455 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.484 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.509 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.526 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.569 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.615 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.661 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.707 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.754 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.801 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.850 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.885 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.977 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.043 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.076 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.114 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.028 | 0.024 |   0.697 |    1.138 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.038 |   0.735 |    1.175 | 
     | U11_REG_FILE/\REG_FILE_reg[10][6] | CK ^       | SDFFRQX2M  | 0.038 | 0.010 |   0.745 |    1.185 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U6_CLK_DIV_TX/x_flag_reg/CK 
Endpoint:   U6_CLK_DIV_TX/x_flag_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.755
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.826
  Arrival Time                  1.271
  Slack Time                    0.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.445 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |    0.011 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.461 | 
     | GEN_RST2_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.806 | 
     | U6_CLK_DIV_TX/x_flag_reg      | RN ^       | SDFFSRX2M | 0.519 | 0.020 |   1.271 |    0.826 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.445 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.459 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.488 | 
     | UART_CLK_MUX/U1          | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.589 | 
     | O_CLK2__L1_I0            | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.638 | 
     | O_CLK2__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.683 | 
     | O_CLK2__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.728 | 
     | O_CLK2__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.771 | 
     | O_CLK2__L5_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.842 | 
     | O_CLK2__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.897 | 
     | O_CLK2__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.945 | 
     | O_CLK2__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    0.997 | 
     | O_CLK2__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.046 | 
     | O_CLK2__L10_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.090 | 
     | O_CLK2__L11_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.148 | 
     | O_CLK2__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.173 | 
     | O_CLK2__L13_I0           | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.197 | 
     | U6_CLK_DIV_TX/x_flag_reg | CK ^       | SDFFSRX2M  | 0.025 | 0.003 |   0.755 |    1.200 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[3][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[3][7] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.743
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.230
  Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.447 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.045 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.383 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.753 | 
     | U11_REG_FILE/\REG_FILE_reg[3][7] | RN ^       | SDFFRQX2M | 0.612 | 0.029 |   1.230 |    0.783 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.447 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.462 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.491 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.516 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.533 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.576 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.622 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.669 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.714 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.761 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.808 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.857 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.892 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.984 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.050 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.083 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.121 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.028 | 0.024 |   0.697 |    1.145 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.033 | 0.038 |   0.735 |    1.182 | 
     | U11_REG_FILE/\REG_FILE_reg[3][7] | CK ^       | SDFFRQX2M  | 0.037 | 0.008 |   0.743 |    1.190 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[11][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[11][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.230
  Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.447 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.045 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.383 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.753 | 
     | U11_REG_FILE/\REG_FILE_reg[11][6] | RN ^       | SDFFRQX2M | 0.612 | 0.029 |   1.230 |    0.783 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.448 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.462 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.491 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.516 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.533 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.576 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.622 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.669 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.714 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.761 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.808 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.857 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.892 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.985 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.050 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.083 | 
     | O_CLK1__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.121 | 
     | O_CLK1__L4_I1                     | A ^ -> Y v | CLKINVX40M | 0.028 | 0.024 |   0.697 |    1.145 | 
     | O_CLK1__L5_I3                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.038 |   0.735 |    1.183 | 
     | U11_REG_FILE/\REG_FILE_reg[11][6] | CK ^       | SDFFRQX2M  | 0.037 | 0.007 |   0.742 |    1.190 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[8][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][4] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  1.230
  Slack Time                    0.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.448 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.045 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.383 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.753 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | RN ^       | SDFFRQX2M | 0.612 | 0.029 |   1.230 |    0.783 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.448 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.462 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.491 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.516 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.533 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.576 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.622 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.669 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.714 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.761 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.809 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.857 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.892 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.985 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.051 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.083 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.121 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.028 | 0.024 |   0.697 |    1.145 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.033 | 0.038 |   0.735 |    1.183 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | CK ^       | SDFFRQX2M  | 0.037 | 0.007 |   0.742 |    1.190 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[1] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.754
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.826
  Arrival Time                  1.274
  Slack Time                    0.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.448 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |    0.008 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.458 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.802 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[1] | RN ^       | SDFFSRX2M | 0.523 | 0.024 |   1.274 |    0.826 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.448 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.463 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.491 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.592 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.642 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.687 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.731 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.775 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.846 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.901 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.949 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.000 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.049 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.094 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.151 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.176 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.201 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[1] | CK ^       | SDFFSRX2M  | 0.025 | 0.002 |   0.754 |    1.203 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[0] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.754
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.826
  Arrival Time                  1.274
  Slack Time                    0.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.448 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |    0.008 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.457 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.802 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[0] | RN ^       | SDFFSRX2M | 0.523 | 0.024 |   1.274 |    0.826 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.448 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.463 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.492 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.592 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.642 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.687 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.731 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.775 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.846 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.901 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.949 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.000 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.049 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.094 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.151 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.176 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.201 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[0] | CK ^       | SDFFSRX2M  | 0.025 | 0.002 |   0.754 |    1.203 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[8][7] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][7] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.739
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.780
  Arrival Time                  1.230
  Slack Time                    0.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.450 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.048 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.380 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.750 | 
     | U11_REG_FILE/\REG_FILE_reg[8][7] | RN ^       | SDFFRQX2M | 0.611 | 0.029 |   1.230 |    0.780 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.450 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.465 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.494 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.519 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.536 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.579 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.625 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.672 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.717 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.764 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.811 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.860 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.895 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.987 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.053 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.086 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.124 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.028 | 0.024 |   0.697 |    1.148 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.033 | 0.038 |   0.735 |    1.185 | 
     | U11_REG_FILE/\REG_FILE_reg[8][7] | CK ^       | SDFFRQX2M  | 0.035 | 0.004 |   0.739 |    1.190 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[2] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.755
+ Hold                         -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.826
  Arrival Time                  1.277
  Slack Time                    0.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.451 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |    0.005 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.455 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.800 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[2] | RN ^       | SDFFSRX2M | 0.525 | 0.026 |   1.277 |    0.826 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.451 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.465 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.494 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.595 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.644 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.690 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.734 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.778 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.848 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.904 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.952 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.003 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.052 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.096 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.154 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.179 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.203 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[2] | CK ^       | SDFFSRX2M  | 0.025 | 0.002 |   0.755 |    1.205 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[3] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.755
+ Hold                         -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.826
  Arrival Time                  1.278
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.452 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |    0.004 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.454 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.799 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[3] | RN ^       | SDFFSRX2M | 0.526 | 0.027 |   1.278 |    0.826 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.452 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.466 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.495 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.596 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.645 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.691 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.735 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.779 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.849 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.905 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.953 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.004 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.053 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.097 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.155 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.180 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.204 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[3] | CK ^       | SDFFSRX2M  | 0.025 | 0.002 |   0.755 |    1.206 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U8_CLK_DIV_RX/x_flag_reg/CK 
Endpoint:   U8_CLK_DIV_RX/x_flag_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.755
+ Hold                         -0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.826
  Arrival Time                  1.280
  Slack Time                    0.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.453 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |    0.003 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.453 | 
     | GEN_RST2_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.797 | 
     | U8_CLK_DIV_RX/x_flag_reg      | RN ^       | SDFFSRX2M | 0.528 | 0.029 |   1.280 |    0.826 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.453 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.468 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.497 | 
     | UART_CLK_MUX/U1          | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.597 | 
     | O_CLK2__L1_I0            | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.647 | 
     | O_CLK2__L2_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.692 | 
     | O_CLK2__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.736 | 
     | O_CLK2__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.780 | 
     | O_CLK2__L5_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.851 | 
     | O_CLK2__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.906 | 
     | O_CLK2__L7_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.954 | 
     | O_CLK2__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.005 | 
     | O_CLK2__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.054 | 
     | O_CLK2__L10_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.099 | 
     | O_CLK2__L11_I0           | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.156 | 
     | O_CLK2__L12_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.181 | 
     | O_CLK2__L13_I0           | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.206 | 
     | U8_CLK_DIV_RX/x_flag_reg | CK ^       | SDFFSRX2M  | 0.025 | 0.002 |   0.755 |    1.208 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[9][5] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[9][5] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.781
  Arrival Time                  1.239
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.457 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.055 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.373 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.743 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5] | RN ^       | SDFFRQX2M | 0.625 | 0.038 |   1.239 |    0.781 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.458 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.472 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.501 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.526 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.543 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.586 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.632 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.679 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.724 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.771 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.818 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.867 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.902 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.994 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.060 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.093 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.128 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.157 | 
     | O_CLK1__L5_I4                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    1.195 | 
     | U11_REG_FILE/\REG_FILE_reg[9][5] | CK ^       | SDFFRQX2M  | 0.034 | 0.003 |   0.741 |    1.198 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[6] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  1.252
  Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.460 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.003 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.446 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.791 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[6] | RN ^       | SDFFRQX2M | 0.514 | 0.002 |   1.252 |    0.793 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.459 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.474 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.503 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.603 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.653 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.698 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.743 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.786 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.857 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.912 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.960 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.012 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.060 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.105 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.162 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.187 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.212 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[6] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.756 |    1.216 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[7] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  1.253
  Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.460 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.004 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.446 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.791 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[7] | RN ^       | SDFFRQX2M | 0.514 | 0.002 |   1.253 |    0.793 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.460 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.474 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.503 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.604 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.653 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.698 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.743 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.787 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.857 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.913 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.961 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.012 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.061 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.105 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.163 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.188 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.212 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[7] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.756 |    1.216 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[4] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  1.253
  Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.460 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.004 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.446 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.791 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[4] | RN ^       | SDFFRQX2M | 0.514 | 0.002 |   1.253 |    0.793 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.460 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.474 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.503 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.604 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.653 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.699 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.743 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.787 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.858 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.913 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.961 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.012 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.061 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.105 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.163 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.188 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.212 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[4] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.756 |    1.216 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U11_REG_FILE/\REG_FILE_reg[8][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.734
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  1.234
  Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.460 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.057 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.371 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.741 | 
     | U11_REG_FILE/\REG_FILE_reg[8][6] | RN ^       | SDFFRQX2M | 0.618 | 0.033 |   1.234 |    0.774 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.460 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.475 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.503 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.528 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.545 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.588 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.634 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.681 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.726 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.774 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.821 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.869 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.904 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.997 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.063 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.096 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    1.133 | 
     | O_CLK1__L4_I0                    | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.703 |    1.162 | 
     | O_CLK1__L5_I1                    | A v -> Y ^ | CLKINVX40M | 0.030 | 0.028 |   0.731 |    1.191 | 
     | U11_REG_FILE/\REG_FILE_reg[8][6] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.734 |    1.194 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[5] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  1.253
  Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.460 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.004 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.446 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.791 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[5] | RN ^       | SDFFRQX2M | 0.514 | 0.003 |   1.253 |    0.793 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.460 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.474 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.503 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.604 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.653 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.699 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.743 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.787 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.858 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.913 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.961 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.012 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.061 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.105 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.163 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.188 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.212 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[5] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.756 |    1.216 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[3] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  1.255
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.462 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.006 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.443 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.788 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[3] | RN ^       | SDFFRQX2M | 0.515 | 0.005 |   1.255 |    0.793 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.462 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.477 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.506 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.606 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.656 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.701 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.746 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.789 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.860 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.915 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.963 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.015 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.063 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.108 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.165 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.190 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.215 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[3] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.756 |    1.218 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[2] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  1.261
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.468 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.012 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.438 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.783 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[2] | RN ^       | SDFFRQX2M | 0.515 | 0.010 |   1.261 |    0.793 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.468 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.482 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.511 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.612 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.661 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.707 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.751 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.795 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.865 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.921 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.969 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.020 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.069 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.113 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.171 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.196 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.220 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.756 |    1.224 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[1] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  1.262
  Slack Time                    0.470
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.470 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.014 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.436 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.781 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[1] | RN ^       | SDFFRQX2M | 0.515 | 0.012 |   1.262 |    0.793 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.470 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.484 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.513 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.614 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.663 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.708 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.753 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.797 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.867 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.923 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.971 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.022 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.071 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.115 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.173 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.198 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.222 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.756 |    1.226 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[0] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  1.265
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.473 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.017 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.433 | 
     | GEN_RST2_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.778 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[0] | RN ^       | SDFFRQX2M | 0.516 | 0.015 |   1.265 |    0.793 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.473 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.487 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.516 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.617 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.666 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.712 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.756 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.800 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.871 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.926 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.974 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    1.025 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    1.074 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    1.118 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    1.176 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    1.201 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    1.225 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.003 |   0.756 |    1.229 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[6][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[6][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.736
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  1.251
  Slack Time                    0.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.474 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.072 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.356 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.727 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[6][6] | RN ^       | SDFFRQX2M | 0.639 | 0.050 |   1.251 |    0.777 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.474 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.489 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.518 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.543 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.560 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.603 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.649 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.695 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.741 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.788 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.835 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.884 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.919 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    1.011 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.077 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.110 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.144 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.174 | 
     | O_CLK1__L5_I5                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.033 |   0.732 |    1.207 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[6][6] | CK ^       | SDFFRQX2M  | 0.033 | 0.004 |   0.736 |    1.210 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[6][7] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[6][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.736
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  1.253
  Slack Time                    0.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.476 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.073 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.355 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.725 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[6][7] | RN ^       | SDFFRQX2M | 0.641 | 0.052 |   1.253 |    0.777 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.476 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.491 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.519 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.544 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.561 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.604 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.650 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.697 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.742 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.790 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.837 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.886 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.920 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    1.013 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.079 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.112 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.146 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.175 | 
     | O_CLK1__L5_I5                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.033 |   0.732 |    1.208 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[6][7] | CK ^       | SDFFRQX2M  | 0.033 | 0.003 |   0.736 |    1.212 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U4_PLSE_GEN1/pulse_flop_reg/CK 
Endpoint:   U4_PLSE_GEN1/pulse_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.790
  Arrival Time                  1.268
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.477 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.021 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.428 | 
     | GEN_RST2_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.773 | 
     | U4_PLSE_GEN1/pulse_flop_reg   | RN ^       | SDFFRQX2M | 0.516 | 0.017 |   1.268 |    0.790 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.477 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.492 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.521 | 
     | scan_clk__L3_I0             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.546 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.596 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.648 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.699 | 
     | scan_clk__L7_I1             | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.749 | 
     | scan_clk__L8_I1             | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.801 | 
     | scan_clk__L9_I1             | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.854 | 
     | scan_clk__L10_I1            | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.909 | 
     | scan_clk__L11_I1            | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.971 | 
     | scan_clk__L12_I1            | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.998 | 
     | scan_clk__L13_I0            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    1.020 | 
     | scan_clk__L14_I0            | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    1.035 | 
     | DIV_TX_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    1.107 | 
     | O_CLK3__L1_I0               | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    1.162 | 
     | O_CLK3__L2_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    1.200 | 
     | O_CLK3__L3_I0               | A v -> Y ^ | CLKINVX24M | 0.024 | 0.030 |   0.753 |    1.230 | 
     | U4_PLSE_GEN1/pulse_flop_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.753 |    1.231 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[7][0] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[7][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.735
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  1.254
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.477 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.075 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.353 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.723 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[7][0] | RN ^       | SDFFRQX2M | 0.642 | 0.053 |   1.254 |    0.776 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.478 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.492 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.521 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.546 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.563 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.606 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.652 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.699 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.744 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.791 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.838 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.887 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.922 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    1.014 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.080 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.113 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.148 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.177 | 
     | O_CLK1__L5_I5                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.033 |   0.732 |    1.210 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[7][0] | CK ^       | SDFFRQX2M  | 0.034 | 0.003 |   0.735 |    1.213 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U4_PLSE_GEN1/prev_flop_reg/CK 
Endpoint:   U4_PLSE_GEN1/prev_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.790
  Arrival Time                  1.268
  Slack Time                    0.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.478 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.022 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.428 | 
     | GEN_RST2_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.773 | 
     | U4_PLSE_GEN1/prev_flop_reg    | RN ^       | SDFFRQX2M | 0.516 | 0.017 |   1.268 |    0.790 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.478 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.492 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.521 | 
     | scan_clk__L3_I0            | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.546 | 
     | scan_clk__L4_I1            | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.596 | 
     | scan_clk__L5_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.648 | 
     | scan_clk__L6_I1            | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.700 | 
     | scan_clk__L7_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.749 | 
     | scan_clk__L8_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.801 | 
     | scan_clk__L9_I1            | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.854 | 
     | scan_clk__L10_I1           | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.909 | 
     | scan_clk__L11_I1           | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.971 | 
     | scan_clk__L12_I1           | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.998 | 
     | scan_clk__L13_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    1.021 | 
     | scan_clk__L14_I0           | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    1.036 | 
     | DIV_TX_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    1.107 | 
     | O_CLK3__L1_I0              | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    1.163 | 
     | O_CLK3__L2_I0              | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    1.201 | 
     | O_CLK3__L3_I0              | A v -> Y ^ | CLKINVX24M | 0.024 | 0.030 |   0.753 |    1.230 | 
     | U4_PLSE_GEN1/prev_flop_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.753 |    1.231 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[2][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.790
  Arrival Time                  1.268
  Slack Time                    0.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.478 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.022 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.428 | 
     | GEN_RST2_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.773 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | RN ^       | SDFFRQX2M | 0.516 | 0.017 |   1.268 |    0.790 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.478 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.492 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.521 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.546 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.596 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.648 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.700 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.749 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.801 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.854 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.909 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.971 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.998 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    1.021 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    1.036 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    1.107 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    1.163 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    1.201 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.024 | 0.030 |   0.753 |    1.230 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.753 |    1.231 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[3][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[3][1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.790
  Arrival Time                  1.268
  Slack Time                    0.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.478 | 
     | GEN_RST2_MUX/FE_PHC1_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.228 | 0.456 |   0.456 |   -0.022 | 
     | GEN_RST2_MUX/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.209 | 0.450 |   0.906 |    0.428 | 
     | GEN_RST2_MUX/U1                | B ^ -> Y ^ | MX2X6M    | 0.514 | 0.345 |   1.250 |    0.773 | 
     | U3_FIFO/U1/\SYNC_reg_reg[3][1] | RN ^       | SDFFRQX2M | 0.516 | 0.017 |   1.268 |    0.790 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.478 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.492 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.521 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.546 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.596 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.648 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.700 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.749 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.801 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.854 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.909 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.971 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.998 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    1.021 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    1.036 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    1.108 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    1.163 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    1.201 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.024 | 0.030 |   0.753 |    1.230 | 
     | U3_FIFO/U1/\SYNC_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.753 |    1.231 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[1][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[1][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.746
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.787
  Arrival Time                  1.266
  Slack Time                    0.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.479 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.077 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.351 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.721 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][6] | RN ^       | SDFFRQX2M | 0.651 | 0.066 |   1.266 |    0.787 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.479 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.494 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.523 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.548 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.565 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.608 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.654 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.701 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.746 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.793 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.840 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.889 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.924 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    1.016 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.082 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.115 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.150 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.031 | 0.032 |   0.703 |    1.182 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.033 |   0.736 |    1.215 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][6] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.746 |    1.225 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U3_FIFO/U3/\waddr_reg[1] /CK 
Endpoint:   U3_FIFO/U3/\waddr_reg[1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  1.262
  Slack Time                    0.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.480 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.077 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.351 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.721 | 
     | U3_FIFO/U3/\waddr_reg[1]      | RN ^       | SDFFRQX2M | 0.648 | 0.061 |   1.262 |    0.782 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.480 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.494 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.523 | 
     | scan_clk__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.548 | 
     | scan_clk__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.565 | 
     | scan_clk__L5_I0          | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.608 | 
     | scan_clk__L6_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.654 | 
     | scan_clk__L7_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.701 | 
     | scan_clk__L8_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.746 | 
     | scan_clk__L9_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.793 | 
     | scan_clk__L10_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.840 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.889 | 
     | scan_clk__L12_I0         | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.924 | 
     | REF_CLK_MUX/U1           | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    1.017 | 
     | O_CLK1__L1_I0            | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.082 | 
     | O_CLK1__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.115 | 
     | O_CLK1__L3_I1            | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.150 | 
     | O_CLK1__L4_I2            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.179 | 
     | O_CLK1__L5_I4            | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    1.217 | 
     | U3_FIFO/U3/\waddr_reg[1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.741 |    1.221 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[1][7] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[1][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.746
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.787
  Arrival Time                  1.267
  Slack Time                    0.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.480 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.077 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.351 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.721 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][7] | RN ^       | SDFFRQX2M | 0.651 | 0.066 |   1.267 |    0.787 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.480 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.494 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.523 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.548 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.565 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.608 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.654 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.701 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.746 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.793 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.841 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.889 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.924 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    1.017 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.083 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.115 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.150 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.031 | 0.032 |   0.703 |    1.182 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.033 |   0.736 |    1.215 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][7] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.746 |    1.225 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[7][1] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[7][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.736
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.777
  Arrival Time                  1.257
  Slack Time                    0.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.480 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.077 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.351 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.721 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[7][1] | RN ^       | SDFFRQX2M | 0.644 | 0.056 |   1.257 |    0.777 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.480 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.495 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.523 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.548 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.565 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.608 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.654 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.701 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.746 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.794 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.841 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.890 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.924 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    1.017 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.083 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.116 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.150 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.179 | 
     | O_CLK1__L5_I5                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.033 |   0.732 |    1.212 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[7][1] | CK ^       | SDFFRQX2M  | 0.033 | 0.003 |   0.736 |    1.216 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U3_FIFO/U3/\waddr_reg[0] /CK 
Endpoint:   U3_FIFO/U3/\waddr_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  1.263
  Slack Time                    0.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.481 | 
     | GEN_RST1_MUX/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.078 | 
     | GEN_RST1_MUX/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.172 | 0.428 |   0.831 |    0.350 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 0.578 | 0.370 |   1.201 |    0.720 | 
     | U3_FIFO/U3/\waddr_reg[0]      | RN ^       | SDFFRQX2M | 0.649 | 0.062 |   1.263 |    0.782 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.481 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.495 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.524 | 
     | scan_clk__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.549 | 
     | scan_clk__L4_I0          | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.566 | 
     | scan_clk__L5_I0          | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.609 | 
     | scan_clk__L6_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.655 | 
     | scan_clk__L7_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.702 | 
     | scan_clk__L8_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.747 | 
     | scan_clk__L9_I0          | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.794 | 
     | scan_clk__L10_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.842 | 
     | scan_clk__L11_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.890 | 
     | scan_clk__L12_I0         | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.925 | 
     | REF_CLK_MUX/U1           | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    1.018 | 
     | O_CLK1__L1_I0            | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    1.084 | 
     | O_CLK1__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    1.116 | 
     | O_CLK1__L3_I1            | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    1.151 | 
     | O_CLK1__L4_I2            | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    1.180 | 
     | O_CLK1__L5_I4            | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    1.218 | 
     | U3_FIFO/U3/\waddr_reg[0] | CK ^       | SDFFRQX2M  | 0.034 | 0.003 |   0.741 |    1.222 | 
     +-----------------------------------------------------------------------------------------+ 

