Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mojo_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : mojo_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/letrend/workspace/darkroom/src/spi_slave.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <RTL> of entity <spi_slave>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/serial_tx.vhd" into library work
Parsing entity <serial_tx>.
Parsing architecture <RTL> of entity <serial_tx>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/serial_rx.vhd" into library work
Parsing entity <serial_rx>.
Parsing architecture <RTL> of entity <serial_rx>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/cclk_detector.vhd" into library work
Parsing entity <cclk_detector>.
Parsing architecture <RTL> of entity <cclk_detector>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/lighthouse.vhd" into library work
Parsing entity <lighthouse>.
Parsing architecture <Behavioral> of entity <lighthouse>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/fifo.vhd" into library work
Parsing entity <STD_FIFO>.
Parsing architecture <Behavioral> of entity <std_fifo>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/avr_interface.vhd" into library work
Parsing entity <avr_interface>.
Parsing architecture <RTL> of entity <avr_interface>.
Parsing VHDL file "/home/letrend/workspace/darkroom/ise_files/uart.vhd" into library work
Parsing entity <RS232>.
Parsing architecture <Behavioral> of entity <rs232>.
Parsing VHDL file "/home/letrend/workspace/darkroom/ise_files/clk10MHz.vhd" into library work
Parsing entity <clk10MHz>.
Parsing architecture <xilinx> of entity <clk10mhz>.
Parsing VHDL file "/home/letrend/workspace/darkroom/src/mojo_top.vhd" into library work
Parsing entity <mojo_top>.
Parsing architecture <RTL> of entity <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mojo_top> (architecture <RTL>) from library <work>.

Elaborating entity <clk10MHz> (architecture <xilinx>) from library <work>.

Elaborating entity <avr_interface> (architecture <RTL>) from library <work>.

Elaborating entity <cclk_detector> (architecture <RTL>) from library <work>.

Elaborating entity <spi_slave> (architecture <RTL>) from library <work>.

Elaborating entity <serial_rx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/letrend/workspace/darkroom/src/serial_rx.vhd" Line 80. Case statement is complete. others clause is never selected

Elaborating entity <serial_tx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/letrend/workspace/darkroom/src/serial_tx.vhd" Line 96. Case statement is complete. others clause is never selected

Elaborating entity <counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <lighthouse> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/letrend/workspace/darkroom/src/lighthouse.vhd" Line 27: Net <temp_sensor_value[11]> does not have a driver.

Elaborating entity <RS232> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <STD_FIFO> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" Line 38: Net <channel[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" Line 42: Net <tx_data[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" Line 44: Net <new_tx_data> does not have a driver.
WARNING:HDLCompiler:634 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" Line 59: Net <tx_uart_newData> does not have a driver.
WARNING:HDLCompiler:634 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" Line 60: Net <tx_uart_data[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "/home/letrend/workspace/darkroom/src/mojo_top.vhd".
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 103: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 103: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 103: Output port <rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 103: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 103: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 103: Output port <new_rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 153: Output port <RX_Data> of the instance <uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 153: Output port <RX_Busy> of the instance <uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 153: Output port <TX_Busy> of the instance <uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 165: Output port <Full> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 177: Output port <dout> of the instance <spi_slave> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/letrend/workspace/darkroom/src/mojo_top.vhd" line 177: Output port <miso_en> of the instance <spi_slave> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <channel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_uart_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <new_tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_uart_newData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <temp>.
    Found 3-bit register for signal <uart_counter>.
    Found 1-bit register for signal <trdy_out>.
    Found 1-bit register for signal <fifo_WriteEn>.
    Found 8-bit register for signal <led>.
    Found 1-bit register for signal <fifo_ReadEn>.
    Found 3-bit adder for signal <uart_counter[2]_GND_6_o_add_2_OUT> created at line 204.
    Found 8-bit 5-to-1 multiplexer for signal <uart_counter[2]_PWR_6_o_wide_mux_1_OUT> created at line 197.
    Found 3-bit comparator greater for signal <uart_counter[2]_PWR_6_o_LessThan_1_o> created at line 196
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mojo_top> synthesized.

Synthesizing Unit <clk10MHz>.
    Related source file is "/home/letrend/workspace/darkroom/ise_files/clk10MHz.vhd".
    Summary:
	no macro.
Unit <clk10MHz> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "/home/letrend/workspace/darkroom/src/avr_interface.vhd".
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 125
    Found 1-bit tristate buffer for signal <tx> created at line 125
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "/home/letrend/workspace/darkroom/src/cclk_detector.vhd".
    Found 9-bit register for signal <ctr_q>.
    Found 1-bit register for signal <ready_q>.
    Found 9-bit adder for signal <ctr_q[8]_GND_10_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "/home/letrend/workspace/darkroom/src/spi_slave.vhd".
    Found 1-bit register for signal <miso_q>.
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <done_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_11_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "/home/letrend/workspace/darkroom/src/serial_rx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 3-bit register for signal <bit_ctr_q>.
    Found 2-bit register for signal <state_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_13_o_add_6_OUT> created at line 1241.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_13_o_add_8_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "/home/letrend/workspace/darkroom/src/serial_tx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <serial_tx> synthesized.

Synthesizing Unit <counter>.
    Related source file is "/home/letrend/workspace/darkroom/src/counter.vhd".
        counter_width = 32
    Found 32-bit register for signal <temp>.
    Found 32-bit adder for signal <temp[31]_GND_22_o_add_0_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <lighthouse>.
    Related source file is "/home/letrend/workspace/darkroom/src/lighthouse.vhd".
        sensorID = "000000000"
WARNING:Xst:653 - Signal <temp_sensor_value<11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <temp_sweep_detected>.
    Found 32-bit register for signal <t_0>.
    Found 1-bit register for signal <temp_sensor_value<31>>.
    Found 1-bit register for signal <temp_sensor_value<30>>.
    Found 1-bit register for signal <temp_sensor_value<29>>.
    Found 1-bit register for signal <temp_sensor_value<28>>.
    Found 1-bit register for signal <temp_sensor_value<27>>.
    Found 1-bit register for signal <temp_sensor_value<26>>.
    Found 1-bit register for signal <temp_sensor_value<25>>.
    Found 1-bit register for signal <temp_sensor_value<24>>.
    Found 1-bit register for signal <temp_sensor_value<23>>.
    Found 1-bit register for signal <temp_sensor_value<22>>.
    Found 1-bit register for signal <temp_sensor_value<21>>.
    Found 1-bit register for signal <temp_sensor_value<20>>.
    Found 1-bit register for signal <temp_sensor_value<19>>.
    Found 1-bit register for signal <temp_sensor_value<18>>.
    Found 1-bit register for signal <temp_sensor_value<17>>.
    Found 1-bit register for signal <temp_sensor_value<16>>.
    Found 1-bit register for signal <temp_sensor_value<15>>.
    Found 1-bit register for signal <temp_sensor_value<14>>.
    Found 1-bit register for signal <temp_sensor_value<13>>.
    Found 1-bit register for signal <temp_sensor_value<12>>.
    Found 1-bit register for signal <temp_sensor_value<10>>.
    Found 1-bit register for signal <temp_sensor_value<9>>.
    Found 1-bit register for signal <temp_sensor_value<8>>.
    Found 1-bit register for signal <temp_sensor_value<7>>.
    Found 1-bit register for signal <temp_sensor_value<6>>.
    Found 1-bit register for signal <temp_sensor_value<5>>.
    Found 1-bit register for signal <temp_sensor_value<4>>.
    Found 1-bit register for signal <temp_sensor_value<3>>.
    Found 1-bit register for signal <temp_sensor_value<2>>.
    Found 1-bit register for signal <temp_sensor_value<1>>.
    Found 1-bit register for signal <temp_sensor_value<0>>.
    Found 32-bit register for signal <t_sweep_start>.
    Found 32-bit register for signal <start_valid_sync>.
    Found 1-bit register for signal <sweep_detected>.
    Found 32-bit register for signal <sensor_value>.
    Found 1-bit register for signal <sensor_previous>.
    Found 33-bit subtractor for signal <n0300> created at line 43.
    Found 33-bit subtractor for signal <n0301> created at line 45.
    Found 33-bit subtractor for signal <n0303> created at line 61.
    Found 32-bit adder for signal <GND_24_o_GND_24_o_add_13_OUT> created at line 210.
    Found 32-bit adder for signal <GND_24_o_GND_24_o_add_16_OUT> created at line 210.
    Found 32-bit adder for signal <GND_24_o_GND_24_o_add_19_OUT> created at line 210.
    Found 32-bit adder for signal <GND_24_o_GND_24_o_add_22_OUT> created at line 210.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_8_OUT<31:0>> created at line 56.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_13_OUT<31:0>> created at line 66.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_16_OUT<31:0>> created at line 69.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_19_OUT<31:0>> created at line 72.
    Found 32-bit subtractor for signal <GND_24_o_GND_24_o_sub_22_OUT<31:0>> created at line 75.
    Found 32-bit comparator greater for signal <GND_24_o_GND_24_o_LessThan_2_o> created at line 44
    Found 32-bit comparator greater for signal <GND_24_o_t_0[31]_LessThan_4_o> created at line 46
    Found 32-bit comparator greater for signal <t_0[31]_GND_24_o_LessThan_5_o> created at line 46
    Found 32-bit comparator greater for signal <GND_24_o_GND_24_o_LessThan_6_o> created at line 53
    Found 32-bit comparator greater for signal <GND_24_o_GND_24_o_LessThan_7_o> created at line 53
    Found 32-bit comparator greater for signal <GND_24_o_GND_24_o_LessThan_10_o> created at line 58
    Found 32-bit comparator greater for signal <PWR_24_o_GND_24_o_LessThan_12_o> created at line 61
    Found 32-bit comparator greater for signal <GND_24_o_GND_24_o_LessThan_15_o> created at line 66
    Found 32-bit comparator greater for signal <GND_24_o_GND_24_o_LessThan_18_o> created at line 69
    Found 32-bit comparator greater for signal <GND_24_o_GND_24_o_LessThan_21_o> created at line 72
    Found 32-bit comparator lessequal for signal <GND_24_o_GND_24_o_LessThan_24_o> created at line 75
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 162 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <lighthouse> synthesized.

Synthesizing Unit <RS232>.
    Related source file is "/home/letrend/workspace/darkroom/ise_files/uart.vhd".
        Quarz_Taktfrequenz = 50000000
        Baudrate = 500000
    Found 7-bit register for signal <txcnt>.
    Found 4-bit register for signal <txbitcnt>.
    Found 10-bit register for signal <txsr>.
    Found 4-bit register for signal <rxd_sr>.
    Found 7-bit register for signal <rxcnt>.
    Found 4-bit register for signal <rxbitcnt>.
    Found 8-bit register for signal <rxsr>.
    Found 7-bit adder for signal <txcnt[6]_GND_25_o_add_1_OUT> created at line 42.
    Found 4-bit adder for signal <txbitcnt[3]_GND_25_o_add_3_OUT> created at line 46.
    Found 7-bit adder for signal <rxcnt[6]_GND_25_o_add_19_OUT> created at line 61.
    Found 4-bit adder for signal <rxbitcnt[3]_GND_25_o_add_20_OUT> created at line 64.
    Found 7-bit comparator greater for signal <txcnt[6]_PWR_26_o_LessThan_1_o> created at line 41
    Found 4-bit comparator greater for signal <TX_Busy> created at line 53
    Found 7-bit comparator greater for signal <rxcnt[6]_PWR_26_o_LessThan_19_o> created at line 60
    Found 4-bit comparator greater for signal <RX_Busy> created at line 75
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <RS232> synthesized.

Synthesizing Unit <STD_FIFO>.
    Related source file is "/home/letrend/workspace/darkroom/src/fifo.vhd".
        DATA_WIDTH = 32
        FIFO_DEPTH = 16
    Found 16x32-bit dual-port RAM <Mram_Memory> for signal <Memory>.
    Found 4-bit register for signal <fifo_proc.Tail>.
    Found 1-bit register for signal <fifo_proc.Looped>.
    Found 1-bit register for signal <Full>.
    Found 1-bit register for signal <Empty>.
    Found 32-bit register for signal <DataOut>.
    Found 1-bit register for signal <fifo_proc.prev_data>.
    Found 4-bit register for signal <fifo_proc.Head>.
    Found 4-bit adder for signal <fifo_proc.Tail[3]_GND_26_o_add_3_OUT> created at line 58.
    Found 4-bit adder for signal <fifo_proc.Head[3]_GND_26_o_add_12_OUT> created at line 74.
    Found 4-bit comparator not equal for signal <n0000> created at line 48
    Found 4-bit comparator not equal for signal <n0017> created at line 64
    Found 4-bit comparator equal for signal <fifo_proc.Tail[3]_fifo_proc.Head[3]_equal_17_o> created at line 83
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <STD_FIFO> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x32-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 26
 3-bit adder                                           : 4
 32-bit adder                                          : 6
 32-bit subtractor                                     : 5
 33-bit subtractor                                     : 3
 4-bit adder                                           : 4
 7-bit adder                                           : 3
 9-bit adder                                           : 1
# Registers                                            : 90
 1-bit register                                        : 59
 10-bit register                                       : 2
 3-bit register                                        : 4
 32-bit register                                       : 7
 4-bit register                                        : 6
 7-bit register                                        : 3
 8-bit register                                        : 8
 9-bit register                                        : 1
# Comparators                                          : 19
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 10
 32-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 2
 4-bit comparator not equal                            : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 17
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 5-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 124
 1-bit xor2                                            : 124

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <serial_rx> is unconnected in block <avr_interface>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <start_valid_sync_10> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_10> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_11> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_11> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_0> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_0> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_12> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_12> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_1> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_1> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_13> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_13> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_2> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_2> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_14> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_14> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_3> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_3> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_15> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_15> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_20> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_20> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_4> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_4> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_16> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_16> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_21> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_21> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_5> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_5> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_17> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_17> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_22> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_22> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_6> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_6> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_18> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_18> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_23> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_23> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_7> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_7> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_19> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_19> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_24> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_24> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_8> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_8> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_25> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_25> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_30> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_30> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_9> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_9> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_26> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_26> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_31> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_31> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_27> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_27> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_28> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_28> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_29> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_29> 
WARNING:Xst:1293 - FF/Latch <txsr_9> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sensor_value_11> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_sensor_value_0> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_sensor_value_1> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_sensor_value_3> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_sensor_value_8> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_sensor_value_5> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_sensor_value_7> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_sensor_value_4> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_sensor_value_2> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <temp_sensor_value_6> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_8> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_0> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_8> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_7> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_6> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_5> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_4> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_3> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_2> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_1> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_7> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_6> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_5> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_4> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_3> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_2> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_1> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_0> has a constant value of 1 in block <uart>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <RS232>.
The following registers are absorbed into counter <txbitcnt>: 1 register on signal <txbitcnt>.
The following registers are absorbed into counter <rxbitcnt>: 1 register on signal <rxbitcnt>.
The following registers are absorbed into counter <txcnt>: 1 register on signal <txcnt>.
The following registers are absorbed into counter <rxcnt>: 1 register on signal <rxcnt>.
Unit <RS232> synthesized (advanced).

Synthesizing (advanced) Unit <STD_FIFO>.
INFO:Xst:3231 - The small RAM <Mram_Memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <fifo_proc.Head> |          |
    |     diA            | connected to signal <DataIn>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <fifo_proc.Tail> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <STD_FIFO> synthesized (advanced).

Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top>.
The following registers are absorbed into counter <uart_counter>: 1 register on signal <uart_counter>.
Unit <mojo_top> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x32-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 15
 32-bit adder                                          : 4
 32-bit subtractor                                     : 8
 4-bit adder                                           : 2
 7-bit adder                                           : 1
# Counters                                             : 11
 3-bit up counter                                      : 4
 32-bit up counter                                     : 2
 4-bit up counter                                      : 2
 7-bit up counter                                      : 2
 9-bit up counter                                      : 1
# Registers                                            : 326
 Flip-Flops                                            : 326
# Comparators                                          : 19
 3-bit comparator greater                              : 1
 32-bit comparator greater                             : 10
 32-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 2
 4-bit comparator not equal                            : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 31
 10-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 5-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 124
 1-bit xor2                                            : 124

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sensor_value_11> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_sensor_value_0> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_sensor_value_1> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_sensor_value_3> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_sensor_value_4> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_sensor_value_2> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_sensor_value_6> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_sensor_value_7> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_sensor_value_5> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_sensor_value_8> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_0> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_1> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_2> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_3> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_4> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_5> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_6> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_7> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sensor_value_8> (without init value) has a constant value of 0 in block <lighthouse>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <txsr_9> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_8> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_7> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_6> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_5> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_4> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_3> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_2> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_1> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txsr_0> has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <start_valid_sync_10> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_10> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_11> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_11> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_0> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_0> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_12> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_12> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_1> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_1> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_13> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_13> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_2> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_2> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_14> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_14> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_3> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_3> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_15> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_15> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_20> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_20> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_4> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_4> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_16> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_16> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_21> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_21> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_5> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_5> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_17> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_17> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_22> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_22> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_6> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_6> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_18> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_18> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_23> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_23> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_7> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_7> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_19> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_19> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_24> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_24> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_8> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_8> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_25> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_25> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_30> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_30> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_9> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_9> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_26> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_26> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_31> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_31> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_27> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_27> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_28> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_28> 
INFO:Xst:2261 - The FF/Latch <start_valid_sync_29> in Unit <lighthouse> is equivalent to the following FF/Latch, which will be removed : <t_sweep_start_29> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_half | 01
 wait_full | 11
 wait_high | 10
-----------------------
WARNING:Xst:2677 - Node <sweep_counter/temp_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_10> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_11> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_12> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_13> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_14> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_15> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_16> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_17> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_18> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_19> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_20> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_21> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_22> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_23> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_24> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_25> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_26> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_27> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_28> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_29> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_30> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <sweep_counter/temp_31> of sequential type is unconnected in block <mojo_top>.
INFO:Xst:1901 - Instance clock10MHz/pll_base_inst in unit clock10MHz/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2677 - Node <avr_interface/serial_tx/block_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2973 - All outputs of instance <avr_interface/serial_rx> of block <serial_rx> are unconnected in block <mojo_top>. Underlying logic will be removed.

Optimizing unit <mojo_top> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx> ...

Optimizing unit <lighthouse> ...

Optimizing unit <RS232> ...

Optimizing unit <STD_FIFO> ...
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txcnt_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txcnt_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txcnt_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txcnt_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txcnt_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txcnt_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txcnt_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxbitcnt_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxbitcnt_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxbitcnt_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxbitcnt_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txbitcnt_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txbitcnt_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txbitcnt_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/txbitcnt_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxcnt_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxsr_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxd_sr_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxd_sr_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxd_sr_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <uart/rxd_sr_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <fifo/Full> of sequential type is unconnected in block <mojo_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mojo_top, actual ratio is 14.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 259
 Flip-Flops                                            : 259

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1474
#      GND                         : 1
#      INV                         : 111
#      LUT1                        : 67
#      LUT2                        : 238
#      LUT3                        : 57
#      LUT4                        : 17
#      LUT5                        : 107
#      LUT6                        : 37
#      MUXCY                       : 449
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 388
# FlipFlops/Latches                : 259
#      FD                          : 50
#      FDC                         : 2
#      FDCE                        : 15
#      FDE                         : 170
#      FDPE                        : 2
#      FDR                         : 16
#      FDRE                        : 3
#      FDS                         : 1
# RAMS                             : 7
#      RAM16X1D                    : 2
#      RAM32M                      : 5
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 27
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 11
#      OBUFT                       : 6
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             251  out of  11440     2%  
 Number of Slice LUTs:                  658  out of   5720    11%  
    Number used as Logic:               634  out of   5720    11%  
    Number used as Memory:               24  out of   1440     1%  
       Number used as RAM:               24

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    803
   Number with an unused Flip Flop:     552  out of    803    68%  
   Number with an unused LUT:           145  out of    803    18%  
   Number of fully used LUT-FF pairs:   106  out of    803    13%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  27  out of    102    26%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
clock10MHz/pll_base_inst/CLKOUT1   | BUFG                      | 138   |
clock10MHz/pll_base_inst/CLKOUT0   | BUFG                      | 120   |
lighthouse/sweep_detected          | NONE(sweep_counter/temp_0)| 8     |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.116ns (Maximum Frequency: 89.960MHz)
   Minimum input arrival time before clock: 5.963ns
   Maximum output required time after clock: 5.576ns
   Maximum combinational path delay: 5.901ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock10MHz/pll_base_inst/CLKOUT1'
  Clock period: 9.598ns (frequency: 104.188MHz)
  Total number of paths / destination ports: 1839 / 249
-------------------------------------------------------------------------
Delay:               9.598ns (Levels of Logic = 8)
  Source:            fifo/fifo_proc.Head_0 (FF)
  Destination:       fifo/Empty (FF)
  Source Clock:      clock10MHz/pll_base_inst/CLKOUT1 rising
  Destination Clock: clock10MHz/pll_base_inst/CLKOUT1 rising

  Data Path: fifo/fifo_proc.Head_0 to fifo/Empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.525   1.489  fifo/fifo_proc.Head_0 (fifo/fifo_proc.Head_0)
     LUT4:I1->O            1   0.235   0.682  fifo/fifo_proc.Looped_fifo_proc.Tail[3]_OR_22_o_SW0 (N33)
     LUT6:I5->O            7   0.254   0.910  fifo/fifo_proc.Looped_fifo_proc.Tail[3]_OR_22_o (fifo/fifo_proc.Looped_fifo_proc.Tail[3]_OR_22_o)
     LUT6:I5->O            3   0.254   0.874  fifo/Mmux_fifo_proc.Tail[3]_fifo_proc.Tail[3]_mux_8_OUT41 (fifo/fifo_proc.Tail[3]_fifo_proc.Tail[3]_mux_8_OUT<3>)
     LUT6:I4->O            5   0.250   0.841  fifo/fifo_proc.Looped_fifo_proc.Tail[3]_OR_26_o (fifo/fifo_proc.Looped_fifo_proc.Tail[3]_OR_26_o)
     LUT4:I3->O            2   0.254   0.834  fifo/Mmux_fifo_proc.Head[3]_fifo_proc.Head[3]_mux_15_OUT11 (fifo/fifo_proc.Head[3]_fifo_proc.Head[3]_mux_15_OUT<0>)
     LUT6:I4->O            1   0.250   0.682  fifo/_n0079_SW0 (N31)
     LUT3:I2->O            1   0.254   0.682  fifo/Empty_glue_rst_SW0 (N37)
     LUT6:I5->O            1   0.254   0.000  fifo/Empty_glue_rst (fifo/Empty_glue_rst)
     FDS:D                     0.074          fifo/Empty
    ----------------------------------------
    Total                      9.598ns (2.604ns logic, 6.994ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock10MHz/pll_base_inst/CLKOUT0'
  Clock period: 11.116ns (frequency: 89.960MHz)
  Total number of paths / destination ports: 9638023 / 206
-------------------------------------------------------------------------
Delay:               11.116ns (Levels of Logic = 71)
  Source:            counter/temp_0 (FF)
  Destination:       lighthouse/temp_sensor_value_10 (FF)
  Source Clock:      clock10MHz/pll_base_inst/CLKOUT0 rising
  Destination Clock: clock10MHz/pll_base_inst/CLKOUT0 rising

  Data Path: counter/temp_0 to lighthouse/temp_sensor_value_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.874  counter/temp_0 (counter/temp_0)
     LUT2:I0->O            1   0.250   0.000  lighthouse/Msub_n0300_Madd_lut<0> (lighthouse/Msub_n0300_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  lighthouse/Msub_n0300_Madd_cy<0> (lighthouse/Msub_n0300_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_n0300_Madd_cy<1> (lighthouse/Msub_n0300_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_n0300_Madd_cy<2> (lighthouse/Msub_n0300_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_n0300_Madd_cy<3> (lighthouse/Msub_n0300_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_n0300_Madd_cy<4> (lighthouse/Msub_n0300_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_n0300_Madd_cy<5> (lighthouse/Msub_n0300_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_n0300_Madd_cy<6> (lighthouse/Msub_n0300_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_n0300_Madd_cy<7> (lighthouse/Msub_n0300_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_n0300_Madd_cy<8> (lighthouse/Msub_n0300_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_n0300_Madd_cy<9> (lighthouse/Msub_n0300_Madd_cy<9>)
     XORCY:CI->O          10   0.206   1.007  lighthouse/Msub_n0300_Madd_xor<10> (lighthouse/n0300<10>)
     INV:I->O              1   0.255   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_lut<10>_INV_0 (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_lut<10>)
     MUXCY:S->O            1   0.215   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<10> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<11> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<12> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<13> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<14> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<15> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<16> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<17> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<18> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<19> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<20> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<21> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<22> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<23> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<24> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<25> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<26> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<27> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<28> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<29> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<30> (lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_cy<30>)
     XORCY:CI->O          30   0.206   1.487  lighthouse/Msub_GND_24_o_GND_24_o_sub_22_OUT<31:0>_xor<31> (lighthouse/GND_24_o_GND_24_o_sub_22_OUT<31>)
     LUT2:I1->O            1   0.254   0.000  lighthouse/Mxor_GND_24_o_GND_24_o_XOR_174_o_xo<0>1 (lighthouse/GND_24_o_GND_24_o_XOR_174_o)
     MUXCY:S->O            1   0.215   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<1> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<2> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<3> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<4> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<5> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<6> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<7> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<8> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<9> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<10> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<11> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<12> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<13> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<14> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<15> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<16> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<17> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<18> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<19> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<20> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<21> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<22> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<23> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<24> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<25> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<26> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<27> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<28> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<29> (lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_cy<29>)
     XORCY:CI->O           2   0.206   1.156  lighthouse/Madd_GND_24_o_GND_24_o_add_22_OUT_xor<30> (lighthouse/GND_24_o_GND_24_o_add_22_OUT<30>)
     LUT5:I0->O            0   0.254   0.000  lighthouse/Mcompar__n0591_lutdi5 (lighthouse/Mcompar__n0591_lutdi5)
     MUXCY:DI->O           1   0.181   0.000  lighthouse/Mcompar__n0591_cy<5> (lighthouse/Mcompar__n0591_cy<5>)
     MUXCY:CI->O           1   0.235   0.790  lighthouse/Mcompar__n0591_cy<6> (lighthouse/_n0591)
     LUT6:I4->O            1   0.250   0.682  lighthouse/_n0605_inv2 (lighthouse/_n0605_inv)
     LUT6:I5->O            1   0.254   0.000  lighthouse/temp_sensor_value_10_glue_set (lighthouse/temp_sensor_value_10_glue_set)
     FDR:D                     0.074          lighthouse/temp_sensor_value_10
    ----------------------------------------
    Total                     11.116ns (5.121ns logic, 5.996ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lighthouse/sweep_detected'
  Clock period: 2.140ns (frequency: 467.399MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               2.140ns (Levels of Logic = 9)
  Source:            sweep_counter/temp_0 (FF)
  Destination:       sweep_counter/temp_7 (FF)
  Source Clock:      lighthouse/sweep_detected rising
  Destination Clock: lighthouse/sweep_detected rising

  Data Path: sweep_counter/temp_0 to sweep_counter/temp_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  sweep_counter/temp_0 (sweep_counter/temp_0)
     INV:I->O              1   0.255   0.000  sweep_counter/Mcount_temp_lut<0>_INV_0 (sweep_counter/Mcount_temp_lut<0>)
     MUXCY:S->O            1   0.215   0.000  sweep_counter/Mcount_temp_cy<0> (sweep_counter/Mcount_temp_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sweep_counter/Mcount_temp_cy<1> (sweep_counter/Mcount_temp_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sweep_counter/Mcount_temp_cy<2> (sweep_counter/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sweep_counter/Mcount_temp_cy<3> (sweep_counter/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sweep_counter/Mcount_temp_cy<4> (sweep_counter/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sweep_counter/Mcount_temp_cy<5> (sweep_counter/Mcount_temp_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  sweep_counter/Mcount_temp_cy<6> (sweep_counter/Mcount_temp_cy<6>)
     XORCY:CI->O           1   0.206   0.000  sweep_counter/Mcount_temp_xor<7> (Result<7>1)
     FD:D                      0.074          sweep_counter/temp_7
    ----------------------------------------
    Total                      2.140ns (1.415ns logic, 0.725ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock10MHz/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 167 / 122
-------------------------------------------------------------------------
Offset:              5.963ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       fifo/DataOut_31 (FF)
  Destination Clock: clock10MHz/pll_base_inst/CLKOUT1 rising

  Data Path: rst_n to fifo/DataOut_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             32   0.255   1.628  rst1_INV_0 (rst)
     LUT3:I1->O           32   0.250   1.519  fifo/_n0094_inv1 (fifo/_n0094_inv)
     FDE:CE                    0.302          fifo/DataOut_0
    ----------------------------------------
    Total                      5.963ns (2.135ns logic, 3.828ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock10MHz/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 91 / 90
-------------------------------------------------------------------------
Offset:              5.064ns (Levels of Logic = 3)
  Source:            sensor (PAD)
  Destination:       lighthouse/temp_sensor_value_9 (FF)
  Destination Clock: clock10MHz/pll_base_inst/CLKOUT0 rising

  Data Path: sensor to lighthouse/temp_sensor_value_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   1.406  sensor_IBUF (sensor_IBUF)
     LUT6:I1->O            1   0.254   0.682  lighthouse/_n03941_SW0 (N39)
     LUT6:I5->O            1   0.254   0.681  lighthouse/_n03941 (lighthouse/_n0394)
     FDR:R                     0.459          lighthouse/temp_sensor_value_9
    ----------------------------------------
    Total                      5.064ns (2.295ns logic, 2.769ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock10MHz/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 17 / 16
-------------------------------------------------------------------------
Offset:              5.576ns (Levels of Logic = 2)
  Source:            avr_interface/cclk_detector/ready_q (FF)
  Destination:       spi_channel<3> (PAD)
  Source Clock:      clock10MHz/pll_base_inst/CLKOUT1 rising

  Data Path: avr_interface/cclk_detector/ready_q to spi_channel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   0.909  avr_interface/cclk_detector/ready_q (avr_interface/cclk_detector/ready_q)
     INV:I->O              9   0.255   0.975  avr_interface/n_rdy1_INV_0 (avr_interface/n_rdy)
     OBUFT:T->O                2.912          spi_channel_3_OBUFT (spi_channel<3>)
    ----------------------------------------
    Total                      5.576ns (3.692ns logic, 1.884ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.901ns (Levels of Logic = 3)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.726  spi_ss_IBUF (spi_ss_IBUF)
     LUT2:I1->O            1   0.254   0.681  avr_interface/ready_spi_miso_en_m_AND_7_o_inv1 (avr_interface/ready_spi_miso_en_m_AND_7_o_inv)
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      5.901ns (4.494ns logic, 1.407ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock10MHz/pll_base_inst/CLKOUT0
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clock10MHz/pll_base_inst/CLKOUT0|   11.116|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock10MHz/pll_base_inst/CLKOUT1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clock10MHz/pll_base_inst/CLKOUT0|    2.184|         |         |         |
clock10MHz/pll_base_inst/CLKOUT1|    9.598|         |         |         |
lighthouse/sweep_detected       |    1.324|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock lighthouse/sweep_detected
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
lighthouse/sweep_detected|    2.140|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 22.45 secs
 
--> 


Total memory usage is 410376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  165 (   0 filtered)
Number of infos    :   79 (   0 filtered)

