dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
dont_use_io iocell 5 2
set_location "\PWM_1:PWMUDB:status_0\" macrocell 2 4 0 3
set_location "\I2C_1:bI2C_UDB:status_0\" macrocell 2 0 1 0
set_location "\I2C_1:bI2C_UDB:clkgen_tc2_reg\" macrocell 3 3 1 3
set_location "\I2C_1:bI2C_UDB:scl_in_reg\" macrocell 3 0 1 3
set_location "\I2C_1:bI2C_UDB:m_state_2_split\" macrocell 3 1 0 0
set_location "\I2C_1:bI2C_UDB:Master:ClkGen:u0\" datapathcell 3 2 2 
set_location "\PWM_1:PWMUDB:runmode_enable\" macrocell 2 4 1 1
set_location "\I2C_1:bI2C_UDB:bus_busy_reg\" macrocell 2 1 0 2
set_location "Net_217" macrocell 2 4 0 2
set_location "\I2C_1:Net_643_3\" macrocell 3 0 0 0
set_location "\I2C_1:bI2C_UDB:Shifter:u0\" datapathcell 2 3 2 
set_location "__ONE__" macrocell 1 3 0 2
set_location "\I2C_1:bI2C_UDB:status_1\" macrocell 2 0 0 0
set_location "\I2C_1:bI2C_UDB:cs_addr_clkgen_0\" macrocell 3 0 0 1
set_location "\I2C_1:bI2C_UDB:sda_in_reg\" macrocell 2 0 0 1
set_location "\I2C_1:bI2C_UDB:m_state_4_split\" macrocell 3 3 1 0
set_location "\I2C_1:bI2C_UDB:status_5\" macrocell 2 1 0 0
set_location "\I2C_1:bI2C_UDB:StsReg\" statusicell 2 1 4 
set_location "\I2C_1:bI2C_UDB:lost_arb_reg\" macrocell 2 1 0 1
set_location "\I2C_1:bI2C_UDB:cs_addr_shifter_0\" macrocell 3 4 0 0
set_location "\I2C_1:bI2C_UDB:status_3\" macrocell 2 0 1 2
set_location "\I2C_1:bI2C_UDB:clkgen_tc1_reg\" macrocell 3 2 0 1
set_location "\I2C_1:bI2C_UDB:m_state_3\" macrocell 3 3 0 0
set_location "\I2C_1:bI2C_UDB:m_state_0\" macrocell 2 2 1 0
set_location "\I2C_1:bI2C_UDB:sda_in_last2_reg\" macrocell 2 0 0 2
set_location "\I2C_1:bI2C_UDB:m_reset\" macrocell 2 3 0 3
set_location "\I2C_1:bI2C_UDB:sda_in_last_reg\" macrocell 2 0 0 3
set_location "\PWM_1:PWMUDB:sP16:pwmdp:u1\" datapathcell 2 4 2 
set_location "\I2C_1:bI2C_UDB:scl_in_last2_reg\" macrocell 2 2 1 3
set_location "\PWM_1:PWMUDB:status_2\" macrocell 2 4 1 2
set_location "\I2C_1:bI2C_UDB:status_4\" macrocell 2 4 1 3
set_location "\I2C_1:bI2C_UDB:m_state_0_split\" macrocell 2 2 0 0
set_location "\I2C_1:bI2C_UDB:cs_addr_clkgen_1\" macrocell 3 4 0 1
set_location "\PWM_1:PWMUDB:genblk8:stsreg\" statusicell 2 4 4 
set_location "\I2C_1:bI2C_UDB:scl_in_last_reg\" macrocell 2 3 0 1
set_location "\I2C_1:bI2C_UDB:cnt_reset\" macrocell 3 2 0 0
set_location "\I2C_1:sda_x_wire\" macrocell 3 4 1 3
set_location "\I2C_1:bI2C_UDB:cs_addr_shifter_1\" macrocell 2 3 0 0
set_location "\I2C_1:bI2C_UDB:m_state_1\" macrocell 3 1 1 0
set_location "\I2C_1:bI2C_UDB:clk_eq_reg\" macrocell 3 0 1 2
set_location "\PWM_1:PWMUDB:sP16:pwmdp:u0\" datapathcell 3 4 2 
set_location "\I2C_1:bI2C_UDB:m_state_2\" macrocell 3 0 1 1
set_location "\PWM_1:PWMUDB:prevCompare1\" macrocell 2 4 1 0
set_location "\I2C_1:bI2C_UDB:status_2\" macrocell 2 1 1 2
set_location "\I2C_1:bI2C_UDB:m_state_4\" macrocell 2 2 1 1
set_location "\Shunt:Wave2_DMA\" drqcell -1 -1 3
set_location "\JapanSensor:Wave2_DMA\" drqcell -1 -1 1
set_location "\Control_Reg_3:Sync:ctrl_reg\" controlcell 3 4 6 
set_location "\Control_Reg_2:Sync:ctrl_reg\" controlcell 3 3 6 
set_location "\Control_Reg_1:Sync:ctrl_reg\" controlcell 3 2 6 
set_location "\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\" controlcell 2 3 6 
set_location "\JapanSensor:Wave1_DMA\" drqcell -1 -1 0
set_io "Pin_1_6(0)" iocell 1 6
set_io "DoorSensorIn(0)" iocell 4 0
set_io "Dedicated_Output_1" iocell 3 6
set_io "Dedicated_Output_2" iocell 0 1
set_io "Dedicated_Output_3" iocell 3 7
set_io "Dedicated_Output" iocell 0 0
set_location "\ADC_DelSig_1:DSM\" dsmodcell -1 -1 0
# Note: port 12 is the logical name for port 7
set_io "SCL_1(0)" iocell 12 0
set_location "\Supply:viDAC8\" vidaccell -1 -1 1
set_location "\Shunt:VDAC8:viDAC8\" vidaccell -1 -1 3
set_location "\JapanSensor:VDAC8:viDAC8\" vidaccell -1 -1 0
set_io "PSTriggerOut(0)" iocell 4 4
# Note: port 12 is the logical name for port 7
set_io "SDA_1(0)" iocell 12 1
set_io "JSAlarmIn(0)" iocell 4 1
set_location "\Opamp_1:ABuf\" abufcell -1 -1 3
set_location "\Opamp_2:ABuf\" abufcell -1 -1 0
set_location "\Opamp_3:ABuf\" abufcell -1 -1 1
set_location "\Opamp_4:ABuf\" abufcell -1 -1 2
set_io "FLIRTriggerOut(0)" iocell 4 3
set_location "\Status_Reg_1:sts:sts_reg\" statuscell 3 4 3 
set_location "\Status_Reg_2:sts:sts_reg\" statuscell 3 2 3 
set_io "FanControlOut(0)" iocell 4 2
set_location "\Shunt:Wave1_DMA\" drqcell -1 -1 2
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "PulseOut(0)" iocell 2 0
set_location "\ADC_DelSig_1:IRQ\" interrupt -1 -1 29
set_location "\I2C_1:I2C_IRQ\" interrupt -1 -1 0
set_location "\PWM_1:PWMUDB:genblk1:ctrlreg\" controlcell 2 4 6 
set_io "VinP_1(0)" iocell 0 2
set_io "VinM_1(0)" iocell 0 3
set_io "VinP_2(0)" iocell 3 5
set_io "VinM_2(0)" iocell 3 4
set_io "VinP_3(0)" iocell 0 4
set_io "VinM_3(0)" iocell 0 5
set_io "VinP_4(0)" iocell 3 3
set_io "VinM_4(0)" iocell 3 2
set_io "JSVout(0)" iocell 6 4
set_io "VSupply(0)" iocell 5 1
set_io "VShunt(0)" iocell 5 3
set_io "Pin_1(0)" iocell 6 0
set_location "\ADC_DelSig_1:DEC\" decimatorcell -1 -1 0
set_location "\LED3Drive:Sync:ctrl_reg\" controlcell 2 2 6 
set_io "LED3(0)" iocell 6 2
