#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* I2CM_SCB */
#define I2CM_SCB__CTRL CYREG_SCB3_CTRL
#define I2CM_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define I2CM_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define I2CM_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define I2CM_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define I2CM_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define I2CM_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define I2CM_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define I2CM_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define I2CM_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define I2CM_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define I2CM_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define I2CM_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define I2CM_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define I2CM_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define I2CM_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define I2CM_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define I2CM_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define I2CM_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define I2CM_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define I2CM_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define I2CM_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define I2CM_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define I2CM_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define I2CM_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define I2CM_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define I2CM_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define I2CM_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define I2CM_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define I2CM_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define I2CM_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define I2CM_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define I2CM_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define I2CM_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define I2CM_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define I2CM_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define I2CM_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define I2CM_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define I2CM_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define I2CM_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define I2CM_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define I2CM_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define I2CM_SCB__INTR_M CYREG_SCB3_INTR_M
#define I2CM_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define I2CM_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define I2CM_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define I2CM_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define I2CM_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define I2CM_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define I2CM_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define I2CM_SCB__INTR_S CYREG_SCB3_INTR_S
#define I2CM_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define I2CM_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define I2CM_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define I2CM_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define I2CM_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define I2CM_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define I2CM_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define I2CM_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define I2CM_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define I2CM_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define I2CM_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define I2CM_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define I2CM_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define I2CM_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define I2CM_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define I2CM_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define I2CM_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define I2CM_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define I2CM_SCB__SS0_POSISTION 0u
#define I2CM_SCB__SS1_POSISTION 1u
#define I2CM_SCB__SS2_POSISTION 2u
#define I2CM_SCB__SS3_POSISTION 3u
#define I2CM_SCB__STATUS CYREG_SCB3_STATUS
#define I2CM_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define I2CM_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define I2CM_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define I2CM_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define I2CM_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define I2CM_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define I2CM_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define I2CM_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define I2CM_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL

/* I2CM_SCB_IRQ */
#define I2CM_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2CM_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2CM_SCB_IRQ__INTC_MASK 0x800u
#define I2CM_SCB_IRQ__INTC_NUMBER 11u
#define I2CM_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define I2CM_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2CM_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2CM_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2CM_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2CM_SCBCLK */
#define I2CM_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define I2CM_SCBCLK__DIV_ID 0x00000041u
#define I2CM_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define I2CM_SCBCLK__PA_DIV_ID 0x000000FFu

/* I2CM_scl */
#define I2CM_scl__0__DR CYREG_GPIO_PRT6_DR
#define I2CM_scl__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2CM_scl__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2CM_scl__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2CM_scl__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define I2CM_scl__0__HSIOM_MASK 0x0000000Fu
#define I2CM_scl__0__HSIOM_SHIFT 0u
#define I2CM_scl__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2CM_scl__0__INTR CYREG_GPIO_PRT6_INTR
#define I2CM_scl__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2CM_scl__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2CM_scl__0__MASK 0x01u
#define I2CM_scl__0__PC CYREG_GPIO_PRT6_PC
#define I2CM_scl__0__PC2 CYREG_GPIO_PRT6_PC2
#define I2CM_scl__0__PORT 6u
#define I2CM_scl__0__PS CYREG_GPIO_PRT6_PS
#define I2CM_scl__0__SHIFT 0
#define I2CM_scl__DR CYREG_GPIO_PRT6_DR
#define I2CM_scl__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2CM_scl__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2CM_scl__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2CM_scl__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2CM_scl__INTR CYREG_GPIO_PRT6_INTR
#define I2CM_scl__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2CM_scl__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2CM_scl__MASK 0x01u
#define I2CM_scl__PC CYREG_GPIO_PRT6_PC
#define I2CM_scl__PC2 CYREG_GPIO_PRT6_PC2
#define I2CM_scl__PORT 6u
#define I2CM_scl__PS CYREG_GPIO_PRT6_PS
#define I2CM_scl__SHIFT 0

/* I2CM_sda */
#define I2CM_sda__0__DR CYREG_GPIO_PRT6_DR
#define I2CM_sda__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2CM_sda__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2CM_sda__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2CM_sda__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define I2CM_sda__0__HSIOM_MASK 0x000000F0u
#define I2CM_sda__0__HSIOM_SHIFT 4u
#define I2CM_sda__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2CM_sda__0__INTR CYREG_GPIO_PRT6_INTR
#define I2CM_sda__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2CM_sda__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2CM_sda__0__MASK 0x02u
#define I2CM_sda__0__PC CYREG_GPIO_PRT6_PC
#define I2CM_sda__0__PC2 CYREG_GPIO_PRT6_PC2
#define I2CM_sda__0__PORT 6u
#define I2CM_sda__0__PS CYREG_GPIO_PRT6_PS
#define I2CM_sda__0__SHIFT 1
#define I2CM_sda__DR CYREG_GPIO_PRT6_DR
#define I2CM_sda__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2CM_sda__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2CM_sda__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2CM_sda__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2CM_sda__INTR CYREG_GPIO_PRT6_INTR
#define I2CM_sda__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2CM_sda__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2CM_sda__MASK 0x02u
#define I2CM_sda__PC CYREG_GPIO_PRT6_PC
#define I2CM_sda__PC2 CYREG_GPIO_PRT6_PC2
#define I2CM_sda__PORT 6u
#define I2CM_sda__PS CYREG_GPIO_PRT6_PS
#define I2CM_sda__SHIFT 1

/* EZI2C_SCB */
#define EZI2C_SCB__CTRL CYREG_SCB0_CTRL
#define EZI2C_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define EZI2C_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define EZI2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define EZI2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define EZI2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define EZI2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define EZI2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define EZI2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define EZI2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define EZI2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define EZI2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define EZI2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define EZI2C_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define EZI2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define EZI2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define EZI2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define EZI2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define EZI2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define EZI2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define EZI2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define EZI2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define EZI2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define EZI2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define EZI2C_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define EZI2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define EZI2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define EZI2C_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define EZI2C_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define EZI2C_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define EZI2C_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define EZI2C_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define EZI2C_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define EZI2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define EZI2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define EZI2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define EZI2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define EZI2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define EZI2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define EZI2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define EZI2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define EZI2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define EZI2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define EZI2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define EZI2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define EZI2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define EZI2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define EZI2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define EZI2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define EZI2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define EZI2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define EZI2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define EZI2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define EZI2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define EZI2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define EZI2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define EZI2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define EZI2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define EZI2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define EZI2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define EZI2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define EZI2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define EZI2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define EZI2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define EZI2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define EZI2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define EZI2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define EZI2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define EZI2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define EZI2C_SCB__SS0_POSISTION 0u
#define EZI2C_SCB__SS1_POSISTION 1u
#define EZI2C_SCB__SS2_POSISTION 2u
#define EZI2C_SCB__SS3_POSISTION 3u
#define EZI2C_SCB__STATUS CYREG_SCB0_STATUS
#define EZI2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define EZI2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define EZI2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define EZI2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define EZI2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define EZI2C_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define EZI2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define EZI2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define EZI2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* EZI2C_SCB_IRQ */
#define EZI2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EZI2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EZI2C_SCB_IRQ__INTC_MASK 0x100u
#define EZI2C_SCB_IRQ__INTC_NUMBER 8u
#define EZI2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define EZI2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define EZI2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define EZI2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define EZI2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* EZI2C_SCBCLK */
#define EZI2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define EZI2C_SCBCLK__DIV_ID 0x00000040u
#define EZI2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define EZI2C_SCBCLK__PA_DIV_ID 0x000000FFu

/* EZI2C_scl */
#define EZI2C_scl__0__DR CYREG_GPIO_PRT4_DR
#define EZI2C_scl__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_scl__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_scl__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define EZI2C_scl__0__HSIOM_MASK 0x0000000Fu
#define EZI2C_scl__0__HSIOM_SHIFT 0u
#define EZI2C_scl__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_scl__0__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_scl__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_scl__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_scl__0__MASK 0x01u
#define EZI2C_scl__0__PC CYREG_GPIO_PRT4_PC
#define EZI2C_scl__0__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_scl__0__PORT 4u
#define EZI2C_scl__0__PS CYREG_GPIO_PRT4_PS
#define EZI2C_scl__0__SHIFT 0
#define EZI2C_scl__DR CYREG_GPIO_PRT4_DR
#define EZI2C_scl__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_scl__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_scl__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_scl__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_scl__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_scl__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_scl__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_scl__MASK 0x01u
#define EZI2C_scl__PC CYREG_GPIO_PRT4_PC
#define EZI2C_scl__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_scl__PORT 4u
#define EZI2C_scl__PS CYREG_GPIO_PRT4_PS
#define EZI2C_scl__SHIFT 0

/* EZI2C_sda */
#define EZI2C_sda__0__DR CYREG_GPIO_PRT4_DR
#define EZI2C_sda__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_sda__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_sda__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define EZI2C_sda__0__HSIOM_MASK 0x000000F0u
#define EZI2C_sda__0__HSIOM_SHIFT 4u
#define EZI2C_sda__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_sda__0__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_sda__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_sda__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_sda__0__MASK 0x02u
#define EZI2C_sda__0__PC CYREG_GPIO_PRT4_PC
#define EZI2C_sda__0__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_sda__0__PORT 4u
#define EZI2C_sda__0__PS CYREG_GPIO_PRT4_PS
#define EZI2C_sda__0__SHIFT 1
#define EZI2C_sda__DR CYREG_GPIO_PRT4_DR
#define EZI2C_sda__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define EZI2C_sda__DR_INV CYREG_GPIO_PRT4_DR_INV
#define EZI2C_sda__DR_SET CYREG_GPIO_PRT4_DR_SET
#define EZI2C_sda__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_sda__INTR CYREG_GPIO_PRT4_INTR
#define EZI2C_sda__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define EZI2C_sda__INTSTAT CYREG_GPIO_PRT4_INTR
#define EZI2C_sda__MASK 0x02u
#define EZI2C_sda__PC CYREG_GPIO_PRT4_PC
#define EZI2C_sda__PC2 CYREG_GPIO_PRT4_PC2
#define EZI2C_sda__PORT 4u
#define EZI2C_sda__PS CYREG_GPIO_PRT4_PS
#define EZI2C_sda__SHIFT 1

/* Miscellaneous */
#define CY_PROJECT_NAME "i2c"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
