// Seed: 4068313202
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1._id_3 = 0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd62
) (
    input wire id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 _id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output wire id_7,
    output uwire id_8,
    input tri id_9,
    output tri id_10,
    output supply1 id_11,
    output supply1 id_12,
    input supply1 id_13,
    output tri0 id_14,
    input wand id_15,
    input wire id_16,
    input tri0 id_17
);
  logic [id_3 : "" ==  -1 'b0] id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
endmodule
