// Seed: 140401069
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output wand id_2,
    input uwire id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    output wor id_11,
    output wor id_12,
    output wire id_13,
    output tri0 id_14
);
  tri  id_16;
  wire id_17;
  assign id_14 = id_4;
  wire id_18;
  assign id_16 = 1'b0;
  genvar id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18
  );
  assign id_10 = ~id_0;
  wire id_20, id_21, id_22;
endmodule
