
Release 13.4 - Simulation Model Generator Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/netfpga_10g_GET/lib/hw/ -pe microblaze_0 bootloops/microblaze_0.elf -msg
__xps/ise/xmsgprops.lst -s isim -tb -m behavioral -od axi_simulation/ -lp ../
axi_simulation/system.mhs 

MHS file              : /.../openflow_switch/hw/axi_simulation/system.mhs
Language (-lang)      : Verilog 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc5vtx240tff1759-2 [ virtex5 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
/root/netfpga_10g_GET/contrib-projects/openflow_switch/hw/axi_simulation/

Library Path (-lp): /root/netfpga_10g_GET/lib/hw/

Library Path (-lp): /root/netfpga_10g_GET/contrib-projects/openflow_switch/


Simulation Model Generator started ...

Reading MHS file ...
lp : /root/netfpga_10g_GET/lib/hw/
lp : /root/netfpga_10g_GET/contrib-projects/openflow_switch/

Reading MPD definitions ...

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaze
   _v2_1_0.mpd line 182 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaze
   _v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/netfpga_10g_GET/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaze
   _v2_1_0.mpd line 343 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'CLK' is not specified. Clock
   DRCs will not be performed for IPs connected to that clock port, unless they
   are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
ERROR:EDK - 
   Unknown Tcl procedure ::hw_lmb_bram_if_cntlr_v2_10_b::check_iplevel_settings
   called
ERROR:EDK - microblaze_0_i_bram_ctrl (lmb_bram_if_cntlr) -  
ERROR:EDK - 
   Unknown Tcl procedure ::hw_lmb_bram_if_cntlr_v2_10_b::check_iplevel_settings
   called
ERROR:EDK - microblaze_0_d_bram_ctrl (lmb_bram_if_cntlr) -  
ERROR:EDK - 
   Unknown Tcl procedure ::hw_proc_sys_reset_v3_00_a::check_iplevel_settings
   called
ERROR:EDK - reset_0 (proc_sys_reset) -  
ERROR:EDK - 
   Unknown Tcl procedure ::hw_clock_generator_v4_01_a::clkgen_drc called
ERROR:EDK - clock_generator_0 (clock_generator) -  
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_0
  (0x7a010000-0x7a01ffff) openflow_datapath_0	axi_interconnect_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/netfpga_10g_GET/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_
   0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/netfpga_10g_GET/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_
   0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/netfpga_10g_GET/lib/hw/xilinx/pcores/bram_block_v1_00_a/data/bram_block
   _v2_1_0.mpd line 67 

Checking platform address map ...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...
