Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:50 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -file ./report/match_template_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7s25
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                     Path #1                                     |
+---------------------------+---------------------------------------------------------------------------------+
| Requirement               | 3.300                                                                           |
| Path Delay                | 6.828                                                                           |
| Logic Delay               | 3.335(49%)                                                                      |
| Net Delay                 | 3.493(51%)                                                                      |
| Clock Skew                | -0.049                                                                          |
| Slack                     | -3.503                                                                          |
| Clock Uncertainty         | 0.035                                                                           |
| Clock Relationship        | Timed                                                                           |
| Clock Delay Group         | Same Clock                                                                      |
| Logic Levels              | 7                                                                               |
| Routes                    | NA                                                                              |
| Logical Path              | FDRE/C-(31)-LUT6-(2)-CARRY4-(1)-CARRY4-(2)-LUT3-(2)-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                          |
| End Point Clock           | ap_clk                                                                          |
| DSP Block                 | None                                                                            |
| RAM Registers             | None-None                                                                       |
| IO Crossings              | 0                                                                               |
| Config Crossings          | 0                                                                               |
| SLR Crossings             | 0                                                                               |
| PBlocks                   | 0                                                                               |
| High Fanout               | 31                                                                              |
| Dont Touch                | 0                                                                               |
| Mark Debug                | 0                                                                               |
| Start Point Pin Primitive | FDRE/C                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                          |
| Start Point Pin           | p_reg_reg[-1111111109]__0/C                                                     |
| End Point Pin             | m_reg_reg[17]/D                                                                 |
+---------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (164, 199)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+-----+-----+----+
| End Point Clock | Requirement |  0 |  3 |  4  |  5  |  6  |  7 |
+-----------------+-------------+----+----+-----+-----+-----+----+
| ap_clk          | 3.300ns     | 48 | 22 | 512 | 200 | 146 | 72 |
+-----------------+-------------+----+----+-----+-----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


