;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT -4, <-20
	SLT -4, <-20
	SLT -4, <-20
	DJN -4, @-20
	ADD @-27, 100
	ADD @-27, 100
	ADD @-27, 100
	SUB @-124, 106
	SUB @124, 101
	SUB @124, 101
	SPL 0, <753
	SPL 0, <753
	SUB -207, <120
	SUB -207, <120
	SUB @121, 106
	SUB @121, 106
	SLT 100, 100
	ADD <300, 90
	SUB -207, <120
	ADD <300, 90
	ADD <300, 90
	SPL 0
	SPL 0
	DJN -8, @-20
	DJN <-30, 9
	SUB 0, 10
	SUB -207, <120
	SUB 0, 10
	SUB @-127, 100
	JMP <124, 106
	SPL 0
	ADD -207, <120
	DJN -4, @-20
	SUB @124, 106
	JMN -4, @-20
	JMN -4, @-20
	JMP -4, @-20
	JMP -4, @-20
	SUB @-27, 100
	SUB @174, 106
	ADD 210, 60
	MOV -4, <-20
	MOV -4, <-20
	CMP @121, 106
	SPL 0, <753
	CMP -207, <-120
	CMP -207, <-120
