Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Mar 24 18:55:34 2025
| Host         : bhee65lnx07.ecn.purdue.edu running 64-bit Oracle Linux Server release 8.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   26          inf        0.000                      0                   26           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.200ns  (logic 4.020ns (55.835%)  route 3.180ns (44.165%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE                         0.000     0.000 r  leds_reg[7]_lopt_replica/C
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  leds_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.180     3.698    leds_reg[7]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.502     7.200 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.200    leds[7]
    U14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.105ns  (logic 4.128ns (67.615%)  route 1.977ns (32.385%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  leds_reg[4]/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  leds_reg[4]/Q
                         net (fo=3, routed)           1.977     2.396    leds_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.709     6.105 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.105    leds[4]
    V22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 4.180ns (69.056%)  route 1.873ns (30.944%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE                         0.000     0.000 r  leds_reg[5]/C
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  leds_reg[5]/Q
                         net (fo=3, routed)           1.873     2.351    leds_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.702     6.053 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.053    leds[5]
    W22                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 4.106ns (68.906%)  route 1.853ns (31.094%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  leds_reg[6]/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  leds_reg[6]/Q
                         net (fo=3, routed)           1.853     2.272    leds_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.687     5.959 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.959    leds[6]
    U19                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.788ns  (logic 3.970ns (68.585%)  route 1.818ns (31.415%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  leds_reg[1]/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  leds_reg[1]/Q
                         net (fo=3, routed)           1.818     2.274    leds_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     5.788 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.788    leds[1]
    T21                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.732ns  (logic 4.048ns (70.618%)  route 1.684ns (29.382%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE                         0.000     0.000 r  leds_reg[3]/C
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  leds_reg[3]/Q
                         net (fo=3, routed)           1.684     2.202    leds_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     5.732 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.732    leds[3]
    U21                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.676ns  (logic 3.987ns (70.244%)  route 1.689ns (29.756%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  leds_reg[2]/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  leds_reg[2]/Q
                         net (fo=3, routed)           1.689     2.145    leds_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     5.676 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.676    leds[2]
    U22                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.650ns  (logic 3.978ns (70.419%)  route 1.671ns (29.581%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDSE                         0.000     0.000 r  leds_reg[0]/C
    SLICE_X113Y46        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  leds_reg[0]/Q
                         net (fo=3, routed)           1.671     2.127    leds_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     5.650 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.650    leds[0]
    T22                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 direction
                            (input port)
  Destination:            leds_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.755ns  (logic 1.096ns (23.043%)  route 3.660ns (76.957%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  direction (IN)
                         net (fo=0)                   0.000     0.000    direction
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  direction_IBUF_inst/O
                         net (fo=8, routed)           3.066     4.038    direction_IBUF
    SLICE_X113Y46        LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  leds[7]_i_1/O
                         net (fo=2, routed)           0.593     4.755    p_0_in[7]
    SLICE_X112Y46        FDRE                                         r  leds_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 direction
                            (input port)
  Destination:            leds_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.566ns  (logic 1.096ns (23.998%)  route 3.470ns (76.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  direction (IN)
                         net (fo=0)                   0.000     0.000    direction
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  direction_IBUF_inst/O
                         net (fo=8, routed)           3.066     4.038    direction_IBUF
    SLICE_X113Y46        LUT2 (Prop_lut2_I0_O)        0.124     4.162 r  leds[7]_i_1/O
                         net (fo=2, routed)           0.404     4.566    p_0_in[7]
    SLICE_X112Y46        FDRE                                         r  leds_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE                         0.000     0.000 r  leds_reg[7]/C
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  leds_reg[7]/Q
                         net (fo=1, routed)           0.049     0.213    leds_OBUF[7]
    SLICE_X113Y46        LUT3 (Prop_lut3_I0_O)        0.045     0.258 r  leds[0]_i_1/O
                         net (fo=1, routed)           0.000     0.258    p_0_in[0]
    SLICE_X113Y46        FDSE                                         r  leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE                         0.000     0.000 r  leds_reg[3]/C
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  leds_reg[3]/Q
                         net (fo=3, routed)           0.095     0.259    leds_OBUF[3]
    SLICE_X113Y46        LUT3 (Prop_lut3_I2_O)        0.045     0.304 r  leds[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    p_0_in[2]
    SLICE_X113Y46        FDRE                                         r  leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.213ns (69.102%)  route 0.095ns (30.898%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE                         0.000     0.000 r  leds_reg[3]/C
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  leds_reg[3]/Q
                         net (fo=3, routed)           0.095     0.259    leds_OBUF[3]
    SLICE_X113Y46        LUT3 (Prop_lut3_I0_O)        0.049     0.308 r  leds[4]_i_1/O
                         net (fo=1, routed)           0.000     0.308    p_0_in[4]
    SLICE_X113Y46        FDRE                                         r  leds_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.233%)  route 0.163ns (46.767%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  leds_reg[2]/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  leds_reg[2]/Q
                         net (fo=3, routed)           0.163     0.304    leds_OBUF[2]
    SLICE_X112Y46        LUT3 (Prop_lut3_I0_O)        0.045     0.349 r  leds[3]_i_1/O
                         net (fo=1, routed)           0.000     0.349    p_0_in[3]
    SLICE_X112Y46        FDRE                                         r  leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            leds_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.259%)  route 0.208ns (52.741%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDSE                         0.000     0.000 r  leds_reg[0]/C
    SLICE_X113Y46        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  leds_reg[0]/Q
                         net (fo=3, routed)           0.208     0.349    leds_OBUF[0]
    SLICE_X113Y46        LUT3 (Prop_lut3_I0_O)        0.045     0.394 r  leds[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    p_0_in[1]
    SLICE_X113Y46        FDRE                                         r  leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            leds_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.187ns (47.392%)  route 0.208ns (52.608%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDSE                         0.000     0.000 r  leds_reg[0]/C
    SLICE_X113Y46        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  leds_reg[0]/Q
                         net (fo=3, routed)           0.208     0.349    leds_OBUF[0]
    SLICE_X113Y46        LUT3 (Prop_lut3_I2_O)        0.046     0.395 r  leds[6]_i_1/O
                         net (fo=1, routed)           0.000     0.395    p_0_in[6]
    SLICE_X113Y46        FDRE                                         r  leds_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.225ns (46.694%)  route 0.257ns (53.306%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  leds_reg[6]/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  leds_reg[6]/Q
                         net (fo=3, routed)           0.257     0.385    leds_OBUF[6]
    SLICE_X112Y46        LUT3 (Prop_lut3_I2_O)        0.097     0.482 r  leds[5]_i_1/O
                         net (fo=1, routed)           0.000     0.482    p_0_in[5]
    SLICE_X112Y46        FDRE                                         r  leds_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.227ns (42.724%)  route 0.304ns (57.276%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  leds_reg[6]/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  leds_reg[6]/Q
                         net (fo=3, routed)           0.170     0.298    leds_OBUF[6]
    SLICE_X113Y46        LUT2 (Prop_lut2_I1_O)        0.099     0.397 r  leds[7]_i_1/O
                         net (fo=2, routed)           0.134     0.531    p_0_in[7]
    SLICE_X112Y46        FDRE                                         r  leds_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.227ns (38.371%)  route 0.365ns (61.629%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE                         0.000     0.000 r  leds_reg[6]/C
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  leds_reg[6]/Q
                         net (fo=3, routed)           0.170     0.298    leds_OBUF[6]
    SLICE_X113Y46        LUT2 (Prop_lut2_I1_O)        0.099     0.397 r  leds[7]_i_1/O
                         net (fo=2, routed)           0.194     0.592    p_0_in[7]
    SLICE_X112Y46        FDRE                                         r  leds_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.162ns (26.826%)  route 0.442ns (73.174%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.442     0.605    reset_IBUF
    SLICE_X113Y46        FDSE                                         r  leds_reg[0]/S
  -------------------------------------------------------------------    -------------------





