$date
	Mon Feb 08 20:46:49 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DecoderTestBench $end
$var wire 16 ! out_test [15:0] $end
$var reg 4 " in_test [3:0] $end
$scope module dec $end
$var wire 4 # IN [3:0] $end
$var reg 16 $ OUT [15:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 %
b1 $
b0 #
b0 "
b1 !
$end
#1
b10 !
b10 $
b10000 %
b1 "
b1 #
#2
b100 !
b100 $
b10000 %
b10 "
b10 #
#3
b1000 !
b1000 $
b10000 %
b11 "
b11 #
#4
b10000 !
b10000 $
b10000 %
b100 "
b100 #
#5
b100000 !
b100000 $
b10000 %
b101 "
b101 #
#6
b1000000 !
b1000000 $
b10000 %
b110 "
b110 #
#7
b10000000 !
b10000000 $
b10000 %
b111 "
b111 #
#8
b100000000 !
b100000000 $
b10000 %
b1000 "
b1000 #
#9
b1000000000 !
b1000000000 $
b10000 %
b1001 "
b1001 #
#10
b10000000000 !
b10000000000 $
b10000 %
b1010 "
b1010 #
#11
b100000000000 !
b100000000000 $
b10000 %
b1011 "
b1011 #
#12
b1000000000000 !
b1000000000000 $
b10000 %
b1100 "
b1100 #
#13
b10000000000000 !
b10000000000000 $
b10000 %
b1101 "
b1101 #
#14
b100000000000000 !
b100000000000000 $
b10000 %
b1110 "
b1110 #
#15
b1000000000000000 !
b1000000000000000 $
b10000 %
b1111 "
b1111 #
#1500
