*design* DebussyLib (btIdent Verdi3_L-2016.06-1)
Command arguments:
    +define+verilog
    -sv
    -f ../if.lst
        +incdir+/home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/if_stage.sv
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/sync_fifo.v
        /home/cnan/tree/eagle_tree/study/riscv/my_riscv/rtl/if_stage_bench.v

Highest level modules:
if_stage_bench

Total	0 error(s),   0 warning(s)
