# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab_MS_SV_2_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib SP_unit
# vmap SP_unit SP_unit
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap SP_unit SP_unit 
# Modifying modelsim.ini
# vlog -vlog01compat -work SP_unit +incdir+D:/Users/Legion/Quartus\ and\ Verilog/Works_Verilog/Third\ year/6th\ semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis {D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/SP_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:01 on Feb 27,2024
# vlog -reportprogress 300 -vlog01compat -work SP_unit "+incdir+D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis" D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/SP_unit.v 
# -- Compiling module SP_unit
# 
# Top level modules:
# 	SP_unit
# End time: 21:41:01 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work SP_unit +incdir+D:/Users/Legion/Quartus\ and\ Verilog/Works_Verilog/Third\ year/6th\ semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/submodules {D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/submodules/altsource_probe_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:01 on Feb 27,2024
# vlog -reportprogress 300 -vlog01compat -work SP_unit "+incdir+D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/submodules" D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/synthesis/submodules/altsource_probe_top.v 
# -- Compiling module altsource_probe_top
# 
# Top level modules:
# 	altsource_probe_top
# End time: 21:41:02 on Feb 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Legion/Quartus\ and\ Verilog/Works_Verilog/Third\ year/6th\ semester/labs/lab5/db_lab_MS_SV2 {D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/lab_MS_SV2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:02 on Feb 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2" D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/lab_MS_SV2.sv 
# -- Compiling module lab_MS_SV2
# 
# Top level modules:
# 	lab_MS_SV2
# End time: 21:41:02 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Legion/Quartus\ and\ Verilog/Works_Verilog/Third\ year/6th\ semester/labs/lab5/db_lab_MS_SV2 {D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/impl_lab_MS_SV2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:02 on Feb 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2" D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/impl_lab_MS_SV2.sv 
# -- Compiling module impl_lab_MS_SV2
# 
# Top level modules:
# 	impl_lab_MS_SV2
# End time: 21:41:02 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Users/Legion/Quartus\ and\ Verilog/Works_Verilog/Third\ year/6th\ semester/labs/lab5/db_lab_MS_SV2 {D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/db_lab_MS_SV2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:02 on Feb 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2" D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/db_lab_MS_SV2.sv 
# -- Compiling module db_lab_MS_SV2
# 
# Top level modules:
# 	db_lab_MS_SV2
# End time: 21:41:02 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Users/Legion/Quartus\ and\ Verilog/Works_Verilog/Third\ year/6th\ semester/labs/lab5/db_lab_MS_SV2 {D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/tb_lab_MS_SV2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:41:02 on Feb 27,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2" D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/tb_lab_MS_SV2.sv 
# -- Compiling module tb_lab_MS_SV2
# 
# Top level modules:
# 	tb_lab_MS_SV2
# End time: 21:41:02 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L SP_unit -voptargs="+acc"  tb_lab_MS_SV2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L SP_unit -voptargs=""+acc"" tb_lab_MS_SV2 
# Start time: 21:41:02 on Feb 27,2024
# Loading sv_std.std
# Loading work.tb_lab_MS_SV2
# Loading work.lab_MS_SV2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/tb_lab_MS_SV2.sv(80)
#    Time: 1720 ns  Iteration: 0  Instance: /tb_lab_MS_SV2
# Break in Module tb_lab_MS_SV2 at D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/tb_lab_MS_SV2.sv line 80
add wave -position end  sim:/tb_lab_MS_SV2/u_lab_MS_SV2/curr_state
run -all





restart
run -all
# ** Note: $stop    : D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/tb_lab_MS_SV2.sv(80)
#    Time: 1720 ns  Iteration: 0  Instance: /tb_lab_MS_SV2
# Break in Module tb_lab_MS_SV2 at D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/tb_lab_MS_SV2.sv line 80
# WARNING: No extended dataflow license exists
# Can't move the Now cursor.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/wave.do}
# End time: 19:44:55 on Feb 28,2024, Elapsed time: 22:03:53
# Errors: 1, Warnings: 1
