

================================================================
== Vitis HLS Report for 'mmm_accum2_Pipeline_ak'
================================================================
* Date:           Sun Jul 10 13:00:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mmm_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2184|     2184|  10.920 us|  10.920 us|  2184|  2184|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ak      |     2182|     2182|        24|         17|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 17, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 27 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%accum_1 = alloca i32 1"   --->   Operation 28 'alloca' 'accum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%accum_1_3 = alloca i32 1"   --->   Operation 29 'alloca' 'accum_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln69_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln69"   --->   Operation 30 'read' 'zext_ln69_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln75_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln75_1"   --->   Operation 31 'read' 'trunc_ln75_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln68_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %select_ln68_1"   --->   Operation 32 'read' 'select_ln68_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accum_0_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %accum_0_2_reload"   --->   Operation 33 'read' 'accum_0_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accum_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %accum_1_2_reload"   --->   Operation 34 'read' 'accum_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln69_cast = zext i9 %zext_ln69_read"   --->   Operation 35 'zext' 'zext_ln69_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %accum_1_2_reload_read, i32 %accum_1_3"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %accum_0_2_reload_read, i32 %accum_1"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %k"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%k_4 = load i9 %k" [mmm.cpp:75]   --->   Operation 42 'load' 'k_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %k_4, i32 8" [mmm.cpp:73]   --->   Operation 44 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %tmp, void %.split, void %.exitStub" [mmm.cpp:73]   --->   Operation 46 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %k_4, i32 1, i32 7" [mmm.cpp:75]   --->   Operation 47 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln68_1_read, i32 1, i32 8" [mmm.cpp:75]   --->   Operation 48 'partselect' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i1.i7, i8 %tmp_s, i1 %trunc_ln75_1_read, i7 %lshr_ln" [mmm.cpp:75]   --->   Operation 49 'bitconcatenate' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i16 %tmp_5" [mmm.cpp:75]   --->   Operation 50 'zext' 'zext_ln75' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln75" [mmm.cpp:75]   --->   Operation 51 'getelementptr' 'A_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %lshr_ln, i8 0" [mmm.cpp:75]   --->   Operation 52 'bitconcatenate' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.84ns)   --->   "%add_ln75 = add i15 %tmp_6, i15 %zext_ln69_cast" [mmm.cpp:75]   --->   Operation 53 'add' 'add_ln75' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i15 %add_ln75" [mmm.cpp:75]   --->   Operation 54 'zext' 'zext_ln75_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln75_1" [mmm.cpp:75]   --->   Operation 55 'getelementptr' 'B_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%A_load = load i15 %A_addr" [mmm.cpp:75]   --->   Operation 56 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%B_load = load i15 %B_addr" [mmm.cpp:75]   --->   Operation 57 'load' 'B_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %k_4, i32 1" [mmm.cpp:75]   --->   Operation 58 'bitselect' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.77ns)   --->   "%add_ln73 = add i9 %k_4, i9 2" [mmm.cpp:73]   --->   Operation 59 'add' 'add_ln73' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln73 = store i9 %add_ln73, i9 %k" [mmm.cpp:73]   --->   Operation 60 'store' 'store_ln73' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%A_load = load i15 %A_addr" [mmm.cpp:75]   --->   Operation 61 'load' 'A_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i64 %A_load" [mmm.cpp:75]   --->   Operation 62 'trunc' 'trunc_ln75' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%B_load = load i15 %B_addr" [mmm.cpp:75]   --->   Operation 63 'load' 'B_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32768> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = trunc i64 %B_load" [mmm.cpp:75]   --->   Operation 64 'trunc' 'trunc_ln75_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %A_load, i32 32, i32 63" [mmm.cpp:75]   --->   Operation 65 'partselect' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %B_load, i32 32, i32 63" [mmm.cpp:75]   --->   Operation 66 'partselect' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %trunc_ln75" [mmm.cpp:75]   --->   Operation 67 'bitcast' 'bitcast_ln75' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln75_1 = bitcast i32 %trunc_ln75_2" [mmm.cpp:75]   --->   Operation 68 'bitcast' 'bitcast_ln75_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 69 [5/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln75, i32 %bitcast_ln75_1" [mmm.cpp:75]   --->   Operation 69 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 70 [4/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln75, i32 %bitcast_ln75_1" [mmm.cpp:75]   --->   Operation 70 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln75_2 = bitcast i32 %tmp_8" [mmm.cpp:75]   --->   Operation 71 'bitcast' 'bitcast_ln75_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln75_3 = bitcast i32 %tmp_9" [mmm.cpp:75]   --->   Operation 72 'bitcast' 'bitcast_ln75_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 73 [5/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln75_2, i32 %bitcast_ln75_3" [mmm.cpp:75]   --->   Operation 73 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 74 [3/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln75, i32 %bitcast_ln75_1" [mmm.cpp:75]   --->   Operation 74 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [4/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln75_2, i32 %bitcast_ln75_3" [mmm.cpp:75]   --->   Operation 75 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 76 [2/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln75, i32 %bitcast_ln75_1" [mmm.cpp:75]   --->   Operation 76 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [3/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln75_2, i32 %bitcast_ln75_3" [mmm.cpp:75]   --->   Operation 77 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%accum_1_load_1 = load i32 %accum_1" [mmm.cpp:75]   --->   Operation 78 'load' 'accum_1_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%accum_1_3_load_1 = load i32 %accum_1_3" [mmm.cpp:75]   --->   Operation 79 'load' 'accum_1_3_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 80 [1/5] (3.17ns)   --->   "%mul = fmul i32 %bitcast_ln75, i32 %bitcast_ln75_1" [mmm.cpp:75]   --->   Operation 80 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.44ns)   --->   "%select_ln75 = select i1 %tmp_2, i32 %accum_1_3_load_1, i32 %accum_1_load_1" [mmm.cpp:75]   --->   Operation 81 'select' 'select_ln75' <Predicate = (!tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [2/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln75_2, i32 %bitcast_ln75_3" [mmm.cpp:75]   --->   Operation 82 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%accum_1_load = load i32 %accum_1"   --->   Operation 106 'load' 'accum_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%accum_1_3_load = load i32 %accum_1_3"   --->   Operation 107 'load' 'accum_1_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_1_4_out, i32 %accum_1_3_load"   --->   Operation 108 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_0_4_out, i32 %accum_1_load"   --->   Operation 109 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 83 [8/8] (3.45ns)   --->   "%add = fadd i32 %select_ln75, i32 %mul" [mmm.cpp:75]   --->   Operation 83 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/5] (3.17ns)   --->   "%mul_1 = fmul i32 %bitcast_ln75_2, i32 %bitcast_ln75_3" [mmm.cpp:75]   --->   Operation 84 'fmul' 'mul_1' <Predicate = (!tmp)> <Delay = 3.17> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 85 [7/8] (3.45ns)   --->   "%add = fadd i32 %select_ln75, i32 %mul" [mmm.cpp:75]   --->   Operation 85 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 86 [6/8] (3.45ns)   --->   "%add = fadd i32 %select_ln75, i32 %mul" [mmm.cpp:75]   --->   Operation 86 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 87 [5/8] (3.45ns)   --->   "%add = fadd i32 %select_ln75, i32 %mul" [mmm.cpp:75]   --->   Operation 87 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 88 [4/8] (3.45ns)   --->   "%add = fadd i32 %select_ln75, i32 %mul" [mmm.cpp:75]   --->   Operation 88 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 89 [3/8] (3.45ns)   --->   "%add = fadd i32 %select_ln75, i32 %mul" [mmm.cpp:75]   --->   Operation 89 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 90 [2/8] (3.45ns)   --->   "%add = fadd i32 %select_ln75, i32 %mul" [mmm.cpp:75]   --->   Operation 90 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.45>
ST_15 : Operation 91 [1/8] (3.45ns)   --->   "%add = fadd i32 %select_ln75, i32 %mul" [mmm.cpp:75]   --->   Operation 91 'fadd' 'add' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 92 [8/8] (3.45ns)   --->   "%accum_0 = fadd i32 %add, i32 %mul_1" [mmm.cpp:75]   --->   Operation 92 'fadd' 'accum_0' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 93 [7/8] (3.45ns)   --->   "%accum_0 = fadd i32 %add, i32 %mul_1" [mmm.cpp:75]   --->   Operation 93 'fadd' 'accum_0' <Predicate = (!tmp)> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 94 [6/8] (3.45ns)   --->   "%accum_0 = fadd i32 %add, i32 %mul_1" [mmm.cpp:75]   --->   Operation 94 'fadd' 'accum_0' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 95 [5/8] (3.45ns)   --->   "%accum_0 = fadd i32 %add, i32 %mul_1" [mmm.cpp:75]   --->   Operation 95 'fadd' 'accum_0' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 96 [4/8] (3.45ns)   --->   "%accum_0 = fadd i32 %add, i32 %mul_1" [mmm.cpp:75]   --->   Operation 96 'fadd' 'accum_0' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 97 [3/8] (3.45ns)   --->   "%accum_0 = fadd i32 %add, i32 %mul_1" [mmm.cpp:75]   --->   Operation 97 'fadd' 'accum_0' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.45>
ST_22 : Operation 98 [2/8] (3.45ns)   --->   "%accum_0 = fadd i32 %add, i32 %mul_1" [mmm.cpp:75]   --->   Operation 98 'fadd' 'accum_0' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.45>
ST_23 : Operation 99 [1/8] (3.45ns)   --->   "%accum_0 = fadd i32 %add, i32 %mul_1" [mmm.cpp:75]   --->   Operation 99 'fadd' 'accum_0' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 0.87>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [mmm.cpp:66]   --->   Operation 100 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (0.44ns)   --->   "%accum_1_5 = select i1 %tmp_2, i32 %accum_0, i32 %accum_1_3_load_1" [mmm.cpp:75]   --->   Operation 101 'select' 'accum_1_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 102 [1/1] (0.44ns)   --->   "%accum_1_6 = select i1 %tmp_2, i32 %accum_1_load_1, i32 %accum_0" [mmm.cpp:75]   --->   Operation 102 'select' 'accum_1_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln75 = store i32 %accum_1_5, i32 %accum_1_3" [mmm.cpp:75]   --->   Operation 103 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_24 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln75 = store i32 %accum_1_6, i32 %accum_1" [mmm.cpp:75]   --->   Operation 104 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_24 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ accum_1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accum_0_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln68_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln75_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln69]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ accum_1_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accum_0_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 0100000000000000000000000]
accum_1               (alloca           ) [ 0111111111111111111111111]
accum_1_3             (alloca           ) [ 0111111111111111111111111]
zext_ln69_read        (read             ) [ 0000000000000000000000000]
trunc_ln75_1_read     (read             ) [ 0000000000000000000000000]
select_ln68_1_read    (read             ) [ 0000000000000000000000000]
accum_0_2_reload_read (read             ) [ 0000000000000000000000000]
accum_1_2_reload_read (read             ) [ 0000000000000000000000000]
zext_ln69_cast        (zext             ) [ 0000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000]
k_4                   (load             ) [ 0000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000000000000]
tmp                   (bitselect        ) [ 0111111111111111110000000]
empty                 (speclooptripcount) [ 0000000000000000000000000]
br_ln73               (br               ) [ 0000000000000000000000000]
lshr_ln               (partselect       ) [ 0000000000000000000000000]
tmp_s                 (partselect       ) [ 0000000000000000000000000]
tmp_5                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln75             (zext             ) [ 0000000000000000000000000]
A_addr                (getelementptr    ) [ 0010000000000000000000000]
tmp_6                 (bitconcatenate   ) [ 0000000000000000000000000]
add_ln75              (add              ) [ 0000000000000000000000000]
zext_ln75_1           (zext             ) [ 0000000000000000000000000]
B_addr                (getelementptr    ) [ 0010000000000000000000000]
tmp_2                 (bitselect        ) [ 0111111111111111111111111]
add_ln73              (add              ) [ 0000000000000000000000000]
store_ln73            (store            ) [ 0000000000000000000000000]
A_load                (load             ) [ 0000000000000000000000000]
trunc_ln75            (trunc            ) [ 0001000000000000000000000]
B_load                (load             ) [ 0000000000000000000000000]
trunc_ln75_2          (trunc            ) [ 0001000000000000000000000]
tmp_8                 (partselect       ) [ 0001100000000000000000000]
tmp_9                 (partselect       ) [ 0001100000000000000000000]
bitcast_ln75          (bitcast          ) [ 0000111100000000000000000]
bitcast_ln75_1        (bitcast          ) [ 0000111100000000000000000]
bitcast_ln75_2        (bitcast          ) [ 0000011110000000000000000]
bitcast_ln75_3        (bitcast          ) [ 0000011110000000000000000]
accum_1_load_1        (load             ) [ 0111111111111111111111111]
accum_1_3_load_1      (load             ) [ 0111111111111111111111111]
mul                   (fmul             ) [ 0000000011111111000000000]
select_ln75           (select           ) [ 0000000011111111000000000]
mul_1                 (fmul             ) [ 0111111001111111111111110]
add                   (fadd             ) [ 0111111000000000111111110]
accum_0               (fadd             ) [ 0000000100000000000000001]
specloopname_ln66     (specloopname     ) [ 0000000000000000000000000]
accum_1_5             (select           ) [ 0000000000000000000000000]
accum_1_6             (select           ) [ 0000000000000000000000000]
store_ln75            (store            ) [ 0000000000000000000000000]
store_ln75            (store            ) [ 0000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000]
accum_1_load          (load             ) [ 0000000000000000000000000]
accum_1_3_load        (load             ) [ 0000000000000000000000000]
write_ln0             (write            ) [ 0000000000000000000000000]
write_ln0             (write            ) [ 0000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="accum_1_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="accum_0_2_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_0_2_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln68_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln68_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln75_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln75_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln69">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="accum_1_4_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_1_4_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="accum_0_4_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_0_4_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="k_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="accum_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="accum_1_3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln69_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="9" slack="0"/>
<pin id="93" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln69_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln75_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln75_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="select_ln68_1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln68_1_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="accum_0_2_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="accum_0_2_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="accum_1_2_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="accum_1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln0_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln0_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="32" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="A_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="B_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="15" slack="0"/>
<pin id="145" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/8 accum_0/16 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_1/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add accum_0 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln69_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="9" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_4_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_4/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="9" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="lshr_ln_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="9" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="0" index="3" bw="4" slack="0"/>
<pin id="208" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="9" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="0" index="3" bw="5" slack="0"/>
<pin id="218" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_5_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="0" index="3" bw="7" slack="0"/>
<pin id="228" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln75_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_6_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln75_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="15" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="0"/>
<pin id="249" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln75_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="15" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln73_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln73_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="0"/>
<pin id="273" dir="0" index="1" bw="9" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln75_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln75_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="0" index="3" bw="7" slack="0"/>
<pin id="289" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_9_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="0" index="3" bw="7" slack="0"/>
<pin id="299" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="bitcast_ln75_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="bitcast_ln75_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75_1/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bitcast_ln75_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75_2/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="bitcast_ln75_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75_3/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="accum_1_load_1_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="6"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_load_1/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="accum_1_3_load_1_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="6"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_3_load_1/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln75_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="6"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="accum_1_5_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="23"/>
<pin id="335" dir="0" index="1" bw="32" slack="1"/>
<pin id="336" dir="0" index="2" bw="32" slack="17"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_1_5/24 "/>
</bind>
</comp>

<comp id="339" class="1004" name="accum_1_6_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="23"/>
<pin id="341" dir="0" index="1" bw="32" slack="17"/>
<pin id="342" dir="0" index="2" bw="32" slack="1"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accum_1_6/24 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln75_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="23"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/24 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln75_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="23"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/24 "/>
</bind>
</comp>

<comp id="355" class="1004" name="accum_1_load_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="6"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_load/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="accum_1_3_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="6"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_3_load/7 "/>
</bind>
</comp>

<comp id="363" class="1005" name="k_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="370" class="1005" name="accum_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="accum_1_3_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_1_3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="390" class="1005" name="A_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="15" slack="1"/>
<pin id="392" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="B_addr_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="1"/>
<pin id="397" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="6"/>
<pin id="402" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="trunc_ln75_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln75 "/>
</bind>
</comp>

<comp id="412" class="1005" name="trunc_ln75_2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln75_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_8_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="2"/>
<pin id="419" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_9_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="427" class="1005" name="bitcast_ln75_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln75 "/>
</bind>
</comp>

<comp id="432" class="1005" name="bitcast_ln75_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln75_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="bitcast_ln75_2_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln75_2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="bitcast_ln75_3_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln75_3 "/>
</bind>
</comp>

<comp id="447" class="1005" name="accum_1_load_1_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="17"/>
<pin id="449" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="accum_1_load_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="accum_1_3_load_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="17"/>
<pin id="454" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="accum_1_3_load_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="mul_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="462" class="1005" name="select_ln75_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75 "/>
</bind>
</comp>

<comp id="467" class="1005" name="mul_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="8"/>
<pin id="469" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="76" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="76" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="134" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="141" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="176"><net_src comp="90" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="114" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="108" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="192" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="102" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="213" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="96" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="203" pin="4"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="223" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="203" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="173" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="192" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="192" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="148" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="154" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="148" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="68" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="300"><net_src comp="66" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="154" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="68" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="320" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="168" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="168" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="349"><net_src comp="333" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="339" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="366"><net_src comp="78" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="373"><net_src comp="82" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="381"><net_src comp="86" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="389"><net_src comp="195" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="134" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="398"><net_src comp="141" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="403"><net_src comp="257" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="410"><net_src comp="276" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="415"><net_src comp="280" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="420"><net_src comp="284" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="425"><net_src comp="294" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="430"><net_src comp="304" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="435"><net_src comp="308" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="440"><net_src comp="312" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="445"><net_src comp="316" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="450"><net_src comp="320" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="455"><net_src comp="323" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="460"><net_src comp="164" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="465"><net_src comp="326" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="470"><net_src comp="164" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="160" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: accum_1_4_out | {7 }
	Port: accum_0_4_out | {7 }
 - Input state : 
	Port: mmm_accum2_Pipeline_ak : accum_1_2_reload | {1 }
	Port: mmm_accum2_Pipeline_ak : accum_0_2_reload | {1 }
	Port: mmm_accum2_Pipeline_ak : select_ln68_1 | {1 }
	Port: mmm_accum2_Pipeline_ak : trunc_ln75_1 | {1 }
	Port: mmm_accum2_Pipeline_ak : A | {1 2 }
	Port: mmm_accum2_Pipeline_ak : zext_ln69 | {1 }
	Port: mmm_accum2_Pipeline_ak : B | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_4 : 1
		tmp : 2
		br_ln73 : 3
		lshr_ln : 2
		tmp_5 : 3
		zext_ln75 : 4
		A_addr : 5
		tmp_6 : 3
		add_ln75 : 4
		zext_ln75_1 : 5
		B_addr : 6
		A_load : 6
		B_load : 7
		tmp_2 : 2
		add_ln73 : 2
		store_ln73 : 3
	State 2
		trunc_ln75 : 1
		trunc_ln75_2 : 1
		tmp_8 : 1
		tmp_9 : 1
	State 3
		mul : 1
	State 4
		mul_1 : 1
	State 5
	State 6
	State 7
		select_ln75 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		store_ln75 : 1
		store_ln75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_160            |    2    |   296   |   239   |
|----------|-----------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_164            |    3    |   151   |   145   |
|----------|-----------------------------------|---------|---------|---------|
|          |         select_ln75_fu_326        |    0    |    0    |    32   |
|  select  |          accum_1_5_fu_333         |    0    |    0    |    32   |
|          |          accum_1_6_fu_339         |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|    add   |          add_ln75_fu_246          |    0    |    0    |    22   |
|          |          add_ln73_fu_265          |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|
|          |     zext_ln69_read_read_fu_90     |    0    |    0    |    0    |
|          |    trunc_ln75_1_read_read_fu_96   |    0    |    0    |    0    |
|   read   |   select_ln68_1_read_read_fu_102  |    0    |    0    |    0    |
|          | accum_0_2_reload_read_read_fu_108 |    0    |    0    |    0    |
|          | accum_1_2_reload_read_read_fu_114 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_120      |    0    |    0    |    0    |
|          |       write_ln0_write_fu_127      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       zext_ln69_cast_fu_173       |    0    |    0    |    0    |
|   zext   |          zext_ln75_fu_233         |    0    |    0    |    0    |
|          |         zext_ln75_1_fu_252        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|             tmp_fu_195            |    0    |    0    |    0    |
|          |            tmp_2_fu_257           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           lshr_ln_fu_203          |    0    |    0    |    0    |
|partselect|            tmp_s_fu_213           |    0    |    0    |    0    |
|          |            tmp_8_fu_284           |    0    |    0    |    0    |
|          |            tmp_9_fu_294           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_5_fu_223           |    0    |    0    |    0    |
|          |            tmp_6_fu_238           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln75_fu_276         |    0    |    0    |    0    |
|          |        trunc_ln75_2_fu_280        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    5    |   447   |   518   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     A_addr_reg_390     |   15   |
|     B_addr_reg_395     |   15   |
|accum_1_3_load_1_reg_452|   32   |
|    accum_1_3_reg_378   |   32   |
| accum_1_load_1_reg_447 |   32   |
|     accum_1_reg_370    |   32   |
| bitcast_ln75_1_reg_432 |   32   |
| bitcast_ln75_2_reg_437 |   32   |
| bitcast_ln75_3_reg_442 |   32   |
|  bitcast_ln75_reg_427  |   32   |
|        k_reg_363       |    9   |
|      mul_1_reg_467     |   32   |
|       mul_reg_457      |   32   |
|         reg_168        |   32   |
|   select_ln75_reg_462  |   32   |
|      tmp_2_reg_400     |    1   |
|      tmp_8_reg_417     |   32   |
|      tmp_9_reg_422     |   32   |
|       tmp_reg_386      |    1   |
|  trunc_ln75_2_reg_412  |   32   |
|   trunc_ln75_reg_407   |   32   |
+------------------------+--------+
|          Total         |   553  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_148 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_154 |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_160    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_160    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_164    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_164    |  p1  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   444  ||  2.758  ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   447  |   518  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   76   |
|  Register |    -   |    -   |   553  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |  1000  |   594  |
+-----------+--------+--------+--------+--------+
