$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module cpu_tb $end
  $var wire 1 7 clk $end
  $var wire 1 8 rst $end
  $var wire 8 + pc_sample [7:0] $end
  $var wire 3 , dest_sample [2:0] $end
  $var wire 3 - src_sample [2:0] $end
  $scope module uut $end
   $var wire 1 7 clk $end
   $var wire 1 8 rst $end
   $var wire 8 . pc [7:0] $end
   $var wire 12 / instr [11:0] $end
   $var wire 4 0 opcode [3:0] $end
   $var wire 3 1 dest [2:0] $end
   $var wire 3 2 src [2:0] $end
   $var wire 8 3 rdata [7:0] $end
   $var wire 8 4 sdata [7:0] $end
   $var wire 8 5 alu_result [7:0] $end
   $var wire 1 : wen $end
   $var wire 1 6 carry $end
   $scope module mem $end
    $var wire 8 . addr [7:0] $end
    $var wire 12 / instr [11:0] $end
   $upscope $end
   $scope module myalu $end
    $var wire 8 3 a [7:0] $end
    $var wire 8 4 b [7:0] $end
    $var wire 4 0 op [3:0] $end
    $var wire 8 5 y [7:0] $end
    $var wire 1 6 carry $end
   $upscope $end
   $scope module rf $end
    $var wire 1 7 clk $end
    $var wire 1 : wen $end
    $var wire 3 1 waddr [2:0] $end
    $var wire 3 2 saddr [2:0] $end
    $var wire 8 5 wdata [7:0] $end
    $var wire 8 3 rdata [7:0] $end
    $var wire 8 4 sdata [7:0] $end
    $var wire 8 # regs[0] [7:0] $end
    $var wire 8 $ regs[1] [7:0] $end
    $var wire 8 % regs[2] [7:0] $end
    $var wire 8 & regs[3] [7:0] $end
    $var wire 8 ' regs[4] [7:0] $end
    $var wire 8 ( regs[5] [7:0] $end
    $var wire 8 ) regs[6] [7:0] $end
    $var wire 8 * regs[7] [7:0] $end
    $var wire 32 9 i [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b00000000 $
b00000000 %
b00000000 &
b00000000 '
b00000000 (
b00000000 )
b00000000 *
b00000000 +
b000 ,
b000 -
b00000000 .
b011101001000 /
b0111 0
b010 1
b010 2
b00000000 3
b00000000 4
b00000001 5
06
07
18
b00000000000000000000000000001000 9
1:
#5000
b00000001 %
b010 ,
b010 -
b00000001 3
b00000001 4
17
#10000
07
08
#15000
b00000001 .
b001100101000 /
b0011 0
b001 1
b00000000 3
17
#20000
07
#25000
b00000001 $
b00000001 +
b001 ,
b00000010 .
b000000001000 /
b0000 0
b000 1
17
#30000
07
#35000
b00000001 #
b00000010 +
b000 ,
b00000011 .
b00000001 3
b00000010 5
17
#40000
07
#45000
b00000010 #
b00000011 +
b00000100 .
b00000010 3
b00000011 5
17
#50000
07
#55000
b00000011 #
b00000100 +
b00000101 .
b010101110000 /
b0101 0
b011 1
b100 2
b00000000 3
b00000000 4
b11111111 5
17
#60000
07
#65000
b11111111 &
b00000101 +
b011 ,
b100 -
b00000110 .
b000110001100 /
b0001 0
b100 1
b011 2
b11111111 4
b00000001 5
16
17
#70000
07
#75000
b00000001 '
b00000110 +
b100 ,
b011 -
b00000111 .
b100001100100 /
b1000 0
b011 1
b001 2
b11111111 3
b00000001 4
b11111110 5
06
17
#80000
07
#85000
b11111110 &
b00000111 +
b011 ,
b001 -
b00001000 .
b11111110 3
b11111100 5
17
#90000
07
#95000
b11111100 &
b00001000 +
b00001001 .
b101000000000 /
b1010 0
b000 1
b000 2
b00000011 3
b00000011 4
b00000000 5
17
#100000
07
#105000
b00000000 #
b00001001 +
b000 ,
b000 -
b00001010 .
b000000000000 /
b0000 0
b00000000 3
b00000000 4
17
#110000
b00000000 .
b011101001000 /
b0111 0
b010 1
b010 2
b00000001 3
b00000001 4
b00000001 5
07
18
#115000
b00000000 +
b010 ,
b010 -
17
#120000
07
08
#125000
b00000001 .
b001100101000 /
b0011 0
b001 1
17
#130000
07
#135000
b00000001 +
b001 ,
b00000010 .
b000000001000 /
b0000 0
b000 1
b00000000 3
17
#140000
07
#145000
b00000001 #
b00000010 +
b000 ,
b00000011 .
b00000001 3
b00000010 5
17
#150000
07
#155000
b00000010 #
b00000011 +
b00000100 .
b00000010 3
b00000011 5
17
#160000
07
#165000
b00000011 #
b00000100 +
b00000101 .
b010101110000 /
b0101 0
b011 1
b100 2
b11111100 3
b00000010 5
17
#170000
07
#175000
b00000010 &
b00000101 +
b011 ,
b100 -
b00000110 .
b000110001100 /
b0001 0
b100 1
b011 2
b00000001 3
b00000010 4
b11111111 5
16
17
#180000
07
#185000
b11111111 '
b00000110 +
b100 ,
b011 -
b00000111 .
b100001100100 /
b1000 0
b011 1
b001 2
b00000010 3
b00000001 4
b00000100 5
06
17
#190000
07
#195000
b00000100 &
b00000111 +
b011 ,
b001 -
b00001000 .
b00000100 3
b00001000 5
17
#200000
07
