|controller
clk => rf_master[0]~reg0.CLK
clk => rf_master[1]~reg0.CLK
clk => rf_master[2]~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => zc~reg0.CLK
clk => rf_dc[0]~reg0.CLK
clk => rf_dc[1]~reg0.CLK
clk => rf_wc[0]~reg0.CLK
clk => rf_wc[1]~reg0.CLK
clk => rf_rc~reg0.CLK
clk => rf_we~reg0.CLK
clk => alu_bc[0]~reg0.CLK
clk => alu_bc[1]~reg0.CLK
clk => alu_ac[0]~reg0.CLK
clk => alu_ac[1]~reg0.CLK
clk => alu_cin~reg0.CLK
clk => alu_op~reg0.CLK
clk => upd_z~reg0.CLK
clk => upd_c~reg0.CLK
clk => pc_c~reg0.CLK
clk => trc~reg0.CLK
clk => upd_pc~reg0.CLK
clk => upd_ir~reg0.CLK
clk => m_wac~reg0.CLK
clk => m_rac~reg0.CLK
clk => m_we~reg0.CLK
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => upd_ir.OUTPUTSELECT
rst => upd_c.OUTPUTSELECT
rst => upd_z.OUTPUTSELECT
rst => rf_wc.OUTPUTSELECT
rst => rf_wc.OUTPUTSELECT
rst => rf_dc.OUTPUTSELECT
rst => rf_dc.OUTPUTSELECT
rst => rf_we.OUTPUTSELECT
rst => alu_op.OUTPUTSELECT
rst => alu_bc.OUTPUTSELECT
rst => alu_bc.OUTPUTSELECT
rst => alu_ac.OUTPUTSELECT
rst => alu_ac.OUTPUTSELECT
rst => upd_pc.OUTPUTSELECT
rst => m_wac.OUTPUTSELECT
rst => trc.OUTPUTSELECT
rst => alu_cin.OUTPUTSELECT
rst => pc_c.OUTPUTSELECT
rst => m_rac.OUTPUTSELECT
rst => zc.OUTPUTSELECT
rst => m_we.OUTPUTSELECT
rst => rf_master[2]~reg0.ENA
rst => rf_master[1]~reg0.ENA
rst => rf_master[0]~reg0.ENA
m_we <= m_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_rac <= m_rac~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_wac <= m_wac~reg0.DB_MAX_OUTPUT_PORT_TYPE
upd_ir <= upd_ir~reg0.DB_MAX_OUTPUT_PORT_TYPE
upd_pc <= upd_pc~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc <= trc~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_c <= pc_c~reg0.DB_MAX_OUTPUT_PORT_TYPE
upd_c <= upd_c~reg0.DB_MAX_OUTPUT_PORT_TYPE
upd_z <= upd_z~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op <= alu_op~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_cin <= alu_cin~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_ac[0] <= alu_ac[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_ac[1] <= alu_ac[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_bc[0] <= alu_bc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_bc[1] <= alu_bc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_we <= rf_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_rc <= rf_rc~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_wc[0] <= rf_wc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_wc[1] <= rf_wc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_dc[0] <= rf_dc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_dc[1] <= rf_dc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_master[0] << rf_master[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_master[1] << rf_master[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_master[2] << rf_master[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zc <= zc~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[0] => Equal2.IN1
ir[0] => Equal3.IN0
ir[0] => Equal4.IN1
ir[1] => Equal2.IN0
ir[1] => Equal3.IN1
ir[1] => Equal4.IN0
ir[2] => ~NO_FANOUT~
ir[3] => ~NO_FANOUT~
ir[4] => ~NO_FANOUT~
ir[5] => ~NO_FANOUT~
ir[6] => ~NO_FANOUT~
ir[7] => ~NO_FANOUT~
ir[8] => ~NO_FANOUT~
ir[9] => ~NO_FANOUT~
ir[10] => ~NO_FANOUT~
ir[11] => ~NO_FANOUT~
ir[12] => Equal0.IN3
ir[12] => Equal1.IN2
ir[12] => Equal5.IN3
ir[12] => Equal6.IN3
ir[12] => Equal7.IN2
ir[12] => Equal8.IN3
ir[12] => Equal9.IN1
ir[12] => Equal10.IN3
ir[12] => Equal11.IN1
ir[12] => Equal12.IN2
ir[12] => Equal13.IN3
ir[13] => upd_c.DATAB
ir[13] => Equal0.IN2
ir[13] => Equal1.IN3
ir[13] => alu_op.DATAB
ir[13] => Equal5.IN2
ir[13] => Equal6.IN2
ir[13] => Equal7.IN1
ir[13] => Equal8.IN1
ir[13] => Equal9.IN3
ir[13] => Equal10.IN2
ir[13] => Equal11.IN0
ir[13] => Equal12.IN1
ir[13] => Equal13.IN1
ir[14] => Equal0.IN1
ir[14] => Equal1.IN1
ir[14] => Equal5.IN1
ir[14] => Equal6.IN1
ir[14] => Equal7.IN3
ir[14] => Equal8.IN2
ir[14] => Equal9.IN2
ir[14] => Equal10.IN1
ir[14] => Equal11.IN3
ir[14] => Equal12.IN0
ir[14] => Equal13.IN0
ir[15] => Equal0.IN0
ir[15] => Equal1.IN0
ir[15] => Equal5.IN0
ir[15] => Equal6.IN0
ir[15] => Equal7.IN0
ir[15] => Equal8.IN0
ir[15] => Equal9.IN0
ir[15] => Equal10.IN0
ir[15] => Equal11.IN2
ir[15] => Equal12.IN3
ir[15] => Equal13.IN2
c => main.IN1
z => main.IN1
z_imm => Mux14.IN15
z_imm => Mux13.IN15


