module mux2(
    input [7:0] A,B,C,
    input [1:0] SEL,
    output logic [7:0] Z
    );

  always_comb begin
    case(SEL)
      2b'00: Z = A;
      2b'01: Z = B;
      2b'10: Z = C;	
    endcase
  end

endmodule
