

================================================================
== Vivado HLS Report for 'Pool2_Cal'
================================================================
* Date:           Wed Aug 19 09:56:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.923 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2993|     2993| 29.930 us | 29.930 us |  2993|  2993|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POOL2_DEPTH     |     2992|     2992|       187|          -|          -|    16|    no    |
        | + POOL2_SIZE1    |      185|      185|        37|          -|          -|     5|    no    |
        |  ++ POOL2_SIZE2  |       35|       35|         7|          -|          -|     5|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [src/lenet.cpp:162]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ 0, %0 ], [ %in_d, %POOL2_DEPTH_end ]"   --->   Operation 12 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln162 = icmp eq i5 %in_d_0, -16" [src/lenet.cpp:162]   --->   Operation 13 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.78ns)   --->   "%in_d = add i5 %in_d_0, 1" [src/lenet.cpp:162]   --->   Operation 15 'add' 'in_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162, label %5, label %POOL2_DEPTH_begin" [src/lenet.cpp:162]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str39) nounwind" [src/lenet.cpp:162]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str39) nounwind" [src/lenet.cpp:162]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %in_d_0 to i8" [src/lenet.cpp:167]   --->   Operation 19 'zext' 'zext_ln1494' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %in_d_0, i3 0)" [src/lenet.cpp:167]   --->   Operation 20 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i8 %tmp_1 to i9" [src/lenet.cpp:167]   --->   Operation 21 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %in_d_0, i1 false)" [src/lenet.cpp:167]   --->   Operation 22 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i6 %tmp_2 to i9" [src/lenet.cpp:167]   --->   Operation 23 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln1494 = add i9 %zext_ln1494_2, %zext_ln1494_1" [src/lenet.cpp:167]   --->   Operation 24 'add' 'add_ln1494' <Predicate = (!icmp_ln162)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %in_d_0, i2 0)" [src/lenet.cpp:169]   --->   Operation 25 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %tmp_3 to i8" [src/lenet.cpp:169]   --->   Operation 26 'zext' 'zext_ln203' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.87ns)   --->   "%add_ln203 = add i8 %zext_ln1494, %zext_ln203" [src/lenet.cpp:169]   --->   Operation 27 'add' 'add_ln203' <Predicate = (!icmp_ln162)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %2" [src/lenet.cpp:164]   --->   Operation 28 'br' <Predicate = (!icmp_ln162)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [src/lenet.cpp:173]   --->   Operation 29 'ret' <Predicate = (icmp_ln162)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %POOL2_DEPTH_begin ], [ %i, %POOL2_SIZE1_end ]"   --->   Operation 30 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.30ns)   --->   "%icmp_ln164 = icmp ult i4 %i_0, -6" [src/lenet.cpp:164]   --->   Operation 31 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 32 'speclooptripcount' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %POOL2_SIZE1_begin, label %POOL2_DEPTH_end" [src/lenet.cpp:164]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str40) nounwind" [src/lenet.cpp:164]   --->   Operation 34 'specloopname' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str40) nounwind" [src/lenet.cpp:164]   --->   Operation 35 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i4 %i_0 to i9" [src/lenet.cpp:167]   --->   Operation 36 'zext' 'zext_ln1494_3' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln1494_1 = add i9 %zext_ln1494_3, %add_ln1494" [src/lenet.cpp:167]   --->   Operation 37 'add' 'add_ln1494_1' <Predicate = (icmp_ln164)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln1494_1, i3 0)" [src/lenet.cpp:167]   --->   Operation 38 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i12 %tmp_7 to i64" [src/lenet.cpp:167]   --->   Operation 39 'zext' 'zext_ln1494_4' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1494_1, i1 false)" [src/lenet.cpp:167]   --->   Operation 40 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i10 %tmp_8 to i64" [src/lenet.cpp:167]   --->   Operation 41 'zext' 'zext_ln1494_5' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.54ns)   --->   "%add_ln1494_2 = add i64 %zext_ln1494_4, %zext_ln1494_5" [src/lenet.cpp:167]   --->   Operation 42 'add' 'add_ln1494_2' <Predicate = (icmp_ln164)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i64 %add_ln1494_2 to i12" [src/lenet.cpp:168]   --->   Operation 43 'trunc' 'trunc_ln168' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_3)   --->   "%or_ln168 = or i4 %i_0, 1" [src/lenet.cpp:168]   --->   Operation 44 'or' 'or_ln168' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_3)   --->   "%zext_ln1494_6 = zext i4 %or_ln168 to i9" [src/lenet.cpp:168]   --->   Operation 45 'zext' 'zext_ln1494_6' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln1494_3 = add i9 %zext_ln1494_6, %add_ln1494" [src/lenet.cpp:168]   --->   Operation 46 'add' 'add_ln1494_3' <Predicate = (icmp_ln164)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln1494_3, i3 0)" [src/lenet.cpp:168]   --->   Operation 47 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i12 %tmp_9 to i64" [src/lenet.cpp:168]   --->   Operation 48 'zext' 'zext_ln1494_7' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln1494_3, i1 false)" [src/lenet.cpp:168]   --->   Operation 49 'bitconcatenate' 'tmp_10' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i10 %tmp_10 to i64" [src/lenet.cpp:168]   --->   Operation 50 'zext' 'zext_ln1494_8' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.54ns)   --->   "%add_ln1494_4 = add i64 %zext_ln1494_7, %zext_ln1494_8" [src/lenet.cpp:168]   --->   Operation 51 'add' 'add_ln1494_4' <Predicate = (icmp_ln164)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i64 %add_ln1494_4 to i12" [src/lenet.cpp:169]   --->   Operation 52 'trunc' 'trunc_ln169' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i_0, i32 1, i32 3)" [src/lenet.cpp:169]   --->   Operation 53 'partselect' 'tmp_11' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i3 %tmp_11 to i8" [src/lenet.cpp:169]   --->   Operation 54 'zext' 'zext_ln203_1' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln203_1 = add i8 %zext_ln203_1, %add_ln203" [src/lenet.cpp:169]   --->   Operation 55 'add' 'add_ln203_1' <Predicate = (icmp_ln164)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i8 %add_ln203_1 to i10" [src/lenet.cpp:169]   --->   Operation 56 'zext' 'zext_ln203_2' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln203_1, i2 0)" [src/lenet.cpp:169]   --->   Operation 57 'bitconcatenate' 'p_shl3_cast' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln203_2 = add i10 %p_shl3_cast, %zext_ln203_2" [src/lenet.cpp:169]   --->   Operation 58 'add' 'add_ln203_2' <Predicate = (icmp_ln164)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.76ns)   --->   "br label %3" [src/lenet.cpp:166]   --->   Operation 59 'br' <Predicate = (icmp_ln164)> <Delay = 1.76>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str39, i32 %tmp) nounwind" [src/lenet.cpp:172]   --->   Operation 60 'specregionend' 'empty_134' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %1" [src/lenet.cpp:162]   --->   Operation 61 'br' <Predicate = (!icmp_ln164)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %POOL2_SIZE1_begin ], [ %j, %4 ]"   --->   Operation 62 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln166 = icmp ult i4 %j_0, -6" [src/lenet.cpp:166]   --->   Operation 63 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 64 'speclooptripcount' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %4, label %POOL2_SIZE1_end" [src/lenet.cpp:166]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1494_9 = zext i4 %j_0 to i12" [src/lenet.cpp:167]   --->   Operation 66 'zext' 'zext_ln1494_9' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.54ns)   --->   "%add_ln1494_5 = add i12 %trunc_ln168, %zext_ln1494_9" [src/lenet.cpp:167]   --->   Operation 67 'add' 'add_ln1494_5' <Predicate = (icmp_ln166)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1494_10 = zext i12 %add_ln1494_5 to i64" [src/lenet.cpp:167]   --->   Operation 68 'zext' 'zext_ln1494_10' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%layer4_V_addr = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %zext_ln1494_10" [src/lenet.cpp:167]   --->   Operation 69 'getelementptr' 'layer4_V_addr' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.54ns)   --->   "%add_ln1494_6 = add i12 %trunc_ln169, %zext_ln1494_9" [src/lenet.cpp:168]   --->   Operation 70 'add' 'add_ln1494_6' <Predicate = (icmp_ln166)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln167 = or i4 %j_0, 1" [src/lenet.cpp:167]   --->   Operation 71 'or' 'or_ln167' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1494_12 = zext i4 %or_ln167 to i12" [src/lenet.cpp:167]   --->   Operation 72 'zext' 'zext_ln1494_12' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.54ns)   --->   "%add_ln1494_7 = add i12 %trunc_ln168, %zext_ln1494_12" [src/lenet.cpp:167]   --->   Operation 73 'add' 'add_ln1494_7' <Predicate = (icmp_ln166)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1494_13 = zext i12 %add_ln1494_7 to i64" [src/lenet.cpp:167]   --->   Operation 74 'zext' 'zext_ln1494_13' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%layer4_V_addr_1 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %zext_ln1494_13" [src/lenet.cpp:167]   --->   Operation 75 'getelementptr' 'layer4_V_addr_1' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.54ns)   --->   "%add_ln1494_8 = add i12 %trunc_ln169, %zext_ln1494_12" [src/lenet.cpp:168]   --->   Operation 76 'add' 'add_ln1494_8' <Predicate = (icmp_ln166)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%layer4_V_load = load i12* %layer4_V_addr, align 4" [src/lenet.cpp:167]   --->   Operation 77 'load' 'layer4_V_load' <Predicate = (icmp_ln166)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%layer4_V_load_1 = load i12* %layer4_V_addr_1, align 2" [src/lenet.cpp:167]   --->   Operation 78 'load' 'layer4_V_load_1' <Predicate = (icmp_ln166)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str40, i32 %tmp_4) nounwind" [src/lenet.cpp:171]   --->   Operation 79 'specregionend' 'empty_133' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 2" [src/lenet.cpp:164]   --->   Operation 80 'add' 'i' <Predicate = (!icmp_ln166)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %2" [src/lenet.cpp:164]   --->   Operation 81 'br' <Predicate = (!icmp_ln166)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.92>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1494_11 = zext i12 %add_ln1494_6 to i64" [src/lenet.cpp:168]   --->   Operation 82 'zext' 'zext_ln1494_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%layer4_V_addr_3 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %zext_ln1494_11" [src/lenet.cpp:168]   --->   Operation 83 'getelementptr' 'layer4_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1494_14 = zext i12 %add_ln1494_8 to i64" [src/lenet.cpp:168]   --->   Operation 84 'zext' 'zext_ln1494_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%layer4_V_addr_4 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %zext_ln1494_14" [src/lenet.cpp:168]   --->   Operation 85 'getelementptr' 'layer4_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%layer4_V_load = load i12* %layer4_V_addr, align 4" [src/lenet.cpp:167]   --->   Operation 86 'load' 'layer4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%layer4_V_load_1 = load i12* %layer4_V_addr_1, align 2" [src/lenet.cpp:167]   --->   Operation 87 'load' 'layer4_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_5 : Operation 88 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %layer4_V_load, %layer4_V_load_1" [src/lenet.cpp:167]   --->   Operation 88 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_3)   --->   "%select_ln167 = select i1 %icmp_ln1494, i4 %j_0, i4 %or_ln167" [src/lenet.cpp:167]   --->   Operation 89 'select' 'select_ln167' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_3)   --->   "%zext_ln167 = zext i4 %select_ln167 to i64" [src/lenet.cpp:167]   --->   Operation 90 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln203_3 = add i64 %add_ln1494_2, %zext_ln167" [src/lenet.cpp:167]   --->   Operation 91 'add' 'add_ln203_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%layer4_V_load_3 = load i12* %layer4_V_addr_3, align 4" [src/lenet.cpp:168]   --->   Operation 92 'load' 'layer4_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_5 : Operation 93 [2/2] (3.25ns)   --->   "%layer4_V_load_4 = load i12* %layer4_V_addr_4, align 2" [src/lenet.cpp:168]   --->   Operation 93 'load' 'layer4_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%layer4_V_load_3 = load i12* %layer4_V_addr_3, align 4" [src/lenet.cpp:168]   --->   Operation 94 'load' 'layer4_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_6 : Operation 95 [1/2] (3.25ns)   --->   "%layer4_V_load_4 = load i12* %layer4_V_addr_4, align 2" [src/lenet.cpp:168]   --->   Operation 95 'load' 'layer4_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_6 : Operation 96 [1/1] (1.99ns)   --->   "%icmp_ln1494_1 = icmp sgt i12 %layer4_V_load_3, %layer4_V_load_4" [src/lenet.cpp:168]   --->   Operation 96 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_4)   --->   "%select_ln168 = select i1 %icmp_ln1494_1, i4 %j_0, i4 %or_ln167" [src/lenet.cpp:168]   --->   Operation 97 'select' 'select_ln168' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln203_4)   --->   "%zext_ln168 = zext i4 %select_ln168 to i64" [src/lenet.cpp:168]   --->   Operation 98 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln203_4 = add i64 %add_ln1494_4, %zext_ln168" [src/lenet.cpp:168]   --->   Operation 99 'add' 'add_ln203_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %j_0, i32 1, i32 3)" [src/lenet.cpp:169]   --->   Operation 100 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i3 %tmp_12 to i10" [src/lenet.cpp:169]   --->   Operation 101 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln203_5 = add i10 %add_ln203_2, %zext_ln203_3" [src/lenet.cpp:169]   --->   Operation 102 'add' 'add_ln203_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 2" [src/lenet.cpp:166]   --->   Operation 103 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%layer4_V_addr_2 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %add_ln203_3" [src/lenet.cpp:167]   --->   Operation 104 'getelementptr' 'layer4_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (3.25ns)   --->   "%max1_V = load i12* %layer4_V_addr_2, align 2" [src/lenet.cpp:167]   --->   Operation 105 'load' 'max1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%layer4_V_addr_5 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %add_ln203_4" [src/lenet.cpp:168]   --->   Operation 106 'getelementptr' 'layer4_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [2/2] (3.25ns)   --->   "%max2_V = load i12* %layer4_V_addr_5, align 2" [src/lenet.cpp:168]   --->   Operation 107 'load' 'max2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>

State 8 <SV = 7> <Delay = 5.94>
ST_8 : Operation 108 [1/2] (3.25ns)   --->   "%max1_V = load i12* %layer4_V_addr_2, align 2" [src/lenet.cpp:167]   --->   Operation 108 'load' 'max1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_8 : Operation 109 [1/2] (3.25ns)   --->   "%max2_V = load i12* %layer4_V_addr_5, align 2" [src/lenet.cpp:168]   --->   Operation 109 'load' 'max2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_8 : Operation 110 [1/1] (1.99ns)   --->   "%icmp_ln1494_2 = icmp sgt i12 %max1_V, %max2_V" [src/lenet.cpp:169]   --->   Operation 110 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.70ns)   --->   "%select_ln203 = select i1 %icmp_ln1494_2, i64 %add_ln203_3, i64 %add_ln203_4" [src/lenet.cpp:169]   --->   Operation 111 'select' 'select_ln203' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%layer4_V_addr_6 = getelementptr [1600 x i12]* @layer4_V, i64 0, i64 %select_ln203" [src/lenet.cpp:167]   --->   Operation 112 'getelementptr' 'layer4_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [2/2] (3.25ns)   --->   "%layer4_V_load_6 = load i12* %layer4_V_addr_6, align 2" [src/lenet.cpp:169]   --->   Operation 113 'load' 'layer4_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str41) nounwind" [src/lenet.cpp:166]   --->   Operation 114 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i10 %add_ln203_5 to i64" [src/lenet.cpp:169]   --->   Operation 115 'zext' 'zext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%layer5_V_addr = getelementptr [400 x i12]* @layer5_V, i64 0, i64 %zext_ln203_4" [src/lenet.cpp:169]   --->   Operation 116 'getelementptr' 'layer5_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/2] (3.25ns)   --->   "%layer4_V_load_6 = load i12* %layer4_V_addr_6, align 2" [src/lenet.cpp:169]   --->   Operation 117 'load' 'layer4_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_10 : Operation 118 [1/1] (3.25ns)   --->   "store i12 %layer4_V_load_6, i12* %layer5_V_addr, align 2" [src/lenet.cpp:169]   --->   Operation 118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 400> <RAM>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %3" [src/lenet.cpp:166]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ layer5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln162           (br               ) [ 01111111111]
in_d_0             (phi              ) [ 00100000000]
icmp_ln162         (icmp             ) [ 00111111111]
empty              (speclooptripcount) [ 00000000000]
in_d               (add              ) [ 01111111111]
br_ln162           (br               ) [ 00000000000]
specloopname_ln162 (specloopname     ) [ 00000000000]
tmp                (specregionbegin  ) [ 00011111111]
zext_ln1494        (zext             ) [ 00000000000]
tmp_1              (bitconcatenate   ) [ 00000000000]
zext_ln1494_1      (zext             ) [ 00000000000]
tmp_2              (bitconcatenate   ) [ 00000000000]
zext_ln1494_2      (zext             ) [ 00000000000]
add_ln1494         (add              ) [ 00011111111]
tmp_3              (bitconcatenate   ) [ 00000000000]
zext_ln203         (zext             ) [ 00000000000]
add_ln203          (add              ) [ 00011111111]
br_ln164           (br               ) [ 00111111111]
ret_ln173          (ret              ) [ 00000000000]
i_0                (phi              ) [ 00011111111]
icmp_ln164         (icmp             ) [ 00111111111]
empty_131          (speclooptripcount) [ 00000000000]
br_ln164           (br               ) [ 00000000000]
specloopname_ln164 (specloopname     ) [ 00000000000]
tmp_4              (specregionbegin  ) [ 00001111111]
zext_ln1494_3      (zext             ) [ 00000000000]
add_ln1494_1       (add              ) [ 00000000000]
tmp_7              (bitconcatenate   ) [ 00000000000]
zext_ln1494_4      (zext             ) [ 00000000000]
tmp_8              (bitconcatenate   ) [ 00000000000]
zext_ln1494_5      (zext             ) [ 00000000000]
add_ln1494_2       (add              ) [ 00001111111]
trunc_ln168        (trunc            ) [ 00001111111]
or_ln168           (or               ) [ 00000000000]
zext_ln1494_6      (zext             ) [ 00000000000]
add_ln1494_3       (add              ) [ 00000000000]
tmp_9              (bitconcatenate   ) [ 00000000000]
zext_ln1494_7      (zext             ) [ 00000000000]
tmp_10             (bitconcatenate   ) [ 00000000000]
zext_ln1494_8      (zext             ) [ 00000000000]
add_ln1494_4       (add              ) [ 00001111111]
trunc_ln169        (trunc            ) [ 00001111111]
tmp_11             (partselect       ) [ 00000000000]
zext_ln203_1       (zext             ) [ 00000000000]
add_ln203_1        (add              ) [ 00000000000]
zext_ln203_2       (zext             ) [ 00000000000]
p_shl3_cast        (bitconcatenate   ) [ 00000000000]
add_ln203_2        (add              ) [ 00001111111]
br_ln166           (br               ) [ 00111111111]
empty_134          (specregionend    ) [ 00000000000]
br_ln162           (br               ) [ 01111111111]
j_0                (phi              ) [ 00001110000]
icmp_ln166         (icmp             ) [ 00111111111]
empty_132          (speclooptripcount) [ 00000000000]
br_ln166           (br               ) [ 00000000000]
zext_ln1494_9      (zext             ) [ 00000000000]
add_ln1494_5       (add              ) [ 00000000000]
zext_ln1494_10     (zext             ) [ 00000000000]
layer4_V_addr      (getelementptr    ) [ 00000100000]
add_ln1494_6       (add              ) [ 00000100000]
or_ln167           (or               ) [ 00000110000]
zext_ln1494_12     (zext             ) [ 00000000000]
add_ln1494_7       (add              ) [ 00000000000]
zext_ln1494_13     (zext             ) [ 00000000000]
layer4_V_addr_1    (getelementptr    ) [ 00000100000]
add_ln1494_8       (add              ) [ 00000100000]
empty_133          (specregionend    ) [ 00000000000]
i                  (add              ) [ 00111111111]
br_ln164           (br               ) [ 00111111111]
zext_ln1494_11     (zext             ) [ 00000000000]
layer4_V_addr_3    (getelementptr    ) [ 00000010000]
zext_ln1494_14     (zext             ) [ 00000000000]
layer4_V_addr_4    (getelementptr    ) [ 00000010000]
layer4_V_load      (load             ) [ 00000000000]
layer4_V_load_1    (load             ) [ 00000000000]
icmp_ln1494        (icmp             ) [ 00000000000]
select_ln167       (select           ) [ 00000000000]
zext_ln167         (zext             ) [ 00000000000]
add_ln203_3        (add              ) [ 00000011100]
layer4_V_load_3    (load             ) [ 00000000000]
layer4_V_load_4    (load             ) [ 00000000000]
icmp_ln1494_1      (icmp             ) [ 00000000000]
select_ln168       (select           ) [ 00000000000]
zext_ln168         (zext             ) [ 00000000000]
add_ln203_4        (add              ) [ 00000001100]
tmp_12             (partselect       ) [ 00000000000]
zext_ln203_3       (zext             ) [ 00000000000]
add_ln203_5        (add              ) [ 00000001111]
j                  (add              ) [ 00111001111]
layer4_V_addr_2    (getelementptr    ) [ 00000000100]
layer4_V_addr_5    (getelementptr    ) [ 00000000100]
max1_V             (load             ) [ 00000000000]
max2_V             (load             ) [ 00000000000]
icmp_ln1494_2      (icmp             ) [ 00000000000]
select_ln203       (select           ) [ 00000000010]
layer4_V_addr_6    (getelementptr    ) [ 00000000001]
specloopname_ln166 (specloopname     ) [ 00000000000]
zext_ln203_4       (zext             ) [ 00000000000]
layer5_V_addr      (getelementptr    ) [ 00000000000]
layer4_V_load_6    (load             ) [ 00000000000]
store_ln169        (store            ) [ 00000000000]
br_ln166           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer4_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer5_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="layer4_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="12" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="12" slack="0"/>
<pin id="66" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer4_V_addr/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="layer4_V_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="12" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer4_V_addr_1/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="12" slack="0"/>
<pin id="85" dir="1" index="7" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer4_V_load/4 layer4_V_load_1/4 layer4_V_load_3/5 layer4_V_load_4/5 max1_V/7 max2_V/7 layer4_V_load_6/9 "/>
</bind>
</comp>

<comp id="87" class="1004" name="layer4_V_addr_3_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="12" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="12" slack="0"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer4_V_addr_3/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="layer4_V_addr_4_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer4_V_addr_4/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="layer4_V_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="2"/>
<pin id="107" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer4_V_addr_2/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="layer4_V_addr_5_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="14" slack="1"/>
<pin id="115" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer4_V_addr_5/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="layer4_V_addr_6_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="1"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer4_V_addr_6/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="layer5_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer5_V_addr/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln169_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/10 "/>
</bind>
</comp>

<comp id="141" class="1005" name="in_d_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="in_d_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="4" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="j_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="4" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="12" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/5 icmp_ln1494_1/6 icmp_ln1494_2/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln162_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="in_d_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln1494_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln1494_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln1494_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln1494_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="5" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln203_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln203_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln164_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln1494_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln1494_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="9" slack="1"/>
<pin id="259" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_7_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln1494_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_8_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln1494_5_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln1494_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="10" slack="0"/>
<pin id="288" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln168_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="or_ln168_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln168/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln1494_6_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_6/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln1494_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="9" slack="1"/>
<pin id="308" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_3/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_9_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="0" index="1" bw="9" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln1494_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_7/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_10_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="9" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln1494_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_8/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln1494_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="0" index="1" bw="10" slack="0"/>
<pin id="337" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_4/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln169_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="0"/>
<pin id="342" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln169/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_11_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="4" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="0" index="3" bw="3" slack="0"/>
<pin id="349" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln203_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln203_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="1"/>
<pin id="361" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln203_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_shl3_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln203_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln166_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln1494_9_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_9/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln1494_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="1"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_5/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln1494_10_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_10/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln1494_6_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="1"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_6/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="or_ln167_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln167/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln1494_12_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_12/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln1494_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="1"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_7/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln1494_13_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_13/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln1494_8_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="1"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_8/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="1"/>
<pin id="433" dir="0" index="1" bw="3" slack="0"/>
<pin id="434" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln1494_11_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_11/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln1494_14_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_14/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln167_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="1"/>
<pin id="448" dir="0" index="2" bw="4" slack="1"/>
<pin id="449" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln167/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln167_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln203_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="13" slack="2"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln168_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="2"/>
<pin id="464" dir="0" index="2" bw="4" slack="2"/>
<pin id="465" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln168/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln168_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln203_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="13" slack="3"/>
<pin id="474" dir="0" index="1" bw="4" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_4/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_12_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="0"/>
<pin id="479" dir="0" index="1" bw="4" slack="2"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="0" index="3" bw="3" slack="0"/>
<pin id="482" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln203_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="0"/>
<pin id="489" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln203_5_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="3"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_5/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="j_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="2"/>
<pin id="498" dir="0" index="1" bw="3" slack="0"/>
<pin id="499" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln203_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="14" slack="3"/>
<pin id="505" dir="0" index="2" bw="14" slack="2"/>
<pin id="506" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln203_4_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="4"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/10 "/>
</bind>
</comp>

<comp id="515" class="1005" name="in_d_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="520" class="1005" name="add_ln1494_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="1"/>
<pin id="522" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494 "/>
</bind>
</comp>

<comp id="526" class="1005" name="add_ln203_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="1"/>
<pin id="528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="534" class="1005" name="add_ln1494_2_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="2"/>
<pin id="536" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1494_2 "/>
</bind>
</comp>

<comp id="539" class="1005" name="trunc_ln168_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="1"/>
<pin id="541" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln168 "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_ln1494_4_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="3"/>
<pin id="547" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="add_ln1494_4 "/>
</bind>
</comp>

<comp id="550" class="1005" name="trunc_ln169_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="1"/>
<pin id="552" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln169 "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln203_2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="3"/>
<pin id="558" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203_2 "/>
</bind>
</comp>

<comp id="564" class="1005" name="layer4_V_addr_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="1"/>
<pin id="566" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer4_V_addr "/>
</bind>
</comp>

<comp id="569" class="1005" name="add_ln1494_6_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="1"/>
<pin id="571" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494_6 "/>
</bind>
</comp>

<comp id="574" class="1005" name="or_ln167_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="or_ln167 "/>
</bind>
</comp>

<comp id="580" class="1005" name="layer4_V_addr_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="11" slack="1"/>
<pin id="582" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer4_V_addr_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="add_ln1494_8_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="1"/>
<pin id="587" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494_8 "/>
</bind>
</comp>

<comp id="590" class="1005" name="i_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="1"/>
<pin id="592" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="595" class="1005" name="layer4_V_addr_3_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="1"/>
<pin id="597" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer4_V_addr_3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="layer4_V_addr_4_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="1"/>
<pin id="602" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer4_V_addr_4 "/>
</bind>
</comp>

<comp id="605" class="1005" name="add_ln203_3_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="2"/>
<pin id="607" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln203_3 "/>
</bind>
</comp>

<comp id="611" class="1005" name="add_ln203_4_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_4 "/>
</bind>
</comp>

<comp id="617" class="1005" name="add_ln203_5_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="4"/>
<pin id="619" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln203_5 "/>
</bind>
</comp>

<comp id="622" class="1005" name="j_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="1"/>
<pin id="624" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="627" class="1005" name="layer4_V_addr_2_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="11" slack="1"/>
<pin id="629" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer4_V_addr_2 "/>
</bind>
</comp>

<comp id="632" class="1005" name="layer4_V_addr_5_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="1"/>
<pin id="634" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer4_V_addr_5 "/>
</bind>
</comp>

<comp id="637" class="1005" name="select_ln203_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln203 "/>
</bind>
</comp>

<comp id="642" class="1005" name="layer4_V_addr_6_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="11" slack="1"/>
<pin id="644" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer4_V_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="56" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="56" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="62" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="69" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="56" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="56" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="87" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="102"><net_src comp="94" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="56" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="56" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="76" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="180"><net_src comp="76" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="76" pin="7"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="145" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="145" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="145" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="145" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="145" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="206" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="145" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="194" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="156" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="156" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="256" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="269" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="156" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="44" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="305" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="318" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="156" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="358" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="30" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="363" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="168" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="34" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="168" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="405"><net_src comp="387" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="168" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="44" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="430"><net_src comp="412" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="152" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="58" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="450"><net_src comp="176" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="164" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="176" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="164" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="46" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="164" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="48" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="490"><net_src comp="477" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="164" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="176" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="518"><net_src comp="188" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="523"><net_src comp="222" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="529"><net_src comp="240" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="537"><net_src comp="285" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="542"><net_src comp="291" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="548"><net_src comp="334" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="553"><net_src comp="340" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="559"><net_src comp="375" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="567"><net_src comp="62" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="572"><net_src comp="401" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="577"><net_src comp="406" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="583"><net_src comp="69" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="588"><net_src comp="426" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="593"><net_src comp="431" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="598"><net_src comp="87" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="603"><net_src comp="94" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="608"><net_src comp="456" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="614"><net_src comp="472" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="620"><net_src comp="491" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="625"><net_src comp="496" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="630"><net_src comp="103" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="635"><net_src comp="111" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="640"><net_src comp="502" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="645"><net_src comp="119" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer5_V | {10 }
 - Input state : 
	Port: Pool2_Cal : layer4_V | {4 5 6 7 8 9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln162 : 1
		in_d : 1
		br_ln162 : 2
		zext_ln1494 : 1
		tmp_1 : 1
		zext_ln1494_1 : 2
		tmp_2 : 1
		zext_ln1494_2 : 2
		add_ln1494 : 3
		tmp_3 : 1
		zext_ln203 : 2
		add_ln203 : 3
	State 3
		icmp_ln164 : 1
		br_ln164 : 2
		zext_ln1494_3 : 1
		add_ln1494_1 : 2
		tmp_7 : 3
		zext_ln1494_4 : 4
		tmp_8 : 3
		zext_ln1494_5 : 4
		add_ln1494_2 : 5
		trunc_ln168 : 6
		or_ln168 : 1
		zext_ln1494_6 : 1
		add_ln1494_3 : 2
		tmp_9 : 3
		zext_ln1494_7 : 4
		tmp_10 : 3
		zext_ln1494_8 : 4
		add_ln1494_4 : 5
		trunc_ln169 : 6
		tmp_11 : 1
		zext_ln203_1 : 2
		add_ln203_1 : 3
		zext_ln203_2 : 4
		p_shl3_cast : 4
		add_ln203_2 : 5
	State 4
		icmp_ln166 : 1
		br_ln166 : 2
		zext_ln1494_9 : 1
		add_ln1494_5 : 2
		zext_ln1494_10 : 3
		layer4_V_addr : 4
		add_ln1494_6 : 2
		or_ln167 : 1
		zext_ln1494_12 : 1
		add_ln1494_7 : 2
		zext_ln1494_13 : 3
		layer4_V_addr_1 : 4
		add_ln1494_8 : 2
		layer4_V_load : 5
		layer4_V_load_1 : 5
	State 5
		layer4_V_addr_3 : 1
		layer4_V_addr_4 : 1
		icmp_ln1494 : 1
		select_ln167 : 2
		zext_ln167 : 3
		add_ln203_3 : 4
		layer4_V_load_3 : 2
		layer4_V_load_4 : 2
	State 6
		icmp_ln1494_1 : 1
		select_ln168 : 2
		zext_ln168 : 3
		add_ln203_4 : 4
		zext_ln203_3 : 1
		add_ln203_5 : 2
	State 7
		max1_V : 1
		max2_V : 1
	State 8
		icmp_ln1494_2 : 1
		select_ln203 : 2
	State 9
		layer4_V_load_6 : 1
	State 10
		layer5_V_addr : 1
		store_ln169 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |      in_d_fu_188      |    0    |    15   |
|          |   add_ln1494_fu_222   |    0    |    15   |
|          |    add_ln203_fu_240   |    0    |    15   |
|          |  add_ln1494_1_fu_256  |    0    |    15   |
|          |  add_ln1494_2_fu_285  |    0    |    12   |
|          |  add_ln1494_3_fu_305  |    0    |    15   |
|          |  add_ln1494_4_fu_334  |    0    |    12   |
|          |   add_ln203_1_fu_358  |    0    |    15   |
|    add   |   add_ln203_2_fu_375  |    0    |    14   |
|          |  add_ln1494_5_fu_391  |    0    |    12   |
|          |  add_ln1494_6_fu_401  |    0    |    12   |
|          |  add_ln1494_7_fu_416  |    0    |    12   |
|          |  add_ln1494_8_fu_426  |    0    |    12   |
|          |        i_fu_431       |    0    |    13   |
|          |   add_ln203_3_fu_456  |    0    |    17   |
|          |   add_ln203_4_fu_472  |    0    |    17   |
|          |   add_ln203_5_fu_491  |    0    |    14   |
|          |        j_fu_496       |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |       grp_fu_176      |    0    |    13   |
|   icmp   |   icmp_ln162_fu_182   |    0    |    11   |
|          |   icmp_ln164_fu_246   |    0    |    9    |
|          |   icmp_ln166_fu_381   |    0    |    9    |
|----------|-----------------------|---------|---------|
|          |  select_ln167_fu_445  |    0    |    4    |
|  select  |  select_ln168_fu_461  |    0    |    4    |
|          |  select_ln203_fu_502  |    0    |    14   |
|----------|-----------------------|---------|---------|
|          |   zext_ln1494_fu_194  |    0    |    0    |
|          |  zext_ln1494_1_fu_206 |    0    |    0    |
|          |  zext_ln1494_2_fu_218 |    0    |    0    |
|          |   zext_ln203_fu_236   |    0    |    0    |
|          |  zext_ln1494_3_fu_252 |    0    |    0    |
|          |  zext_ln1494_4_fu_269 |    0    |    0    |
|          |  zext_ln1494_5_fu_281 |    0    |    0    |
|          |  zext_ln1494_6_fu_301 |    0    |    0    |
|          |  zext_ln1494_7_fu_318 |    0    |    0    |
|          |  zext_ln1494_8_fu_330 |    0    |    0    |
|   zext   |  zext_ln203_1_fu_354  |    0    |    0    |
|          |  zext_ln203_2_fu_363  |    0    |    0    |
|          |  zext_ln1494_9_fu_387 |    0    |    0    |
|          | zext_ln1494_10_fu_396 |    0    |    0    |
|          | zext_ln1494_12_fu_412 |    0    |    0    |
|          | zext_ln1494_13_fu_421 |    0    |    0    |
|          | zext_ln1494_11_fu_437 |    0    |    0    |
|          | zext_ln1494_14_fu_441 |    0    |    0    |
|          |   zext_ln167_fu_452   |    0    |    0    |
|          |   zext_ln168_fu_468   |    0    |    0    |
|          |  zext_ln203_3_fu_487  |    0    |    0    |
|          |  zext_ln203_4_fu_508  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_1_fu_198     |    0    |    0    |
|          |      tmp_2_fu_210     |    0    |    0    |
|          |      tmp_3_fu_228     |    0    |    0    |
|bitconcatenate|      tmp_7_fu_261     |    0    |    0    |
|          |      tmp_8_fu_273     |    0    |    0    |
|          |      tmp_9_fu_310     |    0    |    0    |
|          |     tmp_10_fu_322     |    0    |    0    |
|          |   p_shl3_cast_fu_367  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln168_fu_291  |    0    |    0    |
|          |   trunc_ln169_fu_340  |    0    |    0    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln168_fu_295    |    0    |    0    |
|          |    or_ln167_fu_406    |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     tmp_11_fu_344     |    0    |    0    |
|          |     tmp_12_fu_477     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   314   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln1494_2_reg_534 |   64   |
|  add_ln1494_4_reg_545 |   64   |
|  add_ln1494_6_reg_569 |   12   |
|  add_ln1494_8_reg_585 |   12   |
|   add_ln1494_reg_520  |    9   |
|  add_ln203_2_reg_556  |   10   |
|  add_ln203_3_reg_605  |   64   |
|  add_ln203_4_reg_611  |   64   |
|  add_ln203_5_reg_617  |   10   |
|   add_ln203_reg_526   |    8   |
|      i_0_reg_152      |    4   |
|       i_reg_590       |    4   |
|     in_d_0_reg_141    |    5   |
|      in_d_reg_515     |    5   |
|      j_0_reg_164      |    4   |
|       j_reg_622       |    4   |
|layer4_V_addr_1_reg_580|   11   |
|layer4_V_addr_2_reg_627|   11   |
|layer4_V_addr_3_reg_595|   11   |
|layer4_V_addr_4_reg_600|   11   |
|layer4_V_addr_5_reg_632|   11   |
|layer4_V_addr_6_reg_642|   11   |
| layer4_V_addr_reg_564 |   11   |
|    or_ln167_reg_574   |    4   |
|  select_ln203_reg_637 |   64   |
|  trunc_ln168_reg_539  |   12   |
|  trunc_ln169_reg_550  |   12   |
+-----------------------+--------+
|         Total         |   512  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   8  |  11  |   88   ||    41   |
| grp_access_fu_76 |  p2  |   6  |   0  |    0   ||    33   |
|    i_0_reg_152   |  p0  |   2  |   4  |    8   ||    9    |
|    j_0_reg_164   |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  7.4914 ||    92   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   314  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   92   |
|  Register |    -   |   512  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   512  |   406  |
+-----------+--------+--------+--------+
