/*
 * Copyright 2017 Google LLC
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but without any warranty; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <arch/io.h>
#include <libpayload.h>
#include <pci.h>
#include <pci/pci.h>
#include <sysinfo.h>

#include "base/init_funcs.h"
#include "base/list.h"
#include "drivers/bus/i2c/designware.h"
#include "drivers/bus/spi/intel_gspi.h"
#include "drivers/ec/cros/lpc.h"
#include "drivers/gpio/skylake.h"
#include "drivers/gpio/sysinfo.h"
#include "drivers/power/pch.h"
#include "drivers/soc/skylake.h"
#include "drivers/sound/gpio_edge_buzzer.h"
#include "drivers/sound/gpio_i2s.h"
#include "drivers/sound/gpio_amp.h"
#include "drivers/sound/route.h"
#include "drivers/storage/ahci.h"
#include "drivers/storage/nvme.h"
#include "drivers/storage/blockdev.h"
#include "drivers/storage/sdhci.h"
#include "drivers/tpm/google/i2c.h"
#include "drivers/tpm/google/switches.h"
#include "drivers/tpm/google/spi.h"
#include "drivers/tpm/tpm.h"
#include "vboot/util/flag.h"

/*
 * Clock frequencies for the eMMC and SD ports are defined below. The minimum
 * frequency is the same for both interfaces, the firmware does not run any
 * interface faster than 52 MHz, but defines maximum eMMC frequency as 200 MHz
 * for proper divider settings.
 */
#define EMMC_SD_CLOCK_MIN	400000
#define SD_CLOCK_MAX		52000000

static int gsc_irq_status(void)
{
	return skylake_get_gpe(GPE0_DW2_00);
}

static TpmOps *fizz_setup_tpm(void)
{
	if (CONFIG(DRIVER_TPM_SPI)) {
		/* SPI TPM */
		const IntelGspiSetupParams gspi0_params = {
			.dev = PCI_DEV(0, 0x1e, 2),
			.cs_polarity = SPI_POLARITY_LOW,
			.clk_phase = SPI_CLOCK_PHASE_FIRST,
			.clk_polarity = SPI_POLARITY_LOW,
			.ref_clk_mhz = 120,
			.gspi_clk_mhz = 1,
		};
		SpiTpm *tpm = new_tpm_spi(new_intel_gspi(&gspi0_params),
					  gsc_irq_status);
		tpm_set_ops(&tpm->ops);
		return &tpm->ops;
	} else if (CONFIG(DRIVER_TPM_I2C)) {
		DesignwareI2c *i2c1 = new_pci_designware_i2c(
			PCI_DEV(0, 0x15, 1), 400000, SKYLAKE_DW_I2C_MHZ);
		GscI2c *tpm = new_gsc_i2c(&i2c1->ops, GSC_I2C_ADDR,
					    &gsc_irq_status);
		tpm_set_ops(&tpm->base.ops);
		return &tpm->base.ops;
	}
}

static void board_audio_init(SoundRoute *sound)
{
	if (CONFIG(DRIVER_SOUND_GPIO_AMP)) {
		/* Speaker amp is Maxim 98357a codec*/
		GpioOps *sdmode_gpio =
				&new_skylake_gpio_output(GPP_A23, 0)->ops;
		GpioAmpCodec *speaker_amp =
				new_gpio_amp_codec(sdmode_gpio);
		list_insert_after(&speaker_amp->component.list_node,
				&sound->components);
	}
}

static int board_setup(void)
{
	sysinfo_install_flags(new_skylake_gpio_input_from_coreboot);

	/* TPM */
	TpmOps *tpm_ops	= fizz_setup_tpm();
	flag_replace(FLAG_PHYS_PRESENCE, &new_gsc_rec_switch(tpm_ops)->ops);

	/* Chrome EC (eSPI) */
	CrosEcLpcBus *cros_ec_lpc_bus =
		new_cros_ec_lpc_bus(CROS_EC_LPC_BUS_GENERIC);
	CrosEc *cros_ec = new_cros_ec(&cros_ec_lpc_bus->ops, NULL);
	register_vboot_ec(&cros_ec->vboot);

	/* PCH Power */
	power_set_ops(&skylake_power_ops);

	/* PCIe NVME */
	NvmeCtrlr *nvme = new_nvme_ctrlr(PCI_DEV(0, 0x1c, 4));
	list_insert_after(&nvme->ctrlr.list_node, &fixed_block_dev_controllers);

	/* SATA SSD */
	AhciCtrlr *ahci = new_ahci_ctrlr(PCI_DEV(0, 0x17, 0));
	list_insert_after(&ahci->ctrlr.list_node, &fixed_block_dev_controllers);

	if (CONFIG(DRIVER_STORAGE_MMC)) {
		/* SD Card (if present) */
		pcidev_t sd_pci_dev = PCI_DEV(0, 0x1e, 6);
		uint16_t sd_vendor_id =
				pci_read_config32(sd_pci_dev, REG_VENDOR_ID);
		if (sd_vendor_id == PCI_VENDOR_ID_INTEL) {
			SdhciHost *sd = new_pci_sdhci_host(sd_pci_dev, 1,
					EMMC_SD_CLOCK_MIN, SD_CLOCK_MAX);
			list_insert_after(&sd->mmc_ctrlr.ctrlr.list_node,
					&removable_block_dev_controllers);
		}
	}

	if (CONFIG(DRIVER_SOUND_GPIO_EDGE_BUZZER)) {
		GpioCfg *sound_gpio = new_skylake_gpio_output(GPP_B14, 0);
		GpioEdgeBuzzer *buzzer = new_gpio_edge_buzzer(&sound_gpio->ops);
		sound_set_ops(&buzzer->ops);
	}

	if (CONFIG(DRIVER_SOUND_GPIO_AMP)) {
		/* Activate buffer to disconnect I2S from PCH and allow GPIO */
		GpioCfg *i2s2_buffer_enable =
				new_skylake_gpio_output(GPP_D22, 1);
		gpio_set(&i2s2_buffer_enable->ops, 0);

		/* Use GPIO to provide PCM clock to the codec */
		GpioCfg *i2s2_bclk = new_skylake_gpio_output(GPP_F0, 0);
		GpioCfg *i2s2_sfrm = new_skylake_gpio_output(GPP_F1, 0);
		GpioCfg *i2s2_txd  = new_skylake_gpio_output(GPP_F2, 0);
		GpioI2s *i2s = new_gpio_i2s(
			&i2s2_bclk->ops,    /* I2S Bit Clock GPIO */
			&i2s2_sfrm->ops,    /* I2S Frame Sync GPIO */
			&i2s2_txd->ops,     /* I2S Data GPIO */
			16000,              /* Sample rate */
			2,                  /* Channels */
			0x1FFF,             /* Volume */
			0);                 /* BCLK sync */
		SoundRoute *sound = new_sound_route(&i2s->ops);
		board_audio_init(sound);
		sound_set_ops(&sound->ops);
	}

	return 0;
}

INIT_FUNC(board_setup);
