{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742181780796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742181780796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 17 00:23:00 2025 " "Processing started: Mon Mar 17 00:23:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742181780796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181780796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoT4BB6 -c ProjetoT4BB6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoT4BB6 -c ProjetoT4BB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181780796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742181781597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742181781597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_16x4 " "Found entity 1: rom_16x4" {  } { { "rom_16x4.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/rom_16x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16x4_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom16x4_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_16x4_v2 " "Found entity 1: rom_16x4_v2" {  } { { "rom16x4_v2.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/rom16x4_v2.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_top_level " "Found entity 1: projeto_top_level" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_n " "Found entity 1: mux2x1_n" {  } { { "mux2x1_n.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/mux2x1_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/mux2x1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/contador_m.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp6_timeout_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp6_timeout_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp6_timeout_tb " "Found entity 1: circuito_exp6_timeout_tb" {  } { { "circuito_exp6_timeout_tb.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/circuito_exp6_timeout_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp6_erro_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp6_erro_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp6_erro_tb " "Found entity 1: circuito_exp6_erro_tb" {  } { { "circuito_exp6_erro_tb.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/circuito_exp6_erro_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp6_acerto_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp6_acerto_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp6_acerto_tb " "Found entity 1: circuito_exp6_acerto_tb" {  } { { "circuito_exp6_acerto_tb.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/circuito_exp6_acerto_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_controller " "Found entity 1: matrix_controller" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181788191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181788191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_zeraSM projeto_top_level.v(99) " "Verilog HDL Implicit Net warning at projeto_top_level.v(99): created implicit net for \"s_zeraSM\"" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_registraSM projeto_top_level.v(100) " "Verilog HDL Implicit Net warning at projeto_top_level.v(100): created implicit net for \"s_registraSM\"" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_top_level " "Elaborating entity \"projeto_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742181788230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "projeto_top_level.v" "FD" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:FD\|contador_163:contadorJ " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:FD\|contador_163:contadorJ\"" {  } { { "fluxo_dados.v" "contadorJ" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 fluxo_dados:FD\|registrador_4:registradorJ " "Elaborating entity \"registrador_4\" for hierarchy \"fluxo_dados:FD\|registrador_4:registradorJ\"" {  } { { "fluxo_dados.v" "registradorJ" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:FD\|comparador_85:comparadorJ " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:FD\|comparador_85:comparadorJ\"" {  } { { "fluxo_dados.v" "comparadorJ" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:FD\|edge_detector:detector " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:FD\|edge_detector:detector\"" {  } { { "fluxo_dados.v" "detector" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_16x4 fluxo_dados:FD\|rom_16x4:memoria0 " "Elaborating entity \"rom_16x4\" for hierarchy \"fluxo_dados:FD\|rom_16x4:memoria0\"" {  } { { "fluxo_dados.v" "memoria0" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_16x4_v2 fluxo_dados:FD\|rom_16x4_v2:memoria1 " "Elaborating entity \"rom_16x4_v2\" for hierarchy \"fluxo_dados:FD\|rom_16x4_v2:memoria1\"" {  } { { "fluxo_dados.v" "memoria1" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_n fluxo_dados:FD\|mux2x1_n:seletorMemoria " "Elaborating entity \"mux2x1_n\" for hierarchy \"fluxo_dados:FD\|mux2x1_n:seletorMemoria\"" {  } { { "fluxo_dados.v" "seletorMemoria" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorS " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorS\"" {  } { { "fluxo_dados.v" "contadorS" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 fluxo_dados:FD\|mux2x1:mux " "Elaborating entity \"mux2x1\" for hierarchy \"fluxo_dados:FD\|mux2x1:mux\"" {  } { { "fluxo_dados.v" "mux" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:timer_leds " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:timer_leds\"" {  } { { "fluxo_dados.v" "timer_leds" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:cont_timeout " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:cont_timeout\"" {  } { { "fluxo_dados.v" "cont_timeout" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_controller fluxo_dados:FD\|matrix_controller:display_controller " "Elaborating entity \"matrix_controller\" for hierarchy \"fluxo_dados:FD\|matrix_controller:display_controller\"" {  } { { "fluxo_dados.v" "display_controller" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788245 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1742181788257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|matrix_controller:display_controller\|contador_m:col_selector " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|matrix_controller:display_controller\|contador_m:col_selector\"" {  } { { "matrix_controller.v" "col_selector" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:UC\"" {  } { { "projeto_top_level.v" "UC" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:display_contagem " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:display_contagem\"" {  } { { "projeto_top_level.v" "display_contagem" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181788268 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_r\[0\] VCC " "Pin \"matriz_r\[0\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_r\[1\] VCC " "Pin \"matriz_r\[1\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_r\[2\] VCC " "Pin \"matriz_r\[2\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_r\[3\] VCC " "Pin \"matriz_r\[3\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_r\[4\] VCC " "Pin \"matriz_r\[4\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_r\[5\] VCC " "Pin \"matriz_r\[5\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_r\[6\] VCC " "Pin \"matriz_r\[6\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_r\[7\] VCC " "Pin \"matriz_r\[7\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_g\[0\] VCC " "Pin \"matriz_g\[0\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_g\[1\] VCC " "Pin \"matriz_g\[1\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_g\[2\] VCC " "Pin \"matriz_g\[2\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_g\[3\] VCC " "Pin \"matriz_g\[3\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_g\[4\] VCC " "Pin \"matriz_g\[4\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_g\[5\] VCC " "Pin \"matriz_g\[5\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_g\[6\] VCC " "Pin \"matriz_g\[6\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_g\[7\] VCC " "Pin \"matriz_g\[7\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_b\[0\] VCC " "Pin \"matriz_b\[0\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_b\[1\] VCC " "Pin \"matriz_b\[1\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_b\[2\] VCC " "Pin \"matriz_b\[2\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_b\[3\] VCC " "Pin \"matriz_b\[3\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_b\[4\] VCC " "Pin \"matriz_b\[4\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_b\[5\] VCC " "Pin \"matriz_b\[5\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_b\[6\] VCC " "Pin \"matriz_b\[6\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matriz_b\[7\] VCC " "Pin \"matriz_b\[7\]\" is stuck at VCC" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742181788754 "|projeto_top_level|matriz_b[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742181788754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742181788824 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742181789016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742181789234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181789234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742181789277 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742181789277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Implemented 146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742181789277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742181789277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742181789327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 17 00:23:09 2025 " "Processing ended: Mon Mar 17 00:23:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742181789327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742181789327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742181789327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181789327 ""}
