/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "Risc-V EM";
	compatible = "riscv-virtio", "simple-bus";

	chosen {
		bootargs = "console=ttyS0";
		rng-seed = <0xf79961b8 0x920cf3b1 0x305cde92 0x896f81d6 0xf3e05dde 0xa8356e4e 0x38453921 0x94110d2a 0x898f2515 0x69a4aaef 0xf54f33ba 0x57e4f1d8 0x7594bab7 0x5cf8cd1c 0x84315b10 0x8f81f5b9>;
		stdout-path = "/soc/uart@10000000";
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x20000000>;
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		timebase-frequency = <0x989680>;

		cpu@0 {
			device_type = "cpu";
			reg = <0x00>;
			riscv,cbop-block-size = <0x40>;
			riscv,cboz-block-size = <0x40>;
			riscv,cbom-block-size = <0x40>;
			compatible = "riscv";
			status = "okay";
			riscv,isa = "rv64ima_zicsr_zifencei";
			mmu-type = "riscv,none";
			phandle = <0x01>;

			interrupt-controller {
				#interrupt-cells = <0x01>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
				phandle = <0x02>;
			};
		};
	};

	soc {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "simple-bus";
		ranges;

		plic@c000000 {
			reg = <0x00 0xc000000 0x00 0x400000>;
			compatible = "sifive,plic-1.0.0";
			interrupt-controller;
			#interrupt-cells = <0x01>;
			#address-cells = <0x00>;
			interrupts-extended = <0x02 0x0b 0x02 0x09>;
			riscv,ndev = <0x1f>;
			phandle = <0x03>;
		};

		test@100000 {
			reg = <0x00 0x100000 0x00 0x100>;
			compatible = "sifive,test1", "sifive,test0", "syscon";
			phandle = <0x04>;
		};

		pci@30000000 {
			reg = <0x00 0x30000000 0x00 0x10000000>;
			compatible = "pci-host-ecam-generic";
			device_type = "pci";
			dma-coherent;
			bus-range = <0x00 0xff>;
			#address-cells = <0x03>;
			#size-cells = <0x02>;
			#interrupt-cells = <0x01>;
			ranges = <0x00 0x00 0x00 0x00 0x00 0x00 0x1000000>;
			interrupt-map = <0x00 0x00 0x00 0x01 0x03 0x01 0x00 0x00 0x00 0x00 0x03 0x02>;
			interrupt-map-mask = <0x1800 0x00 0x00 0x07>;
		};

		uart@10000000 {
			reg = <0x00 0x10000000 0x00 0x100>;
			compatible = "ns16550a";
			clock-frequency = <0x1312d00>;
			fifo-size = <0x10>;
			status = "okay";
			interrupt-parent = <0x03>;
			interrupts = <0x01>;
		};

		i2c@10030000 {
			reg = <0x00 0x10030000 0x00 0x1000>;
			compatible = "opencores,i2c-ocores";
			interrupt-parent = <0x03>;
			interrupts = <0x02>;
			clocks = <0x00>;
			clock-names = "clk";
			reg-shift = <0x02>;
			reg-io-width = <0x01>;
			opencores,ip-clock-frequency = <0x1312d00>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "okay";

			i2c@1 {
				reg = <0x01>;
				compatible = "hid-over-i2c";
				hid-descr-addr = <0x01>;
				vdd-supply = <0x00>;
				vddl-supply = <0x00>;
				wakeup-source;
				interrupt-parent = <0x03>;
				interrupts = <0x03>;
			};
		};

		clint@2000000 {
			reg = <0x00 0x2000000 0x00 0x10000>;
			compatible = "sifive,clint0", "riscv,clint0";
			interrupts-extended = <0x02 0x03 0x02 0x07>;
		};
	};

	poweroff {
		value = <0x5555>;
		offset = <0x00>;
		regmap = <0x04>;
		compatible = "syscon-poweroff";
	};

	reboot {
		value = <0x7777>;
		offset = <0x00>;
		regmap = <0x04>;
		compatible = "syscon-reboot";
	};

	i2c_osc {
		compatible = "fixed-clock";
		#clock-cells = <0x00>;
		clock-frequency = <0x1312d00>;
		clock-output-names = "clk";
	};

	i2c_vdd {
		compatible = "regulator-fixed";
		regulator-name = "i2c_vdd";
	};
};
