<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h' l='71' type='bool llvm::RegisterBank::covers(const llvm::TargetRegisterClass &amp; RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h' l='67'>/// Check whether this register bank covers \p RC.
  /// In other words, check if this register bank fully covers
  /// the registers that \p RC contains.
  /// \pre isValid()</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='36' u='c' c='_ZNK4llvm12RegisterBank6verifyERKNS_18TargetRegisterInfoE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='60' ll='63' type='bool llvm::RegisterBank::covers(const llvm::TargetRegisterClass &amp; RC) const'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='106' u='c' c='_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='142' u='c' c='_ZN4llvm16RegisterBankInfo24constrainGenericRegisterENS_8RegisterERKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE'/>
