

================================================================
== Vitis HLS Report for 'clock'
================================================================
* Date:           Mon Mar 25 04:47:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        12hour_clock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.286 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      151|    -|
|Register             |        -|     -|       26|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       26|      232|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_284_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln21_fu_297_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln24_fu_310_p2   |         +|   0|  0|  15|           8|           1|
    |ap_condition_174     |       and|   0|  0|   2|           1|           1|
    |ap_condition_66      |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_291_p2  |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln22_fu_304_p2  |      icmp|   0|  0|  15|           8|           6|
    |xor_ln28_fu_317_p2   |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  81|          43|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_hours_flag_4_phi_fu_108_p12        |  14|          3|    1|          3|
    |ap_phi_mux_hours_new_4_phi_fu_131_p12         |  26|          5|    8|         40|
    |ap_phi_mux_minutes_flag_3_phi_fu_151_p12      |  14|          3|    1|          3|
    |ap_phi_mux_minutes_new_3_phi_fu_174_p12       |  20|          4|    8|         32|
    |ap_phi_mux_pm_indicator_loc_0_phi_fu_99_p4    |  14|          3|    1|          3|
    |ap_phi_mux_pm_indicator_loc_5_phi_fu_240_p12  |  20|          4|    1|          4|
    |ap_phi_mux_seconds_flag_2_phi_fu_195_p12      |  14|          3|    1|          3|
    |ap_phi_mux_seconds_new_2_phi_fu_218_p12       |  20|          4|    8|         32|
    |pm_indicator                                  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 151|         31|   30|        122|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  1|   0|    1|          0|
    |hours         |  8|   0|    8|          0|
    |minutes       |  8|   0|    8|          0|
    |pm_indicator  |  1|   0|    1|          0|
    |seconds       |  8|   0|    8|          0|
    +--------------+---+----+-----+-----------+
    |Total         | 26|   0|   26|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|         clock|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|         clock|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|         clock|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|         clock|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|         clock|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|         clock|  return value|
|reset      |   in|    1|     ap_none|         reset|       pointer|
|ena        |   in|    1|     ap_none|           ena|       pointer|
|hh         |  out|    8|      ap_vld|            hh|       pointer|
|hh_ap_vld  |  out|    1|      ap_vld|            hh|       pointer|
|mm         |  out|    8|      ap_vld|            mm|       pointer|
|mm_ap_vld  |  out|    1|      ap_vld|            mm|       pointer|
|ss         |  out|    8|      ap_vld|            ss|       pointer|
|ss_ap_vld  |  out|    1|      ap_vld|            ss|       pointer|
|pm         |  out|    1|      ap_vld|            pm|       pointer|
|pm_ap_vld  |  out|    1|      ap_vld|            pm|       pointer|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.28>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [clock.cpp:3]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reset"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ena"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ena, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %hh"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hh, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %mm"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ss"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ss, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pm"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pm, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reset_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %reset" [clock.cpp:11]   --->   Operation 15 'read' 'reset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hours_load = load i8 %hours" [clock.cpp:24]   --->   Operation 16 'load' 'hours_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%minutes_load = load i8 %minutes" [clock.cpp:21]   --->   Operation 17 'load' 'minutes_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%seconds_load = load i8 %seconds" [clock.cpp:18]   --->   Operation 18 'load' 'seconds_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pm_indicator_load = load i1 %pm_indicator" [clock.cpp:28]   --->   Operation 19 'load' 'pm_indicator_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %reset_read, void %if.else, void %if.then" [clock.cpp:11]   --->   Operation 20 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ena_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %ena" [clock.cpp:16]   --->   Operation 21 'read' 'ena_read' <Predicate = (!reset_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.54ns)   --->   "%br_ln16 = br i1 %ena_read, void %if.end35, void %if.then14" [clock.cpp:16]   --->   Operation 22 'br' 'br_ln16' <Predicate = (!reset_read)> <Delay = 0.54>
ST_1 : Operation 23 [1/1] (0.87ns)   --->   "%add_ln18 = add i8 %seconds_load, i8 1" [clock.cpp:18]   --->   Operation 23 'add' 'add_ln18' <Predicate = (!reset_read & ena_read)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.87ns)   --->   "%icmp_ln19 = icmp_eq  i8 %add_ln18, i8 60" [clock.cpp:19]   --->   Operation 24 'icmp' 'icmp_ln19' <Predicate = (!reset_read & ena_read)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.54ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %if.end35, void %if.then16" [clock.cpp:19]   --->   Operation 25 'br' 'br_ln19' <Predicate = (!reset_read & ena_read)> <Delay = 0.54>
ST_1 : Operation 26 [1/1] (0.87ns)   --->   "%add_ln21 = add i8 %minutes_load, i8 1" [clock.cpp:21]   --->   Operation 26 'add' 'add_ln21' <Predicate = (!reset_read & ena_read & icmp_ln19)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.87ns)   --->   "%icmp_ln22 = icmp_eq  i8 %add_ln21, i8 60" [clock.cpp:22]   --->   Operation 27 'icmp' 'icmp_ln22' <Predicate = (!reset_read & ena_read & icmp_ln19)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.54ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %if.end35, void %if.then20" [clock.cpp:22]   --->   Operation 28 'br' 'br_ln22' <Predicate = (!reset_read & ena_read & icmp_ln19)> <Delay = 0.54>
ST_1 : Operation 29 [1/1] (0.87ns)   --->   "%add_ln24 = add i8 %hours_load, i8 1" [clock.cpp:24]   --->   Operation 29 'add' 'add_ln24' <Predicate = (!reset_read & ena_read & icmp_ln19 & icmp_ln22)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.90ns)   --->   "%switch_ln25 = switch i8 %hours_load, void %if.end, i8 12, void %if.end35, i8 11, void %if.then28" [clock.cpp:25]   --->   Operation 30 'switch' 'switch_ln25' <Predicate = (!reset_read & ena_read & icmp_ln19 & icmp_ln22)> <Delay = 0.90>
ST_1 : Operation 31 [1/1] (0.14ns)   --->   "%xor_ln28 = xor i1 %pm_indicator_load, i1 1" [clock.cpp:28]   --->   Operation 31 'xor' 'xor_ln28' <Predicate = (!reset_read & ena_read & icmp_ln19 & icmp_ln22 & hours_load == 11)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln28 = store i1 %xor_ln28, i1 %pm_indicator" [clock.cpp:28]   --->   Operation 32 'store' 'store_ln28' <Predicate = (!reset_read & ena_read & icmp_ln19 & icmp_ln22 & hours_load == 11)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%br_ln29 = br void %if.end" [clock.cpp:29]   --->   Operation 33 'br' 'br_ln29' <Predicate = (!reset_read & ena_read & icmp_ln19 & icmp_ln22 & hours_load == 11)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pm_indicator_loc_0 = phi i1 %pm_indicator_load, void %if.then20, i1 %xor_ln28, void %if.then28" [clock.cpp:28]   --->   Operation 34 'phi' 'pm_indicator_loc_0' <Predicate = (!reset_read & ena_read & icmp_ln19 & icmp_ln22 & hours_load != 12)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.54ns)   --->   "%br_ln0 = br void %if.end35"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!reset_read & ena_read & icmp_ln19 & icmp_ln22 & hours_load != 12)> <Delay = 0.54>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln15 = store i1 0, i1 %pm_indicator" [clock.cpp:15]   --->   Operation 36 'store' 'store_ln15' <Predicate = (reset_read)> <Delay = 0.46>
ST_1 : Operation 37 [1/1] (0.54ns)   --->   "%br_ln16 = br void %if.end35" [clock.cpp:16]   --->   Operation 37 'br' 'br_ln16' <Predicate = (reset_read)> <Delay = 0.54>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%hours_flag_4 = phi i1 1, void %if.then, i1 0, void %if.else, i1 0, void %if.then14, i1 0, void %if.then16, i1 1, void %if.then20, i1 1, void %if.end"   --->   Operation 38 'phi' 'hours_flag_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%hours_new_4 = phi i8 12, void %if.then, i8 %hours_load, void %if.else, i8 %hours_load, void %if.then14, i8 %hours_load, void %if.then16, i8 1, void %if.then20, i8 %add_ln24, void %if.end" [clock.cpp:24]   --->   Operation 39 'phi' 'hours_new_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%minutes_flag_3 = phi i1 1, void %if.then, i1 0, void %if.else, i1 0, void %if.then14, i1 1, void %if.then16, i1 1, void %if.then20, i1 1, void %if.end"   --->   Operation 40 'phi' 'minutes_flag_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%minutes_new_3 = phi i8 0, void %if.then, i8 %minutes_load, void %if.else, i8 %minutes_load, void %if.then14, i8 %add_ln21, void %if.then16, i8 0, void %if.then20, i8 0, void %if.end" [clock.cpp:21]   --->   Operation 41 'phi' 'minutes_new_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%seconds_flag_2 = phi i1 1, void %if.then, i1 0, void %if.else, i1 1, void %if.then14, i1 1, void %if.then16, i1 1, void %if.then20, i1 1, void %if.end"   --->   Operation 42 'phi' 'seconds_flag_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%seconds_new_2 = phi i8 0, void %if.then, i8 %seconds_load, void %if.else, i8 %add_ln18, void %if.then14, i8 0, void %if.then16, i8 0, void %if.then20, i8 0, void %if.end" [clock.cpp:18]   --->   Operation 43 'phi' 'seconds_new_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pm_indicator_loc_5 = phi i1 0, void %if.then, i1 %pm_indicator_load, void %if.else, i1 %pm_indicator_load, void %if.then14, i1 %pm_indicator_load, void %if.then16, i1 %pm_indicator_load, void %if.then20, i1 %pm_indicator_loc_0, void %if.end" [clock.cpp:28]   --->   Operation 44 'phi' 'pm_indicator_loc_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %hh, i8 %hours_new_4" [clock.cpp:35]   --->   Operation 45 'write' 'write_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %mm, i8 %minutes_new_3" [clock.cpp:36]   --->   Operation 46 'write' 'write_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %ss, i8 %seconds_new_2" [clock.cpp:37]   --->   Operation 47 'write' 'write_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %pm, i1 %pm_indicator_loc_5" [clock.cpp:38]   --->   Operation 48 'write' 'write_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %seconds_flag_2, void %if.end35.new4, void %mergeST3"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln14 = store i8 %seconds_new_2, i8 %seconds" [clock.cpp:14]   --->   Operation 50 'store' 'store_ln14' <Predicate = (seconds_flag_2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end35.new4"   --->   Operation 51 'br' 'br_ln0' <Predicate = (seconds_flag_2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %minutes_flag_3, void %if.end35.new2, void %mergeST1"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln13 = store i8 %minutes_new_3, i8 %minutes" [clock.cpp:13]   --->   Operation 53 'store' 'store_ln13' <Predicate = (minutes_flag_3)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end35.new2"   --->   Operation 54 'br' 'br_ln0' <Predicate = (minutes_flag_3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hours_flag_4, void %if.end35.new, void %mergeST"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln12 = store i8 %hours_new_4, i8 %hours" [clock.cpp:12]   --->   Operation 56 'store' 'store_ln12' <Predicate = (hours_flag_4)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end35.new"   --->   Operation 57 'br' 'br_ln0' <Predicate = (hours_flag_4)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [clock.cpp:39]   --->   Operation 58 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ena]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ss]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ hours]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ minutes]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ seconds]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pm_indicator]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3  (spectopmodule) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specinterface_ln0  (specinterface) [ 00]
reset_read         (read         ) [ 01]
hours_load         (load         ) [ 01]
minutes_load       (load         ) [ 00]
seconds_load       (load         ) [ 00]
pm_indicator_load  (load         ) [ 00]
br_ln11            (br           ) [ 00]
ena_read           (read         ) [ 01]
br_ln16            (br           ) [ 00]
add_ln18           (add          ) [ 00]
icmp_ln19          (icmp         ) [ 01]
br_ln19            (br           ) [ 00]
add_ln21           (add          ) [ 00]
icmp_ln22          (icmp         ) [ 01]
br_ln22            (br           ) [ 00]
add_ln24           (add          ) [ 00]
switch_ln25        (switch       ) [ 00]
xor_ln28           (xor          ) [ 00]
store_ln28         (store        ) [ 00]
br_ln29            (br           ) [ 00]
pm_indicator_loc_0 (phi          ) [ 00]
br_ln0             (br           ) [ 00]
store_ln15         (store        ) [ 00]
br_ln16            (br           ) [ 00]
hours_flag_4       (phi          ) [ 01]
hours_new_4        (phi          ) [ 00]
minutes_flag_3     (phi          ) [ 01]
minutes_new_3      (phi          ) [ 00]
seconds_flag_2     (phi          ) [ 01]
seconds_new_2      (phi          ) [ 00]
pm_indicator_loc_5 (phi          ) [ 00]
write_ln35         (write        ) [ 00]
write_ln36         (write        ) [ 00]
write_ln37         (write        ) [ 00]
write_ln38         (write        ) [ 00]
br_ln0             (br           ) [ 00]
store_ln14         (store        ) [ 00]
br_ln0             (br           ) [ 00]
br_ln0             (br           ) [ 00]
store_ln13         (store        ) [ 00]
br_ln0             (br           ) [ 00]
br_ln0             (br           ) [ 00]
store_ln12         (store        ) [ 00]
br_ln0             (br           ) [ 00]
ret_ln39           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ena">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ena"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hh">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hh"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ss">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ss"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="hours">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hours"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="minutes">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="minutes"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="seconds">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seconds"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pm_indicator">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pm_indicator"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="reset_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="ena_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ena_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln35_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln36_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln37_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln38_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="pm_indicator_loc_0_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="98" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pm_indicator_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="pm_indicator_loc_0_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pm_indicator_loc_0/1 "/>
</bind>
</comp>

<comp id="105" class="1005" name="hours_flag_4_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hours_flag_4 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="hours_flag_4_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="1" slack="0"/>
<pin id="116" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="8" bw="1" slack="0"/>
<pin id="118" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="10" bw="1" slack="0"/>
<pin id="120" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="12" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hours_flag_4/1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="hours_new_4_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="130" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="hours_new_4 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="hours_new_4_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="4" bw="8" slack="0"/>
<pin id="137" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="8" slack="0"/>
<pin id="139" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="8" bw="1" slack="0"/>
<pin id="141" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="10" bw="8" slack="0"/>
<pin id="143" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hours_new_4/1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="minutes_flag_3_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="minutes_flag_3 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="minutes_flag_3_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="1" slack="0"/>
<pin id="157" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="1" slack="0"/>
<pin id="159" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="8" bw="1" slack="0"/>
<pin id="161" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="10" bw="1" slack="0"/>
<pin id="163" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="12" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="minutes_flag_3/1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="minutes_new_3_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="173" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="minutes_new_3 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="minutes_new_3_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="4" bw="8" slack="0"/>
<pin id="180" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="8" slack="0"/>
<pin id="182" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="8" bw="1" slack="0"/>
<pin id="184" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="10" bw="1" slack="0"/>
<pin id="186" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="minutes_new_3/1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="seconds_flag_2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="seconds_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="seconds_flag_2_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="4" bw="1" slack="0"/>
<pin id="201" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="1" slack="0"/>
<pin id="203" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="8" bw="1" slack="0"/>
<pin id="205" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="10" bw="1" slack="0"/>
<pin id="207" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="12" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="seconds_flag_2/1 "/>
</bind>
</comp>

<comp id="215" class="1005" name="seconds_new_2_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="217" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="seconds_new_2 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="seconds_new_2_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="8" slack="0"/>
<pin id="224" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="1" slack="0"/>
<pin id="226" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="8" bw="1" slack="0"/>
<pin id="228" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="10" bw="1" slack="0"/>
<pin id="230" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="seconds_new_2/1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="pm_indicator_loc_5_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pm_indicator_loc_5 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="pm_indicator_loc_5_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="4" bw="1" slack="0"/>
<pin id="246" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="1" slack="0"/>
<pin id="248" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="8" bw="1" slack="0"/>
<pin id="250" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="10" bw="1" slack="0"/>
<pin id="252" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="12" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pm_indicator_loc_5/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="hours_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hours_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="minutes_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="minutes_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="seconds_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seconds_load/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="pm_indicator_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pm_indicator_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln18_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln19_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln21_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln22_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln24_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="xor_ln28_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln28_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln15_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln14_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln13_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln12_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="36" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="52" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="52" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="52" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="108" pin=8"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="108" pin=10"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="131" pin=8"/></net>

<net id="147"><net_src comp="131" pin="12"/><net_sink comp="68" pin=2"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="151" pin=4"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="151" pin=6"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="151" pin=8"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="151" pin=10"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="174" pin=8"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="174" pin=10"/></net>

<net id="191"><net_src comp="174" pin="12"/><net_sink comp="75" pin=2"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="195" pin=6"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="195" pin=8"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="195" pin=10"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="218" pin=6"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="218" pin=8"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="218" pin=10"/></net>

<net id="236"><net_src comp="218" pin="12"/><net_sink comp="82" pin=2"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="99" pin="4"/><net_sink comp="240" pin=10"/></net>

<net id="256"><net_src comp="240" pin="12"/><net_sink comp="89" pin=2"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="131" pin=6"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="273"><net_src comp="16" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="240" pin=6"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="240" pin=8"/></net>

<net id="288"><net_src comp="270" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="2"/><net_sink comp="218" pin=4"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="264" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="297" pin="2"/><net_sink comp="174" pin=6"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="257" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="310" pin="2"/><net_sink comp="131" pin=10"/></net>

<net id="321"><net_src comp="275" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="317" pin="2"/><net_sink comp="99" pin=2"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="48" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="218" pin="12"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="174" pin="12"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="14" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="131" pin="12"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="12" pin="0"/><net_sink comp="348" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hh | {1 }
	Port: mm | {1 }
	Port: ss | {1 }
	Port: pm | {1 }
	Port: hours | {1 }
	Port: minutes | {1 }
	Port: seconds | {1 }
	Port: pm_indicator | {1 }
 - Input state : 
	Port: clock : reset | {1 }
	Port: clock : ena | {1 }
	Port: clock : hours | {1 }
	Port: clock : minutes | {1 }
	Port: clock : seconds | {1 }
	Port: clock : pm_indicator | {1 }
  - Chain level:
	State 1
		add_ln18 : 1
		icmp_ln19 : 2
		br_ln19 : 3
		add_ln21 : 1
		icmp_ln22 : 2
		br_ln22 : 3
		add_ln24 : 1
		switch_ln25 : 1
		xor_ln28 : 1
		store_ln28 : 1
		pm_indicator_loc_0 : 1
		hours_flag_4 : 4
		hours_new_4 : 4
		minutes_flag_3 : 4
		minutes_new_3 : 4
		seconds_flag_2 : 4
		seconds_new_2 : 4
		pm_indicator_loc_5 : 4
		write_ln35 : 5
		write_ln36 : 5
		write_ln37 : 5
		write_ln38 : 5
		br_ln0 : 5
		store_ln14 : 5
		br_ln0 : 5
		store_ln13 : 5
		br_ln0 : 5
		store_ln12 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln18_fu_284    |    0    |    15   |
|    add   |     add_ln21_fu_297    |    0    |    15   |
|          |     add_ln24_fu_310    |    0    |    15   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln19_fu_291    |    0    |    15   |
|          |    icmp_ln22_fu_304    |    0    |    15   |
|----------|------------------------|---------|---------|
|    xor   |     xor_ln28_fu_317    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |  reset_read_read_fu_56 |    0    |    0    |
|          |   ena_read_read_fu_62  |    0    |    0    |
|----------|------------------------|---------|---------|
|          | write_ln35_write_fu_68 |    0    |    0    |
|   write  | write_ln36_write_fu_75 |    0    |    0    |
|          | write_ln37_write_fu_82 |    0    |    0    |
|          | write_ln38_write_fu_89 |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    77   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   hours_flag_4_reg_105   |    1   |
|    hours_new_4_reg_128   |    8   |
|  minutes_flag_3_reg_148  |    1   |
|   minutes_new_3_reg_171  |    8   |
| pm_indicator_loc_0_reg_96|    1   |
|pm_indicator_loc_5_reg_237|    1   |
|  seconds_flag_2_reg_192  |    1   |
|   seconds_new_2_reg_215  |    8   |
+--------------------------+--------+
|           Total          |   29   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   77   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   29   |    -   |
+-----------+--------+--------+
|   Total   |   29   |   77   |
+-----------+--------+--------+
